# Linear and Digital Integrated Circuits 

Data Book 1988/89


## SIEMENS

Linear \& Digital Integrated Circuits
Data Book 1988/89

Published by Siemens Components U.S.A.
2191 Laurelwood Rd., Santa Clara, CA 95054
For the circuits, descriptions, and tables indicated no responsibility is assumed as far as patents or other rights of third parties are concerned.
The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved.
For questions on technology, delivery, and prices please contact the Offices of Siemens Components.
Table of Contents Summary of TypesGeneral Information2
ICs for Data Conversion3
ICs for Industrial Applications ..... 4
ICs for Communications5
ICs for Sensing Applications ..... 6
ICs for Video Applications
7
ICs for Radio/Audio Applications
8
ICs for Universal Applications9
ICs for Power Supply Control10
Package Outlines ..... 11

Table of Contents
Summary of Types

## Table of Contents

Page
1.0 Summary of Types ..... 1-1
1.1 Types in Alphanumerical Order ..... 1-2
1.2 Types in Application-Oriented Order ..... 1-4
2.0 General Information ..... 2-1
2.1 Type Designation Code for ICs ..... 2-1
2.2 Mounting Instructions ..... 2-1
2.3 Assembly Instructions for MIKROPACKS ..... 2-1
2.4 Processing Guidelines for ICs ..... 2-6
3.0 ICs for Data Conversion ..... 3-1
4.0 ICs for Industrial Applications ..... 4-1
5.0 ICs for Communications ..... 5-1
6.0 ICs for Sensing Applications ..... 6-1
7.0 ICs for Video Applications ..... 7-1
8.0 ICs for Radio/Audio Applications ..... 8-1
9.0 ICs for Universal Applications ..... 9-1
10.0 ICs for Power Supply Control ..... 10-1
11.0 Package Outlines ..... 11-1

## Summary of Types

### 1.1 Types in Alphanumerical Order

Type Name PageHKZ 101Hall Effect Vane Switch6-1
S 041P FM IF Amplifier with Demodulator ..... 8-1
S 042P Mixer ..... 8-7
SAB 0600/0601/0602 Audible Signal Devices ..... 4-1
SAE 0531 60 Hz Timer ..... 9-1
SAE 0700Audible Signal Device4-9
SAE 81C52P;G Static CMOS RAM ..... 9-15
SAE 81C54P;G Static CMOS RAM ..... 9-23
SAE 81C80 Dual Port RAM ..... 9-27
SAS 231W Linear Hall Effect Device ..... 6-7
SDA 0808A;B;N 8-Bit CMOS A/D Converter ..... 3-1
SDA 0810A;B;N 10-Bit CMOS A/D Converter ..... 3-7
SDA 0812 12-Bit CMOS A/D Converter ..... 3-13
SDA 2112-2 PLL for TV, CATV, Tuning Systems ..... 7-1
SDA 2121 PLL for Digital Țuning in AM/FM Receivers ..... 8-12
SDA 2208-2 IR Transmitter, Manchester Biphase Code ..... 9-44
SDA 2211 1.3 GHz Prescaler, 1:64 ECL Output ..... 7-13
SDA 2506 $128 \times 8$ EEPROM, 3 Wire Control ..... 7-18
SDA 2516 $128 \times 8$ EEPROM, IIC Bus Control ..... 7-22
SDA 2526 $256 \times 8$ EEPROM, IIC Bus Control ..... 7-27
SDA 3112 PLL for TV, CATV, Digital Tuning Systems ..... 7-32
SDA 3202-2;2X PLL for Tuning Systems with IIC Bus Control ..... 7-42
SDA 3203 1.3 GHz PLL for Tuning Systems ..... 7-52
SDA 3208 IR Transmitter ..... 9-53
SDA 3252 PLL Tuner Control ..... 7-61
SDA 4212 1.3 GHz Prescaler, 64:256 ..... 7-73
SDA 5200N 6-Bit A/D Converter ..... 3-19
SDA 5200S 6-Bit A/D Converter ..... 3-25
SDA 6020 6-Bit A/D Converter, 50 MHz ..... 3-31
SDA 8005 8 -Bit D/A Converter, 100 MHz ..... 3-37
SDA 8010 8-Bit A/D Converter, 100 MHz ..... 3-49
SDA 8020 Data Acquisition Shift Register DASR ..... 3-58
SDA 8200 6-Bit A/D Converter, 300 MHz ..... 3-74
SDA 8800 Data Acquisition Controller ..... 3-86
SLB 0586 Electronic Dimmer ..... 4-14
SLE 4501 Non Volatile Counter ..... 4-21
SLE 4502 Prescaler for 4501 ..... 4-34
SLE 4520 3 Phase PWM Motor Controller ..... 4-41
SLE 5001/5002 Universal IR Transmitter ..... 9-62
TBB 042G Balanced Mixer ..... 5-1

### 1.1 Types in Alphanumerical Order (Continued)

Type Name Page
TBB 200;G PLL Frequency Synthesizer ..... 5-6
TCA 205A;K Proximity Switch ..... 6-9
TCA 305A;G;K/355B;G Proximity Switch ..... 6-15
TCA 440 AM Receiver ..... 8-24
TCA 785 Phase Control IC, 250 mA Output ..... 4-48
TCA 1560B Stepper Motor Driver ..... 4-64
TCA 1561B Stepper Motor Driver ..... 4-64
TDA 1037 5 Watt Power Amplifier ..... 8-41
TDA 2025 50 Watt Power Amplifier ..... 8-50
TDA 4010 AM Receiver IC ..... 8-56
TDA 4050B IR Preamplifier ..... 9-71
TDA 4060/TDE 4060 IR Preamplifier, 5V ..... 9-76
TDA 4061/TDE 4061 IR Preamplifier with Demodulator, 5V ..... 9-83
TDA 4210-3 FM IF Amplifier with Multipath Detection ..... 8-63
TDA 4282T Quasi-Parallel Sound IC ..... 7-81
TDA 4601;D Control IC for SMPS ..... 10-1
TDA 4605 Control IC for SMPS with SIPMOS Drive ..... 10-17
TDA 4814A IC for Active Line Filters ..... 10-30
TDA 4917A;G Supervisory IC for Power Supplies ..... 10-37
TDA 4918A;G Control IC for SMPS ..... 10-44
TDA 4919A;G Control IC for SMPS ..... 10-52
TDA 4930 $2 \times 10$ Watt AF Power Amplifier ..... 8-69
TDA 4935TDA 5400-2$2 \times 14$ Watt AF Power Amplifier8-83
Video IF Amplifier with AFC ..... 7-86
TDA 5660P VHF/UHF Modulator IC for Video and Sound ..... 7-91
TDA 5835 Video IF IC Quasi-Parallel Sound and AFC ..... 7-135
TDA 5850 Video Switch with Two Inputs ..... 7-144
TFA 1001W Photodiode with Amplifier ..... 6-23
TLE 4201A;S DC Motor Driver ..... 4-76
TLE 4202 DC Motor Driver ..... 4-85
TLE 4211 Low Side Dual Switch, 2A ..... 4-92
TLE 4901F;K Hall Effect IC, Bipolar Field ..... 6-35
TLE 4902F Hall Effect IC, Bipolar Field ..... 6-39
TLE 4903F Hall Effect IC, Unipolar Field ..... 6-43
TLE 4910K Hall Effect IC, Linear ..... 6-47
TLE 4950 Current Monitoring IC ..... 10-60
TUA 1574 FM Tuner IC ..... 8-96
TUA 2005 VHF Tuner IC, 700 MHz ..... 7-147
TUA 2006 VHF Tuner IC, 700 MHz ..... 7-154
UAA 170 LED Array Driver for Dot Display ..... 9-88
UAA 180 LED Array Driver for Bar Display ..... 9-95

## Summary of Types

### 1.2 Types in Application-Oriented Order

IC's for Data Conversion Page
SDA 0808A;B;N 8-Bit CMOS A/D Converter ..... 3-1
SDA 0810A;B;N 10-Bit CMOS A/D Converter ..... 3-7
SDA 0812 12-Bit CMOS A/D Converter ..... 3-13
SDA 5200N 6-Bit A/D Converter ..... 3-19
SDA 5200S 6-Bit A/D Converter ..... 3-25
SDA 6020 6-Bit A/D Converter, 50 MHz ..... 3-31
SDA 8005 8-Bit D/A Converter, 100 MHz ..... 3-37
SDA 8010 8-Bit A/D Converter, 100 MHz ..... 3-49
SDA 8020 Data Acquisition Shift Register DASR ..... 3-58
SDA 8200 6-Bit A/D Converter, 300 MHz ..... 3-74
SDA 8800 Data Acquisition Controller ..... 3-86
IC's for Industrial Applications
SAB 0600/0601/0602 Audible Signal Devices ..... 4-1
SAE 0700 Audible Signal Device ..... 4-9
SLB 0586 Electronic Dimmer ..... 4-14
SLE 4501 Non Volatile Counter ..... 4-21
SLE 4502 Prescaler for 4501 ..... 4-34
SLE 4520 3 Phase PWM Motor Controller ..... 4-41
TCA 785 Phase Control IC, 250 mA Output ..... 4-48
TCA 1560B Stepper Motor Driver ..... 4-64
TCA 1561B Stepper Motor Driver ..... 4-64
TLE 4201A; DC Motor Driver ..... 4-76
TLE 4202 DC Motor Driver ..... 4-85
TLE 4211 Low Side Dual Switch, 2A ..... 4-92
IC's for Communications
TBB 042G Balanced Mixer ..... 5-1
TBB 200;G PLL Frequency Synthesizer ..... 5-6
IC's for Sensing Applications
HKZ 101 Hall Effect Vane Switch ..... 6-1
SAS 231W Linear Hall Effect Device ..... 6-7
TCA 205A;K Proximity Switch ..... 6-9
TCA 305A;G;K/355B;G Proximity Switch ..... 6-15
TFA 1001W Photodiode with Amplifier ..... 6-23
TLE 4901F;K Hall Effect IC, Bipolar Field ..... 6-35
TLE 4902F Hall Effect IC, Bipolar Field ..... 6-39
TLE 4903F Hall Effect IC, Unipolar Field ..... 6-43
TLE 4910K Hall Effect IC, Linear ..... 6-47

### 1.2 Types in Application-Oriented Order (Continued)

IC's for Video Applications Page
SDA 2112-2 PLL for TV, CATV, Tuning Systems ..... 7-1
SDA $2211 \quad 1.3 \mathrm{GHz}$ Prescaler, 1:64 ECL Output ..... 7-13
SDA 2506 $128 \times 8$ EEPROM, 3 Wire Control ..... 7-18
SDA 2516 $128 \times 8$ EEPROM, IIC Bus Control ..... 7-22
SDA 2526 $256 \times 8$ EEPROM, IIC Bus Control ..... 7-27
SDA 3112 PLL for TV, CATV, Digital Tuning Systems ..... 7-32
SDA 3202-2;2X PLL for Tuning Systems with IIC Bus Control ..... 7-42
SDA 3203 1.3 GHz PLL for Tuning Systems ..... 7-52
SDA 3252 PLL Tuner Control ..... 7-61
SDA 4212 1.3 GHz Prescaler, 64:256 ..... 7-73
TDA 4282T Quasi-Parallel Sound IC ..... 7-81
TDA 5400-2 Video IF Amplifier with AFC ..... 7-86
TDA 5660P VHF/UHF Modulator IC for Video and Sound ..... 7-91
TDA 5835 Video IF IC Quasi-Parallel Sound and AFC ..... 7-135
TDA 5850 Video Switch with Two Inputs ..... 7-144
TUA 2005 VHF Tuner IC, 700 MHz ..... 7-147
TUA 2006 VHF Tuner IC, 700 MHz ..... 7-154
IC's for Radio/Audio Applications
S 041P FM IF Amplifier with Demodulator ..... 8-1
S 042P Mixer ..... 8-7
SDA 2121 PLL for Digital Tuning in AM/FM Receivers ..... 8-12
TCA 440 AM Receiver ..... 8-24
TDA 1037 5 Watt Power Amplifier ..... 8-41
TDA 2025 50 Watt Power Amplifier ..... 8-50
TDA 4010 AM Receiver IC ..... 8-56
TDA 4210-3 FM IF Amplifier with Multipath Detection ..... 8-63
TDA 4930 $2 \times 10$ Watt AF Power Amplifier ..... 8-69
TDA 4935 $2 \times 14$ Watt AF Power Amplifier ..... 8-83
TUA 1574 FM Tuner IC ..... 8-96
IC's for Universal Applications
SAE 0531 60 Hz Timer ..... 9-1
SAE 81C52P;G Static CMOS RAM ..... 9-15
SAE 81C54P;G Static CMOS RAM ..... 9-23
SAE 81C80 Dual Port RAM ..... 9-27
SDA 2208-2 IR Transmitter, Manchester Biphase Code ..... 9-44
SDA 3208 IR Transmitter ..... 9-53
SLE 5001/5002 Universal IR Transmitter ..... 9-62
TDA 4050B IR Preamplifier ..... 9-71
TDA 4060/TDE 4060 IR Preamplifier, 5V ..... 9-76
TDA 4061/TDE 4061 IR Preamplifier with Demodulator, 5V ..... 9-83
UAA 170 LED Array Driver for Dot Display ..... 9-88
UAA 180 LED Array Driver for Bar Display ..... 9-95

### 1.2 Types in Application-Oriented Order (Continued)

IC's for Power Supply Control Page
TDA 4601;D Control IC for SMPS ..... 10-1
TDA 4605 Control IC for SMPS with SIPMOS Drive ..... 10-17
TDA 4814A IC for Active Line Filters ..... 10-30
TDA 4917A;G Supervisory IC for Power Supplies ..... 10-37
TDA 4918A;G Control IC for SMPS ..... 10-44
TDA 4919A;G Control IC for SMPS ..... 10-52
TLE 4950 Current Monitoring IC ..... 10-60

### 2.1 Type Designation Code for ICs

The IC type designations are based on the European code system of Pro Electron. The code system is explained in the Pro Electron brochure D 15, edition 1982, which can be obtained from:

## Pro Electron

Boulevard de Waterloo 103
B-1000 Bruxelles

### 2.2 Mounting Instructions

### 2.2.1 Plastic and Ceramic Plug-In Package

The plug-in packages are soldered to the PCB with the solder joints at the back of the board. The pins are bent down at an angle of $90^{\circ}$. They fit into holes of 0.7 to 0.9 mm diameter, spaced at an equal distance of 2.54 mm . The dimension x is shown in the corresponding package outline drawing.

The bottom of the package does not touch the printed circuit board after insertion, because the pins have shoulders just below the package (see Figure).

After inserting the package into the printed circuit board, two or more pins should be bent at an angle of approximately $30^{\circ}$ relative to the printed circuit board so that the package need not be held down during soldering. The maximum permissible soldering temperature for iron soldering is $265^{\circ} \mathrm{C}$ (max. 10 s ) and for dip soldering $240^{\circ} \mathrm{C}$ ( $\max 4 \mathrm{~s}$ ).

## Plastic Plug-In Package


-2545
-2545
-2545

## Ceramic Plug-In Package

$$
\begin{aligned}
& 008 \\
& -\phi-\phi-\phi \dot{\text { Tinsol }} \\
& -254 \mathrm{l}
\end{aligned}
$$



0010-2
Dimensions in mm

### 2.3 Assembly Instructions for MIKROPACKs

### 2.3.1 Delivery Package

The MIKROPACK PSB 7510 is generally delivered on metal film spools in metal cans. For prototypes, the IC can also be packed individually. MOS handling is necessary.

### 2.3.2 Substrate Connections

For assembly of the MIKROPACK, the connection points on the substrate must be coated with solder. This can be achieved by:

- Galvanic deposition and melting
- Screen printing and melting
- Dip or wave tinning

Solder tin composition: Sn 60 / Pb 40
Thickness of the layer: approx. $15 \mu \mathrm{~m}$ (after melting)


Note:
Necking of the connection leads is not required in the case of galvanically deposited $\mathrm{Sn} / \mathrm{Pb}$ and subsequent melting.

### 2.3.3 Assembly Recommendations

All assembly recommendations are valid for the following substrate materials:

- Epoxy resin
- Hard-paper
- Ceramic (thick-thin-film)
- Flexible materials, as for example polyimide
- Glass


## I. Prototypes and Small Quantities

(e.g., up to approx. 1.0/year)

Recommended Processing Method:
Manual Soldering with Mini Soldering Iron


Required Equipment and Accessories

- Devices for cutting and punching (only when processing from tape)
- Forming tools
- Temperature-regulated miniature soldering iron, certified for the soldering of MOS components
- Stereo microscope (magnification 6... 40 x)
- Suction tub or tweezers
- Hair brush
- Sodium-free flux according to DIN 8511 (e.g., pure colophonium dissolved in alcohol)
- Cleaning agents (if required): e.g., Freon T-P 35 and TF
- Bench top suited for the processing of MOS components


## Soldering Data

- Soldering temperature at the soldering iron tip: $230^{\circ} \mathrm{C}$ max.
- Soldering time: approx. 1-2 s


## Procedure

Caution! The general rules for the processing of MOS components must be followed during all operations.

Cut MIKROPACK leads free with hand tool (for components delivered on spools only).

Cutting Dimensions: $9.2 \pm 0.05 \mathrm{~mm} x$ $11.4 \pm 0.05 \mathrm{~mm}$


0010-5
Caution! Only cut free along the dashed lines! Do not cut the 4 capton spacers.
Form MIKROPACK leads with hand tool.
(For the relief of mechanical stress when mounted)



Punch MIKROPACK out of the film tape with hand tool (for components delivered on spools only)

Lay down the punched MIKROPACK onto an electrically conductive surface vacuum pickup.

Coat the mounting points on the substrate with flux (with brush by hand).

Position the MIKROPACK and adjust by hand under stereo microscope (approx. 5 to 10x magnification).

Solder the individual leads by hand with soldering iron under stereo microscope.
Important! First solder two opposite leads. This prevents a shifting of the MIKROPACK during the soldering process.

Cleaning (if required)
Move the substrates one after the other for approx. 1 minute in T-P 35 and TF for example (no ultrasonic cleaning).

Place the cleaning substrates on an electrically conductive surface or in appropriate trays.

## II. Medium Quantities

(e.g., up to approx. 30.0/year)

Recommended Assembling Method:
Pulse Soldering with Manual Device


## Required Equipment and Accessories

As in I., only instead of the soldering iron:

## Pulse Soldering Device

Pulse Soldering Head
(dimensions according to the drawing)


III
Soldering area

0010-9
Dimensions in mm

Head holder
Control device (temperature, time)
Substrate holder (with micro-manipulator, if necessary)
Stereo microscope

## Soldering Data

Soldering temperature at the pulse soldering head: $230^{\circ} \mathrm{C}$ max.

Soldering time: approx. 2s plus an additional holding time of 1 s until the solder becomes solidified.

## Procedure

As described in I. including the positioning of the MIKROPACK onto the substrate and the adjustment.

## Further Steps

Position the substrate with the positioned MIKROPACK onto the substrate holder of the pulse soldering device.

Lower, adjust and set down the soldering head onto the MIKROPACK leads manually, then trigger the soldering pulse.

After the $\mathrm{Pb} / \mathrm{Sn}$ solder becomes solidified (holding time, observation through stereo microscope) raise the soldering head and place the substrate onto an electrically conductive surface or in an appropriate tray.
Caution! Ceramic and glass substrates must be pre. heated and the stated temperatures must be maintained during the soldering process.
Ceramic: $150^{\circ} \mathrm{C}$
Glass: $\quad 125^{\circ} \mathrm{C}$
Neither preheating nor cooling may be sudden (danger of breakage).

Cleaning (if required): as in I.

## III. Large Quantities

(e.g., approx. 30.0/year)

## Recommended Assembling Method:

## Semi-Automatic Pulse Soldering



## Required Equipment and Accessories

Semi-automatic pulse soldering device including tools for cutting, forming and punching.

Stero microscope (magnification 6 to 40 x ).
Flux according to DIN 8511 (e.g., pure colophonium dissolved in alcohol).

Cleaning agents (if necessary): Freon T-P 35 and TF.

## Soldering Data

Soldering temperature at the pulse soldering head $230^{\circ} \mathrm{C}$ max.

Soldering time: approx. 2s plus an additional holding time of 1 s until the solder becomes solidified.

## Procedure

Position the supply roll in the pulse soldering device.
Coat the mounting positions on the substrate with flux by hand or machine.

Position the substrate onto the substrate holder.
Caution! Ceramic and glass substrates must be preheated and the state temperatures must be maintained during the soldering process.
Ceramic: $150^{\circ} \mathrm{C}$
Glass: $125^{\circ} \mathrm{C}$
Neither preheating nor cooling may be sudden (danger of breakage).

Machine-cut, form, punch and pre-adjust the MIKROPACK.

Fine-adjust with micro-manipulator (under the stereo microscope or on a monitor).

Pulse-solder by machine.
Place the substrate onto an electrically conductive surface or in an appropriate tray.

Cleaning: (if required): as in I.

## IV. Very Large Quantities

(e.g., approx. 500.0/year)

## Recommended Assembling Method:

## Fully Automatic Pulse Soldering

Processing method as in III. but fully automatic

### 2.3.4 Final Inspection

It is recommended, that a final visual inspection of the mounted MIKROPACKs be included after soldering, respectively cleaning (under the stereo microscope, magnification 6 to 40x).

## Important Criteria

The solder transition between the MIKROPACK leads and the substrate traces should be concave tapered.

The connections to the semiconductor IC must not be damaged.

The solder on all substrate leads must be visibly melted.

MIKROPACK and substrate surface must not show signs of soiling after soldering, respectively cleaning.

### 2.3.5 Replacment

Experience shows that MIKROPACKs can be replaced as many as five times depending on substrate material and layer construction.

Desolder the MIKROPACK with miniature soldering iron or hot air gun and tweezers. The leads are heated to the melting point of the $\mathrm{Pb} / \mathrm{Sn}$ solder and bent up with the tweezers.

Plane the mounting spots and recoat with flux.
Solder in a new MIKROPACK using one of the methods described.

### 2.4 Processing Guidelines for ICs

Integrated circuits (ICs) are electrostatic-sensitive (ESS) devices. The requirement for greater packing density has led to increasingly small structures on semiconductor chips, with the result that today every IC, whether bipolar, MOS, or CMOS, has to be protected against electrostatics.

MOS and CMOS devices generally have integrated protective circuits and it is hardly possible any more for them to be destroyed by purely static electricity. On the other hand, there is acute danger from electrostatic discharges (ESD).

Of the multitude of possible sources of discharge, charged devices should be mentioned in addition to charged persons. With low-resistive discharges it is possible for peak power amounting to kilowatts to be produced.

For the protection of devices the following principles should be observed:
a) Reduction of charging voltage, below 200 V if possible.
Means which are effective here are an increase in relative humidity to $\geq 60 \%$ and the replacement of highly charging plastics by antistatic materials.
b) With every kind of contact with the device pins a charge equalization is to be expected. This should always be highly resistive (ideally $R=10^{6}$ to $10 \widehat{\Omega} \bar{\Omega}$ ).

All in all this means that ICs call for special handling, because uncontrolled charges, voltages from ungrounded equipment or persons, surge voltage spikes and similar influences can destroy a device. Even if devices have protective circuits (e.g., protective diodes) on their inputs, the following guidelines for their handling should nevertheless be observed.

### 2.4.1 Identification

The packing of ESS devices is provided with the following label by the manufacturer:

### 2.4.2 Scope

The guidelines apply to the storage, transport, testing, and processing of all kinds of ICs, equipped and soldered circuit boards that comprise such components.

### 2.4.3 Handling of Devices

1. ICs must be left in their containers until they are processed.
2. ICs may only be handled at specially equipped work stations. These stations must have work surfaces covered with a conductive material of the order of $10^{6}$ to $10^{9} \Omega / \mathrm{cm}$.
3. With humidity of $>50 \%$ a coat of pure cotton is sufficient. In the case of chargeable synthetic fibers the clothing should be worn close-fitting. The wrist strap must be worn snugly on the skin and be grounded across a resistor of 50 to $100 \mathrm{k} \Omega$.
4. If conductive floors, $R=5 \times 10^{4}$ to $10^{7} \Omega$ are provided, further protection can be achieved by using so-called MOS chairs and shoes with a conductive sole ( $\mathrm{R} \approx 10^{5}$ to $10^{7} \Omega$ ).
5. All transport containers for ESS devices and assembled circuit boards must first be brought to the same potential by being placed on the work surface or touched by the operator before the individual devices may be handled. The potential equalization should be across a resistor of $10^{6}$ to $10^{8} \Omega$.
6. When loading machines and production devices it should be noted that the devices come out of the transport magazine charged and can be damaged if they touch metal, e.g., machine parts.
Example 1) conductive (black) tubes.
The devices may be destroyed in the tube by charged persons or come out of the tube charged if this is emptied by a charged person.
Conductive tubes may only be handied at ESS work stations (high-resistance work-station and person grounding).
Example 2) anti-static (transparent) tubes.
The devices cannot be destroyed by charged persons in the tube (there may be a rare exception in the case of custom ICs with unprotected gate pins). The devices can be endangered as in 1) when the tube is emptied if the latter, especially at low humidity, is no longer sufficiently antistatic after a long period of storage (> 1 year).

In both cases damage can be avoided by discharging the devices across a grounded adapter of highresistance material ( $\approx 10^{6}$ to $10^{8} \Omega / \mathrm{cm}$ ) between the tube and the machine.

The use of metal tubes-especially of anodized alu-minum-is not advisable because of the danger of low-resistance device discharge.

### 2.4.4 Storage

ESS devices should only be stored in identified locations provided for the purpose. During storage the devices should remain in the packing in which they are supplied. The storage temperature should not exceed $60^{\circ} \mathrm{C}$.

### 2.4.5 Transport

ESS devices in approved packing tubes should only be transported in suitable containers of conductive or longterm anti-static-treated plastic or possibly unvarnished wood. Containers of high-charging plastic or very low-resistance materials are in like manner unsuitable.

Transfer cars and their rollers should exhibit adequate electrical conductivity $\left(R<10^{6} \Omega\right.$ ). Sliding contacts and grounding chains will not reliably eliminate charges.

### 2.4.6 Incoming Inspection

In incoming inspection the preceding guidelines should be observed. Otherwise any right to refund or replacement if devices fail inspection may be lost.

### 2.4.7 Material and Mounting

1. The drive belts of machines used for the processing of the devices, in as much as they come into contact with them (e.g., bending and cutting machines, conveyor belts), should be treated with anti-static spray (e.g., anti-static spray 100 from Kontaktchemie). It is better, however, to avoid the contact completely.
2. If ESS devices have to be soldered or desoldered manually, soldering irons with thyristor control may not be used. Siemens EMI-suppression capacitors of the type B 81711-B31. . .-B36 have proven very effective against line transients.
3. Circuit boards fitted and soldered with ESS devices are always to be considered as endangered.

### 2.4.8 Electrical Tests

1. The devices should be processed with observation of these guidelines. Before assembled and soldered circuit boards are tested, remove any shorting rings.
2. Test receptacles must not be conducting any voltage when individual devices or assembled circuit boards are inserted or withdrawn, unless works specifications state otherwise. Ensure that the
test devices do not produce any voltage spikes, either when being turned on and off in normal operation or if the power fuse blows or other fuses respond.
3. Signal voltages may only be applied to the inputs of ICs when or after the supply voltage is turned on. They must be disconnected before or when the supply voltage is turned off.
4. Observe any notes and instructions in the respective data books.

### 2.4.9 Packing of Assembled PC Boards or Flatpack Units

The packing material should exhibit low volume conductivity:
$10^{5} \Omega / \mathrm{cm}<\mathrm{p}<10^{10} \Omega / \mathrm{cm}$.
In most cases-especially with humidity of $>40 \%$ this requirement is fulfilled by simple corrugated board. Better protection is obtained with bags of conductive polyethylene foam (e.g., RCAS 1200 from Richmond of Redlands, California).

One should always ensure that boards cannot touch.

In special cases it may be necessary to provide protection against strong electric fields, such as can be generated by conveyor belts for example. For this purpose a sheath of aluminum foil is recommended, although direct contact between the film and the PCB must be avoided. Cardboard boxes with an alu-minum-foil lining, such as those used for shipping our devices, are available from Laber of Munich.

### 2.4.10 Ultrasonic Cleaning of ICs

The following recommendation applies to plastic packages. For cavity packages (metal and also ceramic) separate regulations have to be observed.

Freon and isopropyl alcohol (trade name: propanol) can be used as solvents. These solvents can also be used for plastic packages because they do not eat into the plastic material.

An ultrasonic bath in double halfwave operation is advisable because of the low component stress.

The ultrasonic limits are as follows:

| sound frequency | $f>40 \mathrm{kHz}$ |
| :--- | ---: |
| exposure | $\mathrm{t}<2 \mathrm{~min}$ |
| alternating sound pressure | $\mathrm{p}<0.29 \mathrm{bar}$ |
| sound power | $\mathrm{N}<0.5 \mathrm{~W} / \mathrm{cm}^{2} /$ litre |

sound power
$\mathrm{N}<0.5 \mathrm{~W} / \mathrm{cm}^{2} /$ litre

ICs for Data Conversion

## SDA 0808 A, SDA 0808 B, SDA 0808 N 8-Bit CMOS Analog-to-Digital Converters with 8-Channel Multiplexers

- Resolution 8 Bits
- Total Unadjusted Error $\pm 1 / 2$ LSB
- No Missing Codes
- Fast Conversion Time ( $15 \mu \mathrm{~s}$ )
- Single Supply 5 VDC
- 8-Channel Multiplexer with Latched Control Logic
- Easy Interface to All Microprocessors, or Stand Alone Operation
- OV to 5V Analog Input Voltage Range
- No Offset or Gain Adjustments Required
- Latched TRI-STATE Outputs
- Outputs Meet TTL Voltage Level Specifications
- CMOS Low Power Consumption, -15 mW
- 28-Pin P-DIP Standard Package or PLCC
- Extended Temperature Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (SDA 0808B)


The SDA0808 is a monolithic CMOS 8-bit analog to digital converter, with 8-channel analog multiplexer, with a single supply of $5 \mathrm{~V}_{\mathrm{DC}}$. The device has a microprocessor compatible control logic and an 8 -bit data bus. It is a pin-to-pin compatible device to the data acquisition component ADC 0808/0809.

The SDA0808 uses the method of successive approximation with a capacitor network as conversion technique. The converter features a temperature stabilized differential comparator, 8 -channel multiplexer for 8 analog inputs and a sample and hold circuit. The device needs no external offset or gain adjustments. Easy interfacing to microprocessors is provided by 3-bit address latches, 8-bit data-output latches and an 8-bit TRISTATE® databus.

The temperature range of the SDA 0808 A is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and for the SDA $0808 \mathrm{~B}-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Pin Definitions

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 to 5 | AIN3 to AIN7 | Analog Inputs |
| 6 | SOC | Start of Conversion |
| 7 | EOC | End of Conversion |
| 8 | $2-5$ | Digital Output Signal |
| 9 | OEN | Output Enable |
| 10 | CLK | External Clock Input |
| 11 | VDD | Pos. Supply Voltage |
| 12 | REF(+) | Pos. Reference Voltage |
| 13 | GND | Ground |
| 14,15 | $2-7,2^{-6}$ | Digital Output Signals |
| 16 | REF(-) | Neg. Reference Voltage |
| 17 to 21 | $2^{-8}$ to $2^{-1}$ | Digital Output Signals |
| 22 | ALE | Address Latch Enable |
| 23 to 25 | ADD2 to ADDO | Address Inputs |
| 26 to 28 | AIN0 to AIN2 | Analog Inputs |

## Technology

Advanced CMOS (ACMOS) process.

## Functional Description

## The Converter

The converter is partitioned into 3 major sections: An approximately 50 pF capacitor network as a sample and hold circuit, the successive approximation register and the comparator. The capacitor network includes a circuit configuration, which provides the first output for a transition when the analog signal has reached $+1 / 2$ LSB.

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start of conversion (SOC) pulse. The conversion starts after the falling edge of the start of conversion pulse with the next rising edge of the external clock signal. A conversion in process will be interrupted by a SOC pulse.

The end of conversion output (EOC) will go low after the rising edge of the start of conversion pulse. It is set to logical one with the first rising edge of the external clk after the internal latch pulse. The autozeroed, high resolution, low drift comparator makes the A/D-converter extremely immune to temperature errors.

## A/D Converter Timing

After a conversion has been started, the analog voltage at the selected input channel is sampled for 10 external clock cycles which will then be held at the sampled level for the rest of the conversion time.

The external analog source must be strong enough to source the current in order to load the sample and hold capacitance, being approximately 50 pF , within those 10 clock cycles.

Conversion of the sampled analog voltage takes place between the 11th and 19th clock cycle after sampling has been completed. In the 19th clock cycle the converted result is moved to the output data latch. With the leading edge of the 20th clock cycle at the end of conversion signal is set.

## Multiplexer

The device provides eight multiplexed analog input channels. A particular input channel is selected by programming 3 address lines (AD2, AD1, ADO). Table I shows the input states for the address lines to select a channel. The address is latched on the rising slope of the ALE signal.

Table I

| Address Lines |  |  | Selected <br> Analog Channel |
| :---: | :---: | :---: | :---: |
| AD2 | AD1 | ADO | AIN |
| L | L | L | AIN 0 |
| L | L | H | AIN 1 |
| L | H | L | AIN 2 |
| L | H | H | AIN 3 |
| H | L | L | AIN 4 |
| H | L | H | AIN 5 |
| H | H | L | AIN 6 |
| H | H | H | AIN 7 |

## Absolute Maximum Ratings*

Supply Voltage ${ }^{1}$ ) $\left(\mathrm{V}_{\mathrm{CC}}\right)$. . . . . . . . . . . . . . . . . . . . 6.5V
Input Voltage Range $\left(\mathrm{V}_{1}\right) \ldots . .-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Continuous Total Power Dissipation
(at or below $25^{\circ} \mathrm{C}$ Free-Air
Temperature Range) .875 mW
Operating Free-Air Temperature Range
SDA 0808A ( $T_{A}$ ) $\ldots \ldots . . . . . .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
SDA $0808 \mathrm{~B}\left(T_{A}\right) \ldots \ldots \ldots . .-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature
Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots \ldots \ldots \ldots \ldots .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Note:

1. All voltage values are with respect to network ground terminal.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply Voltage | $V_{\text {CC }}$ |  | 4.5 | 5 | 6 | V |
| Positive Reference Voltage | $\mathrm{V}_{\text {REF }+}{ }^{(3)}$ |  |  | $V_{\text {CC }}$ | $V_{C C}+0.1$ | V |
| Negative Reference Voltage | $V_{\text {REF }}$ - |  |  | 0 | -0.1 | V |
| Differential Reference Voltage | $\Delta \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REF }+}-\mathrm{V}_{\text {REF }-}$ |  |  | 5 |  | V |
| Start Pulse Duration | $t_{\text {wiSi }}$ |  | 200 |  |  | ns |
| Address Load Control Pulse Width | $t_{\text {w (ALC) }}$ |  | 200 |  |  | ns |
| Address Setup Time | $\mathrm{t}_{\text {su }}$ | , | 50 |  |  | ns |
| Address Hold Time | $t_{h}$ |  | 50 |  |  | ns |
| Clock Frequency | $\mathrm{f}_{\text {clock }}$ |  | 10 | 640 | 1500 | kHz |

## Note:

3. Care must be taken that this rating is observed even during power up.

## Electrical Characteristics

over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V (unless otherwise noted)

Total Device

| Parameter | Symbol | Conditions | Limits |  | Units |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  |  |  | Min | Typ |  |  |
| High-Level Input Voltage, Control Inputs | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}-1.5$ |  |  | V |
| Low-Level Input Voltage, Control Inputs | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 1.5 | V |
| High-Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{O}}=-360 \mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}-0.4$ |  |  | V |
| Low-Level Output Voltage |  |  |  |  |  |  |
| Data Outputs |  |  |  |  | 0.45 | V |
| End of Conversion | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{O}}=1.6 \mathrm{~mA}$ |  |  |  |  |

## SDA 0808 A, SDA 0808 B, SDA 0808 N

Electrical Characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25V (unless otherwise noted) (Continued)

Total Device (Continued)

| Parameter | Symbol | Conditions |  | Limits |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Units |  |  |  |
| Off-State (High Impedance-State) | $\mathrm{I}_{\mathrm{Oz}}$ | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{~A}$ |
| Output Current | $\mathrm{I}_{\mathrm{OZ}}$ | $\mathrm{V}_{\mathrm{O}}=0$ |  |  | -3 | $\mu \mathrm{~A}$ |
| Control Input Current at Maximum <br> Input Voltage | $\mathrm{I}_{\mathrm{I}}$ | $\mathrm{V}_{\mathrm{I}}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| Low-Level Control Input Current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{~A}$ |
| Supply Current | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{f}_{\mathrm{Clock}}=640 \mathrm{kHz}$ |  | 0.3 | 3 | mA |
| Input Capacitance, Control Inputs | $\mathrm{C}_{\mathrm{l}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
| Input Capacitance, Data Outputs | $\mathrm{C}_{\mathrm{O}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
| Resistance from Pin 12 to Pin 16 |  |  | 1 | 1000 |  | $\mathrm{k} \Omega$ |

Analog Multiplexer $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Channel On-State Current(4) | Ion | $\begin{aligned} & \mathrm{V}_{1}=5 \mathrm{~V} \\ & \mathrm{f}_{\text {clock }}=640 \mathrm{kHz} \end{aligned}$ |  |  | 2 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & V_{1}=0 \mathrm{~V}, \\ & f_{\text {clock }}=640 \mathrm{kHz} \end{aligned}$ |  |  | -2 | $\mu \mathrm{A}$ |
| Channel Off-State Current | $\mathrm{I}_{\text {ff }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{1}=5 \mathrm{~V} \end{aligned}$ |  | 10 | 200 | nA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{1}=0 \mathrm{~V} \end{aligned}$ |  | -10 | -200 | nA |
|  |  | $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{1}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |

## Note:

4. Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.

## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}-=0 \mathrm{~V}, \mathrm{f}_{\mathrm{clock}}=640 \mathrm{kHz}$ (unless otherwise noted)

| Parameter | Symbol | Conditions | SDA 0808A Limits |  |  | SDA 0808B Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Supply Voltage Sensitivity | kSVs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}}+ \\ & =4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}(5) \end{aligned}$ |  | $\pm 0.05$ |  |  | $\pm 0.05$ |  | \%/V |
| Linearity Error(6) |  |  |  | $\pm 0.25$ |  |  | $\pm 0.25$ |  | LSB |
| Zero Error(7) |  |  |  | $\pm 0.25$ |  |  | $\pm 0.25$ |  | LSB |

Electrical Characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25V (unless otherwise noted) (Continued)

Operating Characteristics (Continued)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REF}+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}-}=\mathrm{V}, \mathrm{f}_{\text {clock }}=640 \mathrm{kHz}$ (unless otherwise noted)

| Parameter | Symbol | Conditions | $\begin{aligned} & \text { SDA 0808A } \\ & \text { Limits } \end{aligned}$ |  |  | $\begin{aligned} & \text { SDA 0808B } \\ & \text { Limits } \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Total Adjusted Error ${ }^{(8)}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 0.25$ | $\pm 0.5$ |  | $\pm 0.25$ | $\pm 0.5$ | LSB |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $\pm 0.5$ |  |  |  | LSB |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  | $\pm 0.5$ | LSB |
| Output Enable Time | ten | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 80 | 250 |  | 80 | 250 | ns |
| Output Disable Time | $\mathrm{t}_{\text {dis }}$ | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 105 | 250 |  | 105 | 250 | ns |
| Conversion Time | $\mathrm{t}_{\text {conv }}$ | $\mathrm{f}_{\text {clock }}=1.5 \mathrm{MHz}(10)$ |  | 15 | 16 |  | 15 | 16 | $\mu \mathrm{S}$ |
| Delay Time, End of Conversion Output | $\mathrm{t}_{\mathrm{d}(\mathrm{EOC})^{(9,10)}}$ |  | 0 |  | 14.5 | 0 |  | 14.5 | $\mu \mathrm{s}$ |

## Notes:

5. Supply voltage sensitivity relates to the ability of an analog to digital converter to maintain accuracy as the supply voltage varies. The supply and $V_{\text {REF }}+$ are varied together and the change in accuracy is measured with respect to full-scale.
6. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
7. Zero error is the difference between the output of an ideal converter and the actual A/D converter for zero input voltage.
8. Total unadjusted error is the maximum sum of linearity error, zero error, and full scale error.

9 . For clock frequencies other than $640 \mathrm{kHz}, \mathrm{t}_{\mathrm{d}(\mathrm{EOC})}$ maximum is 8 clock periods plus $2 \mu \mathrm{~s}$.
10. Refer to the operating sequence diagram.

## Functional Block Diagram




## Ordering Information

| Type | Ordering Code | Package |
| :---: | :--- | :--- |
| SDA 0808A | Q67100-A8128 | P-DIP28 |
| SDA 0808B | Q67100-A8129 | P-DIP28 |
| SDA 0808N | Q67100-A8206 | PLCC-28 |

## SIEMENS

## SDA 0810 A, SDA 0810 B, SDA 0810 N 10-Bit CMOS Analog-to-Digital Converters with 8-Channel Multiplexers

- Resolution 10 Bits
- Total Unadjusted Error $\pm 1 / 2$ LSB
- No Missing Codes
- Fast Conversion Time ( $15 \mu \mathrm{~s}$ )
- Single Supply 5 VDC
- 8-Channel Multiplexer with Latched Control Logic
- Easy Interface to All Microprocessors, or Stand Alone Operation
- OV to 5V Analog Input Voltage Range
- No Offset or Gain Adjustments Required
- Latched TRI-STATE Outputs
- Outputs Meet TTL Voltage Level Specifications
- CMOS Low Power Consumption, - 15 mW
- 28-Pin P-DIP Standard Package or 28-Pin PLCC
- Extended Temperature Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (SDA 0810 B$)$


## Pin Configurations



The SDA 0810 is a monolithic CMOS 10-bit analog to digital converter with 8 -channel analog multiplexer, with a single supply of $5 \mathrm{~V}_{\mathrm{DC}}$. The device has a microprocessor compatible control logic and an 8 -bit data bus. It is a pin-to-pin compatible device to the data acquisition component ADC 0808/0809, with the 10-bit data output in a two-byte format for interface with 8 -bit microprocessors.

The SDA 0810 uses the method of successive approximation with a capacitor network as conversion technique. The converter features a temperature stabilized differential comparator, 8 -channel multiplexer for 8 analog inputs and a sample and hold circuit. The device needs no external offset or gain adjustments. Easy interfacing to microprocessors is provided by 3 -bit address latches, 10-bit data-output latches and a 8 -bit TRISTATE databus. The temperature range of the SDA 0810 A is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and for the SDA 0810 B $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Advanced CMOS (ACMOS) process.

SDA 0810 A, SDA 0810 B, SDA 0810 N
Pin Definitions

| Pin No. | Function | Symbol <br> 1st Byte | Symbol <br> 2nd Byte |
| :--- | :--- | :--- | :--- |
| 1 to 5 | Analog Inputs | AIN3 to AIN7 |  |
| 6 | Start of Conversion | SOC |  |
| 7 | End of Conversion | EOC | 0 |
| 8 | Digital Output Signal | $2^{-5}$ |  |
| 9 | Output Enable | OEN |  |
| 10 | External Clock Input | CLK |  |
| 11 | Pos. Supply Voltage | VDD |  |
| 12 | Pos. Reference Voltage | REF(+) |  |
| 13 | Ground | GND | 0 |
| 14,15 | Digital Output Signals | $2^{-7,2-6}$ |  |
| 16 | Neg. Reference Voltage | REF(-) | 0 |
| 17 to 19 | Digital Output Signals | $2^{-8}$ to $2^{-3}$ | $2^{-10}$ |
| 20 | Digital Output Signal | $2^{-2}$ | $2^{-9}$ (LSB) |
| 21 | Digital Output Signal | $2-1$ |  |
| 22 | Address Latch Enable | ALE |  |
| 23 to 25 | Address Inputs | ADD2 to ADDO |  |
| 26 to 28 | Analog Inputs | AINO to AIN2 |  |

## Functional Description

## The Converter

The converter is partitioned into 3 major sections: An approximately 50 pF capacitor network as a sample and hold circuit, the successive approximation register and the comparator. The capacitor network includes a circuit configuration, which provides the first output for a transition when the analog signal has reached $+1 / 2$ LSB.

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start of conversion (SOC) pulse. The conversion starts after the falling edge of the start of conversion pulse with the next rising edge of the external clock signal. A conversion process will be interrupted by a SOC pulse.

The end of conversion output (EOC) will go low after the rising edge of the start of conversion pulse. It is set to logical one with the first rising edge of the external clk after the internal latch pulse. The comparator is an autozeroed fully differential comparator for a high power supply rejection ratio.

## A/D Converter Timing

After a conversion has been started, the analog voltage at the selected input channel is sampled for 4 external clock cycles which will then be held at the sampled level for the rest of the conversion time. The external analog source must be strong enough to source the current in order to load the sample and hold capacitance, being approximately 50 pF , within those 4 clock cycles.

Conversion of the sampled analog voltage takes place between the 5th and 15th clock cycle after sampling has been completed. In the 15th clock cycle the converted result is moved to the output data latch. With the leading edge of the 16 th clock cycle the end of conversion signal is set.

## Multiplexer

The device provides eight multiplexed analog input. channels. A particular input channel is selected by programming 3 address lines (AD2, AD1, AD0). Table I shows the input states for the address lines to select a channel. The address is latched on the rising slope of the ALE signal.

Table 1

| Address Lines |  |  | Selected <br> Analog Channel |
| :---: | :---: | :---: | :---: |
| AD2 | AD1 | AD0 | AIN |
| L | L | L | AIN 0 |
| L | L | H | AIN 1 |
| L | H | L | AIN 2 |
| L | H | H | AIN 3 |
| H | L | L | AIN 4 |
| H | L | H | AIN 5 |
| H | H | L | AIN 6 |
| H | H | H | AIN 7 |

Reading the Conversion Results: On the SDA 0810, the data is read as two 8-bit bytes. The converter's digital outputs are positive true. Data is left justified and is presented high byte first. The first OEN high after completing a conversion will enable high byte ( $2^{-1}$ to $2^{-8}$ ) on the output buffers, the second OEN pulse will enable the low byte ( $2^{-9}$ to $2^{-10}$ ), the unused bits of this byte are fixed to ground. The BYTE CONTROL logic determines which byte is to be read. On each read a flip-flop is toggled so that on successive reads alternative bytes will be output. This flip-flop is always reset to the high byte at the end of a conversion.

Data Bit Locations:

| High Byte | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Byte | $2^{-9}$ | $2^{-10}$ | 0 | 0 | 0 | 0 | 0 | 0 |

## Absolute Maximum Ratings*


Input Voltage Range $\left(\mathrm{V}_{1}\right) \ldots . .-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Continuous Total Power Dissipation
(at or below $25^{\circ} \mathrm{C}$ Free-Air
Temperature Range)
.875 mW
Operating Free-Air Temperature Range
SDA $0810 \mathrm{~A}\left(\mathrm{~T}_{\mathrm{A}}\right) \ldots \ldots \ldots \ldots-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
SDA $0810 \mathrm{~B}\left(\mathrm{~T}_{\mathrm{A}}\right) \ldots \ldots \ldots . . .40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature
Range ( $T_{\text {stg }}$ ) $\ldots \ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Note:

1. All voltage values are with respect to network ground terminal.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply Voltage | $V_{C C}$ |  | 4.5 | 5 | 6 | V |
| Positive Reference Voltage | $\mathrm{V}_{\text {REF }+}{ }^{(3)}$ |  |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.1$ | V |
| Negative Reference Voltage | $V_{\text {REF - }}$ |  |  | 0 | -0.1 | V |
| Differential Reference Voltage | $\Delta \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REF }+}-\mathrm{V}_{\text {REF }-}$ |  |  | 5 |  | V |
| Start Pulse Duration | $\mathrm{t}_{\text {wiSi }}$ |  | 200 |  |  | ns |
| Address Load Control Pulse Width | $\mathrm{t}_{\mathrm{w}(\mathrm{ALC})}$ |  | 200 |  |  | ns |
| Address Setup Time | $\mathrm{t}_{\text {su }}$ |  | 50 |  |  | ns |
| Address Hold Time | $t_{n}$ |  | 50 |  |  | ns |
| Clock Frequency | $\mathrm{f}_{\text {clock }}$ |  | 50 | 640 | 1000 | kHz |

## Note:

3. Care must be taken that this rating is observed even during power up.

## SDA 0810 A, SDA 0810 B, SDA 0810 N

## Electrical Characteristics

over recommended operating Free-Air Temperature Range $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V unless otherwise noted

## Total Device

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| High-Level Input Voltage, Control Inputs | $\mathrm{V}_{\mathrm{IH}}$ | $V_{C C}=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}-1.5$ |  |  | V |
| Low-Level Input Voltage, Control Inputs | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  |  | 1.5 | V |
| High-Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{0}=-360 \mu \mathrm{~A}$ | $\mathrm{V}_{C C}-0.4$ |  |  | V |
| Low-Level Output Voltage Data Outputs End of Conversion | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=1.2 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 0.45 \\ & 0.45 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Off-State (High Impedance-State) | loz | $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{A}$ |
| Output Current | loz | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -3 | $\mu \mathrm{A}$ |
| Control Input Current at Maximum Input Voltage | 1 | $\mathrm{V}_{\mathrm{I}}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Low-Level Control Input Current | IIL | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| Supply Current | Icc | $\mathrm{f}_{\text {clock }}=640 \mathrm{kHz}$ |  | 0.3 | 3 | mA |
| Input Capacitance, Control Inputs | $\mathrm{C}_{1}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
| Output Capacitance, Data Outputs | $\mathrm{Co}_{0}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
| Resistance from Pin 12 to Pin 16 |  |  | 1 | 1000 |  | k $\Omega$ |

## Analog Multiplexer

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Channel On-State Current ${ }^{(4)}$ | Ion | $\begin{aligned} & \mathrm{V}_{1}=5 \mathrm{~V}, \mathrm{f}_{\text {clock }}=640 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{f}_{\text {clock }}=640 \mathrm{kHz} \end{aligned}$ |  |  | $\begin{gathered} 2 \\ -2 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Channel Off-State Current | loff | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{1}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{1}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 10 \\ -10 \end{gathered}$ | $\begin{gathered} 200 \\ -200 \\ 1 \\ -1 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |

## Note:

4. Channel on state current is primarily due to the bias current into or out of the threshold detector and it varies directly with clock frequency.

## Operating Characteristics

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {REF }+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}-}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{clock}}=640 \mathrm{kHz}$, (unless otherwise noted)

| Parameter | Symbol | Conditions | Limits |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SDA 0810 A |  |  | SDA 0810 B |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Supply Voltage Sensitivity | ksvs | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {REF }}=4.75 \mathrm{~V} \\ & \text { to } 5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C}(5) \end{aligned}$ |  | $\pm 0.05$ |  |  | $\pm 0.05$ |  | \%/V |
| Linearity Error(6) |  |  |  |  | $\pm 0.5$ |  |  | $\pm 0.5$ | LSB |
| Zero Error(7) |  |  |  |  | $\pm 0.5$ |  |  | $\pm 0.5$ | LSB |
| Total Unadjusted Error ${ }^{(8)}$ |  | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & T_{A}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ |  |  | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \hline \end{array}$ |
| Output Enable Time | $t_{\text {en }}$ | $C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 80 | 250 |  | 80 | 250 | ns |
| Output Disable Time | $\mathrm{t}_{\text {dis }}$ | $C_{L}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 105 | 250 |  | 105 | 250 | ns |
| Conversion Time | $\mathrm{t}_{\text {conv }}$ | $\mathrm{f}_{\text {clock }}=1.5 \mathrm{MHz}{ }^{(10)}$ |  | 15 | 16 |  | 15 | 16 | $\mu \mathrm{s}$ |
| Delay Time, End of Conversion Output | $\mathrm{t}_{\mathrm{d}(\mathrm{EOC})}$ | (Notes 9, 10) | 0 |  | 14.5 | 0 |  | 14.5 | $\mu \mathrm{S}$ |

## Notes:

5. Supp!y voltage sensitivity relates to the ability of an analog to digital converter to maintain accuracy as the supply voltage varies. The supply and VREF+ are varied together and the change in accuracy is measured with respect to full-scale.
6. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
7. Zero error is the difference between the output of an ideal converter and the actual A/D converter for zero input voltage.
8. Total unadjusted error is the maximum sum of linearity error, zero error, and full scale error.
9. For clock frequencies other than $640 \mathrm{kHz}, \mathrm{t}_{\mathrm{d}(\mathrm{EOC})}$ maximum is 8 clock periods plus $2 \mu \mathrm{~s}$.
10. Refer to the operating sequence diagram.

Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 0810 A | Q67100-A8130 | P-DIP28 |
| SDA 0810 B | Q67100-A8144 | P-DIP28 |
| SDA 0810 N | Q67100-A8207 | PLCC28 |

## Functional Block Diagram




## SDA 0812 <br> 12-Bit CMOS Analog-to-Digital Converters with 4-Channel Multiplexers

- 12-Bit Monolithic Successive Approximation ADC
- Autocalibration Circuitry
- No Offset or Gain Adjustments Required, Autocalibration
- Total Unadjusted Error $\pm 1 / 2$ LSB
- No Missing Codes
- Fast Conversion Time ( $17 \mu \mathrm{~s}$ )
- Single 5V DC Supply
- 4-Channel Multiplexer with Latched Control Logic
- Easy Interface to 8- and 16-Bit Microprocessors
- Data Output in a Two-Byte Format
- OV to 5V Analog Input Voltage Range
- Digital Inputs and Outputs are TTL Compatible
- CMOS Low Power Consumption
- 28-Pin P-DIP Standard Package
- Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Pin Configuration


The SDA 0812 is a monolithic CMOS 12-bit analog-to-digital converter with a 4-channel analog multiplexer. It needs only a 5 V supply and achieves a conversion time of $17 \mu \mathrm{~s}$. An autocalibration circuit guarantees a total unadjusted error within $\pm 1 / 2$ LSB max. Therefore the device needs no external offset or gain adjustments. The converter features a temperature stabilized differential comparator, and a sample and hold circuit. It uses the method of successive approximation based on a capacitor network and a 12-bit data output in a two-byte format. Designed for easy microprocessor interface using standard control signals CS, RD and WR. The 4channel input multiplexer is controlled via address inputs A9 and A1.

Two converter busy flags are available to facilitate polling of the converter's status. The temperature range of the SDA 0812 is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The SDA 0812 is compatible to AD7582 with few pins having different specifications.

Advanced CMOS (ACMOS) process.

## Pin Description



## Block Diagram



## Functional Description

The SDA 0812 is a 4 -channel 12 -bit CMOS A/D converter. Its successive approximation technique provides $17 \mu \mathrm{~s}$ conversion time. An autocalibration technique guarantees a total unadjusted error within $\pm 1 / 2$ LSB maximum over the entire temperature range. The major components are shown in the Block Diagram of the converter.

The comparator is a fully differential autozeroed comparator for a high power supply rejection ratio and very low offset voltages. The capacitor network is binary weighted, providing 12 -bit resolution. A Sub-C Network is used to correct linearity-errors in the Main-Capacitor Network. The correction terms are calculated by a microcontroller in an autocalibration cycle, started by Power up or an external CAL signal. The correction terms are stored in a calibration memory. The stability of integrated C-Networks guarantees the correction terms to be valid over time and temperature. In the case of a power fail new calibration cycles will be initiated automatically. This guarantees the integrity of the correction terms.

Three state output drivers with multiplexer for two byte data format, an analog multiplexer with address latch and a clock oscillator with external or internal clock operation complete the functional components of the device.

## A/D Converter Timing

After a conversion has been started (with the rising edge of WR) the analog input voltage at the selected input channel is sampled for 5 clock cycles. The external analog source must be capable of sourcing the current to load the 50 pF sample and hold capacitance within those 5 clock cycles. Conversion of the sampled analog voltage takes place between the 6th and 17th clock cycle after sampling has been completed. The CAZ Pin is not used for normal operation, therefore it can directly be connected to AGND or DGND.*

An autocalibration cycle is started with CAL = high, and takes 114 clock cycles. Finally, a normal conversion cycle ( 17 clock cycles) is added automatically. An external CAL signal is ignored if calibration is already in progress. The external CAL signal is stored if a conversion cycle is in progress, and the calibration starts after finishing this cycle.

During an autocalibration or conversion cycle each power supply voltage and each reference voltage has to be stable. Therefore an internal timer is integrated to provide a waiting period of 58368 clock cycles between power up and autocalibration function. This timer is not activated by external calibration function.

## *Note:

However CAZ serves as an additional programming pin when selecting the output mode or measuring the internal clock frequency.

## Internal Clock Operation

The external circuitry for internal clock operation is shown in Figure 1, $\mathrm{C}_{1}$ may be omitted.


Figure 1
The internal clock frequency only depends on the $\mathrm{R}_{1}$ value.

$$
\begin{array}{ll}
f_{\text {clock }}=\frac{K}{R 1} & K=1011 \\
\text { if } R_{1}=100 \mathrm{k} \Omega & f_{\text {clock }}=1 \mathrm{MHz}
\end{array}
$$

Note that the specifications are referenced to $\mathrm{f}_{\text {clock }}=1 \mathrm{MHz}$ external.

The actual operating frequency of the internal clock oscillator can vary from device to device by up to $20 \%$. This is due to parameter variations of the CMOS processes. Therefore for precisely defined conversion times usage of an external clock generator is recommended.

The internal clock frequency may be read out on PIN 17 by CS, RD active in combination with CAZ = high and BYSL $=$. high. So it is possible to adjust internal clock frequencies via variations of $R_{1}$.

## External Clock Operation

The required circuitry for external clock operation is shown in Figure 2.


Figure 2
The external clock source has to perform $0.8 \mathrm{~V}_{\text {max }}$ for low voltage level and $3.0 \mathrm{~V}_{\text {min }}$ for high voltage level.

The rise and fall times have to be 200 ns maximum.
There is no synchronizing between external clock and any other signal necessary.

## Typical Internal Clock Frequency Versus Temperature



Figure 3

## Output Modes

## Normal Mode (Transparent)

On the SDA 0812 the data is read as two 8 -bit bytes. The converters digital outputs deliver positive true logic signals. Data is presented in right justified format (i.e., the LSB is the most right-hand bit in a 16bit word). Two READ operations are required, the BYSL input determines which byte is to be read. Because the conversion results are held in a successive approximation register the high byte may be read out before the conversion is finished.

The 4 most significant bits are valid in the 9th clock cycle after starting a conversion. Valid 12-bit data is available for reading after the BUSY PIN has gone high, or internal status flag BUSY (available on PIN $10)$ has gone low.

## Latched Output Mode

An additional function in reading the data is available via an integrated data latch, which is transparent in normal function mode.

The latched output may be activated by writing a high on DBO (into an internal register) with WR, CS active in combination with CAZ and BYSL PIN high.

| DB0 | $\overline{\text { WR }}$ | $\overline{\mathbf{C S}}$ | CAZ | BYSL | Setting Data Latch |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High | Low | Low | High | High | Enabled |
| Low | Low | Low | High | High | Transparent |
| X | Low | Low | High | Low | Forbidden! Otherwise <br> Unpredictable Behavior |

The data latch is set transparent by POWER UP function.
Activating the latch function an internal generated latch enable signal shifts the data from the SAR into a 12 -bit latch. This occurs when BUSY gets inactive (HIGH). The conversion result is valid during the next conversion cycle until new data is latched. Therefore it may be read out even after starting a new conversion.

## Absolute Maximum Ratings*

Supply Voltages ${ }^{(1)}\left(V_{C C}, V_{D D}\right) \ldots . . . . . . . . . .6 .5 \mathrm{~V}$
Input Voltage Range

Package Dissipation (at or below $25^{\circ} \mathrm{C}$ Free-Air
Temperature Range) 875 mW
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Free-Air
Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) $\ldots . . .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range $\ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## Note:

1. All voltage values are with respect to network ground terminal.

## Specifications

$\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}+}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}-}=0 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{AGND}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$ external, all specifications $T_{\text {min }}$ to $T_{\text {max }}$ unless otherwise noted

| Parameter | Conditions/Comments | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: |
| Accuracy |  |  |  |
| Resolution |  | 12 | Bits |
| Total Unadjusted Error(1) | All Channels, AINO-AIN3 | $\pm 1 / 2$ | LSB max |
| Differential Nonlinearity | No Missing Codes Guaranteed | $\pm 1 / 2$ | LSB max |
| Full Scale Error (Gain Error) | All Channels, AINO-AIN3 <br> Full Scale TC is Typically $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 1 / 4$ | LSB max |
| Offset Error | All Channels, AINO-AIN3 Offset Error TC is Typically $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $\pm 1 / 4$ | LSB max |
| Channel to Channel Mismatch |  | $\pm 1 / 4$ | LSB max |
| Analog Inputs |  |  |  |
| Analog Input Range | $\mathrm{V}_{\text {REF }}=5.0 \mathrm{~V}$ | 0 to 5 | V |
| $\mathrm{C}_{\text {AIN }}$, On Channel Input Capacitance |  | 50 | pF Typ |
| ${ }^{\text {AIN }}$, Input Leakage Current $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & T_{\min } \text { to } T_{\text {max }} \end{aligned}$ | AINO-AIN3; 0 V to +5 V | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA max nA max |
| Reference Input |  |  |  |
| $\mathrm{V}_{\text {REF }}$ (for Specified Performance) | $\pm 5 \%$ | 5 | V |
| $V_{\text {REF }}$ Range | Degraded Transfer Accuracy | 4 to 6 | V |
| $\mathrm{V}_{\text {REF }}$ Input Reference Current | $\mathrm{V}_{\text {REF }}=5.0 \mathrm{~V}$ |  | mA max |

Specifications (Continued)
$\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}+}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}-}=0 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{AGND}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$ external, all specifications $T_{\text {min }}$ to $T_{\text {max }}$ unless otherwise noted

| Parameter | Conditions/Comments | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: |
| Power Supply Rejection |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to 5.25 V | $\pm 1 / 8$ | LSB Typ |
| Logic Inputs |  |  |  |
| CAZ (Pin 1), $\overline{\text { RD }}$ (Pin 18), $\overline{\mathrm{CS}}$ (Pin 19), $\overline{\mathrm{WR}}$ (Pin 20), BYSL (Pin 21), A0 (Pin 24), A1 (Pin 25) <br> $\mathrm{V}_{\mathrm{IL}}$ Input Low Voltage <br> $\mathrm{V}_{\text {IH }}$ Input High Voltage $\mathrm{I}_{\mathrm{N}}$ Input Current $+25^{\circ} \mathrm{C}$ <br> $T_{\text {min }}$ to $T_{\text {max }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \pm 1 \\ & 10 \end{aligned}$ | $V_{\text {max }}$ <br> $V_{\text {min }}$ <br> $\mu \mathrm{A}$ max $\mu \mathrm{A}$ max |
| CLK (Pin 23) <br> VIL, Input Low Voltage $\mathrm{V}_{\mathrm{IH}}$, Input High Voltage $V_{\text {IL }}$, Input Low Current $\mathrm{I}_{\mathrm{IH}}$, Input High Current | $\mathrm{V}_{\text {CC }}+5 \mathrm{~V} \pm 5 \%$ | $\begin{gathered} 0.8 \\ 3.0 \\ \pm 10 \\ 1.5 \\ \hline \end{gathered}$ | $V_{\text {max }}$ <br> $V_{\text {min }}$ <br> $\mu \mathrm{A}$ max <br> mA max |
| Logic Outputs |  |  |  |
| DB0-DB7 (Pins 10-17), <br> BUSY (Pin 22)(2) <br> $V_{\text {OL O Otput Low Voltage }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ Output High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}(2) \\ & \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \text { I }_{\text {SOURCE }}=200 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{\text {max }} \\ & V_{\text {min }} \end{aligned}$ |
| Floating State Leakage Current (Pins 10-17) | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {CC }}$ | $\begin{array}{r} 15 \\ \pm 1 \\ \hline \end{array}$ | $\mu \mathrm{A}$ max |
| Floating State Output Capacitance |  | 15 | pF max |
| Conversion Time ${ }^{(3)}$ |  |  |  |
| with External Clock | $\mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ | 17 | $\mu \mathrm{s}$ min |
| with Internal Clock, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Using Recommended Clock Components as Shown in Figure 1. | 17/20 | $\mu s$ min/max |
| Power Requirements |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | $\pm 5 \%$ for Specified Performance | 5 | VNOM |
| $\mathrm{V}_{\text {CC }}$ | $\pm 5 \%$ for Specified Performance | 5 | VNOM |
| IDD | Typically 4 mA with $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 7.5 | mA max |
| ICC | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & 100 \\ & 1.0 \end{aligned}$ | $\mu \mathrm{A}$ Typ <br> mA max |
| Power Dissipation | $\overline{\mathrm{WR}}=\overline{\mathrm{RD}}=\overline{\mathrm{CS}}=\overline{\mathrm{BUSY}}=$ Logic HIGH | 20 | mW Typ |

## Notes:

1. Includes Full Scale Error, Offset Error and Relative Accuracy.
2. I IINK for BUSY (Pin 22) is 1.0 mA .
3. Conversion Time includes autozero cycle time.

## SIEMENS

## SDA 5200 N <br> 6-Bit Analog/Digital Converter

The SDA 5200 N is an ultrafast $A / D$ converter with 6 bit resolution and overflow output. After cascading, it enables straightforward construction of 7 or 8 bit A/D converters, respecitively (refer to application circuit).
Apart from a guaranteed strobe frequency of 100 MHz and an excellent linearity, the SDA 5200 N is outstanding for a broad analog bandwidth which - from the analog side enables application up to the limit of the Nyquist theorem.
The SDA 5200 N is pin-compatible to the ICs SDA 5010, SDA 6020, and SDA 5200 S (differing output code in the overflow).

## Features

- Strobe frequency 100 MHz
- 6 bit resolution (1.6\%)
- Overflow output (7th bit) at simultaneous blocking of the remaining outputs $\rightarrow$ simple cascading for 7 bit or 8 bit A/D converters
- Broad analog bandwidth ( 140 MHz )
- High slew rate of the input stages (typ. $0.5 \mathrm{~V} / \mathrm{ns}$ )
- Processing of analog signals up to the Nyquist limit
- Linearity $\pm 1 / 4$ LSB
- No sample and hold required
- Dynamic driving of reference inputs for analog addition and multiplication
- Power dissipation 550 mW
- ECL compatible
- Logic-compatible supply voltage $+5 \mathrm{~V} ;-5.2 \mathrm{~V}$

The following versions ${ }^{1)}$ are available upon request:

- IC with a nonlinear conversion characteristic of a given characteristic curve
- IC with any output code (e.g. gray code)

[^0]

Transfer characteristic and truth table


Pin configuration
top view


| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{O}_{\mathrm{S} 1}$ | Digital ground 1 |
| 2 | $+V_{\text {IR }}$ | Positive reference voltage (+2 V) |
| 3 | $V_{\text {IA }}$ | Analog signal input (max. +2 V; -3 V ) |
| 4 | $-V_{\text {IR }}$ | Negative reference voltage ( -3 V ) |
| 5 | $V_{\text {Iny }}$ | Hysteresis control ( 9 V to +2.5 V) |
| 6 | Strobe | Strobe input (ECL) |
| 7 | + $V_{\text {s }}$ | Positive supply voltage ( +5 V ) |
| 8 | $-V_{S}$ | Negative supply voltage ( -5.2 V ) |
| 9 to 14 | D1 to D6 | Data outputs, bits 1 to 6 (ECL) |
| 15 | Do | Overflow output |
| 16 | $0_{\text {s2 }}$ | Digital ground 2 |

## Maximum ratings

Supply voltage
Supply voltage
Input voltages
Strobe
Hysteresis control
Voltage difference
Ambient temperature Junction temperature Storage temperature

Thermal resistance
System-air

## Characteristics

## Power supply

Pos. supply voltage
Neg. supply voltage Current consumption
at $+V_{\mathrm{S}}=+5.0 \mathrm{~V}, V_{\mathrm{IA}} \leqq-V_{\mathrm{IR}}$
at $-V_{S}=-5.2 \mathrm{~V}, V_{\mathrm{IA}} \leqq-V_{\mathrm{IR}}$

## Analog section

## Signal input

Max. input voltage
$V_{\text {I max }}=I\left(+V_{\text {IRmax })}-\left(-V_{\text {IRmin }}\right) \mid\right.$
$V_{\text {IA }}$ for 6 bit resolution
$V_{\text {IA }}$ for 1/2 LSB linearity
$V_{\text {IA }}$ for 1/4 LSB linearity
Input current
at $V_{\text {IA }}=+V_{\text {IR }}$
at $V_{\text {IA }}<-V_{\text {IR }}$
Input capacitance
at $V_{\text {IA }}<-V_{\text {IR }}$

|  | $-V_{\text {I Rmin }}$ |
| :--- | :--- |
|  | 1.2 |
|  | 2.4 |
| $I_{\text {I } \max }$ |  |
| $I_{\text {IA }}$ | -500 |
| $C_{\text {IA }}$ |  |


|  |
| :--- |
| 0.3 |
| 0.6 |
| 1.2 |
| 150 |
|  |
|  |
|  |


| $+V_{\text {IRmax }}$ | $V$ |
| :--- | :--- |
| 5 | $V$ |
|  | $V$ |
|  | $V$ |
| 500 | $V$ |
| 500 | $n A$ |
|  | $n A$ |

## Reference inputs

Pos. reference voltage
Neg. reference voltage Reference resistance

## Digital section

## Strobe input

H input voltage
$L$ input voltage
$H$ input current
L-input current

| $V_{I H}$ | -1.1 | -0.9 | -0.6 | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{IL}}$ | -2.0 | -1.7 | -1.6 | V |
| $I_{\mathrm{IH}}$ |  | 6 | 50 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{IL}}$ |  | 6 | 50 | $\mu \mathrm{~A}$ |


|  | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: |
| $+V_{\text {s }}$ | -0.3 | 6.0 | v |
| - $V_{\text {s }}$ | -6.0 | 0.3 | V |
| $V_{\text {IA }},+V_{\text {IR }},-V_{\text {IR }}$ | -3.5 | 2.5 | V |
| $V_{\text {strobe }}$ | $-V_{s}$ | 0 | V |
| $V_{\text {l }}$ hy | 0 | 3.0 | V |
| $\mathrm{O}_{\mathrm{s} 1}-\mathrm{O}_{\mathrm{s} 2}$ | -0.5 | 0.5 | V |
| $T_{\text {A }}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $I_{\text {j }}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {th SA }}$ |  | 85 | K/W |


|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
| $+V_{\mathrm{S}}$ | 4.5 | 5.0 | 5.5 | V |
| $-V_{\mathrm{S}}$ | -5.7 | -5.2 | -4.7 | V |
| $I_{\mathrm{S}+}$ |  | 50 | 80 | mA |
| $I_{\mathrm{S}-}$ |  | 55 | 80 | mA |


$\left.$| $+V_{\text {IR }}$ |
| :--- | :--- |
| $-V_{\text {IR }}$ |
| $R_{\text {ref }}$ |$\quad \right\rvert\,$| -2.5 |
| :--- |
| -3.0 |


| 2 | V |
| :--- | :--- |
| 1.5 | V |
| 195 | $\Omega$ |

H output voltage
L output voltage

Characteristics (cont'd)
Dynamic parameters
Aperture time
Aperture jitter
Strobe
Signal transition time
Signal transition time
Strobe frequency
Max. slew rate bandwidth ( -3 dB )

|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
| $t_{\mathrm{d}}$ |  | 2 |  | ns |
|  |  | 25 |  | ps |
| $t_{\text {strobe }}$ |  | 5 |  | ns |
| $t_{\mathrm{d} \text { Hold }}$ |  | 12 | 17 | ns |
| $t_{\mathrm{d} \text { Set }}$ |  |  | 12 | 17 |
| $f_{\text {strobe }}$ |  |  |  | ns |
| $B$ |  | 0.5 |  | MHz |
|  |  | 140 |  | $\mathrm{~V} / \mathrm{ns}$ |
|  |  |  |  | MHz |

Pulse diagram of strobe input
Input current versus input voltage and data outputs



## Measurement circuit



## Application circuit

7 bit A/D converter with SDA 5200 S and SDA 5200 N


## SIEMENS

## SDA 5200 S <br> 6-Bit Analog/Digital Converter

The SDA 5200 S is an ultrafast 6 bit A/D converter with overflow output. It has been designed as terminating device for a 7 bit or 8 bit A/D converter comprising several cascaded ICs (refer to application circuit), or exclusively for 6 bit operation.
Apart from a guaranteed strobe frequency of 100 MHz and an excellent linearity, the SDA 5200 S is outstanding for a broad analog bandwidth which - from the analog side - enables application up to the limit of the Nyquist theorem.
The SDA 5200 S is pin-compatible to the ICs SDA 5010, SDA 6020, and SDA 5200 N (differing output code in the overflow).

## Features

- Strobe frequency 100 MHz
- 6 bit resolution (1.6\%)
- Overflow output (7th bit)
- Broad analog bandwidth (140 MHz)
- High slew rate of the input stages (typ. $0.5 \mathrm{~V} / \mathrm{ns}$ )
- Processing of analog signals up to the Nyquist limit
- Linearity $\pm 1 / 4$ LSB
- No sample and hold required
- Dynamic driving of reference inputs for analog addition and multiplication
- Power dissipation 550 mW
- ECL compatible
- Logic-compatible supply voltage +5 V ; -5.2 V


## The following versions ${ }^{1)}$ are available upon request:

- IC with a nonlinear conversion characteristic of a given characteristic curve
- IC with any output code (e.g. gray code)

[^1]

Transfer characteristic and truth table


## Pin configuration

top view


| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{O}_{\mathrm{S} 1}$ | Digital ground 1 |
| 2 | $+V_{\text {IR }}$ | Positive reference voltage ( +2 V ) |
| 3 | $V_{1 A}$ | Analog signal input (max. $+2 \mathrm{~V} ;-3 \mathrm{~V}$ ) |
| 4 | $-V_{\text {IR }}$ | Negative reference voltage ( -3 V ) |
| 5 | $V_{\text {Ihy }}$ | Hysteresis control ( 9 V to +2.5 V ) |
| 6 | Strobe | Strobe input (ECL) |
| 7 | $+V_{S}$ | Positive supply voltage ( +5 V ) |
| 8 | $-V_{s}$ | Negative supply voltage ( -5.2 V ) |
| 9 to 14 | D1 to D6 | Data outputs, bits 1 to 6 (ECL) |
| 15 | Do | Overflow output |
| 16 | $0_{\text {s2 }}$ | Digital ground 2 |

## Maximum ratings

Supply voltage
Supply voltage
Input voltages
Strobe
Hysteresis control
Voltage difference
Ambient temperature Junction temperature Storage temperature

Thermal resistance
System-air

## Characteristics

## Power supply

Pos. supply voltage
Neg. supply voltage
Current consumption
at $+V_{\mathrm{S}}=+5.0 \mathrm{~V}, V_{\mathrm{IA}} \leqq-V_{\mathrm{IR}}$
at $-V_{S}=-5.2 \mathrm{~V}, V_{\mathrm{IA}} \leqq-V_{\mathrm{IR}}$

|  | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: |
| $+V_{\text {s }}$ | -0.3 | 6.0 | v |
| $-V_{\text {s }}$ | -6.0 | 0.3 | V |
| $V_{\text {IA }}+V_{\text {IR }},-V_{\text {IR }}$ | -3.5 | 2.5 | V |
| $V_{\text {strobe }}$ | - $V_{\text {s }}$ | 0 | v |
| $V_{\text {lhy }}$ | 0 | 3.0 | V |
| $0_{\text {S } 1}-0_{\text {S2 }}$ | -0.5 | 0.5 | V |
| $\mathrm{T}_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 85 | K/W |


|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
| $+V_{\mathrm{S}}$ | 4.5 | 5.0 | $\cdot$ | 5.5 |
| $-V_{\mathrm{S}}$ | -5.7 | -5.2 | -4.7 | V |
| $I_{\mathrm{S}+}$ |  | 50 | V |  |
| $I_{\mathrm{S}-}$ |  | 55 | 80 | mA |
|  |  |  | 80 | mA. |

## Analog section

## Signal input

Max. input voltage
$V_{\text {IRmax }}=1\left(+V_{I_{\text {Rmax }}}\right)-\left(-V_{\text {IRmin }}\right) \mid$
$V_{\text {IA }}$ for 6 bit resolution
$V_{\text {IA }}$ for $1 / 2$ LSB linearity
$V_{\text {IA }}$ for $1 / 4$ LSB linearity
Input current
at $V_{\text {IA }}=+V_{\text {IR }}$
at $V_{\text {IA }}<-V_{\text {IR }}$
Input capacitance
at $V_{I A}<-V_{I R}$

|  | $-V_{\text {IR } \min }$ |  |
| :--- | :--- | :--- |
|  |  |  |
|  | 1.2 | 0.3 |
|  | 2.4 | 0.6 |
|  |  | 1.2 |
| $I_{\text {IA } \operatorname{IAx}}$ |  | 150 |
| $I_{\text {IA }}$ | -500 |  |
| $C_{\text {IA }}$ |  | 25 |



## Reference inputs

Pos. reference voltage
Neg. reference voltage
Reference resistance

## Digital section

## Strobe input

H input voltage
L input voltage
$H$ input current
L-input current

| $V_{\text {IH }}$ | -1.1 |
| :---: | :---: |
| $V_{1 L}$ | -2.0 |
| $I_{I H}$ |  |
| $I_{1 \mathrm{~L}}$ |  |

$\left\lvert\, \begin{aligned} & -0.9 \\ & -1.7 \\ & 6 \\ & 6\end{aligned}\right.$
-0.6
-1.6
50
50

$|$| $V$ |
| :--- |
| $v$ |
| $\mu A$ |
| $\mu A$ |

Data outputs (100 $\Omega$ to -2 V )
H output voltage
L output voltage

| $V_{Q H}$ | -1.1 | -0.9 | -0.7 |
| :--- | :--- | :--- | :--- |
| $V_{Q L}$ | -2.0 | -1.7 | -1.5 |

| V

## Characteristics (cont'd)

## Dynamic parameters

Aperture time
Aperture jitter
Strobe
Signal transition time
Signal transition time
Strobe frequency
Max. slew rate Bandwidth ( -3 dB )

|  | Lower <br> limit B | typ | Upper <br> limit $A$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $t_{\mathrm{d}}$ |  | 2 |  | ns |
|  |  | 25 |  | ps |
| $t_{\text {strobe }}$ |  | 5 |  | ns |
| $t_{\mathrm{d} \text { Hold }}$ |  | 12 | 17 | ns |
| $t_{\mathrm{d} \text { Set }}$ |  | 12 | 17 | ns |
| $t_{\text {strobe }}$ | 100 |  |  | MHz |
| $B$ |  | 0.5 |  | $\mathrm{~V} / \mathrm{ns}$ |
| $B$ |  | 140 |  |  |
|  |  |  |  |  |

Pulse diagram of strobe input and data outputs

Input current versus input voltage



## Measurement circuit



## Application circuit

7 bit A/D converter with SDA 5200 S and SDA 5200 N


## SDA 6020 <br> 6-Bit Analog/Digital Converter

The SDA 6020 is an ultrafast A/D converter with 6 bit resolution. In addition to a scanning frequency of typically 50 MHz and excellent linearity, the SDA 6020 has the following outstanding features:

- 6-bit resolution (1.6\%), simple expansion to 8 bits
- $\pm 1 / 4$ LSB linearity
- No sample and hold required
- Dynamic driving of reference inputs for analog addition and multiplication
- ECL compatible (ECL - TTL matching possible, e.g. with SH 100.255)
- Low power dissipation 450 mW
- Logic compatible supply voltage +5 V ; -5.2 V


## Maximum ratings

Supply voltage
Supply voltage
Input voltages
Strobe
Hysteresis control
Voltage difference
Operating temperature
Storage temperature

|  | Lower <br> limit B | Upper <br> limit A | Unit |
| :--- | :--- | :--- | :--- |
| $+V_{\mathrm{S}}$ | -0.3 | 6.0 | V |
| $-V_{\mathrm{S}}$ | -6.0 | 0.3 | V |
| $V_{\mathrm{IA},}+V_{\mathrm{IR}},-V_{\mathrm{IR}}$ | -3.0 | 3.0 | V |
| $V_{\text {Strobe }}$ | $-V_{\mathrm{S}}$ | 0 | V |
| $V_{\mathrm{IH}}$ | 0 | 3.0 | V |
| $\mathrm{O}_{\mathrm{A}}-\mathrm{O}_{\mathrm{D}}$ | -0.5 | 0.5 | V |
| $T_{\text {amb }}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{s}}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |



| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | $0_{\text {S } 1}$ | Digital ground |
| 2 | $+V_{\text {IR }}$ | Positive reference voltage (<+2.5 V) |
| 3 | $V_{\text {I }}$ | Analog signal input (max. $\pm 2.5 \mathrm{~V}$ ) |
| 4 | $-V_{\text {IR }}$ | Negative reference voltage ( $>-2.5 \mathrm{~V}$ ) |
| 5 | $V_{\text {I hy }}$ | Hysteresis control ( 0 V to +2.5 V) |
| 6 | Strobe | Strobe input (ECL) |
| 7 | $+V_{S}$ | Positive supply voltage ( +5 V ) |
| 8 | $-V_{s}$ | Negative supply voltage ( -5.2 V ) |
| 9 to 14 | D1 to D 6 | Data outputs, bits 1 to 6 (ECL) |
| 15 | Do | Overflow |
| 16 | $\mathrm{O}_{52}$ | Digital ground of output stages |

Block diagram


## Characteristics

## Power supply

Positive supply voltage
Negative supply voltage
Current consumption
at $+V_{S}=+5.0 \mathrm{~V} ; V_{\text {IA }} \leq-V_{\text {IR }}$ at $-V_{S}=-5.2 \mathrm{~V} ; V_{I A} \leq-V_{\mathrm{IR}}$

|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $+V_{\mathrm{S}}$ | 4.5 | 5.0 | 5.5 | V |
| $-V_{\mathrm{S}}$ | -5.7 | -5.2 | -4.7 | V |
| $I_{\mathrm{S}}$ |  | 30 | 60 | mA |
| $I_{\mathrm{S}}$ |  | 55 | 80 | mA |

## Analog section

$T_{\mathrm{A}}=25^{\circ} \mathrm{C} ;+V_{\mathrm{S}}=5 \mathrm{~V} ;-V_{\mathrm{S}}=5.2 \mathrm{~V}$

## Signal input

Maximum input voltage
$V_{I A \max }=1\left(+V_{I R_{\text {max }}}\right)-\left(-V_{\left.I R_{\text {min }}\right)}\right)$
$V_{\text {IA }}$ for 6-bit resolution
$V_{\text {IA }}$ for $1 / 2$ LSB linearity
$V_{\text {IA }}$ for 1/4 LSB linearity Input current
at $V_{\text {IA }}=+V_{\text {IR }}$ in sample mode
at $V_{\text {IA }}<-V_{\text {IR }}$ in sample mode
$-V_{\text {IR }}<V_{\text {IA }}<+V_{\text {IR }}$ in hold mode Input capacitance
at $V_{I A}<-V_{\text {IR }}$

## Reference inputs

Positive reference voltage
Negative reference voltage
Reference resistance

| $V_{\text {IA max }}$ | $-V_{I_{\text {R min }}}$ |
| :---: | :---: |
| $V_{\text {IA }}$ |  |
| $V_{\text {IA }}$ | 1.2 |
| $V_{\text {IA }}$ | 2.4 |
| $I_{\text {IA }}$ |  |
| $I_{\text {IA }}$ | -10 |
| $I_{\text {IA }}$ | -10 |


|  | $+V_{\text {IR }}$ max | $V$ |
| :--- | :--- | :--- |
| 0.3 | 5 | $V$ |
| 0.6 |  | $V$ |
| 1.2 |  | $V$ |
| 200 | 800 | $\mu \mathrm{~V}$ |
|  | 10 | $\mu \mathrm{~A}$ |
|  | 10 | $\mu \mathrm{~A}$ |
|  | 35 | pF |

## Digital section

## Strobe input

H input voltage
$L$ input voltage
H input current
L input current

| $V_{I H}$ | -1.1 | -0.9 | -0.6 | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{IL}}$ | -2.0 | -1.7 | -1.5 | V |
| $I_{\mathrm{IH}}$ | 5 | 30 | 100 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{IL}}$, | 5 | 30 | 100 | $\mu \mathrm{~A}$ |

Data outputs (100 $\Omega$ to -2 V )
H output voltage
L output voltage

| $V_{Q H}$ | -1.1 | -0.9 | -0.6 | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{QL}}$ | -2.0 | -1.7 | -1.5 | V |

## Pulse diagram of strobe inputs and data output


"Lines effected as Microstrip

## Circuit example for expansion to 7 bit



Circuit example for expansion to 8 bit


## SDA 8005 <br> 8-Bit/7 ns Digital/Analog Converter

The SDA 8005 is a high-speed D/A converter with splendid dynamic qualities and offers the following features:

- Settling time typ. 7 ns
- Extremely small glitch area
- Digital input register
- Data inputs 10 K and 100 K ECL-compatible
- Single power supply -5.2 V
- Deglitch control input


## Functional description

The SDA 8005 is a high-speed 8-bit D/A converter with ECL-compatible data and strobe inputs.
The data word is received in the input buffer with the Low active strobe. An external reference voltage source with a reference resistor is needed. At a reference current of 2.5 mA the full-scale output current amounts to 40 mA .

The output glitches can be minimized by adjusting the deglitch input voltage between -2.3 V and -2.9 V . The deglitch input can also be left unwired.

## Pin configuration

(top view)


## Pin description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | GND | Ground |
| 2 | $I_{\text {ref }}$ | Reference current input |
| 3 | Degl | Deglitch input |
| 4 | Str | Strobe |
| 5,6 | $+I,-I$ | Complementary current outputs |
|  |  | $+I:$ zero current if D0 to D7 are High |
| 7 | $C$ | Stabilization |
| 8 | $V_{\text {EE }}$ | Supply voltage -5.2 V |
| 16 to 9 | D0 to D7 | Data input 0 (LSB) to 7 (MSB) |

## Block diagram



## Maximum ratings

Supply voltage
input voltage
Strobe input voltage
Deglitch input voltage
Output voltages, $+I,-I$
Junction temperature
Ambient temperature
Storage temperature
Thermal resistance

## Characteristics

## Analog outputs

## Static performance

Ratio of full-scale output current to reference current
Absolute unadjusted error
Integral nonlinearity
Differential nonlinearity
Full-scale temperature coefficient
$-25^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$
$+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Zero-code output current
Full-scale output current Output voltage range
Supply voltage sensitivity

## Dynamic performance ${ }^{1)}$

Output rise time
Output settling time
Adjusted worst case glitch area Digital crosstalk attenuation Data Strobe

|  | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: |
| $V_{\text {EE }}$ | -6.0 | 0.3 | V |
| $V_{\text {DO }}$. D7 | -3.0 | 0 | V |
| $V_{\text {Str }}$ | -4.0 | 0 | V |
| $V_{\text {Degl }}$ | -5.2 | 0 | $v$ |
| $V_{\text {Q1 }}+V_{\text {Q1- }}$ | -1.9 | 5 | V |
| $T_{j}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {A }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {th JA }}$ |  | 85 | K/W |


|  | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {aFS }} / I_{\text {ref }}$ |  | 16 |  |  |
| ERR | -1 |  | $+1^{2)}$ | \% |
| INL |  | $0.40^{1)}$ | 0.55 ${ }^{\text {2) }}$ | LSB |
| D NL |  | $0.6{ }^{1)}$ | $1^{2)}$ | LSB |
| TC | 80 |  | 120 | ppm $/{ }^{\circ} \mathrm{C}$ |
| TC | 50 |  | 80 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $I_{\text {Q }}$ |  | $6^{1)}$ | $30^{31}$ | $\mu \mathrm{A}$ |
| $I_{\text {QFS }}$ |  |  | 402) | mA |
| $V_{Q}$ | -1.4 |  | +5 | V |
| $S_{\text {vs }}$ |  | $0.03^{11}$ | 0.04 ${ }^{\text {2 }}$ | \%/\% |
| $t_{\text {r }}$ Q |  | 1.3 |  | ns |
| $t_{\text {s }}$ Q |  | 7 |  | ns |
|  |  | 80 |  | pV s |
| $\alpha_{\text {Data }}$ |  | 154) |  | pVs |
| $\alpha_{\text {Strobe }}$ |  | $30^{4)}$ |  | pVs |

## Characteristics

Digital inputs DC characteristics

H input voltage
$L$ input voltage Input capacitance D7

D6 D0 to D5 Strobe D7<br>D6 D0 to D5 Strobe

Hinput current

Input coding

|  | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | -1.105 |  | -0.810 | V |
| $V_{\text {IL }}$ | -1.850 |  | -1.505 | V |
| $\mathrm{C}_{\text {ID }}$ |  | 1.2 |  | pF |
| $\mathrm{C}_{\text {ID } 6}$ |  | 0.8 |  | pF |
| $\mathrm{C}_{\text {IDO } \ldots \text {..D5 }}$ |  | 0.5 |  | pF |
| $\mathrm{C}_{15 \mathrm{Str}}$ |  | 1.5 |  | pF |
| $I_{\text {IHD7 }}$ |  | 25 |  | $\mu \mathrm{A}$ |
| $I_{\text {IHD }}$ |  | 12 |  | $\mu \mathrm{A}$ |
| $I_{\text {IHDO } \ldots \text { D }}$ |  | 6 |  | $\mu \mathrm{A}$ |
| $I_{\text {IH Str }}$ |  |  |  | $\mu \mathrm{A}$ |

## Switching characteristics

Setup time
Hold time
Strobe time
(see Fig. 1)

## Deglitch input

Deglitch input current
at $V_{\text {DegI }}=2.3 \mathrm{~V}$
at $V_{\text {DegI }}=2.9 \mathrm{~V}$
Deglitch voltage range
Deglitch voltage (not connected)

## Power supply ${ }^{1)}$

Supply voltage
Supply current
Power consumption

| $t_{\text {setup }}$ | 0.5 |  |  |
| :--- | :--- | :--- | :--- |
| $t_{\text {Hold }}$ | 2.5 |  | ns <br> $t_{\text {Str }}$ |
| 2 |  | ns |  |
| ns |  |  |  |


|  |  | 200 | $\mu \mathrm{~A}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\text {Degl }}$ |  |  |  |  |
| $I_{I \text { Degl }}$ | -150 |  |  |  |
| $-V_{\text {DegI }}$ | +2.9 | $0.5 \times V_{\text {EE }}$ | +2.3 | V |
| $V_{\text {DgI }}$ |  | V |  |  |


| $V_{\mathrm{EE}}$ <br> $I_{\mathrm{EE}}$ <br> $P_{\mathrm{D}}$ | -5.46 | 98 | -4.94 | V |
| :--- | :--- | :--- | :--- | :--- |
|  |  | 495 |  |  |
|  |  | mA |  |  |
| mW |  |  |  |  |

## Comments

$\left.{ }^{1}\right)$ Measured at:
$25^{\circ} \mathrm{C}$
$V_{E E}=-5.2 \mathrm{~V}$
Full-scale output current $I_{\mathrm{Q}}=20 \mathrm{~mA}$
Output load $=50 \Omega$
${ }^{2}$ ) Guaranteed at: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
-5.46 V to -4.94 V
Full-scale output current $I_{\mathrm{Q}}=1 \mathrm{~mA}$ to 40 mA
${ }^{3}$ ) Measured at $100^{\circ} \mathrm{C}$
Full-scale output current $I_{\mathrm{Q}}=20 \mathrm{~mA}$
$V_{\text {Degl }}=-2.3 \mathrm{~V}$
$V_{E E}=-5.2 \mathrm{~V}$
$V_{\text {IH }}=-0.95 \mathrm{~V}$
$V_{\mathrm{IL}}=-1.6 \mathrm{~V}$
Input signal rise time $t_{r}=3 \mathrm{~ns}$
Switching all inputs at the same time in the same direction (worst case).
The crosstalk attenuation can be reduced by using other input signals.

## Pulse diagram of the inputs



Figure 1

## Terminology

## Absolute unadjusted error

The full-scale output current with the same reference voltage and reference resistance is different for different chips. The variation results from the deviation of technology parameters. The specification is the maximum deviation from an average value.

## Integral nonlinearity

The integral nonlinearity is the maximum deviation of the output of a linear regression from the output values of all possible input codes.

## Differential nonlinearity

Differential nonlinearity is the difference between the actual and the ideal deviation between any two adjacent input codes, this being 1 LSB. A specified differential nonlinearity of $\pm 1$ LSB max. over the entire operating temperature range ensures monotonicity.

## Supply voltage sensitivity

The supply voltage sensitivity is the dependence of the analog output current on the supply voltage $V_{E E}$ with all other parameters or conditions constant. It is specified in \% per \%.

## Output rise time

The output rise time is the time between the $10 \%$ value and the $90 \%$ value of $V_{Q}$ max. at the leading edge.

## Output settling time

The output settling time is the time from the $50 \%$ point of the trailing strobe edge to the last entry of the analog output signal into an admissible error window of $\pm 1 / 2$ LSB.
The specified value is measured by using a comparator to detect the entry time point (see fig. 2).

## Adjusted worst case glitch area

Glitches which arise from input code switching can be minimized by varying the deglitch input voltage.
The specified value can be measured under the following conditions:

- Input code change from 01111111 to 10000000 and vice versa
- Input data are received with strobe
- Deglitch input voltage is optimized for switching in both directions

Figure 2 shows the test circuit and the timing diagram for the determination of the output settling time.



Figure 2

## Application instructions

- Board with at least one ground area in its entirety.
- Ground pin should be connected very close to the large ground area by using contact studs or by direct soldering.
- Voltage supply must be blocked directly at the $V_{\text {EE }}$ pin by using a $100-\mathrm{nF}$ ceramic capacitor (preferably small chip capacitors).
- The analog outputs should be loaded with $50 \Omega$ as near as possible to the package.
- Each of the DC voltages ( $V_{\mathrm{EE}}, D E G L, V_{\text {ref }}$ ) has to be checked for its suitability as regards ripple and noise.
- If a D/A output is connected to the $50-\Omega$ input of a scope, an attenuator should be arranged on the D/A converter side of the connecting line to prevent the reflection from the oscilloscope from seeing the practically open line termination (output impedance of D/A converter approx. $20 \mathrm{k} \Omega$ ); the ground connection between the board and the instrument should have a very low impedance.
- To minimize the crosstalk of used strobe to the output you can place a voltage divider at the strobe input to form an RC filter in combination with the input capacitance (see figure).


Figure 3 shows an application where the output signal is transmitted over a $50-\Omega$ line to a receiver with a $50-\Omega$ input, possibly a high-speed oscilloscope.
$I_{\text {ref }}$ may be adjusted by varying $V_{\text {ref }}$ between 0 V and 2.5 V , reference resistor $R_{\text {ref }}$ being $1 \mathrm{k} \Omega$.
Alternatively $R_{\text {ref }}$ can be changed with $V_{\text {ref }}$ constant.


Figure 3

Here the strobe input is connected to a voltage divider, which forms an RC filter together with the input capacitance, and in this way reduces the digital crosstalk from strobe to output. The $100-\Omega$ output line from $+I$ is terminated at both ends.
The high maximum, full-scale output current in this case also allows an acceptable voltage range.


Figure 4

## SDA 8010

## 8-Bit Analog/Digital Converter

- Maximum Conversion Rate $>100 \mathrm{MHz}$
- 8-Bit Resolution
- 6.3 Effective Bits ( $F_{\text {AN }}=30 \mathrm{MHz}$ )
- Nonlinearity <1/2 LSB
- Excellent Large-Signal Bandwidth
- Extremely Low Error Rates
- Balanced Input Voltage Range
- ECL 100k Compatible Output Data
- Low Power Dissipation
- Small 24-Pin Ceramic Package

| Pin Definitions |  |  |
| :---: | :---: | :---: |
| Pin | Symbol | Function |
| 1 | $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply Voltage, Analog Section |
| 2 | GND | Ground |
| 3 | $V_{C C}$ | Positive Supply Voltage, Analog Section |
| 4 | STR1 | Strobe Signal 1 |
| 5 | $+\mathrm{V}_{\text {REF }}$ | Pos. Reference Voltage |
| 6 | + VREF, ${ }^{\text {d }}$ | Pos. Reference Voltage Sense |
| 7 | A IN | Analog Input |
| 8 | A IN | Analog Input |
| 9 | VREF, M | Center Tap of Voltage Divider |
| 10 | $-V_{\text {REF }}$ | Negative Reference Voltage |
| 11 | - VREF, ${ }^{\text {d }}$ | Negative Reference Voltage Sense |
| 12 | STR 2 | Strobe Signal 2 |
| 13 | $\mathrm{V}_{\mathrm{EE}, \mathrm{D}}$ | Negative Supply Voltage, Digital Section |
| 14 | $\mathrm{V}_{C C, D}$ | Positive Supply Voltage, Digital Section |
| 15 | GND | Ground |
| 16 to 23 | D0 to D7 | Digital Output Signal |
| 24 | GND 1 | Ground Connection for Output Emitter Follower |

The SDA 8010 is an ultrafast A/D converter according to the parallel principle, with a resolution of 8 bits and a guaranteed strobe frequency of 100 MHz . The device is capable of digitizing analog signals with full scale ( $\pm 1 \mathrm{~V}$ ) frequency components up to 50 MHz at a power consumption of typically 1.3 W . Due to the symmetric input voltage range it can be driven directly by a customary $50 \Omega$ source.

## Block Diagram



## Functional Description

The SDA 8010 is an ultrafast A/D converter according to the "flash" or parallel principle: A field of 255 comparators simultaneously compares the analog signal with 255 reference voltages spread linearly over the input voltage range. The result of this comparison, delivered in the so-called thermometer code, is converted into binary representation by three encoding stages and is then available as a digital signal with ECL levels at the outputs (See Block Diagram).

An individual comparator consists of a differential amplifier and a master/slave register stage. They are activated alternately by means of two strobe signals STR1 and STR2, thereby sampling the analog signal and holding the corresponding logical state. The sequence of the conversion process is given in the pulse diagram.

During the L phase of STR1, the analog signal is compared with the reference voltages. With the rising edge of STR1 the result of the comparison is passed into the first register stage and held there until the falling edge of STR1. Towards the end of this hold period the signal is accepted into the second flipflop with the L phase of the second strobe STR2 and stored with the rising edge. After a delay $\mathrm{t}_{\mathrm{d}, \mathrm{Q}}$ this data appears at the output and remains valid for the period $t_{V, Q}$.

Driving the converter's analog input is an easy task. Due to the ground-symmetrical input voltage range and the low input capacitance, the converter can be operated in a customary $50 \Omega$ system without any preamplifiers or level shifters. Nevertheless, lower impedance driving would be a means for further improving the device's specified dynamic parameters. Two input pins AIN ensure low lead inductance. The internal reference voltages are generated by an
on-chip resistor string. The potentials at its end points, $+\mathrm{V}_{\text {REF }}$ and $-\mathrm{V}_{\text {REF }}$, respectively, determine the input voltage range which is resolved with an accuracy of 8 bits. Additional sense pins $+\mathrm{V}_{\text {REF, }}$ and - $V_{\text {REF, }}$ allow compensation of voltage drops across parasitic resistances at top and bottom of the string. The assignment of the digital output code to the input voltage is shown in the transfer characteristic. As no overflow function is provided, the output will remain at a value of 255 when the reference voltage range is exceeded.

Connection $\mathrm{V}_{\text {REF,M }}$ only serves for RF decoupling; no additional adjustment is required for maintaining the specified accuracy of $\pm 0.5$ LSB.

The use of two supply systems, $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{CC}, \mathrm{D}}, \mathrm{V}_{\mathrm{EE}, \mathrm{D}}$ and an additional ground line GND1 for the output stages reduces the mutual influence of analog and digital signals. Additionally, the separate return of the analog signal ground line is recommended (See Test Circuit).

Strobe Timing (Note 1)

| Symbol | Min | Typ | Units |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {STR1 }}$ | 4 | 5 | ns |
| $\mathrm{t}_{\text {STR2 }}$ | 3 | 3.5 | ns |
| tset Up, STR2 | -2.0 <br> (Note 2) | -1.5 <br> (Note 2) | ns |
| $\mathrm{t}_{\text {HOLD, STR2 }}$ | 2 |  | ns |

## Notes:

1. This is the recommended strobe setting for operation at 100 MHz . At lower strobe frequencies the timing more and more becomes uncritical. Below 75 MHz complementary strobe signals with a duty cycle of $50 \%$ may be used. 2. Negative values of $\mathrm{t}_{\text {Set }}$ Up, STR2 indicate, that the rising edge of STR2 should appear after the falling edge of STR1.

## Pulse Diagram



0152-3

## Absolute Maximum Ratings*

Positive Supply Voltages

Negative Supply Voltages
( $\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{EE}, \mathrm{D}}$ ) $\ldots \ldots . . . . . . . . .-6.0 \mathrm{~V}$ to +0.3 V
Reference Voltages (Note 1)

$$
\left(+V_{R E F},-V_{R E F} \ldots \ldots \ldots \ldots \ldots-2.5 \mathrm{~F} \text { to }+1.5 \mathrm{~V}\right.
$$

Analog Input Voltage $\left(V_{\text {AIN }}\right) \ldots \ldots . .-2.5 \mathrm{~V}$ to +1.5 V
Digital Input Voltages

> ( $\mathrm{V}_{\text {STR } 1}, \mathrm{~V}_{\text {STR2 }}$ )
> -3.5 V to 0 V

Output Current (IDO-ID7) ...................... 20 mA
Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $125^{\circ} \mathrm{C}$

[^2]
## Electrical Characteristics

$\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{EE}, \mathrm{D}}=-4.5 \mathrm{~V} \pm 5 \% ; 25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Power Supply |  |  |  |  |  |  |
| Pos. Supply Current, Analog | ICC |  |  | 95 |  | mA |
| Pos. Supply Current, Digital | ICC, D |  |  | 85 |  | mA |
| Total Pos. Supply Current | $\mathrm{I}_{\mathrm{CC}}+\mathrm{I}_{\mathrm{CC}, \mathrm{D}}$ |  |  | 180 | 200 | mA |
| Neg. Supply Current, Analog | $\mathrm{I}_{\mathrm{EE}}$ |  |  | 70 |  | mA |
| Neg. Supply Current, Digital | $\mathrm{I}_{\mathrm{EE}, \mathrm{D}}$ |  |  | 20 |  | mA |
| Total Neg. Supply Current | $\mathrm{IEE}^{\text {+ }} \mathrm{I}_{\text {EE, }}$ |  |  | 90 | 100 | mA |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ |  |  | 1.3 | 1.5 | W |
| Permissible Supply Voltage Difference | $\Delta \mathrm{V}_{\mathrm{CC}}, \Delta \mathrm{V}_{\mathrm{EE}}$ |  |  |  | 700 | mV |
| Reference Inputs |  |  |  |  |  |  |
| Reference Voltages (Note 1) | $+\mathrm{V}_{\text {REF }},-\mathrm{V}_{\text {REF }}$ |  | -2 |  | 1 | V |
| Total Reference Resistance | $\mathrm{R}_{\text {REF }}$ |  | 105 | 150 | 190 | $\Omega$ |
| Temperature Coefficient of Reference Resistor | $\mathrm{T}_{\mathrm{C}}$ |  |  | $3 \times 10^{-3}$ |  | 1/K |
| Analog Input |  |  |  |  |  |  |
| Input Current (Note 2) | 1 | $\begin{aligned} & V_{\text {AIN }} \geq+V_{\text {REF }} \\ & V_{\text {AIN }} \leq-V_{\text {REF }} \end{aligned}$ | 150 |  | $\begin{gathered} 700 \\ 1 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Capacitance (Note 3) | $\mathrm{C}_{\text {AIN }}$ | $\begin{aligned} & V_{\text {AIN }} \geq+V_{\text {REF }} \\ & V_{\text {AIN }} \leq-V_{\text {REF }} \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 55 \end{aligned}$ |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

Electrical Characteristics (Continued)
$\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{EE}, \mathrm{D}}=-4.5 \mathrm{~V} \pm 5 \% ; 25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Strobe Inputs |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{1} \mathrm{H}$ |  | -1.165 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | -1.475 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {STR }}=\mathrm{V}_{\text {IH }}$ | 2 |  | 30 | $\mu \mathrm{A}$ |
| Input Low Current | IIL | $\mathrm{V}_{\text {STR }}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 40 | nA |
| Max. Strobe Frequency | $\mathrm{f}_{\text {Str. Max }}$ |  | 100 | 125 |  | MHz |
| Aperture Delay | $\mathrm{t}_{\mathrm{d} \text {, ap }}$ |  |  | 1 |  | ns |
| Aperture Jitter | $\mathrm{t}_{\mathrm{jit}}$ |  |  | 15 |  | ps |
| Data Outputs |  |  |  |  |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{QH}}$ | $100 \Omega$ to -2 V | -1.025 |  | -0.880 | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{QL}}$ | $100 \Omega$ to -2 V | -1.810 |  | -1.620 | V |
| Signal Transition Time | $\mathrm{t}_{\mathrm{d}, \mathrm{Q} 1}$ (Note 4) <br> $\mathrm{t}_{\mathrm{d}, \mathrm{Q} 2}$ (Note 5) |  |  |  | $\begin{gathered} 10.5 \\ 14 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Time of Valid Output Data (Note 6) | $t_{v, Q}$ | $\mathrm{fSTR}^{\text {S }}=100 \mathrm{MHz}$ | 4 | 6 | , | ns |

## Notes:

1. $+\mathrm{V}_{\text {REF }}$ always has to be more positive then $-\mathrm{V}_{\text {REF }}$.
2. The input current is linearly dependent on the input voltage.
3. In good approximation the dependency on $\mathrm{V}_{\text {AIN }}$ is linear (See Figure 2).
4. Delay from the rising edge of STR2 to the begin of validity of the associated output data. The typical temperature dependency is given in Figure 3.
5. Delay falling edge of STR2/Output data.
6. Time interval, during which the conversion of a $30 \mathrm{MHz} 2 \mathrm{~V}_{\mathrm{PP}}$ signal at 100 Mriz sampling rate yields an SNR of more than 40 dB . The typical temperature dependency is given in Figure 3. Note the variation of the position of this period with temperature.

Characteristics include the guaranteed distribution boundaries of the values which are maintained by the integrated circuit in the specified operating range. The typical characteristics are mean values which are expected from manufacture. Unless otherwise specified, the typical characteristics are valid at $T_{A}=25^{\circ} \mathrm{C}$.

## Transfer Characteristic



0152-4

SDA 8010

## Conversion Characteristics

$\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}, \mathrm{D}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{EE}, \mathrm{D}}=-4.5 \mathrm{~V} \pm 5 \% ; 25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<+125^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static Nonlinearity (Note 1) |  |  |  |  |  |  |
| Integral Nonlinearity | INL | $\Delta V_{\text {REF }}=1.8 \mathrm{~V}$ |  |  | 0.5 | LSB |
| Differential Nonlinearity | DNL | $\Delta \mathrm{V}_{\text {REF }}=1.8 \mathrm{~V}$ |  | 0.5 | 0.6 | LSB |
| Dynamic Performance (Note 2) |  |  |  |  |  |  |
| Large Signal Bandwidth | $\mathrm{f}_{3 \mathrm{~dB}}$ |  | 80 |  |  | MHz |
| Signal-to-Noise Ratio | SNR | $\begin{aligned} & \mathrm{f}_{\mathrm{AN}}=30 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{AN}}=45 \mathrm{MHz} \end{aligned}$ | 40 | $\begin{aligned} & 43 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Total Harmonic Distortion | $\begin{aligned} & \text { THD } \\ & \text { THD } \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{AN}}=30 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{AN}}=45 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -43 \\ & -30 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Effective Bits | $\mathrm{N}_{\text {eff }}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{AN}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{AN}}=30 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{AN}}=45 \mathrm{MHz} \end{aligned}$ | 6.0 | $\begin{aligned} & 7.4 \\ & 6.3 \\ & 4.5 \\ & \hline \end{aligned}$ |  |  |

## Notes:

1. The actual transfer characteristic is measured by means of the well-known servo loop principle at both low sampling rates ( 100 kHz ) and slow strobe edges ( $>500 \mathrm{~ns}$ ).
2. Dynamic measurements are performed at 100 MHz sampling rate using the typical strobe timing. All specified parameters are derived from the FFT of the converter's response to a full scale ( $2 \mathrm{~V}_{\mathrm{pp}}$ ) sine wave input. The analog source impedance is $25 \Omega(50 \Omega$ line with $50 \Omega$ termination). The test circuit is shown in Figure 1.

## Definition of Terms

## Static Nonlinearity

Deviation of the actual transfer characteristic (output code as a function of input voltage) from that of an ideal ADC. It is expressed in terms of the measured transition voltages $\mathrm{V}_{\mathrm{i}}$ (input voltage, at which the output code transition ( $\mathrm{i}-1$ ) $\rightarrow$ i occurs):

Integral nonlinearity INL-maximum deviation of the mean input voltage associated with any output code from the ideal value (in LSB), so
$\mathbb{I N L}=\max \left\lvert\,\left(\frac{V_{i}+V_{i+1}}{2}-\left(-V_{\mathrm{REF}}\right)\right) \times\right.$

$$
\frac{256}{+V_{R E F}-\left(-V_{R E F}\right)}-i
$$

Differential nonlinearity DNL—maximum deviation of the input voltage range associated with any output code from the ideal value (in LSB), so
$D N L=\max \left|\left(V_{i+1}-V_{i}\right) \times \frac{256}{+V_{\text {REF }}-\left(-V_{\text {REF }}\right)}-1\right|$
Given values of INL and DNL are related to a reference voltage range $\Delta \mathrm{V}_{\mathrm{REF}}=\left(+\mathrm{V}_{\mathrm{REF}}-\left(-\mathrm{V}_{\mathrm{REF}}\right)\right)$ of 1.8 V .

## Large Signal Bandwidth

That frequency of a sinusoidal $2 V_{\text {PP }}$ input signal, at which the amplitude of the signal derived from digital output data has decreased by 3 dB compared to the low-frequency value. The measurement is carried out at a sampling rate of 100 MHz in a $50 \Omega$ system. As this impedance together with the input capacitance forms the main limitation, bandwidth could be further increased by driving the input from a lowerimpedance source.

## Signal-to-Noise Ratio SNR

Energy ratio (in dB ) of the fundamental to the sum of all other spectral components except harmonics in the spectrum of the quantized representation resulting from the conversion of a $2 \mathrm{~V}_{\mathrm{PP}}$ input sine wave at 100 MHz sampling rate.

## Total Harmonic Distortions THD

Energy ratio (in dB ) of harmonic distortions (mainly resulting from 2nd and 3rd order harmonics) to the fundamental spectral component (see SNR).

## Effective Bits

Resolution of an ideal converter that would give a quantization noise equal to the total noise and distortions produced by the tested device. It is related to the total SNR (including harmonics) by

## Diagrams



Figure 2

Amplitude Response versus
© Analog Frequency

a) Including voltage drop across source impedance (25 $\Omega$ )
b) Without voltage drop across source impedance (25ת)

Figure 4
$N_{\text {eff }}=\frac{\mathrm{SNR}_{\mathrm{T}}[\mathrm{dB}]-1.8}{6}$
with $S N R_{T}=-10 \log \left[10^{-\frac{\mathrm{SNR}}{10}}+10^{\frac{\mathrm{THD}}{10}}\right]$


Figure 3

Figure 5



Diagrams (Continued)
Effective Resolution $\mathbf{N}_{\text {eff }}$ versus Analog Frequency


Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 8010 | Q67000-A2566 | C-DIP 24 |

Figure 6

## SDA 8020 <br> Data Acquisition Shift Register (DASR)

- 8-Bit x 4 Shift Register
- ECL-Serial or TTL-Parallel Loading
- 125 MHz Shift Clock Frequency Typically
- Latches for Parallel TTL Input/Output Data
- TTL-Compatible Control Pins
- Cascadable, thereby Automatically Decreasing the TTL Clock Frequency
- Two Clock Outputs, TTLCLK and $\bar{W}$, for Easy Handling
- Interface between High Speed ECL and Slower TTL-Circuits
- Power Consumption Typically 1.5W


## Pin Configuration



0113-1

The DASR SDA 8020 with ECL signal compatble inputs is capable of DEMULTIPLEXING an 8-bit wide data stream with a clock rate of up to 100 MHz into four parallel 8-bit TTL data channels with a clock rate of one fourth of the serial clock. In a second operating mode a MULTIPLEX function combining four 8 -bit wide TTL data channels into one 8 -bit ECL compatible channel with up to 100 MHz clock rate is provided.

For the circuits, descriptions and tables indicated no responsibility is assumed as far as patents or other rights of third parties are concerned.

The information describes the type of component and shall not be considered as assured characteristics.
Terms of delivery and rights to change design reserved.
Liability for patent rights of third parties for components per se, not for circuitries/applications.

Basic Configuration


Note:

1. Only at multiplexing mode.

Pin Definitions and Functions

| Pin | Type | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 |  | GND |  | TTL Data Ground |
| $\begin{gathered} 9-2 \\ 34-27 \\ 43-36 \\ 68-61 \end{gathered}$ | TTL <br> TTL <br> TTL <br> TTL | $\begin{aligned} & D_{01}-D_{71} \\ & D_{02}-D_{72} \\ & D_{04}-D_{74} \\ & D_{03}-D_{73} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1,0 \\ & 1,0 \\ & 1,0 \\ & 1,0 \\ & \hline \end{aligned}$ | These are the 32 parallel TTL inputs or outputs (dependent on the DIRC input) of the single shift register cells. The fanout of these outputs is 2 TTL loads. |
| 10 |  | GND1 |  | ECL Ground |
| 11 | TTL | $\overline{\text { RES }}$ | 1 | By activating this input (low active) all 32 shift register cells are cleared and the clock generator is reset (DOUTO-DOUT7 = Low, TTLCLK = Low, $\bar{W}=$ High $)$. |
| 12, 13 | - | CASI, CASO | 1,0 | Cascading in, Cascading out (see Figure 2): These two pins control in connection with the Cascading control input the TTL-Clock rate and internal strobe timing. Used only to establish the clock loop. They don't provide ECL compatibility. |
| 14 | TTL | CASC | 1 | Cascading Control: The required logic level at this input depends on the cascading configuration (see chapter "Cascading" and Figure 2). A single chip configuration requires a high level. |
| 15-22 | ECL | DINO-DIN7 | 1 | ECL data input byte |
| 23 |  | VEE |  | Negative supply voltage; ECL section |
| 24 | ECL | SCLK | 1 | The single shift register cells are clocked by this signal. Data pending at DINO-DIN7 are transferred with the falling clock edge. |
| 25 | TTL | $\overline{\text { HOLD }}$ | 1 | A logic low at the $\overline{\text { HOLD }}$ input inhibits the shift clock and sets the 32 parallel I/Os into the high impedance state. The register is inactive. |
| 26 |  | GND2 |  | TTL ground; clock and control section |

Pin Definitions and Functions (Continued)

| Pin | Type | Symbol | 1/0 | Function |
| :---: | :---: | :---: | :---: | :---: |
| 35 |  | VCC |  | Positive supply voltage; TTL data section |
| 44 |  | GND3 |  | Ground for ECL output emitter followers |
| 58 | TTL | TTLCLK | 0 | The frequency of the TTL-Clock in single chip operation is $1 / 4$ of the shift clock frequency. In a cascaded configuration the TTL-Clock frequency is automatically decreased. |
| 46 | TTL | DIRC | 1 | A logic high on the DIRC configurates the DASR for parallel in/ serial out (multiplexing, parallel loading), and a logic low for serial in/parallel out (demultiplexing, serial loading) operation. |
| 47 | ECL | EIO | 1,0 | Enables the internal data transfer from the latches to the shift registers in multiplexing mode. In this mode the EIOs provide internal timing information to all cascaded DASRs. This pin must be connected to -2 V via 1 k resistor (see Figure 2). In demultiplexing mode the EIO pin has no influence on internal timing and could be left open. |
| 55-48 | ECL | DOUT0-DOUT7 | 0 | ECL data output byte. Data are transferred to the output on the falling SCLK edge. |
| 56, 57 | TTL | V1, V0 | 1 | With V0, V1 one of four possible delay times of the $\overline{\mathrm{W}}$ signal is selected. |
| 45 | TTL | $\bar{W}$ | 0 | The $\bar{W}$ output has the same frequency as the TTLCLK but other duty cycle ( $1 / 4 /$ in single chip operation). It could be used as the write or chip select signal for high speed MOS SRAMs which are placed at the parallel inputs/outputs. It can be delayed in multiples of shift clock periods programmable by V0, V1 (see Programming Table for V0, V1 below). |
| 59 | TTL | STR | 1 | The four 8-bit data words are latched in the first input/second output latch by the Strobe. A high strobe level makes these latches transparent. |
| 60 |  | VCC1 |  | Positive supply voltage; TTL clocks and control signal section. |

Programming Table for V0, V1

| $\mathbf{V 0}$ | $\mathbf{V 1}$ | Delay of $\overline{\mathbf{W}}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 SCLK-Period |
| 0 | 1 | 1 SCLK-Period |
| 1 | 0 | 2 SCLK-Periods |
| 1 | 1 | 3 SCLK-Periods |

## Circuit Description

The DASR contains eight parallel 4-bit long shift registers, each of them with two internally cascaded level-operated input/output latches. The device has 8 ECL compatible serial inputs and outputs and 32 parallel TTL compatible common inputs/outputs. Beside the data inputs and outputs the device is
equipped with 7 mode control inputs and it provides 2 clock signals which especially support the use of the DASR together with fast static MOS RAMs in a data acquisition system. All these inputs and outputs are TTL compatible.

The clock section comprises a 1-bit $\times 4$ shift register whose output (CASO) is fed back to its input (CASI) via the external clock loop. If the cascade control input (CASC) is set to H a single pulse is written into the first shift register cell. When HOLD is released this single clock pulse is moved around the clock loop and all timing signals are derived from this pulse.

The DASR is intended primarily as an interface between a high speed A/D or D/A converter and the memories in a data acquisition or waveform generating system. Further applications are high speed logic analyzers and digital word generators.

## Operation Mode

The DASR has two distinct operation modes, selected by the DIRC. For avoiding excessive power dissipation those circuit parts, which are unused in one mode, are switched off.

## Serial In/Parallel Out

After activating the DASR by asynchronous $\overline{R E S}$ and HOLD (see Figure 3 for recommended HOLD, RES-timing), the 8-bit wide ECL data words (present at DIN0-DIN7) are loaded synchronously into the register by the falling SCLK edge. Shortly after every fourth trailing SCLK-edge the content of the single shift register cells are strobed into the first output latch by an internally created clock. These four data bytes appear at the outputs (D01-D71, D04-D74) after they are passed to the second output latch by the external STR signal. This latch can be also made transparent by setting STR to H or not connecting this pin. The first acquired data byte appears at D04-D74, the second at D03-D73, the third at D02-D72 and the fourth at D01-D71. Due to the inherent skew of the latches a falling edge of the external STR must not appear during a short interval ( $\mathrm{t}_{\mathrm{H}, \mathrm{STR}, \mathrm{D}}$ ) after every fourth SCLK period (because output latch 1 is just made transparent; see Figure $6)$.

An acquisition cycle is finished by a negative $\overline{\text { HOLD }}$ level, which is internally synchronized first with the leading TTLCLK edge and second with the leading $\bar{W}$ edge. This double synchronization eases stopping the acquisition on a well-defined sample (see application example, Figure 10).

There are a few possibilities of the TTLCLK-waveform at the end of an operation cycle depending on the delay of $\bar{W}$ (see Figure 3 ). $\bar{W}$ remains high after stopping the DASR. When inhibiting SCLK by HOLD the TTL data outputs change to the high impedance state.

## Parallel In/Serial Out

Synchronous parallel loading is accomplished by applying four 8-bit TTL data words at D01-D74 and taking the STR high.

Every fourth SCLK-period, beginning with the 6th falling edge of SCLK after starting operation with a high HOLD, the second input latch is transparent for one SCLK-cycle. With the next falling edge of SCLK the data are written into the shift register cells. The first valid data at DOUT appear not before the 8th falling edge of SCLK from the beginning onwards. Those data pending at D04-D74 are shifted out first and those at D01-D71 at last within a TTLCLK cycle. For getting defined starting conditions at DOUT, DIN should be set to logic low. The setup and hold times $\mathrm{t}_{S, D, S C L K} \mathrm{t}_{\mathrm{H}, \mathrm{D}, \mathrm{SCLK}}$ apply only if the first input latch is made transparent by setting STR to $H$.

In either operating mode the first rising edge of the TTLCLK appears two falling edges of shift clock after activating the DASR. The first $\bar{W}$ pulse with a duration of one SCLK cycle and a delay programmed by V0 and V1 is provided after the third falling edge of SCLK.

## Cascading

The ability to cascade the DASR enables lower TTL data rates in connection with the advantage of a 100 MHz shift clock. By cascading the DASR the CASO of one device must be connected with the CASI of the next. This clock loop is closed by connecting the CASO of the last DASR with the CASI of the first one. Furthermore the Cascading control input (CASC) only of one DASR is set high (see Figure 2). The position of the DASR with a high CASC input determines the moment of the internal strobes for transferring data to the second input latch and to the single shift register cells, in parallel in/serial out mode (see Figure 5). The first internal strobes appear at the same time as in single chip operation and their period depends on the length of the shift register cascade. In a system with cascaded DASRs the first edge of $\bar{W}$ or TTLCLK is offered at that DASR with CASC $=H$. The $\bar{W}$ and TTLCLK signals of the other SDA 8020s are provided in such a succession as they are interconnected via CASI, CASO.

The time delay between the rising edges of the TTLCLK signals is four SCLK periods. In parallel in/ serial out mode all EIOs must be tied together and connected to $-2 V$ via a $1 \mathrm{k} \Omega$ resistor. In serial in/ parallel out mode the position of the DASR with a high CASC is unimportant for internal timing. In this mode the period of the internal strobe (for output latch 1) is not increased. So the data of the shift registers are strobed to the output latch 1 every fourth SCLK period. For getting valid TTL output data over the whole

TTLCLK period a STR pulse with a duration of maximal 4 SCLK periods must be used, e.g.: $\overline{\mathrm{W}}$ (see Figure 4). The signals at the EIOs are for internal use only (see Figure 2).

The TTL-Clock high phase of the DASRs with a low CASC is doubled. When cascading the DASR the $\bar{W}$ signal can be delayed not only in four steps as in the single chip configuration but over the whole TTL clock period by using the $\bar{W}$ output of the appropriate chip.

## Functional Block Diagram



Figure 1

## Cascading Block Diagram



Figure 2

HOLD/RES-Timing


Note:

1. Dependent on the programmed delay of $\overline{\mathrm{W}}$; solid line shows conditions for $\mathrm{V} 0=0, \mathrm{~V} 1=0$.

Figure 3

## Cascading of Two DASRs-Serial In/Parallel Out



Figure 4a

## Cascading of Two DASRs-Serial In/Parallel Out



Figure 4b

## Cascading of Two DASRs-Parallel In/Serial Out



Figure 5 a

## Cascading of Two DASRs-Parallel In/Serial Out


*Controls Input Latch 2 of either DASR.
Figure 5b
Timing Relations at Serial In/Parallel Out Operation


0113-11
Figure 6


Figure 7

## Absolute Maximum Ratings*

Maximum ratings are absolute limits. The integrated circuit may be destroyed if only a single value is exceeded.

Maximum Rating for
Ambient Temperature.... $-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C}$
Positive Supply
Voltages (VCC) $\ldots \ldots \ldots \ldots \ldots .$.
Negative Supply
Voltages ( $\mathrm{V}_{\mathrm{EE}}$ ) . . . . . . . . . . . . . . . . -6.0 V to +0.3 V
ECL Input Voltages . . . . . . . . . . . . . . . . . . . -3.5 V to 0 V
ECL Output Voltages ................................. . $1 V$
TTL Input and Output
Voltages
-0.6 V to +5.5 V
Tri-State Currents

Output Current at W $\ldots \ldots-40^{(1)} \mathrm{mA}$ to $+40^{(2)} \mathrm{mA}$

## Notes:

1. High-State.
2. Low-State.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Output Current
at $\mathrm{D}_{01}-\mathrm{D}_{74} \ldots \ldots \ldots . .-10(1) \mathrm{mA}$ to $+10{ }^{(2)} \mathrm{mA}$
Output Current
at TTLCLK . . . . . . . . . . -20 2(1) $^{(1)} \mathrm{mA}$ to $+20(20) \mathrm{mA}$
Output Current
at DOUT0-DOUT7 . . . . . . . . . . . . -20 mA to 0 mA
Output Current at EIO ............. -10 mA to 0 mA
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..................... $125^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\mathrm{s}}$ ) $\ldots . . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance:
System-Air (RthSA) 30 K/W
System-Package ( $\mathrm{R}_{\text {thSP }}$ ) ..................... 15 K/W

SDA 8020

## Electrical Characteristics

The electrical characteristics include the guaranteed distribution boundaries of the values which are maintained by the integrated circuit in the specified operating range. The typical characteristics are mean values which are expected from fabrication. Unless otherwise specified, the typical characteristics are valid at $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$ and the specified supply voltage.
Supply Voltages: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=-4.5 \mathrm{~V} \pm 5 \%,\left|\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{CC} 1}\right|<0.5 \mathrm{~V}$
Ambient Temperature: $-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Test <br> Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Power Supply

| Positive Supply Current | I CC |  |  |  | 65 | 80 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| Negative Supply Current | $I_{\text {EE }}$ |  |  |  | 240 | 250 | mA |

## TTL-Pins

| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IHT}}$ |  |  | 2 |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Low-Level Input Voltage | $\mathrm{V}_{\mathrm{ILT}}$ |  |  |  |  | 0.8 | V |
| High-Level Input Current | $\mathrm{I}_{\mathrm{HT}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  |  | 30 | $\mu \mathrm{~A}$ |
| Low-Level Input Current | $\mathrm{I}_{\mathrm{ILT}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| High-Level Output Voltage | $\mathrm{V}_{\mathrm{OHT}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{I}_{\mathrm{IOH}}=-800 \mu \mathrm{~A}$ | a | 2.4 |  |  | V |
| Low-Level Output Voltage | $\mathrm{V}_{\mathrm{OLT}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | a |  |  | 0.5 | V |
| Off-State Output Current | $\mathrm{I}_{\mathrm{OZLT}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  |  | -50 | $\mu \mathrm{~A}$ |
|  | $\mathrm{I}_{\mathrm{OZHT}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{~A}$ |

ECL-Pins

| Hign-Levei input Voitage | $\mathrm{V}_{\text {IHE }}$ |  |  | -1.165 |  | $-\hat{0} .8 ิ \overline{8}$ | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Low-Level Input Voltage | $\mathrm{V}_{\text {ILE }}$ |  |  | -1.81 |  | -1.475 | V |
| High-Level Output Voltage | $\mathrm{V}_{\text {QHE }}$ |  | c | -1.025 |  | -0.88 | V |
| Low-Level Output Voltage | $\mathrm{V}_{\text {QLE }}$ |  | c | -1.81 |  | -1.62 | V |

## CASI, CASO

| High-Level Input Voltage | $\mathrm{V}_{\text {IHC }}$ |  |  | -1.0 |  | -0.65 | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Low-Level Input Voltage | $\mathrm{V}_{\text {ILC }}$ |  |  | -1.6 |  | -1.35 | V |
| High-Level Output Voltage | $\mathrm{V}_{\text {OHC }}$ |  |  |  | -0.9 |  | V |
| Low-Level Output Voltage | V OLC |  |  |  | -1.55 |  | V |
| Maximum Load Capacity <br> at CASO | CCASO |  |  |  |  | 5 | pF |

Timing Characteristics

| Parameter | Symbol | Conditions | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Setup Time DIN 0-7 to SLCK | $\mathrm{t}_{\text {S, DIN }}$ |  |  | 0.5 |  |  | ns |
| Hold Time DIN 0-7 to SCLK | $\mathrm{t}_{\mathrm{H}, \mathrm{DIN}}$ |  |  | 2.0 |  |  | ns |
| Setup Time D01-D74 to STR | $\mathrm{t}_{\mathrm{S}, \mathrm{D}}{ }^{(1)}$ |  |  | 8.0 |  |  | ns |
| Hold Time D01-D74 to STR | $t_{\text {H, }}{ }^{(1)}$ |  |  | 0 |  |  | ns |
| Setup Time Control to $\overline{\text { HOLD }}$ | $\mathrm{t}_{S, \mathrm{CONT}}{ }^{(2)}$ |  |  | 30 | 7 |  | ns |
| Hold Time Control to $\overline{\text { HOLD }}$ | $t_{H, C O N T}{ }^{(2,6)}$ |  |  | 20 | 0 |  | ns |
| Min. Setup Time STR to SCLK | $\mathrm{t}_{\text {S,STR, }}{ }^{(1,3)}$ |  |  |  | -4.5 |  | ns |
| Min. Hold Time STR to SCLK | $\mathrm{t}_{\mathrm{H}, \mathrm{STR}, \mathrm{D}^{(1,3)}}$ |  |  |  | 6.5 |  | ns |
| Min. Setup Time $\overline{\text { HOLD }}$ to SCLK | $\mathrm{t}_{\mathrm{S}, \mathrm{HOLD}, \mathrm{S}}$ |  |  |  | 14 | 20 | ns |
| Setup Time HOLD to TTLCLK | $\mathrm{ts}_{\mathrm{S}, \mathrm{HOLD}, \mathrm{T}}$ |  |  | 20 |  |  | ns |
| Setup Time RES to HOLD | $\mathrm{t}_{\text {S,RES }}$ |  |  | 20 |  |  | ns |
| Min Setup Time STR to SCLK | $\mathrm{t}_{\text {S,STR,SCLK }}{ }^{(4,7)}$ |  |  |  | 3 |  | ns |
| Min Hold Time STR to SCLK | $t_{\text {H,STR,SCLK }}{ }^{(4,7)}$ |  |  |  | 0 |  | ns |
| Min Setup Time D01-D74 to SCLK | $\mathrm{t}_{\text {S, D, SCLK }}{ }^{(5)}$ |  |  |  | 5 |  | ns |
| Min Hold Time D01-D74 to SCLK | $\mathrm{T}_{\mathrm{H}, \mathrm{D}, \mathrm{SCLK}^{(5)}}$ |  |  |  | 1 |  | ns |
| Delay SCLK—D01-D74 | $t_{\text {d,SCLK, }}$ | $\begin{aligned} & R_{\mathrm{L}}=1200, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | a |  | 24 |  | ns |
| Delay STR-D01-D74 | $t_{\text {d, }}$ | $\begin{aligned} & R_{\mathrm{L}}=1200, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | a | 16.5 | 21 | 23 | ns |
| Delay DIRC, HOLD-D01-D74 | $t_{Z L}, t_{z H}$ | $\begin{aligned} & R_{\mathrm{L} 1}=1200 \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | b |  | 40 |  | ns |
| Delay DIRC, HOLD-D01-D74 | $t_{H Z}, t_{L Z}{ }^{(6)}$ | $\begin{aligned} & R_{\mathrm{L} 1}=1200 \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | b |  | 25 |  | ns |
| Delay SCLK- $\bar{W}$ | $t_{\text {dHL, }} \bar{W}$ | $\begin{aligned} & R_{\mathrm{L}}=1200, \\ & \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF} \end{aligned}$ | a |  | 9.5 | 13 | ns |
| Delay SCLK- $\bar{W}$ | $\mathrm{t}_{\mathrm{dLLH}, \mathrm{W}}$ | $\begin{aligned} & R_{\mathrm{L}}=1200 \\ & \mathrm{C}_{\mathrm{L}}=40 \mathrm{pF} \end{aligned}$ | a |  | 9 | 11 | ns |
| Delay SCLK—TTLCLK | $\mathrm{t}_{\mathrm{dLH}, \mathrm{TTLCLK}}$ | $\begin{aligned} & R_{\mathrm{L}}=1200 \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | a |  | 11 | 13 | ns |
| Delay SCLK-TTLCLK | $\mathrm{t}_{\mathrm{dHL}, \text { TTLCLK }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1200, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | a |  | 12.5 | 15 | ns |
| Delay SCLK-DOUT 0-7 | $t_{\text {d, DOUT }}$ |  | c |  | 5 | 7.5 | ns |
| Delay RES-DOUT 0-7 | $\mathrm{t}_{\mathrm{d}}$ |  | c |  | 15 |  | ns |
| Pulse Width of SCLK | $\mathrm{t}_{\mathrm{W}}$ |  |  | 4 |  |  | ns |
| Pulse Width of RES | tw,RES |  |  | 30 |  |  | ns |
| Min Pulse Width of STR | tstR |  |  |  | 6 |  | ns |
| Max SCLK Frequency | $\mathrm{f}_{\text {SCLK }}$ |  |  | 100 | 125 |  | MHz |

## Notes:

1. Only every 4th SCLK-period from the 4th trailing edge on.
2. Control: Signals DIRC, V0, V1, CASC.
3. Doesn't apply if output latch 2 is transparent.
4. Doesn't apply if input latch 1 is transparent.
5. Only every 4th SCLK-period and if input latch 1 is transparent.
6. Refers to HOLD after internal synchronization.
7. Only every 4th SCLK period from the 7th trailing edge on.


Figure 8

## Application Examples

Data Acquisition (Serial In/Parallel Out)
(See Figure 10 and Figure 11)
In the first example a high speed data acquisition system consisting of an 8 -bit/100 MHz A/D-converter (SDA 8010), CMOS SRAMs (tacc $\leq 35 \mathrm{~ns}$ ), a $\mu \mathrm{P}$ interface (SAB 8286) and a high speed TTL address counter is shown.

The analog input signal with frequency components of up to 50 MHz is sampled and converted to 8 -bit digital data by the SDA 8010. These ECL data are demultiplexed into four TTL data streams by the DASR. Writing the TTL data to the fast CMOS SRAMs is supported by DASR signals $\bar{W}$ and TTLCLK. When an acquisition cycle is finished, e.g. after the counter has clocked out the memories' top address, a low $\overline{H O L D}$ disables the DASR and the TTL data outputs change to the high impedance state. Now a microprocessor or -controller access to the acquired data is possible via the single bus transceivers.

The input/output configuration is attained by setting DIRC to low. The best way for starting the system is to reset the DASR before activating it by a rising
$\overline{H O L D}$ edge. Now data acquisition can be easily interrupted and restarted (e.g. after the memories are read out via the bus transceivers) only by HOLD.

The critical time relations in this system are set by the requirement of the CMOS memories. Usually the chip select signal for the memories must be high during address transitions (CS controlled write cycle). This high pulse should be as short as possible for easy memory timing. Additionally, the time of valid data at the parallel TTL outputs (i.e. the memory inputs) is in a tight relation to the chip select signal. These requirements can be met by connecting the $\bar{W}$ with the Strobe (STR) and adjusting the $\bar{W}$ delay time by V0, V1. Sometimes, especially when the memories are operated near their frequency limit, it could become necessary to delay $\bar{W}$ slightly by an external device (T1), but this should not be the normal case. Because the data out valid time of the DASR is correlated with the memories' chip select signal by the Strobe, the timing demands of the memories are fulfilled. The delay of $\bar{W}$ is mainly determined by the memories' address transitions, which have to be during the $\overline{\mathrm{CS}}$ high phase. To get a close time relation between the DASR and the address counter the TTLCLK is used as the counter's clock. RCOUNT is a signal of lower frequency than TTLCLK for reading the memories to the $\mu \mathrm{P}$-data bus ( $\overline{\mathrm{HOLD}}=\mathrm{L}, \overline{\mathrm{CS} 1}=\mathrm{L}, \overline{\mathrm{W} 1}=\mathrm{H}$ ).

## Data Acquisition System



Figure 10

## Serial In/Parallel Out (End of Operation)


$\overline{\mathrm{CS}}{ }^{2)}$ $\qquad$

## Notes:

1. Delay programmed by V0, V1.
2. Additional delay by external circuit.

Figure 11

The data acquisition system of Figure 10 is not configured for all SCLK frequencies. If frequency independent operation is required the rising $\bar{W}$ edge and that TTLCLK edge, which clocks the address counter, must have the same reference edge of SCLK. This is attained by the falling TTLCLK edge and the second possible $\overline{\mathrm{W}}$ pulse ( $\mathrm{V} 0=0, \mathrm{~V} 1=1$; reference edge is the fourth SCLK edge) or by the leading TTLCLK edge and the fourth possible $\bar{W}$ pulse ( $\mathrm{V} 0=1, \mathrm{~V} 1=1$; reference edge is the sixth SCLK edge). In the second case the first TTLCLK's leading edge after starting must be suppressed for writing defined data to the whole memory or the counter's start/stop-addresses are manipulated suitably.

Waveform Generation (Parallel In/Serial Out) (See Figure 12 and Figure 13)

The second example shows a waveform generating system consisting of two cascaded DASRs, an 8-bit/ 7 ns D/A-converter (SDA 8005), CMOS SRAMs (tacc $\leq 75 \mathrm{~ns}$ ), the same $\mu$ P-interface as above and a fast TTL counter, preferably a programmable one.

With these few components a very versatile waveform generating system can be constructed. First the desired waveform must be written into an EPROM. These data are then transferred to the fast SRAMs, e.g. memories with 45 ns access time organized as 8 k words of 8 bits each, under control of the SAB 8051. With such memories the avail-
able memory space for the digitized waveform is 64 k words of 8 bits. The cascaded shift registers represent an 8 to 1 multiplexer with 100 MHz data at the outputs DOUTO-DOUT7 of the second DASR. The digital data are converted to the analog waveform by the SDA 8005.

The following timing mainly depends on the speed of the memories and on the delay time of the counter which provides the memory addresses. After valid memory addresses and the subsequent address access time, data applied at the parallel TTL inputs of the DASR are valid only for a short time tvalid (assuming memories with 45 ns read cycle time and a 100 MHz shift clock rate, tvalid amounts to about 40 ns ).

During this time slot the data must be read into the first latch stages of both DASRs by the strobe high pulse. This could be reached by connecting the W output of the second DASR to the strobe inputs and adjusting the required delay time by delaying $\bar{W}$ via V0, V1 (in this case $\bar{W}$ is delayed two shift clock periods). The data are then received into the next latch stage by an internal clock. Afterwards they are shifted out serially with the shift clock rate. To avoid bus contention, when the memories are written by the microcontroller, the outputs of the counter must be set to the high impedance state.

The control inputs of the memories, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{W}}$, must be provided by the system processor or could be easily derived from DASR signals

## Waveform Generation System



0113-18
Figure 12


Figure 13

## SBA 8200

## 6 Bit 300 MHz A/D Converter

- 300 MHz Conversion Rate
- 5.4 Eff. Bits (fanalog $=100 \mathrm{MHz}$ )
- $\pm 0.25$ LSB Max. Linearity Error
- $\pm 1 \mathrm{~V}$ Input Voltage Range
- 12 pF Input Capacitance
- Optionally 2:1 Demultiplexed Output Data
- No Pipelining in "Transparent Mode"
- Data Ready Clock Output
- Overflow Output

Pin Configuration


The SDA 8200 is an ultrafast A/D converter according to the parallel principle with a resolution of 6 bits, a guaranteed clock frequency of 300 MHz and high performance up to 150 MHz full scale inputs.
For the circuits, descriptions and tables indicated no responsibility is assumed as far as patents or other rights of third parties are concerned.
The information describes the type of component and shall not be considered as assured characteristics.
Terms of delivery and rights to change design reserved.
Liability for patent rights of third parties for components per se, not for circuitries/applications.

## Block Diagram



Figure 2

## Pin Description

| Pin | Name | Symbol | Description |
| :---: | :---: | :---: | :---: |
| 10, 11 | Analog Input | AIN | Input for the signal to be digitized. To lower parasitic inductance two pins are used for this input. |
| $\begin{aligned} & 13,12, \\ & 8,9 \end{aligned}$ | Reference Inputs | $\begin{aligned} & -V_{\text {REF }}-V_{\text {REF,S }} \\ & +V_{\text {REF }}+V_{R E F, S} \end{aligned}$ | Bottom and top of the reference-resistorstring. The inputs may either be used as sense and force for a Kelvin connection or connected in parallel to minimize parasitic resistance. |
| 40, 1 | Conversion Clock | CLKI, CLKI | Every rising edge of a signal applied to CLKI initiates sampling of the analog signal. Either ECL (differential or singleended) or sinewave clock inputs may be used. |
| 38 | Clock Output | CLKQ | Provides an ECL signal which can be used to control the takeover of the digital outputs into subsequent circuits (not available in the transparent mode). In the demultiplexing mode the frequency of CLKQ is half the sampling frequency (see "Modes of Operation"). |
| $\begin{aligned} & 22,23, \\ & 24,25, \\ & 26,28, \\ & 29 \end{aligned}$ | Output Word 1 | D0-D6 | ECL outputs including overflow bit (D6) valid only in the demultiplexing mode. In this mode every first digital word of a pair of subsequent samples is delivered with a clock rate of half the sampling frequency. In the direct modes undefined data are shown at these outputs. |
| $\begin{aligned} & 30,31, \\ & 32,34, \\ & 35,36, \\ & 37 \end{aligned}$ | Output Word 2 | D7-D13 | ECL outputs (D13 overflow) delivering the second word of a pair in the demultiplexing mode. In the direct modes the digital data at these outputs appear with a clock rate equal to the sampling rate. |
| 19 | Set Overflow | SO | A logic H at this ECL input or strapping the pin to GNDD causes the overflow bit to be $H$ and the data bits to be $L$ when the analog signal exceeds the uppermost comparator threshold. If the pin is not connected or L is applied the data bits remain H in case of overflow. |
| 20 | Demultiplexing | DEM | Setting this pin to H or strapping it to GNDD sets the device into the direct mode. |
| 7 | Set Transparent | TRP | A logic H (or GNDD)'at this input sets the device into the transparent mode (no pipelining). In this mode both DEM and HOLD input become ineffective. Besides, no clock output is provided. |

Pin Description (Continued)

| Pin | Name | Symbol | Description |
| :---: | :---: | :---: | :---: |
| 4 | Hold | HOLD | $H$ active ECL input that immediately stops data transfer to the outputs (D0-D13) and inhibits the clock output. The last data word remains at the output and CLKQ is forced to low. <br> In the direct mode the first valid output data together with the output clock appear one clock cycle after HOLD is released. In the demultiplexing mode clock and valid data appear after two conversion clock cycles with the first data word (corresponding to the first sampled value after HOLD is set to L ) always shown at D0-D6. <br> HOLD is inactive in the transparent mode. |
| $\begin{aligned} & 5,6,2,16, \\ & 15,18,17, \\ & 3 \end{aligned}$ | Analog Supply Digital Supply Clock Supply | $V_{C C A}, V_{E E A} G N D A$ <br> $V_{C C D}, V_{E E D} G N D D$ <br> $V_{\text {CCC }}$ | Supply Voltages |
| $\begin{aligned} & 21,27, \\ & 33 \\ & 39 \end{aligned}$ | Output Ground | GND1 | Return path for the current of the emitter followers in the ECL output stages. |

## Circuit Description

The A/D conversion is carried out in an array of 64 comparators connected in parallel to the analog input AIN. The signal is compared simultaneously with 64 equally spaced reference voltages provided by the resistor string R1-R65. With the rising edge of the conversion clock CLKI the result of the comparison is stored in the first comparator latch and afterwards passed to the second latch in a pipelining operation. Then the digital result of the comparison is pending at the comparators' output in a so-called thermometer code. Three subsequent encoding stages form the binary representation of the sampled value and a demultiplexer optionally divides the 300 MHz output data stream into two 150 MHz channels which are converted to ECL levels by two parallel output driver blocks. All clock signals for the pipelining and demultiplexing stages are formed internally by a clock driver circuit connected to the external conversion clock via CLKI. A clock signal for taking over the output data into subsequent circuitry is provided at CLKQ. If, however, the pipelined operation is disadvantageous (e.g. in subranging converter applications), all internal latches following the comparators may be set transparent via the programming input TRP. So any encode command directly causes the appearance of the respective output data after a short delay.

## Clock Input (CLKI)

The clock inputs are designed to be driven differentially with ECL levels (Figure 3a). Since CLKI is internally biased to -1.32 V , it is possible to use CLKI single-ended, too. With this configuration a bypass capacitor from CLKI to GNDC is recommended.

In this case the clock has to be stable with regard to the internal reference voltage to ensure the specified timing ( ${ }^{\text {WHH,CLKI, }}{ }^{\text {twL,CLKI }}$ ) over the operating range. For continuously applied input clock the configuration shown in Figure 3b is recommended. A capacitively coupled sinewave clock input (typ. $300 \mathrm{mV}_{\mathrm{pp}}$ ) can then be employed without degradation in performance (Figure 3c).

## Analog and Reference Inputs

The input voltage range is determined by the voltages applied to the top ( $+V_{\text {REF }}$ ) and bottom ( $-\mathrm{V}_{\mathrm{REF}}$ ) of the resistor string. Two pins for each voltage allow a Kelvin connection (sense, force) if highest precision is required. Otherwise the parallel connection of these pins ensures low parasitic resistances. The analog input can be driven from a customary $50 \Omega$ source since the input capacitance is a very low 12 pF , independent of input voltage,
and the input voltage range may be set symmetric to ground.

## Supply System

The supply system breaks down into three parts. The analog supply $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}} \mathrm{A}$ is connected to the first comparator stages, the digital supply VCC D, $V_{E E D}$ serves for encoding, demultiplexer and output stages and a special clock supply $V_{c c} \mathrm{c}$ is provided to separate the high and noisy driver currents from the other supply systems. Additionally a separate return path for the currents of the output emitter followers is established via GND1.

## Modes of Operation

The analog signal is sampled with every rising edge of the clock signal CLKI. By programming the TRP and $\overline{\mathrm{DEM}}$ inputs three different output modes can be chosen:

## a) Direct modes (Figure 4):

The output data appear at the outputs D7-D13 with a word rate equal to the sampling rate.
The logic state of the outputs D0-D6 is not defined.
One of two submodes can be chosen:
(I) Normal Mode (TRP low, $\overline{\mathrm{DEM}}$ high)

Due to internal pipelining the output data appear one clock cycle after the rising edge of CLKI (sampling moment). CLKQ delivers a clock signal with the same frequency as CLKI.

## Absolute Maximum Ratings*

Positive Supply Voltages
$\left(V_{C C A}\right),\left(V_{C C D}\right),\left(V_{C C C}\right) \ldots \ldots .-0.3 V$ to +6.0 V
Negative Supply Voltages

Analog Input Voltages

$$
\left(+V_{\text {REF }}\right),\left(-V_{\text {REF }}\right),\left(V_{\text {AIN }}\right) \ldots-2.5 \mathrm{~V}(1) \text { to }+1.5 \mathrm{~V}
$$

Digital Input Voltages
( $\left.V_{\text {CLKI }}\right)$, (V $\left.V_{\text {CLKI }}\right),\left(V_{\text {DEM }}\right)$,


Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) . . . . . . . . . . . . . . . . . . . $125^{\circ} \mathrm{C}$
Ambient Temperature
(without Dissipator) $\left(T_{A}\right) \ldots . . . . . . . . . . . . . . . .50^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) . ................... $125^{\circ} \mathrm{C}$

## (II) Transparent Mode (TRP high)

After a sampling command the associated output data appear directly with a delay of less than 7 ns . No output clock is available.
b) Demultiplexing mode (TRP low, DEM low; Figure 5)
The output words corresponding to two subsequent samples appear simultaneously at the outputs D0-D6 and D7-D13, respectively, with half the clockrate of the conversion clock CLKI. After a HOLD pulse the word belonging to the first sample is always shown at D0-D6 and the delay between the first sample and output is two cycles of the conversion clock CLKI. At CLKQ a clock signal with half the frequency of the conversion clock, synchronous to the output data, is provided.

In all modes the output format in the overilow status can be programmed via the SO input. Setting SO to H causes the overflow bits (D6 and D13, respectively) to remain H and the data bits (D0-D5 and D7D12, respectively) to go to $L$ when the analog signal exceeds the, threshold of comparator 64. If SO is set to $L$ or not connected all data and overflow bits remain H in case of overflow (Figure 6). This enables easy cascading of two SDA 8200 to a 7 bit A/D-system by connecting them as shown in Figure 7 and strapping the SO input of the lower one to H .

The HOLD input allows to stop the digital data stream of the output and to restart with defined output conditions. It is disabled in the transparent mode.

[^3]
## Thermal Resistances

Junction-Air (without Dissipator) . . . . . . . . . . . 45 K/W

## Note:

1. Reference voltages below -2 V must not be applied without the negative supply voltage.

Characteristics
$V_{C C A}, V_{C C D}, V_{C C ~ C ~}=5 \mathrm{~V} \pm 5 \%, V_{E E A}, V_{E E D}=-4.5 \mathrm{~V} \pm 5 \%, 25^{\circ} \mathrm{C}<T_{j}<125^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply |  |  |  |  |  |  |
| Positive Supply Current | Ivcc A IVcc D Ivcce |  |  | $\begin{aligned} & 50 \\ & 65 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Negative Supply Current | IVEE A IVEED |  |  | $\begin{gathered} 45 \\ 125 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Dissipation | P |  |  | 1.5 | 1.8 | W |
| Permissible Supply | $\Delta V_{\text {CC }}$ |  |  |  | 100 | mV |
| Voltage Difference | $\Delta V_{\text {EE }}$ |  |  |  |  |  |

Analog Section Signal Input

| Voltage Range | $\mathrm{V}_{\text {AIN }}$ |  | -2 |  | 1 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Max. Input Current <br> $\left(\mathrm{V}_{\text {AIN }}=+\mathrm{V}_{\text {REF }}\right)$ | $\mathrm{I}_{\text {AIN }}$ |  |  | 500 | 700 | $\mu \mathrm{~A}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{I}}$ |  |  | 12 |  | pF |
| Reference Inputs |  |  |  |  |  |  |
| Reference Voltage(1) | $+\mathrm{V}_{\text {REF }}$ |  | -2 |  | 1 | V |
| Reference Resistance | $\mathrm{R}_{\mathrm{R}}$ |  |  | 120 |  | $\Omega$ |
| Temperature Coefficient <br> of Reference Resistor | TC |  |  | 1.7 |  | $10-3 / \mathrm{K}$ |

## Digital Section <br> Logic Levels

| Input H Voltage(2) | $\mathrm{V}_{\mathrm{IH}}$ |  | -1.165 |  |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input L Voltage(2) | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | -1.475 | V |
| Output H Voltage ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{QH}}$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | -1.025 |  | -0.88 | V |
| Output L Voltage(3) | $\mathrm{V}_{\mathrm{QL}}$ | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | -1.810 |  | -1.620 | V |
|  |  |  |  |  |  |  |
| Clock Inputs(4) |  |  |  |  |  |  |
| Input Current | $\mathrm{I}_{\mathrm{CLKI}}$ |  |  |  | 20 | $\mu \mathrm{~A}$ |
| Maximum Clock <br> Frequency | $\mathrm{f}_{\mathrm{C}, \text { max }}$ |  | 300 | 350 |  | MHz |
| Aperture Delay | $\mathrm{t}_{\mathrm{A}}$ |  |  | 7 |  | ns |
| Hold Time | $\mathrm{t}_{\text {WH,CLKI }}$ |  | 1.2 |  |  | ns |
| Strobe Time | $\mathrm{t}_{\text {WL,CLKI }}$ |  | 1.2 |  |  | ns |

## Characteristics (Continued)

$V_{C C A}, V_{C C D}, V_{C C C}=5 \mathrm{~V} \pm 5 \%, V_{E E A}, V_{E E D}=-4.5 \mathrm{~V} \pm 5 \%, 25^{\circ} \mathrm{C}<T_{j}<125^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Digital Section (Continued) Programming Inputs(2) |  |  |  |  |  |  |
| Input H Current | $\mathrm{I}_{\mathrm{H}}$ |  |  | 80 |  | $\mu \mathrm{A}$ |
| Input L Current | IIL |  |  | 60 |  | $\mu \mathrm{A}$ |
| Hold Input |  |  |  |  |  |  |
| Setup Time | $\mathrm{t}_{\text {S, HOLD }}$ |  | 0.5 |  |  | ns |
| Release Time | $\mathrm{t}_{\text {r, HOLD }}$ |  | 2 |  |  | ns |
| High Pulse Width | tw, HOLD |  | 1 |  |  | ns |
| Data Outputs(5) Data Valid Range |  |  |  |  |  |  |
| Normal Mode | $t_{V, N}$ | $\mathrm{f}_{\mathrm{c}}=250 \mathrm{MHz}$ | 3 | 3.5 |  | ns |
| Transparent Mode | $\mathrm{t}_{\mathrm{V}, \mathrm{T}}$ | $\mathrm{f}_{\mathrm{c}}=250 \mathrm{MHz}$ | 2.5 |  |  | ns |
| Demultiplexing Mode. | $\mathrm{t}_{\mathrm{V}, \mathrm{D}}$ | $\mathrm{f}_{\mathrm{c}}=300 \mathrm{MHz}$ | 5 | 5.8 |  | ns |
| Output Delay |  |  |  |  |  |  |
| Normal Mode | $\mathrm{t}_{\mathrm{d}, \mathrm{N}}$ |  | 0.5 |  |  | ns |
| Transparent Mode | $t_{d, T}$ |  |  |  | 8 | ns |
| Demultiplexing Mode | $\mathrm{t}_{\mathrm{d}, \mathrm{D}}$ |  | 0 |  |  | ns |
| Clock Output |  |  |  |  |  |  |
| Maximum Frequency(6) | $\mathrm{f}_{\mathrm{a} \text {, max }}$ |  |  | 250 |  | MHz |
| Clock Delay LH | $\mathrm{t}_{\mathrm{d} \text { L }} \mathrm{H}$ |  |  | 6 |  | ns |
| Clock Delay HL | $\mathrm{t}_{\mathrm{dHL}}$ |  |  | 5.5 |  | ns |

## Notes:

1. $+\mathrm{V}_{\mathrm{REF}}$ has to be more positive than $-\mathrm{V}_{\mathrm{REF}}$.
2. Applies for DEM, SO, HOLD, TRP
3. Applies for CLKQ, D0-D13
4. See "Circuit Description"
5. Values refer to sinewave clock inputs (duty cycle $50 \%$ ).
6. Has been chosen lower than maximum sampling frequency because at very high input clock rates the device should preferably be operated in the demultiplexing mode.

Conversion Characteristics
$V_{C C ~ A}, V_{C C D}, V_{C C ~ C}=5 V \pm 5 \%, V_{E E A}, V_{E E D}=-4.5 V \pm 5 \%, T_{A}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
|  |  |  |  |  |  |  |
| Static Nonlinearity |  |  |  |  |  |  |
| Integral Nonlinearity |  | INL |  |  |  | 0.25 |
| Differential Nonlinearity | DNL |  |  |  | 0.25 | LSB |

Conversion Characteristics (Continued)
$\mathrm{V}_{\mathrm{CC} \mathrm{A}}, \mathrm{V}_{\mathrm{CC} \mathrm{D}}, \mathrm{V}_{\mathrm{CC}} \mathrm{C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE} \mathrm{A}}, \mathrm{V}_{\mathrm{EE} D}=-4.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Dynamic Performance(1) |  |  |  |  |  |  |
| Large Signal Bandwidth | $\mathrm{f}_{3 \mathrm{~dB}}$ |  |  | 250 |  | MHz |
| $\begin{gathered} \text { Effective Resolution(1) } \\ \mathrm{f}_{\text {AIN }}=10 \mathrm{MHz} \\ \mathrm{f}_{\text {AIN }}=50 \mathrm{MHz} \\ \mathrm{f}_{\text {AIN }}=100 \mathrm{MHz} \\ \mathrm{f}_{\text {AIN }}=150 \mathrm{MHz} \\ \hline \end{gathered}$ | $\mathrm{b}_{\text {eff }}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=300 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{AIN}}=2 \mathrm{~V}_{\mathrm{pp}} \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & 5.9 \\ & 5.8 \\ & 5.4 \\ & 5.0 \\ & \hline \end{aligned}$ |  | Bit <br> Bit <br> Bit <br> Bit |
| Signal-to-Noise Ratio(2) $\begin{aligned} & f_{\text {AIN }}=50 \mathrm{MHz} \\ & f_{\text {AIN }}=100 \mathrm{MHz} \\ & f_{\text {AIN }}=50 \mathrm{MHz} \\ & f_{\text {AIN }}=100 \mathrm{MHz} \end{aligned}$ | SNR | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=300 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{AIN}}=2 \mathrm{~V}_{\mathrm{pp}} \\ & \mathrm{~V}_{\mathrm{AIN}}=1 \mathrm{~V}_{\mathrm{pp}} \end{aligned}$ | $\begin{aligned} & 36 \\ & 35 \end{aligned}$ | $\begin{gathered} 37.5 \\ 36 \\ 37 \\ 36 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Total Harmonic Distortion $\begin{aligned} & \mathrm{f}_{\text {AIN }}=50 \mathrm{MHz} \\ & \mathrm{f}_{\text {AIN }}=100 \mathrm{MHz} \end{aligned}$ | THD | $\mathrm{V}_{\text {AIN }}=2 \mathrm{~V}_{\mathrm{pp}}$ |  | $\begin{array}{r} -44 \\ -33 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

## Notes:

1. Measured in a $50 \Omega$ analog system at 300 MHz sampling rate ( $300 \mathrm{mV}_{\mathrm{pp}}$ sinewave clock).
2. Includes both noise and harmonic distortions.
3. Without the effect of harmonics; thus $\mathrm{b}_{\text {eff }}, \mathrm{SNR}[\mathrm{dB}]$ and THD[dB] are related by
$\mathrm{b}_{\text {eff }}=\left(-10 \log \left(10^{-S N R} / 10-10^{\text {THD }} / 10\right)-1.8\right) / 6$

## Clock Input



Figure 3a


Figure 3b


Figure 3c

## Timing Diagram Direct Modes



Figure 4

## Demultiplexing Mode



Figure 5

## Transfer Characteristic and Truth Table


a) SO set to "L" or not connected

b) SO set to " H " or strapped to ground

Figure 6

Block Diagram of a 7 Bit A/D-System with Two SDA 8200


0105-10
Figure 7
Test Circuit


## Ordering Information

| Type | Order Code | Package |
| :---: | :---: | :---: |
| SDA 8200 | Q67100-Hxxxx | DIC 40 |

## SBA 8800

## Data Acquisition Controller

- Controls HSDA Cache Memories with Sizes from 1 kByte to Several MBytes
- Supports Static CMOS RAMs
- Allows the Design of Data Acquisition and Data Transmission Systems
- Fully Register Programmable
- Compatible with SIEMENS HSDA Components
- Supports 8-, 16- and 32-bit Data Bus Widths
- High Speed DMA Data Transfer Capability
- 16 bits Address Range for the Cache, Extendable to 20 bits
- Programmable Pre-/posttrigger Function
- $2 \mu \mathrm{~m}$ ACMOS Technology, PLCC 68 Package
- Compatible with SIEMENS/INTEL 80xx, 80xxx and MOTOROLA 68xxx Microprocessors


## Pin Configuration



The DACO SDA 8800 is the controller for High Speed Data Acquisition (HSDA) cache memories. Together with the Data Acquisition Shift Register (DASR) SDA 8020, fast 100 MHz caches with sizes in the range of 1 kByte up to several MBytes can be designed with static CMOS RAMs. The DACO makes the whole HSDA cache to behave like a microprocessor peripheral device. It handles autonomously the acquisition or transmission of data, and offers a variety of microprocessor access structures, including high speed DMA-based data transfers.


Figure 1

## General Description

The Data Acquistion Controller SDA 8800, together with the Data Acquisition Shift Register (DASR) SDA 8020, provides a complete, highly integrated solution for the design of fast cache memories. The range of applications spans from DSO's, logic analyzers and transient recorders over waveform and pattern generators to radar and high resolution image processing systems, whereby the cache forms the front-end of the digital data processing unit.

The high flexibility of the HSDA system stems from its unique architecture. All the fast data handling functions are assigned to the DASR. This device can be arranged in serial, parallel and serial/parallel configurations according to the specific application requirements. With its ECL to TTL level conversion and speed reduction it minimizes the system's power consumption and communicates directly with the DACO.

The DACO SDA 8800 performs all the controlling functions of the HSDA system. It is a register pro-
grammable device suited to a large variety of applications and environments. The DACO can be strapped to interface SIEMENS/INTEL and MOTOROLA microprocessor systems. It makes the whole HSDA system to be viewed as a peripheral device to the microprocessor with communication links via interrupt and DMA request lines.

The DACO supports both systems with and without a DMA-controller by providing high DMA tansfer rates as well as the memory-saving "Direct Processor Access" mode. The main part of the DACO for controlling the HSDA system are two 16-bit counters for the address generation and the trigger delay, which can be extended to 20 -bit by internal prescalers. With these counters the DACO is also prepared to support future SRAM-types like the $1 \mathrm{M} \times 4$-bit, and provides a postrigger delay range of at least 4M samples (with 1 DASR). Both counters can be operated up to 25 MHz , thus 100 MHz data acquisition or transmission systems can be implemented with 1 DASR.

## Pin Definitions and Functions

| Pin | I/O | Symbol | Function |
| :---: | :---: | :---: | :---: |
| 1-4 | 1 | Adr0-Adr3 | Address lines to System Address Bus. These lines are used to select the appropriate registers when the DACO is in programming mode and to select the appropriate data channel in the DPAC mode. |
| 61-68 | 1/0 | D0-D7 | 8 -bit data bus used to read from or write to an internal register of the DACO. |
| 58 | 0 | DEN | Data Enable signal, used as a transmit signal for an external data bus driver at the Di lines. Normally DEN is low. |
| 47 | 1 | $1 / \bar{M}$ | The $\mathrm{I} / \overline{\mathrm{M}}$ pin straps the DACO to an INTEL 80xxx or a MOTOROLA 68xxx environment. |
| 57 | 1 | $\begin{aligned} & \overline{\mathrm{RD}} \\ & (\mathrm{R} / \overline{\mathrm{W}})_{(1)} \end{aligned}$ | Read strobe used to clock out the contents of an internal register or an HSDA-memory location. (The R/W line determines the direction of the data transfer). |
| 56 | $\begin{gathered} 1 \\ (0) \end{gathered}$ | $\begin{array}{\|l} \hline \overline{\mathrm{WR}} \\ (\overline{\mathrm{DRDY}})^{(1)} \end{array}$ | Write strobe used to write data to an internal register or an HSDAmemory location. (Ready for single cycle DMA transfers.) |
| 55 | 1 | $\overline{\text { CS }}$ | Chip select for programming cycles. |
| 54 | 1 | $\overline{\mathrm{MCS}}$ | Memory chip select line to get access to any memory location in the DPAC mode. |
| 48 | 1 | CLK | Clock input of the DACO. The system clock should be used to drive this input preferably. |
| 51 | 0 | READY ( $\overline{\text { DTACK }}$ ) (1) | Output of the internal READY or DTACK generator for all HSDAmemory accesses. |
| 5 | 0 | $\overline{\text { DPAC }}$ | Direct processor access signal. Serves as an output enable to the address latch in the DPAC-mode. |
| 6 | 0 | DT/ $\bar{R}$ | Data transmit/receive, used to set the direction of the data flow through the data latches. |
| $\begin{gathered} 8, \\ 11-13 \end{gathered}$ | 0 | $\overline{\mathrm{CHS}} \mathbf{-}-\mathrm{CHS} 3$ | Channel select lines for the data latches and the cache memories, applied either directly or via an address decoder depending on the data bus width and the number of DASR's in the HSDA-system. |
| 7 | 0 | $\overline{\text { DECEN }}$ | Decoder enable line for an address decoder attached to the $\overline{\mathrm{CHSi}}$ signals. |
| $\begin{aligned} & 25-21, \\ & 37-33, \\ & 19-15, \\ & 31-27 \end{aligned}$ | 0 | A0-A19 | Address output bus for the HSDA-memory. In DPAC-mode these lines are in a tristate condition. |
| 39 | 0 | $\overline{\mathrm{ME}}$ | Memory enable signal providing the selection of the whole HSDAmemory for the DT-mode and DMA-read mode. |
| 14 | 0 | $\overline{\text { AEN }}$ | Address enable for an external address buffer driver. |
| 38 | 0 | $\overline{\text { MWE }}$ | Memory write enable signal, is tied low in all cases that require a write access to the HSDA-memory. |
| 41 | 1 | DACLK | Data acquisition clock input, used to clock out consecutive addresses for the HSDA-memory when the DACO is in the DA or DT mode. |
| 45 | 0 | HOLD | $\overline{H O L D}$ line, brings the DASR's into an inactive condition, i.e. in the DMA- and DPAC-modes. |
| 40 | 0 | DIRC | Direction pin, determines the data transfer direction of the HSDA system (low: DA, high: DT). |
| 46 | 1 | TRIG | Trigger input. Starts the operation of the trigger counter. |

Pin Definitions and Functions (Continued)

| Pin | I/O | Symbol | Function |
| :---: | :---: | :--- | :--- |
| 52 | O | DRQ <br> $(\overline{\mathrm{DRQ}})(1)$ | DMA-request line. It is activated in order to obtain a DMA service. The <br> DRQ pulse width is determined by the EOD-bit of the transfer control <br> register. |
| 53 | I | $\overline{\mathrm{DACK}}$ | DMA-acknowledge, used as a chip select for DMA transfers. |
| 50 | O | INTR ((NTR $)$ | Interrupt request line. Il is reset at the first CPU access to the DACO's <br> interrupt register. |
| 49 | I | RESET ( $\overline{\mathrm{RESET})}$ | Reset input. Brings the DACO in the idle mode. All counters and <br> registers are cleared. |
| 44 | O | $\overline{\text { RESD }}$ | Reset to DASR, issued prior to the release of the $\overline{\text { HOLD }}$ signal at the <br> beginning of a data acquisition or transmission process. |
| 10,26, <br> 43,60 | I | VDD | Positive power supply (+5V). |
| 9,20, <br> 32,42, <br> 59 | I | GND | Negative power supply (OV). |

Note:

1. Pin definition for MOTOROLA 68xxx systems $/ / \bar{M}$ strapped low).

## Functional Overview

The DACO can be divided into the data acquisition, the cache memory and the microprocessor interfaces as shown in the block diagram of Figure 1. All transactions are controlled by the register block of the device, which can be read or written via the microprocessor interface according to the address selection summarized in Table 1.

The DACO can be operated in 4 distinctive modes which can be selected by programming cycles:
(1) Data acquisition (DA)/Data transmission (DT)
(2) DMA-transfer/Interrupt
(3) DPAC (Direct processor access)
(4) Idle

All possible mode transitions are depicted on the state diagram of Figure 2.

Modes (1) to (4) are characterized by two bits (SO, S 1 ) of the status register. The data flow direction is set by the DIR bit.

As can be seen from the state diagram, all modes can be entered or left under the control of the microprocessor by setting the status bits appropriately. Additional mode transitions may occur either if a
task is finished or if a new task has to be started automatically. The latter cases may be chosen optionally in order to minimize the processor's intervention. The DACO locks internal and external requests for mode transitions mutually in order to avoid time race conditions. However, external mode transitions requests may only be delayed but not suppressed by internal ones.

## Microprocessor Interface

The DACO offers interfaces to SIEMENS/INTEL and MOTOROLA microprocessor systems, adjustable by the strap pin $1 / \bar{M}$. The interfaces provide an easy to use connection to all important microprocessors of both families. Low cost systems with only few external circuits as well as high performance systems allowing for high data transfer rates can be implemented.

Although the DACO has an asynchronous interface it needs a clock (CLK) in order to generate a lot of correctly timed sequences. The CLK signal needs not necessarily be synchronous to the processors system clock but it is recommended to establish a constant phase relationship between these two clocks in order to avoid a lot of timing uncertainties.


Figure 2

## SIEMENS/INTEL Interface

With its $I / \bar{M}$ pin strapped high, the DACO's MP-interface directly fits to 8086 ( 8088 ), 80186 ( 80188 ) and 80286 systems. Bus transfers should operate without wait states, if the HSDA memory is fast enough. If not, the DACO generates a programmable READY signal.

The chip select signals ( $\overline{\mathrm{CS}}, \overline{\mathrm{MCS}}$ and $\overline{\mathrm{DACK}}$ ) serve as enable inputs for the microprocessor interface and have to be asserted throughout a whole bus cycle or throughout a series of bus cycles. The data transfers are controlled by the RD and WR strobes of the processor system.

READY is an open-drain output. If no wait states are required (programmed value $=0$ ), READY remains in a stable high-impedance state. If it's programmed to 1,2 or 3 the DACO pulls the READY output low for the corresponding number of CLK periods.

## MOTOROLA Interface

The DACO has an asynchronous interface for 68000 systems when $1 / \bar{M}$ is strapped low. Bus transfers
without wait states should be possible in 68000, 68008, 68010 and 68020 systems, if the HSDA memory is fast enough.

The DACO latches R/W and Adri at each falling edge of $\overline{C S}, \overline{M C S}$ and $\overline{\text { DACK. This requires that R/W }}$ and Adri are stable just at the beginning of the bus cycle with some setup and hold times to the select signal.
$\overline{\text { DTACK }}$ is an open-drain output with an active dynamic pullup which can be programmed to delay its falling edge for 1 to 3 CLK periods.

## READY (DTACK) Generation

The DACO provides a programmable READY or DTACK Generator for bus access to the HSDA memory in order to insert a sufficient number of wait states in the processor's bus cycle. This allows to use various types of memories and access structures without the need for additional hardware. The READY (DTACK) line may be delayed by 1 . . . 3 CLK periods, depending on the delay register value.

Bus access to the internal registers should not require any wait states with all popular microprocessors, thus the DACO provides the READY (DTACK) signal without any delay in programming cycles.

The DACO provides two insertion mode:

1) Insertion of wait states into every DMA or DPAC bus cycle. The number of the wait states can be programmed via the RDY0 and RDY1 bits of the delay register.
2) Insertion of wait states at address transitions only. This dynamic insertion mode which can be applied in DMA based systems only reduces the number of wait states significantly. When reading the HSDA memory all SRAMs are enabled continuously. As a consequence wait states need only be inserted in the first bus cycles after each address transition until all the memories data become valid (see Figure 3).

On the contrary, when writing the memories, wait states are necessary only in advance of each address transition-provided that data latches form the connection between data bus and memories, so that all memories can be written at once (see Figure 4).

The number of wait states can be programmed via the RDA0 and RDA1 bits of the delay register (See: Application examples: How to use slow SRAMs).

If both, the RDY and RDA delays are set the DACO will apply RDA to each bus cycle at address transitions and RDY to all the remaining bus cycles ac-
cessing the HSDA memory. Thus RDA has to be programmed to 0 (then it is ignored) or to a value greater than RDY.

## Programming Cycles

Programming cycles can be initialized from each mode at any time by read or write accesses to the DACO via its microprocessor interface. In general all changes of the register contents will affect the operation of the DACO immediately.

If the DACO is in DA or DT mode, programming cycles may be executed without interrupting the DA/DT process, as far as no relevant parameters are changed.

## Note:

Each microprocessor write access to the status register effects immediately a termination of the current operation mode and the DACO enters into the programmed mode via the idle mode. When changes of the status bits occur, e.g. at the end of a DA/DT-process or via programming, the DACO disables further programming of the status bits for 8 CLK periods.

The programming of single bits of the parameter and the transfer control registers can be done very easily by the use of the corresponding mask registers. If a mask bit is set (high) the corresponding bit will not be changed and vice versa. Thus additional read cycles and bit manipulations by the microprocessor can be avoided.

a) for IAPX systems
c) 4 channels systems (1 DASR)
b) for MOTOROLA systems
d) more than 4 channels, with address decoder

Figure 3


Figure 4

## Idle Mode

In the idle mode the DACO is in a "do nothing" condition. It is entered at a hardware reset, a software reset ( $\mathrm{S} 0=\mathrm{S} 1=0$ ) or after finishing a DMA process according to the state diagram of Figure 2. When the idle mode is entered via a hardware reset, all counters and registers of the DACO are set to zero. However, if the idle mode is entered via software, the contents of the counters and registers will not change, the output lines with exception of INTR will be switched to the inactive state and DO ... D7 will be set to input. It is recommended to program the DACO in the idle mode only and start the next transaction by changing the status bits in the last programming cycle.

The DACO changes from one operation mode to another always via the idle mode.

## Data Acquisition/Transmission Mode

In the data acquisition/transmission mode the DACO will activate the HSDA-system. It is characterized by both status bits being set. The DACO can distinguish data acquisition from data transmission by the value of the DIR bit of the status register. Each acquisition/transmission process starts at the start address $\mathrm{A}_{0}$.

Two operating modes, depending on the L/S bit of the status register, are supported (see Figure 5):

- Loop mode
- Start/stop mode

Depending whether the start/stop or the loop mode is used, the trigger input accommodates for starting or stopping the DA/DT process, respectively. In DA systems, both the pre- and posttrigger function can be provided in the loop mode only. Thus, the loop mode will be preferred for DSO or Logic Analyzer applications. The start/stop mode can be regarded as a "single shot" with potential, but not exclusive applications in the field of arbitrary waveform generation or other DT systems. It provides the posttrigger feature only.

## Trigger Counter

The trigger counter is loaded with the trigger register contents when entering the DA/DT mode. The external trigger input is sampled at the positive edge of the DACLK if the DACLK is active or level-triggered asynchronously if not. When TRIG is sampled low, the internal 16 -bit trigger counter, which was set to the predefined value from the pre-/posttrigger registers up to now, is started. At each DACLK leading edge the trigger counter is decremented by 1. By
reaching 0000 H , the DT/DA process is started or stopped and the trigger counter is reloaded. An extended posttrigger range can be chosen by setting the EP-(Extended Posttrigger) bit of the status register. With this extension the DACO provides a posttrigger range of 1 million DACLK periods! In the DA loop mode the trigger recognition circuit is sensitive to the falling TRIG edge. The DACO assures that the whole active memory range is filled up with data by gating the trigger input during the first loop (see Figure 5b). The trigger counter is not retriggerable. If a trigger events the DACO is insensitive to further triggering until the current operation cycle is finished.

## Address Counter

The address counter generally is loaded with $A_{o}$ when entering the DA/DT or DMA/INT mode. As an exception the content of the counter is maintained over DA-loop mode to DMA transitions. At each data acquisition or data transmission process, a sequence of consecutive addresses is clocked out of the DACO by each DACLK leading edge. The address range is defined by the current values of the start and stop address $A_{0}$ and $A_{n}$, respectively. With its fully programmable 16-bit address counter, the DACO can process up to 65.536 groups of (parallel) samples. Also, Ao and An may define an address range between any two address locations.

Optionally, a 4-bit prescaler can extend the address range to 20 -bit when the Extended Address (EA) bit of the parameter register is set. In this configuration Ao and An can be set to each 16th address location, i.e., the prescaler is always set to OH and compared to FH . The full 20 -bit counter value can be read via the virtual address readback registers (see Table 1).

## Note:

If the programmed stop address equals the programmed start address the whole memory range will be passed through. Furthermore, setting the stop address one or two addresses higher than the start address is forbidden.

## DMA/INT-Mode

In the DMA/INT-mode the status bits $\mathrm{S} 0, \mathrm{~S} 1$ of the DACO have to be set to 1 and 0 , respectively. This can be done either by programming the appropriate value, or by entering the DMA/INT-mode automatically after a DA/DT process has been completed. In this case the status bits are set internally.

When entering the DMA/INT-mode, the DACO raises its DRQ line in order to signal the DMA-controller that it requires a DMA service. The EOD bit of the
transfer control register controls the activation time of the DRQ line, hence source and destination synchronized and unsynchronized DMA transfers can be implemented. When high, DRQ is activated throughout the complete DMA transfer of all data within the range defined by the start and stop address. In this case the DACO controls the length of the DMA transfer. When low, DRQ is deactivated in the first DMA transfer cycle. The DRQ signal is cleared also when the DMA/INT mode is left.

The INTR line is activated in order to request for programming cycles after some DMA sequences whose length are controlled by the DACO (see Operational Description and Table 4). If the INT bit of the parameter register (see Tables 2, 3) is set, the DACO will assert INTR pulses together with DRQ for all applications where an interrupt to the CPU should be issued after DA/DT in order to obtain any kind of service, for example DPAC. In general, the INT bit will be set in systems without a DMA controller, because the DRQ signal cannot be used there. Additional INTR pulses are issued at some error conditions. At any time when INTR is asserted, DACO sets a bit of the interrupt register characterizing the exact reason of the interrupt (see Table 3c). The INTR signal as well as the INT-register itself will be cleared by the first read cycle accessing the INTregister.

For DMA transfers the cache memory data are accessed by read-or write cycles when DACK is asserted. Note, that the DIR bit has to be set in accordance with the direction of the data transfer, otherwise an INT7 will occur. If the SC-(Single cycle) bit is set, the $\overline{R D}$ and $\overline{W R}$ lines are interchanged internally. In 68xxx systems, the R/W line is interpreted inversly and no $\overline{\text { DTACK }}$ but the $\overline{\text { DRDY }}$ signal is issued. The DACO provides all signals needed for the transfer of data between the system data bus and the HSDA memory, regardless of the data bus width. 8-, 16 - and 32-bit data buses can be supported by programming the BW0 and BW1 bits of the transfer control register appropriately. In the same way the number of DASR's in the system has to be adjusted correctly. On RESET, the DACO is programmed for 8 -bit data buses and 1 DASR.

In a DMA transfer cycle, the DACO will continuously apply addresses and channel select signals to the HSDA memory in order to maintain the correct order of the transferred data. Normally, the DACO will transfer the data in ascending order, starting with channel 0 at the starting address. However, when the DACO changes from the DA loop mode to the DMA mode automatically, it will start transfers at the address that contains the "oldest" data (Ak) as it is shown in Figure 6.


Figure 5

## DPAC Mode

The direct processor access mode is mainly important for low end HSDA systems. In this mode the fast HSDA memory can be made part of the system memory temporarily. The DPAC-mode can be entered by programming the DACO status bits $\mathrm{S} 0, \mathrm{~S} 1$ to 0,1 . When entered, the DACO will activate its DPAC line and tristates its cache memory address bus in order to allow the processor to access the memory via its own address bus. If an external address buffer is used, its drivers can be tristated by the $\overline{\text { AEN }}$ line of the DACO. DPAC cycles have to be performed via the normal data, address and control buses of the processor and the DACO has to be addressed by its MCS (memory chip select) line.

In DPAC mode, the DACO automatically uses the required address lines and, depending on the system configuration, provides the correct channel select signals at its CHSi and DECEN outputs (see Tables $5,6,7$ ). For example, if the system is equipped when an 8 -bit wide data bus and 1 DASR, the DACO
uses the lowest two address lines (A0, A1) to select 1 of the 4 channels of the HSDA system to be accessed.

By using the DPAC mode, the processor can make any modification of the data in the HSDA memory and, after its completion, return to a DT/DA cycle again. Then the DACO has the complete control of the HSDA system and the processor can perform other tasks with its remaining system memory simultaneously. Note, however, that the DIR bit has to be set in accordance with the direction of the data transfer, otherwise an INT7 will occur.

## Operational Description

## Bus Operation

The DACO provides an asynchronous interface to 80xxx, 80xx and 68xxx systems are strapped by $1 / \bar{M}$. It is addressed via CS for programming, via DACK for DMA transfers and via MCS for DPAC.

## DMA Transfer for the Loop Mode



Figure 6

After RESET, the DACO first has to be programmed for its specific task. This requires a number of write operations to its internal registers. It is recommended to perform this programming sequence from the idle mode ( $\mathrm{S} 0=\mathrm{S} 1=0$ ) and alter the status bits by the last write command.

## Note:

The DACO will accept programming bus cycles from any operating mode, however, it will accept DMA or DPAC bus cycles in the corresponding mode only.

## Data Acquisition

In data acquisition systems, normally the DA mode will be entered after programming. In the start/stop mode ( $\mathrm{L} / \mathrm{S}=0$ ), the DACO will enter a DA waiting state. It continues to activate its HOLD line, thereby keeping the clock system of the DASR disabled and expects to receive a trigger pulse. Upon this event it releases its HOLD line. As a consequence DACLK will become active and start to decrement the trigger counter. By reaching 0000 H , it starts the address counter and the data acquisition process will take place by writing data to the HSDA memory in the address range as previously defined by the start and stop addresses. This sequence guarantees a virtually constant time delay from the trigger event to the stored data range. This is important for time critical applications.

In the loop mode ( $\mathrm{L} / \mathrm{S}=1$ ) the trigger pulse is sampled by the positive DACLK edge. Thus an inherent
time uncertainty between 4 and 16 samples is introduced into the delay from the trigger event to the stored data range according to the DACLK period. On the other hand, the pretrigger characteristics can be realized in the loop mode only. As a consequence it might be necessary to measure the trigger offset with respect to the DACLK by a fast external hardware and correct it appropriately by the microprocessor system for all these systems that require the pretrigger and cannot tolerate the time uncertainty.

According to Table 4a six different operating sequences may be chosen by setting the AA, EOD and L/S bits for DMA based systems. These operational sequences also can be seen from the state diagram of Figure 2. With low performance systems, the DPAC mode may be the preferrable choice for further data processing. In this case, all sequences have to be performed via programming according to Figure 2.

DMA based systems need some more detailed evaluations.

In all sequences the DACO will activate its DRQ line when entering a DMA cycle. The length of the DRQ pulse is determined by the EOD bit. Additionally the DACO can assert its INTR line together with DRQ for all sequences but sequences 3 and 4 in order to support easy communication with the processor in DPAC based systems if the INT bit is set. In the sequences 3 and 4 (characterized by AA $=0$ and $E O D=1$ ) the INTR line is issued when entering the
idle mode after a source synchronized DMA operation in order to signal the processor the end of the sequence.

## Data Transmission

In data transmission systems the HSDA memory usually has to be loaded after the initial programming sequence. This can be done in the DPAC mode or in the DMA mode. In systems employing DPAC all mode transitions have to be performed via programming, according to Figure 2. DMA based systems allow for additional mode transitions. All possible operational sequences that can be chosen by the AA, EOD and L/S bits are summarized in Ta ble 4b.

Generally, it is anticipated that the beginning of the data transmission process has to be exactly controlled. For this reason a DT waiting state is provided in all operational sequences. When entering this state the DACO releases the HOLD line but provides
the start address at its address port until a trigger has occurred and the trigger counter is decremented to 0000 H . Additionally, all operational sequences but sequence $8(A A=E O D=L / S=1)$ enter the idle mode before DT in order to avoid unintended DT processes.

In start/stop mode data transmission the AA bit controls whether repeated DT processes, released by consecutive trigger pulses, but with the same memory content should occur ( $\mathrm{AA}=0$ ), or whether the HSDA memory content should be updated after each DT process (AA =1). Loop mode DT processes have to be interrupted by programming in any case. In the DT mode, the DACO will activate its DRQ line upon entering the DMA mode, and it will activate its INTR line in sequences 3,4 and 7 upon entering the idle mode in order to obtain a programming cycle from the processor. The latter sequences are characterized by EOD $=1$ which enables the DACO to detect the end of the DMA cycle. If the INT bit is set, additional INTR pulses are issued in sequences 5 and 7 when entering the DMA mode.

Table 1. Register Selection

| Adri |  |  |  | Register Name | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 2 | 1 | 0 |  |  |
| 0 | 0 | 0 | 0 | Start Address Low Byte | R/W |
| 0 | 0 | 0 | 1 | Start Address High Byte | R/W |
| 0 | 0 | 1 | 0 | Stop Address Low Byte | R/W |
| 0 | 0 | 1 | 1 | Stop Address High Byte | R/W |
| 0 | 1 | 0 | 0 | Address Low Byte, $A_{0} \ldots A_{7}$ | R |
| 0 | 1 | 0 | 1 | Address High Byte, $A_{8} \ldots . A_{15}$ | R |
| 0 | 1 | 1 | 0 | Address/Trigger Extension Nibbles, $\mathrm{A}_{16} \ldots \mathrm{~A}_{19}, \mathrm{~T}_{16} \ldots \mathrm{~T}_{19}$ | R/W(1) |
| 0 | 1 | 1 | 1 | Interrupt | RW |
| 1 | 0 | 0 | 0 | Pre-/Posttrigger Low Byte | R/W |
| 1 | 0 | 0 | 1 | Pre-/Posttrigger High Byte | R/W |
| 1 | 0 | 1 | 0 | Delay | R/W |
| $\dagger$ | 0 | 1 | 1 | Status | R/W |
| 1 | 1 | 0 | 0 | Transfer Control | R/W |
| 1 | 1 | 0 | 1 | Transfer Control Mask | R/W |
| 1 | 1 | 1 | 0 | Parameter | R/W |
| 1 | 1 | 1 | 1 | Parameter Mask | R/W |

[^4]Table 2. Register Bit Map

| Bit Mapping | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer Control |  |  | SC | EOD | SR 1 | SR 0 | BW 1 | BW 0 |
| Parameter |  |  | EA | EP | TO | AA | $\mathrm{L} / \mathrm{S}$ | INT |
| Delay |  |  |  |  | RDA1 | RDA0 | RDY 1 | RDY0 |
| Interrupt | $\mathrm{INT7}$ | $\mathrm{INT6}$ | $\mathrm{INT5}$ | INT 4 | $\mathrm{INT3}$ | INT 2 | INT 1 | INT0 |
| Address/Trigger Ext. | $\mathrm{T}_{19}$ | $\mathrm{~T}_{18}$ | $\mathrm{~T}_{17}$ | $\mathrm{~T}_{16}$ | $\mathrm{~A}_{19}$ | $\mathrm{~A}_{18}$ | $\mathrm{~A}_{17}$ | $\mathrm{~A}_{16}$ |
| Status |  |  |  |  |  | DIR | S 1 | S 0 |

Table 3a. Transfer Control
Register Bit Description


Table 3b. Parameter Register Bit Description

| INT | Interrupt/DMA Mode: <br> High: INTR is activated together with <br> DRQ. <br> Low: INTR is not activated together with <br> DRQ. |
| :--- | :--- |
| L/S | High: Loop mode <br> Low: Start/stop mode |
| AA | Auto-Acquisition: This bit controls the <br> operational sequences according to Table <br> 5. |
| TO | The trigger occurred bit is cleared when <br> entering DA/DT mode and set by the first <br> detected trigger pulse. |
| EP | Extended Posttrigger: When set, the <br> trigger counter is extended to 20-bit <br> thereby widening the posttrigger range of <br> the DACO to 1 Msamples. |
| EA | Extended Address: When set, the <br> address bus is extended from 16- to 20- <br> bit. |

Table 3c. Wait State Programming

$\left.$| RDY1 |
| :---: | :---: | :---: |
| RDA1 | | RDY0 |
| :---: |
| RDA0 | | Number of |
| :---: |
| Delay CLK Cycles | \right\rvert\, | 0 | 0 | 0 |
| :---: | :---: | :---: |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

Table 3d. Interrupt Source Description

| INT0 | (INT = 1) Data transfer or data <br> modification in HSDA memory required <br> (e.g. after DA if finished). |
| :--- | :--- |
| INT1 | All transactions completed, DACO enters <br> the idle mode and expects further <br> instructions from the processor. |
| INT2 | DMA address range overflow (EOD $=0$ ) <br> or DMA-transfer requests unallowed in the <br> current DACO mode. |
| INT3 | Reserved |
| INT4 | Reserved |
| INT5 | Reserved |
| INT6 | Reserved |
| INT7 | Direction error (DIR bit didn't correspond <br> to the direction of microprocessor <br> access), bus cycle terminated without <br> valid data transfer. |

Table 3e. Status Register Bit Description
so, DACO S1 S0

S1 Status: 0 Idle
01 DMA-Transfer
10 Direct Processor Access
11 Data Acquisition/Transmission
DIR Direction Bit:
Low: Data Acquisition /DPAC read/DMA read
High: Data Transmission /DPAC write/DMA write

Table 4. DMA Based Operational Sequences

| AA | EOD | L/S | Sequence | No. |
| :---: | :---: | :---: | :--- | :--- |
| a) Data Acquisition Systems |  |  |  |  |
| 0 | 0 | 0 | DA w - T - DA - (!!) DMA d, u. - P | 1 |
| 0 | 0 | 1 | DA - T - (!!) DMA d, u - P | 2 |
| 0 | 1 | 0 | DA w - T - DA - DMAs - (!) Idle | 3 |
| 0 | 1 | 1 | DA - T - DMA s - (!) Idle | 4 |
| 1 | 0 | 0 | not permitted | 5 |
| 1 | 0 | 1 | not permitted | 6 |
| 1 | 1 | 0 | DA $-T-$ DA - (!!) DMA s - DA w | 7 |
| 1 | 1 | 1 | DA - T - (!!) DMA s - DA | 8 |

b) Data Transmission Systems

| 0 | 0 | 0 | DMA s, u - P - DT w - T - DT - DT w - T - DT - . - P | 1 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | DMA s, u - P - DT w - T - DT - P | 2 |
| 0 | 1 | 0 | DMA d - (!) Idle - P - DT w - T - DT - DT w - T - DT - . . P | 3 |
| 0 | 1 | 1 | DMA d - (!) Idle - P - DT w - T - DT - P | 4 |
| 1 | 0 | 0 | DMA s, u - P - DT w - T - DT - (!!) DMA s, u | 5 |
| 1 | 0 | 1 | Not Permitted | 6 |
| 1 | 1 | 0 | DMA d - (!) Idle - P - DT w - T - DT - (!!) DMA d | 7 |
| 1 | 1 | 1 | DMA d - DT w - T - DT - P | 8 |


| $T=$ Trigger | $u=$ unsynchronized |
| :--- | :--- |
| $P=$ Programming | $s=$ source synchronized |
| $d=$ destination synchronized | $w=$ waiting |

(!) = INTR to CPU issued
$P=$ Programming
d $=$ destination synchronized
$(!!)=$ INTR to CPU issued, if INT-bit is set

Table 5. Address Decoding Adri $\rightarrow \overline{\mathbf{C H S I}}$ (Direct Processor Access Mode)


Table 6

| 16-bit BUS |  |  |  | 1 DASR |  |  |  |  | 2 DASR |  |  |  |  | 3 DASR |  |  |  |  | 4 DASR |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Adr-Lines used for decoding |  |  |  | Adr0 |  |  |  |  | Adr0, Adr1 |  |  |  |  | - |  |  |  |  | Adr0-Adr2 |  |  |  |  |
|  |  |  |  |  |  | $\overline{\mathrm{CH}}$ |  |  |  |  | $\overline{\mathrm{CHS}}$ |  |  |  |  | $\overline{\mathrm{C}}$ |  |  |  |  | CHS |  |  |
| 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | EN | 3 | 2 | 1 | 0 | EN | 3 | 2 | 1 | 0 | EN | 3 | 2 | 1 | 0 | EN |
| 0 | 0 | 0 | 0 | X | $x$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  | X | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | x | $x$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  | X | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | x | $\times$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  | x | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | x | $x$ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  | x | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | x | $x$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  | pplic |  |  | x | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | x | $x$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |  | pplic |  |  | x | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | x | $x$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  | x | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | x | $x$ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  | x | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | x | x | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  | X | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | x | $x$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |  | DPA |  |  | x | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | x | $x$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  | mo |  |  | x | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | x | $x$ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  | x | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | x | $x$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  | x | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | x | $\times$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  | X | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | $x$ | $x$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  | - | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | X | x | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  | x | 1 | 1 | 1 | 0 |

Table 7


## Absolute Maximum Ratings*

Ambient Temperature Under Bias $\ldots .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature ........... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on Any Pin with
Respect to Ground . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
DC Power Supply . . . . . . . . . . . . . . . . . . -0.3 V to 7.0 V
Power Dissipation 1W
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | - | 0 | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | - | 2.0 | $V_{D D}$ | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-2.8 \mathrm{~mA}$ | 3.5 | - | V |
| Output Low Voltage $\overline{\mathrm{ME}}$, $\overline{M W E}, \mathrm{DT} / \overline{\mathrm{R}}$, READY, $\overline{H O L D}$ | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{IOL}=6.4 \mathrm{~mA} \\ & \text { Other Outputs: } 3.2 \mathrm{~mA} \end{aligned}$ | - | 0.4 | V |
| Load Capacitance | CL |  |  | 70 | pF |

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

Timing Requirements: all timings measured at 1.5 V unless otherwise specified

| No. | Parameter | Symbol | Limit Values |  |  | Units | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| 1 | Di Delay |  |  | 35 |  | ns |  |
| 2 | Adri Hold |  |  | 3 |  | ns |  |
| 3 | Adri to Data Valid Setup |  |  | 42 |  | ns |  |
| 4 | Command, Select Pulse Width |  |  | 150 |  | ns |  |
| 5 | Select to Command Setup |  |  | 3 |  | ns |  |
| 6 | Select Hold |  |  | 3 |  | ns |  |
| 7 | Di, DEN Hold |  |  | 15 |  | ns |  |
| 8 | $\overline{\mathrm{RD}}$ to Di Float, DEN Low Delay |  |  | 23 |  | ns |  |
| 9 | DECEN Delay |  |  | 26 |  | ns |  |
| 10 | $\overline{\text { CHSi Delay }}$ |  |  | 30 |  | ns |  |
| 11 | Di Setup |  |  | 15 (5)(a) |  | ns |  |
| 12 | Di Hold |  |  | 15 |  | ns |  |
| 13 | Adri, R/W Setup |  |  | 5 |  | ns |  |
| 14 | Adri Hold |  |  |  |  |  |  |
| 15 | $\overline{\text { MCS }}$, $\overline{\text { DACK }}$ to CLK Setup |  |  | 15 (10)(a) |  | ns |  |
| 16 | DTACK, READY High Setup |  |  | 30 |  | ns |  |
| 17 | $\overline{M C S}$, $\overline{\text { DACK }}$ to DTACK, READY Delay |  |  | 18 |  | ns |  |
| 18 | CLK High to DTACK, READY Delay |  |  | 18 |  | ns |  |
| 19 | $\overline{\mathrm{MCS}}$, $\overline{\mathrm{DACK}}$ to $\overline{\text { DTACK }}$ High Delay |  |  | 25 |  | ns |  |
| 20 | $\overline{\text { DTACK }}$ Active High Pullup |  |  |  | 35 | ns |  |
| 21 | CLK Period |  |  |  | $\mathrm{t}_{4}-20$ | ns |  |
| 22 | CLK High, Low |  |  | 40 |  | ns |  |
| 23 | DACLK Period |  | 40 |  |  | ns |  |
| 24 | DACLK High, Low |  |  | 16 |  | ns |  |
| 25 | $\overline{\text { WR ( } \overline{\mathrm{CS}}, \overline{\mathrm{DACK}}) \text { Inactive Setup }}$ |  |  |  |  |  |  |
| 26 | CLK to Control, Ai Delay |  |  | 26 |  | ns |  |
| 27 |  |  |  |  |  | ns |  |
| 28 | DACLK to Ai Delay |  |  | 20 |  | ns |  |
| 29 | TRIG to HOLD Inactive Delay |  |  | 20 |  | ns |  |
| 30 | DACLK to FOLD Active Delay |  |  | 28 |  | ns |  |
| 31 | HOLD to CLK Setup |  |  |  |  |  |  |
| 32 | Address Valid |  |  |  |  |  |  |
| 33 | TRIG to DACLK Setup |  |  | 7 |  | ns |  |
| 34 | TRIG Pulse Width |  | $>t_{23}$ |  |  |  |  |
| 35 | Command, $\overline{\mathrm{CS}}$ to $\overline{\mathrm{ME}, \overline{\mathrm{HOLD}}}$ Inactive Delay |  |  |  |  |  |  |
| 36 | DRQ, INTR Inactive Delay |  |  | 40 |  | ns |  |
| 37 | TRIG Hold |  |  | 3 |  | ns |  |

## Note:

(a) Timing specifications for Motorola 68 xxx systems ( $1 / \bar{M}$ strapped low).

## SIEMENS/INTEL Interface Bus Cycle Timing



0115-7

## MOTOROLA Interface Bus Cycle Timing



[^5]
## DTACK, $\overline{\text { DRDY }}$ Programming



## READY Programming




## IDLE-DA



Idle $\mid$ Transition $\mid$ Data Acquisition
(a) Loop mode
(b) Start/Stop mode

## IDLE-DT




## DT-IDLE


(a) depends on $\bar{W}$ programmed at DAS

End of DT-mode by Programming

(a) depends on programming of $\bar{W}$ at DASR


DMA/Prog - DA - DMA


(a) Loop
(b) Start-Stop
(c) depends on $\bar{W}$ prog. at DASR

| Pin Definitions |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin | Function | Pin | Function |
| 1 | ADR 0 | 35 | A 2 |
| 2 | ADR 1 | 36 | A 1 |
| 3 | ADR 2 | 37 | A 0 |
| 4 | ADR 3 | 38 | MWE |
| 5 | $\overline{\text { DPAC }}$ | 39 | $\overline{M E}$ |
| 6 | DT/信 | 40 | DIRC |
| 7 | DECEN | 41 | DACLK |
| 8 | CHSO | 42 | GND |
| 9 | GND | 43 | VDD |
| 10 | VDD | 44 | $\overline{\text { RES }}$ D |
| 11 | CHS 1 | 45 | HOLD |
| 12 | $\overline{\mathrm{CHS} 2}$ | 46 | TRIG |
| 13 | $\overline{\mathrm{CHS} 3}$ | 47 | $1 / \bar{M}$ |
| 14 | $\overline{\text { AEN }}$ | 48 | CLK |
| 15 | A 19 | 49 | RESET |
| 16 | A 18 | 50 | INTR |
| 17 | A 17 | 51 | READY |
| 18 | A 16 | 52 | DRQ |
| 19 | A 15 | 53 | $\overline{\text { DACK }}$ |
| 20 | GND | 54 | $\overline{\text { MCS }}$ |
| 21 | A 14 | 55 | $\overline{\text { CS }}$ |
| 22 | A 13 | 56 | $\overline{W R}$ |
| 23 | A 12 | 57 | $\overline{\mathrm{R}} \mathrm{D}$ |
| 24 | A 11 | 58 | DEN |
| 25 | A 10 | 59 | GND |
| 26 | VDD | 60 | VDD |
| 27 | A 9 | 61 | DO |
| 28 | A 8 | 62 | D 1 |
| 29 | A 7 | 63 | D 2 |
| 30 | A 6 | 64 | D 3 |
| 31 | A 5 | 65 | D 4 |
| 32 | GND | 66 | D 5 |
| 33 | A 4 | 67 | D6 |
| 34 | A 3 | 68 | D7 |

Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 8800 | Q67000-Axxxx | PLCC68 |

ICs for Industrial Applications

## SAB 0600, SAB 0601, SAB 0602 <br> Three-Tone Chime, Single-Tone Chime, Dual Tone Chime

## Three-tone chime SAB 0600

This IC generates the tone sequence of a 3-tone chime. The sound pattern is created by three harmonically tuned frequencies which are switched in succession to a summing point and decay individually in amplitude.
The tone color is adjusted by an external $R C$ network ( $R_{1}, C_{1}$, and $C_{2}$ ). An $8 \Omega$ loudspeaker can be connected directly via a $100 \mu \mathrm{~F}$ capacitor.
An appropriate design of the loudspeaker housing (shaped as tube or horn) enhances the volume and tone quality and contributes to a pleasant, melodious sound.

## Features

- Melodious sound
- Few components required
- Integrated output stage for $8 \Omega$ loudspeaker
- Standby current $<1 \mu \mathrm{~A}$


## Single-tone chime SAB 0601 and dual-tone chime SAB 0602

The two variants SAB 0601 and SAB 0602 were derived from type SAB 0600 by suppressing the last two tones or last tone, respectively, of the three-tone sequence. The SAB 0600 data applies correspondingly.

## Maximum ratings

Supply voltage
Input voltage at E
Neg. input current at $E$
Load resistance at Q
Current consumption at start of tone sequence \} refer to end of tone sequence $\}$ measurement circuit Oscillator frequency at C (due to power dissipation)

Junction temperature
Storage temperature
Thermal resistance (system-air)

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.5 | 11 | V |
| $V_{\mathrm{E}}$ | -0.5 | $V_{\mathrm{S}}$ | V |
| $-I_{\mathrm{E}}$ |  | 2 | mA |
| $R_{\mathrm{L}}$ | 7 |  | $\Omega$ |
| $I_{\mathrm{SM}}$ |  | 90 | mA |
| $I_{\mathrm{SO}}$ |  | 35 | mA |
| $f_{\text {OSC }}$ | 6 |  | kHz |
|  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 120 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Ambient temperature
Oscillator frequency at $C$

| $V_{\mathrm{s}}$ | 7 | 11 | V |
| :--- | :--- | :--- | :--- |
| $T_{\text {amb }}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $f_{\text {OSC }}$ | 6 | 100 | kHz |

## Characteristics

$V_{\mathrm{S}}=7 \mathrm{~V}$ to $10 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
Standby input current
Supply current with open output Max. output power at $8 \Omega$ (tone 3) Max. output voltage at $Q$ (tone 3) Deviation of the max. individual amplifudes referred to tone 3 Frequency variation of basic oscillator with $R_{1}, C_{1}=$ const. Triggering voltage at E Input current at $\mathrm{E}\left(\mathrm{V}_{\mathrm{E}}=6 \mathrm{~V}\right)$ Noise voltage immunity at $E$ Triggering delay at $f_{0}=13.2 \mathrm{kHz}$ ( $t_{d}$ varies in inverse proportion to $f_{0}$ ) Min. value of external load resistor Max. value of external load resistor

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{0}$ |  | $<1$ | 10 | $\mu \mathrm{A}$ |
| $I_{\text {So }}$ |  | 20 | 35 | mA |
| $P_{Q}$ |  | 0.16 |  | W |
| $V_{\text {Qpp }}$ |  | 2.8 | 4.0 | v |
| $\Delta V_{\text {QM }}$ |  | $\pm 5$ |  | \% |
| $\Delta f_{\text {o }}$ |  | $\pm 5$ |  | \% |
| $V_{\text {E }}$ | 1.5 |  | $v_{s}$ | V |
| $I_{\text {E }}$ | 500 | 700 |  | $\mu \mathrm{A}$ |
| $V_{\text {ENpp }}$ |  | 0.3 |  | V |
|  | 2 |  | 5 | ms |
| $R_{1}$ |  | 10 |  | k $\Omega$ |
| $R_{1}$ |  | 100 |  | k $\Omega$ |

## Measurement circuit



Integral current consumption in the measurement circuit


Figure 2

Block diagram


Figure 3

## Typical application circuit



Figure 4

## Functional description

The three frequencies - $660 \mathrm{~Hz}, 550 \mathrm{~Hz}$, and 440 Hz - are obtained by dividing the output of a 13.2 kHz oscillator. One of these three frequencies is divided again to obtain the time base for the tone-decay process. From this time base, 4-bit D/A converters (one for each tone) generate the decay voltage with which the three tones are successively activated and, overlapping each other, are attenuated. The basic frequency is determined by an external RC network (pins R and C).
The output stage can drive an $8 \Omega$ loudspeaker with approximately 0.16 W via $100 \mu \mathrm{~F}$. The output voltage is of square shape. To obtain a melodions output tone as required, the higher harmonics may be reduced by shunting pin $L$ through a suitable capacitor to ground. The output volume can be regulated here by means of a potentiometer.
The circuit only draws current in the active state, and automatically switches off after the tones have decayed. The circuit is activated by a short pulse, between 1.5 V and $V_{\mathrm{S}}$ in amplitude, applied to the triggering connection E (pin 1). If the trigger voltage is still, or again, present when the tones have decayed, the three tones are repeated.
The circuit is not activated when a trigger pulse on $E$ is shorter than 2 ms (interference suppression).
To prevent triggering of the circuit by cross-talk voltages, especially in case of long input lines, the noise voltage peaks should be limited to 0.3 V at the $I C$ input. For this purpose the control line (possibly in front of a series resistor) can be shunted to ground through a suitable capacitor.

## Application for ac and dc triggering (figure 5)

The input can alternatively be triggered with direct or alternating current. An internal diode circuit hereby short-circuits the input for negative halfwaves.
The peak voltage of the positive halfwave is added to the battery voltage. A series resistor must be connected into the trigger line to limit the voltage at input $E$ (pin 1) to a maximum value equal to $V_{S}$.
The minimum input current at pin E of the SAB 0600 (pin 1) is $500 \mu \mathrm{~A}$ at 6 V . If the voltage drop occurring at $500 \mu \mathrm{~A}$ at the series resistor $R_{3}$ (figure 5) amounts to at least the ac peak voltage between $A$ and $B\left(\hat{V}_{A B} \sim\right)$, the IC will be safe.

The formula

$$
R_{3 \text { min }}=\frac{\hat{V}_{A B \text { max. }}}{500 \mu \mathrm{~A}}
$$

determines the lower limit for $R_{3}$.
The upper limit for $R_{3}$ is determined by the lowest trigger voltage between $A$ and 0 (pin 4). In the application shown in figure 5 , this will be the battery voltage if the device is also to be operated independently of the bell system (triggering by short circuit of $A$ and $B$ ).
For reliable triggering, the SAB 0600 requires a current of at least $50 \mu \mathrm{~A}$ with approx. 1.5 V at pin $E$. Assuming this current, the voltage drop at $R_{3}$ must, therefore, not exceed $V_{S}-1.5 \mathrm{~V}$.

The formula

$$
R_{3 \max }=\frac{V_{\mathrm{S} \text { min. }}-1.5 \mathrm{~V}}{50 \mu \mathrm{~A}}
$$

results in the upper limit for $R_{3}$.

## Calculation example for the circuit in figure 5

$$
\max . V_{\mathrm{AB} \mathrm{rms}}=25 \mathrm{~V} \quad \max . \hat{V}_{\mathrm{AB}}=25 \mathrm{~V} \times \sqrt{2}=35.4 \mathrm{~V}
$$

$$
R_{3 \min }=\frac{35.4 \mathrm{~V}}{500 \mu \mathrm{~A}}=70.8 \mathrm{k} \Omega
$$

$\min . V_{S}=6 \mathrm{~V}$
(The operating range of the SAB 0600 may extend to 6 V for individual components).

$$
R_{3 \max }=\frac{6 \mathrm{~V}-1.5}{50 \mu \mathrm{~A}}=90 \mathrm{k} \Omega
$$

In this example, a value of $82 \mathrm{k} \Omega \pm 10 \%$ would be suitable for $R_{3}$.

Circuit for SAB 0600 application in home chime installations utilizing ac and dc triggering; adjustable sound and volume


Figure 5

PCB layout information: Because of the high peak currents at $V_{\mathrm{S}}, \mathrm{Q}$, and 0 (ground) and to avoid RF oscillations, the lines should be designed in a flatspread way or as star pattern. Star points are the terminals of capacitor $\mathrm{C}_{4}$.

## Further details regarding the circuit in figure 5

Because an ohmic contact between $A$ and $B$ causes triggering of the chime, no bell may be connected in parallel to the chime. However, paralleling several chimes does not cause any problems.
In older batteries, the higher internal resistance of the battery may cause voltage drops becoming apparent as distortions. $C_{4}$ serves as a buffer element expanding the service life of the battery.
The trigger line connected to pin A acts - in open state - as antenna for noise pulses which could trigger the chime unintentionally. Capacitor $C_{5}$ will largely suppress such interference. If there is the risk of incorrect polarity connection when changing the battery, the battery line should be protected by a diode.
For the selection of components, the following recommendations are given:

Capacitors:

$$
\begin{array}{ll}
\mathrm{C}_{1}: & 4.7 \mathrm{nF} / \geq 10 \mathrm{~V}, \pm 5 \% \text {; e.g. MKT } \\
\mathrm{C}_{2}: & 100 \mathrm{nF} / \geq 10 \mathrm{~V}, \pm 20 \% \text {; e.g. MKT } \\
\mathrm{C}_{3}: & 100 \mu \mathrm{~F} / \geq 6.3 \mathrm{~V}, \pm 100 /-10 \% \text {; e.g. aluminum electrolytic } \\
\mathrm{C}_{4}: & 100 \mu \mathrm{~F} / \geq 10 \mathrm{~V},+100 /-10 \% \text {; e.g. aluminum electrolytic } \\
\mathrm{C}_{5}, \mathrm{C}_{6}: & 330 \mathrm{nF} / \geq 50 \mathrm{~V},+100 /-20 \% \text {; e.g. ceramic }
\end{array}
$$

Resistors:
$R_{3}: \quad 82 \mathrm{k} \Omega / 0.1 \mathrm{~W}, \pm 10 \%$, carbon film resistor
$R_{1}$ : When a fixed resistor is used, $0.1 \mathrm{~W} \pm 5 \%$ metal film resistor.

## SIEMENS

## SAE 0700 <br> Audible Signal Device

The audible signal device SAE 0700 generates two tone frequencies in a ratio of approx. 1.4:1 that follow one another in a periodic sequence. The tone frequency can be varied throughout a range between 100 Hz and 15 kHz by an external resistor. The switching frequency of 0.5 to 50 Hz is set by an external capacitor. The SAE 0700 can be used to drive either a loudspeaker or a piezo-ceramic transducer. The SAE 0700 can be supplied with voltage in two ways:

1. rms ac voltage from 10 V
2. dc voltage from 9 to 25 V

The SAE 0700 issues the tone sequence for as long as the supply voltage is applied. After application of the supply voltage, the tone sequence commences with the higher of the two tones.

## Features

- Direct ac-voltage feeding possible through integrated bridge rectifier
- Integrated overvoltage protection through Z diode, approx. 28 V
- Bridge rectifier provides for protection against incorrect polarity in dc operation
- Few external components (one resistor and one capacitor minimum)

Block diagram (with external components for dc supply)


Figure 1

## Functional description

The audible signal device SAE 0700 (see blcok diagram, fig. 1) includes the following functional blocks:

- bridge (for voltage supply) and overvoltage protection
- threshold circuit
- switching-frequency generator
- tone-frequency generator
- output stage

Bridge rectifier: The bridge rectifier enables direct feeding with ac voltage or dc voltage (independent of polarity). DC-voltage supply without integrated bridge is also possible via pins $V_{D C}$ and GND.
If the voltage is supplied via the bridge, the input voltage $V_{81}$ should be dimensioned such that at least 9 V appear at the pin $V_{D C}$ (also with output loading). It should also be noted that in the case of voltage supply via the bridge, the maximum output current has to be limited to 50 mA .
Response of the SAE 0700 as a result of spikes on the AC line is prevented by a built-in initial resistance $R_{I N 1}$. In a voltageless condition $R_{\mathbb{I N} \mid}$ provides for discharging the storage capacitor of $V_{D C}$ to ground.
The $Z$ diode following the bridge serves as overvoltage protection. The bridge circuitry shown in figure 2 efficiently protects the SAE 0700 against damage as a result of the following voltage values:

- overvoltages in acc. with VDE 0433 ( $2 \mathrm{kV}-10 / 700 \mu \mathrm{~s}$ )
- ac voltages up to $220 \mathrm{~V} / 50 \mathrm{~Hz}$ for a duration of 30 s


Figure 2

Threshold circuit: With a threshold voltage of typically 8.6 V this ensures that the SAE 0700 is not activated by noise pulses.

Switching-frequency generator: This switches periodically between the two frequencies produced by the tone-frequency generator. Wiring with a capacitor $\mathrm{C}_{\mathrm{S}}$ produces a switching frequency $f_{S}$ according to the following formula:

$$
\left.f_{\mathrm{S}}[\mathrm{~Hz}]=\frac{750}{\mathrm{C}[\mathrm{nF}]} \pm 25 \% \quad \text { (valid from } 0.5 \text { to } 50 \mathrm{~Hz}\right)
$$

Tone-frequency generator: This generates a squarewave voltage with the two tone frequencies $f_{\mathrm{T} 1}$ and $f_{\mathrm{T} 2}$. The basic frequency $f_{\mathrm{T} 1}$ and the second tone frequency $f_{\mathrm{T} 2}$ are calculated according to the following formulae:

$$
\begin{aligned}
& \left.f_{\mathrm{T} 1}[\mathrm{~Hz}]=\frac{2.72 \times 10^{4}}{R[\mathrm{k} \Omega]} \pm 25 \% \quad \text { (valid from } 0.1 \text { to } 15 \mathrm{kHz}\right) \\
& f_{\mathrm{T} 2}[\mathrm{~Hz}]=f_{\mathrm{T} 1} \times(0.725 \pm 5 \%)
\end{aligned}
$$

The tone-frequency generator is temperature-compensated for better stability.
Output stage: This boosts the generated tone voltage for direct driving of a piezo-ceramic transducer or a loudspeaker, possibly across a dropping resistor.

## Pin configuration

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{\mathrm{AC} 2}$ | AC-voltage input |
| 2 | GND | Ground |
| 3 | $\mathrm{C}_{\mathrm{S}}$ | Connection for capacitor $\mathrm{C}_{\mathrm{S}}$ |
| 4 | $R_{\mathrm{T}}$ | Connection for resistor $R_{\mathrm{T}}$ |
| 5 | Q | Output |
| 6 | $\mathrm{~N} . \mathrm{C}$. | Not connected |
| 7 | $V_{\mathrm{DC}}$ | DC-voltage input |
| 8 | $V_{\mathrm{AC} 1}$ | AC-voltage input |

## Maximum ratings

Voltage at pin 7
Voltage at pin 3
Voltage at pin 4
Output voltage at pin 5
AC voltage at pin 8 and 1 (peak value)
Input current of bridge
AC input current of bridge
Output current
( $50 \mu \mathrm{~s}$, duty cycle $1: 10$ )
Output current
Total power dissipation ( $T_{\text {amb }}=25^{\circ} \mathrm{C}$ )
Junction temperature
Storage temperature
Thermal resistance (system-air)

|  | Lower <br> limit | Upper limit |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{DC}}$ | -0.5 | 26 | V |
| $V_{32}$ | -0.5 | 5.5 | V |
| $V_{42}$ | -0.5 | 7 | V |
| $V_{\mathrm{Q}}$ | -0.5 | $V_{\mathrm{DC}}+0.5$ | V |
| $V_{\mathrm{AC}}$ |  | 28 | V |
| $I_{81}$ | -50 | 50 | mA |
| $I_{81 \text { rms }}$ |  | 25 | mA |
| $I_{\mathrm{Q}}$ | -100 | 100 | mA |
| $I_{\mathrm{Q} \text { rms }}$ |  | 50 | mA |
| $P_{\text {tot }}$ |  | 0.8 | W |
| $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 |  | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 120 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Tone frequency
Ambient temperature

| $V_{\mathrm{DC}}$ | 9 | 25 | V |
| :--- | :--- | :--- | :--- |
| $f_{\mathrm{T} 1}$ | 0.1 | 15 | kHz |
| $T_{\mathrm{amb}}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |


| Characteristics $T_{\text {amb }}=-25^{\circ} \mathrm{C} \text { to } 85$ |  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption | $I_{\text {DC }}$ | $V_{D C}=9 \mathrm{~V} \text { to } 25 \mathrm{~V},$ w/o load |  | 1.5 | 1.8 | mA |
| Switching threshold | $V_{\text {DC ON/OFF }}$ |  | 8 | 8.6 | 9 | V |
| Initial resistance |  | see characteristic, figure 3 | 3.5 | 4.7 | 6 | k $\Omega$ |
| Output-voltage swing | $V_{Q}$ | $I_{Q}= \pm 10 \mathrm{~mA}$ | $V_{D C}-3.7$ | $V_{\text {DC }}-3$ |  | V |
| Tone frequency | $t_{\text {T1 }}$ | $\begin{aligned} & V_{D C}=15 \mathrm{~V}, V_{32}=0 \mathrm{~V}, \\ & R_{\mathrm{T}}=16 \mathrm{k} \Omega \end{aligned}$ | 1.275 | 1.700 | 2.125 | kHz |
| Switching frequency | $t_{\text {s }}$ | $V_{D C}=15 \mathrm{~V}, \mathrm{C}_{\mathrm{S}}=100 \mathrm{nF}$ | 5.6 | 7.5 | 9.4 | Hz |
| Tone frequency ratio | $f_{T 1} / f_{T 2}$ |  | 1.31 | 1.38 | 1.45 |  |
| Temperature coefficient of tone frequencies | TC ${ }_{\text {f }}$ |  |  | $8 \times 10^{-4}$ |  | $\mathrm{K}^{-1}$ |

## Characteristic curves




Switching frequency $f_{S}$ versus capacitance $\mathrm{C}_{\mathrm{s}}$

## SLB 0586 <br> CMOS Dimmer

- Sensor Operation-No Mechanically Moved Switching Elements
- Operation Is Also Possible from Several Extensions by Means of Sensors or Push Buttons
- Can Replace Electromechanical Wall Switches in Conventional Light Installations
- Very High Interference Immunity, also against Ripple Control Signals
- Very Few Peripheral Components
- Programming Input Permits Selection of Three Different Functions (Type A/B/C)
- "Soft" Turn-On with Types A and C
- Brightness Control with a Physiologically Approximated Linear Characteristic


The SLB 0586 is an integrated circuit in CMOS technology that permits the design of digital electronic dimmers. A single sensor or an equivalent extension input are used to turn the dimmer on and off and to set the required brightness.
(The SLE 0586 replaces the S 576 A/B/C family).

## Block Diagram



Figure 1

## Description of Function

The SLB 0586 permits the design of fully electronic dimmers for light bulbs (resistive loads) which are operated via a single sensor.

The integrated circuit replaces mechanical wall switches in conventional light circuit installations. All functions can be selected from several switching points (extensions).

The brightness is set by phase control. Its digital logic is synchronized with the line frequency (see block diagram, Figure 1).

It is possible to supply the IC via a two-wire connection, as the angle of current flow is limited to a maximum of $152^{\circ} \mathrm{C}$ of the half wave.

## Operation (Refer to Figure 2)

The integrated circuit can distinguish the instruction "ON/OFF" and "Dimming" by the duration for which control input is operated, i.e. the sensor is touched.

## Turning On/Off

Short touching ( 50 to 400 ms ) of the sensor area turns the lamp on or off, depending on its preceding state. The switching process is activated as soon as the sensor is released.

## Setting of the Brightness (Dimming)

If the sensor is touched for a longer period ( $>400 \mathrm{~ms}$ ), the angle of current flow will be varied continuously. It runs across its control loop in approximately 7.6 s (e.g. bright-dark-bright) and continues this sequence until the sensor is released.

Easy operation, even in the lower brightness range, is enabled by the following procedure: the phase control angle is controlled such that the lamp brightness varies physiologically-linear with the operating time and rests for a short period when the minimum brightness is reached.

## Control Behavior

The three functions A, B, C, differ in their control behavior. The required function is set with the programming input.
Type A With turn-on, the maximum brightness level is set.; with dimming, control starts from the minimum brightness level. With repeated dimming, control is carried out in the same direction (e.g. "brighter").
Type B With turn-off, the selected brightness is stored and set again when the switch is turned on. Dimming starts at this stored value and the control direction is reversed with repeated dimming.
Type C With turn-on, the maximum brightness is set; with dimming, control is started from the minimum brightness. the control direction is reversed with repeated dimming.

## Programming of the Various Functions

Type A: $\quad V_{12}=V_{S S}(L)$
Type B: $\mathrm{V}_{12}=$ open (tristate)
Type C: $\quad \mathrm{V}_{12}=\mathrm{V}_{\mathrm{DD}}(\mathrm{H})$
$\mathrm{V}_{12}=$ Level at pin 2

## Control Behavior of Function Types A/B/C: (Schematic)



Figure 2

## Absolute Maximum Ratings*

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit ( $V_{D D}=0 \mathrm{~V}$ ). (without external protective circuitry)

Supply Voltage (Vss) -7.5 V to +0.3 V
Input Voltage $\left(\mathrm{V}_{1}\right) \ldots \ldots . . . . . \mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to +0.3 V
Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $.125^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) $\ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Total Power Dissipation
( $T_{A}=25^{\circ} \mathrm{C}$ )
10 mW
Thermal Resistance
(System-Air) ( $\mathrm{R}_{\text {thSA }}$ ) 135 K/W

Integrated circuits exhibit optimum reliability and service life when the junction temperature does not exceed $125^{\circ} \mathrm{C}$ during operation. In principle, an IC can tolerate a maximum junction temperature of $150^{\circ} \mathrm{C}$. It has to be considered, however, that operation at maximum ratings for prolonged periods may adversely effect component 'reliability.
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

In the operating range the functions given in the circuit description will be fulfilled. Deviations from the characteristics are possible. All voltages are referred to $V_{D D}=0 \mathrm{~V}$.

Supply Voltage ( $\mathrm{V}_{\mathrm{SS}}$ ) $\ldots \ldots . . . . . .-4.8 \mathrm{~V}$ to -5.8 V
Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . . .0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{S S}=5 \mathrm{~V}\left(\mathrm{~V}_{D D}=0 \mathrm{~V}\right)$.

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply Current | Iss | $\mathrm{f}_{\text {sync }}=50 / 60 \mathrm{~Hz}$ |  | 0.45/0.46 | 0.6 | mA |
| Supply Current with Missing Sync Signal | Iss | $\mathrm{f}_{\text {sync }}=0$ |  |  | 0.45 | mA |
| Input Reverse Current | 1 |  |  | 0.5 |  | nA |
| Input Capacitance | $\mathrm{Cl}_{1}$ | $\begin{aligned} & U_{1}=O V \\ & f=1 \mathrm{MHz} \end{aligned}$ |  | 5 |  | pF |
| Sensor Input (Pin 5) |  |  |  |  |  |  |
| H Input Voltage L Input Voltage Peak Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IH}} \end{aligned}$ | with Series <br> Resistor $10 \mathrm{M} \Omega$ at 220V Line | $1 / 2 V_{\text {SS }}+1.1$ | 33 | $\begin{gathered} 1 / 2 \mathrm{~V}_{\mathrm{SS}}-1.1 \\ 37 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| HL Transition Time <br> (Trigger Transition) <br> LH Transition Time Frequency with Active Signal | $\begin{aligned} & \mathrm{t}_{\mathrm{THL}} \\ & \mathrm{t}_{\mathrm{T} \mathrm{LH}} \\ & \mathrm{f} \end{aligned}$ | Synchronized with $50 / 60 \mathrm{~Hz}$ Clock at Sync Input |  | Line Sine Wave 50/60 |  | Hz |
| Extensions (Pin 6) |  |  |  |  |  |  |
| H Input Voltage L Input Voltage Input Current | $\begin{aligned} & V_{I H} \\ & V_{I L} \\ & I_{I H} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{S S}-0.3 \mathrm{~V} \\ & \left(\mathrm{or} \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right) \end{aligned}$ | $1 / 2 V_{S S}+1.1$ | 0.5 | $1 / 2 V_{S S}-1.1$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |

Characteristics (Continued)
The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{S S}=5 \mathrm{~V}\left(\mathrm{~V}_{D D}=0 \mathrm{~V}\right)$.

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Sync Input (Pin 4) |  |  |  |  |  |  |
| H Input Voltage L Input Voltage Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IH}} \end{aligned}$ | with Series Resistor $1.5 \mathrm{M} \Omega$ from 220V Line | $1 / 2 \mathrm{~V}_{\text {SS }}+1.1$ | 207 | $\begin{gathered} 1 / 2 \mathrm{~V}_{\mathrm{SS}}-1.1 \\ 240 \end{gathered}$ | $\begin{gathered} \hline V \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| HL Transition Time (Trigger Transition) LH Transition Time Frequency | $\begin{aligned} & \mathrm{t}_{\mathrm{THL}} \\ & \mathrm{t}_{\mathrm{TLH}} \\ & \mathrm{f} \end{aligned}$ |  |  | Supply Sine Wave 50/60 |  | Hz |
| Programming Input (Pin 2) |  |  |  |  |  |  |
| Input Capacitance to $\mathrm{V}_{\text {SS }}$ | $\mathrm{C}_{1}$ |  |  | 7 |  | pF |
| Load Capacitance through Board with TRISTATE | C |  |  |  | 7 | pF |
| Programming of Function Types (See Figure 2) |  |  |  |  |  |  |
| Integrator (Pin 3) |  |  |  |  |  |  |
| Application Circuit | $\begin{aligned} & \mathrm{C}_{5} \\ & \mathrm{R}_{10} \\ & \hline \end{aligned}$ | Ref: Figure 3 | $\begin{aligned} & 68 \\ & 82 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 330 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{nF} \\ & \mathrm{k} \Omega \end{aligned}$ |
| Output (Pin 8) |  |  |  |  |  |  |
| L Output Current | 10 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{QL}}=-3 \mathrm{~V} \\ & \hline \end{aligned}$ | 25 |  |  | mA |
| L Pulse Width | $\mathrm{t}_{\mathrm{QL}}$ | 50 Hz Supply 60 Hz Supply |  |  | $\begin{array}{r} 39.0 \\ 32.6 \end{array}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| L Output Voltage | $\mathrm{V}_{\mathrm{L}}$ |  |  | $V_{D D}-0.6$ |  | V |
| HL Transition Time | thLQ |  |  |  | 20 | $\mu \mathrm{s}$ |
| LH Transition Time | tLHQ |  |  |  | 20 | $\mu \mathrm{s}$ |

## Description of Application Circuit (See Figure 3)

The suggested circuit design for the SLB 0586 has the following functions:

- Current supply for the circuit $\left(\mathrm{R}_{1}, \mathrm{C}_{2}, \mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{C}_{3}\right)$.
- Filtered signal for synchronizing the internal time base (PLL circuit) with the line frequency ( $\mathrm{R}_{2}, \mathrm{C}_{4}$ ). For special applications $\mathrm{C}_{4}$ may be increased to 15 nF , but only at the expense of the lamp brightness! Brightness wil be reduced (shift of the control range to the left)
- Integrator for internal PLL circuit ( $\mathrm{C}_{5}, \mathrm{R}_{10}$ )
- User protection ( $\mathrm{R}_{8}, \mathrm{R}_{9}$ )
- Sensitivity setting of the sensor $\left(\mathrm{R}_{7}\right)$
- Current limitation in case of incorrect polarization of the extension ( $\mathrm{R}_{5}, \mathrm{R}_{6}$ ). Both resistors can be omitted if no extension is connected. In this case pin 6 must be connected to $\mathrm{V}_{\mathrm{SS}}$ (pin 7).
- D3: Reduction of positive voltages, which may arise during the triggered state at the gate of some triacs, to values below $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ (compare characteristics). If suitable triacs are used, diode D3 can be omitted. (This feature of the triac depends on the anode current and on the internal resistance between G and A1; it can be measured and specified by the manufacturer.)


## Application Circuit



Figure 3

- Dr: The choke and C1 are integrated for EMI suppression. The elements for EMI suppression have to be dimensioned in accordance with

VDE 0875/Part 2 (general)
VDE 0550/Part 6 (chokes)
or in accordance with other relevant regulations, depending on the application intended.

Reference values: $1.4 \mathrm{mH} \ldots 2 \mathrm{mH}, \mathrm{Q}=11 \ldots 24$

## Extensions

All switching and control functions can also be performed from extensions which are connected to the extension input. The main sensor input and the extension inputs have equal priority. Electronic sensor switches or mechanical pushbutton switches can be connected to the extensions. During operation " H " potential must be applied to the extension input for both half cycles.

An electronic circuit suitable for this purpose is shown in the application example (Figure 4). The circuit operates as return delay and takes over the triggering of the switching transistors during the negative half cycle.

- Response time approx. 2 ms
- Return delay time approx. 30 ms
- Protection against incorrect polarization $\left(\mathrm{R}_{1}, \mathrm{D} 1\right.$, $\mathrm{Si})$


## Note:

The extension input must be connected to $\mathrm{V}_{\mathrm{SS}}$, if this input is not required.

## Operation of the Control Inputs

Input potential during both half ways of the line phase:

| Function | Line Half Wave | Sensor Input | Extension Input |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operated | Positive | L | H |  |  |
|  | Negative | 0 | H |  |  |
| Not Operated | Positive | H | L | or | 0 |
|  | Negative | 0 | 0 |  | L |

## Application Circuit-Electronic Extension



Figure 4

## Wireless Remote Control

The connection of a wireless remote control to the extension is very easy. All functions of the SLB 0586 can be performed with the aid of a single transmission channel.

## Interference Immunity

A digitally determined immunity period of approximately 50 ms ensures a high interference immunity against electrical variations on the control inputs and additionally allows almost delay-free operation.

Due to the special logic of the extension input, even large ground capacitances of the control line will not lead to interference.

In case of power failure the set switching state with the recommended external circuitry remains stored. After prolonged power failure the circuit turns into off-state.

The control characteristic of the synchronous oscillator (PLL circuit) is designed such that interference due to ripple control signals may cause slight variations in brightness. However, they will not lead to malfunction of the dimmer.

## General Information

All time specifications refer to a line frequency of 50 Hz . In case of a line frequency of 60 Hz , the times are reduced accordingly.

Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SLB 0586 | Q67100-H8605 | DIP 8 |

## SLE 4501 <br> Nonvolatile Safety Counter

## Preliminary Data

| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| SLE 4501 | Q67100-H8377 <br> in preparation | P-DIP 8 <br> SLE 4501K |
| MIKROPACK |  |  |

## Features

- Internal generation of programming voltage
- Counting range 22 bits binary, nonvolatile storage
- Count output in serial binary code
- Counting operation is executed under on-chip control and cannot be influenced externally
- Disconnection of the operating voltage, even during a counting operation, has no effect on the stored count
- The count is protected against manipulation by internal safety logic after blowing a fusible link
- Additional $64 \times 8$ bit EEPROM area with serial access (byte organization)
- Extended temperature range: $-40 \ldots+110^{\circ} \mathrm{C}$

Pin Configuration


Pin Description

| Pin | Symbol | Funktion |
| :--- | :--- | :--- |
| 1 | $V_{\text {ss }}$ | Ground |
| 2 | $\Phi$ | Clock input |
| 3 | D | Data input/output <br> Chip select for data input <br> (active high) and indication <br> of storage operation <br> (active low) |
| 4 | L | Counter input (active high) <br> Fusible link <br> Control input test operation <br> and fusible link |
| 6 | Cl | Operating voltage |

## Circuit Description

The nonvolatile counter (NC) has a counting range of 22 binary bits and retains its count even after the operating voltage has been disconnected. The safety logic of the device prevents any alteration other than the intended incrementing of the count from being caused by supply voltage failures; eg. during a counting operation. Before the fusible link is blown, a desired count can be preset in a test operation. After the fusible link is blown, the count can only be altered by a count request. Thus it is only possible to increment the counter.
The count is binary coded and can be sampled serially on a three-wire bus (section 4). A counting operation has priority in any case and will terminate any readout operation that has been started.

The $64 \times 8$ bit EEPROM area (NVM) is addressed serially by a 1-byte OP code (see programming and readout operation). Addresses 16 through 63 can no longer be reprogrammed after the fusible link is blown. Before the fusible link is blown, test input T0 should be set low for normal operation.
An on-chip reset circuit ensures operational reliability. Its function is described on page 5.

## Counting Operation (fig. 1c)

The integrated circuit consists of a 22-step, asynchronous counter and a nonvolatile, electrically reprogrammable memory (EEPROM) for nonvolatile storage of the counter content.
For reasons of operational reliability, the counting operation is executed entirely under on-chip control. The device includes the necessary sequence control for which it generates an internal clock of approx. 50 kHz . A pulse at input Cl causes the asynchronous counter to be incremented by 1 .
The new count is stored as nonvolatile information. This storage operation is indicated by low on input/output L. During storage no other count events are registered resulting in a dead time of 10 ms max. in the rated-voltage range. The operating voltage must be maintained in the rated-voltage range for at least another 10 ms after the start of a storage operation, or else the last count event might not be permanently stored (response time). Counts that have already been stored are not at all affected if the operating voltage is switched off during a storage operation and thus cannot be manipulated. If the operating voltage is reduced during the counting operation, the dead time and the response time will become longer, but storage reliability is not affected due to the integrated programmingduration control. The device is inactive outside the operating-voltage window defined by the reset circuit.

The nonvolatile counter includes overflow protection. If all counter bits are 1, any further count pulses are ignored.

## Count Readout (fig. 1d)

For sampling the count, input/output $L$ is first set low and then the two instruction bits B0, $B 1$ are clocked in. After this, pin $L$ goes high again. With the trailing edge of each further clock pulse $\Phi$ there appears on pin $D$, starting with the most significant bit, the next least significant bit. The entire count is read out with 22 clock pulses. A low pulse on input/output $L$ switches pin $D$ back to high impedance.
A storage operation (nonvolatile counter or $64 \times 8$ bit EEPROM) indicated by a low on pin L always has priority. During this time the device cannot be addressed. A count request will terminate any readout operation that has already been started.

## Programming of NVM (fig. 1a)

The input/output $L$ must be set low. Then the 8 -bit data word (D0 as the 1 st bit) is first clocked in, followed by the 8-bit instruction word (consisting of six address bits A0 through A5 and two instruction bits B0, B1). After pin $L$ has gone high again, the programming operation, indicated by low on the input/output L, begins following a further clock pulse $\Phi$. When the internally controlled storage operation has been completed, $L$ returns to high. In the rated-voltage range, the maximum programming time is 10 ms .

## Readout of NVM (fig. 1b)

The input/output $L$ must be set low. Then the 8 -bit instruction word (consisting of 6 address bits A0 through A5 and two instruction bits B0, B1) is clocked in. After pin L has gone high again, one bit (beginning with DO) of the respective data word appears on pin D with the trailing edge of each further clock pulse $\Phi$. The entire data word is read out with eight clock pulses. A low pulse on input/output $L$ switches pin $D$ back to high impedance.

## Fusible Link (fig. 4)

Blowing the fusible link has the following irreversible effects:
a) The count can now only be altered by count pulses on count input Cl .
b) It is no longer possible to program the entire NVM in one operation.
c) Addresses 16 through 63 of the NVM can no longer be reprogrammed.

In order to blow the fusible link, the following conditions have to be produced on the inputs (cf. fig. 4):
a) Test input TO on 17 V
b) Test input T 1 on 17 V with max. $1 \mu$ s edge rise time.

The fusible link melts within 100 ms . On test input TO there is a temporary peak current of up to 100 mA which can be taken from a storage capacitor for instance.
For the blowing process, test input TO must be connected according to fig. $\mathbf{4 b}$, otherwise the device might be destroyed.

## Test Operation (fig. 2a, 2b, 2c)

Provided the fusible link is not blown, the following modes of test operation are possible (T1 must always be kept low and T0 high):
a) Presetting of count (fig. 2a)

The input/output $L$ is set low and then the 22 bits constituting the required count are clocked in starting with the most significant bit. Here it should be noted that the counter bits CB0 through CB3 can only be programmed uniformly as 0 or 1 . After the two bits of the instruction code have been clocked in, pin $L$ is set high again.
Differing values for CB0 through CB3 will lead to undefined counts.
A high on count input Cl starts the programming operation. which is indicated by a low on pin L. In order to activate the safety logic for the present count, TO must then be set low and the supply voltage briefly switched off.
b) Erasure of entire NVM (fig. 2b)

Writing into entire NVM (fig. 2c)
Input/output L is set low and the two bits B0, B1 of the instruction code are clocked in. After switching pin $L$ to high, a high on input $\Phi$ will start the programming operation which is indicated by a low on input/output L. Input $\Phi$ must be kept high for at least 50 ms because the internal timing control for the NVM is off and the programming duration $\left(t_{\text {prog }}\right)$ is defined for the length of the $\Phi$ pulse.

## Instruction Codes

a) TO low or after blowing the fusible link:

| Function | B0 | B1 |
| :--- | :--- | :--- |
| Program NVM | 1 | 0 |
| Read out NVM | 1 | 1 |
| Read out counter | 0 | 1 |

b) TO high (test operation):

Started by pulse at Cl

| Function | B0 | B1 |
| :--- | :--- | :--- |
| Preset counter | 0 | 0 |

Started by clock pulse $\Phi$

| Function | B0 | B1 |
| :--- | :--- | :--- |
| Erase entire NVM | 1 | 0 |
| Write into entire NVM |  |  |

## Reset Function

For reasons of operational reliability the device contains an internal reset circuit that limits the active range of a voltage window. The lower limit is a maximum of 4.5 V and the upper limit a minimum of 5.5 V .
If the supply voltage is outside this window, even if only because of spikes, the device will reset. As soon as the supply voltage is again within the voltage window, an internal reset routine is run which is indicated by a low on input/output $L$ and means a dead time of 100 ms max. in the rated-voltage range.

## Maximum Ratings

|  |  | min. | typ. | max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {cc }}$ | -0.3 |  | 6 | V |
| Input voltage | $V_{1}$ | -0.3 |  | 6 | V |
| Power dissipation | $P_{\text {D }}$ |  | 40 |  | mW |
| Storage temperature | $T_{\text {stg }}$ | $-55$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance system-air | $\mathrm{R}_{\text {th SA }}$ |  | 100 |  | K/W |
| Operating Range |  |  |  |  |  |
| Supply voltage Ambient temperature | $V_{\text {CC }}$ $T_{\text {A }}$ | 4.75 -40 |  | 5.25 110 | $\stackrel{V}{*}^{\circ} \mathrm{C}$ |

## Maximum Ratings

Maximum ratings are absolute ratings. Exceeding even one of them may result in the destruction of the integrated circuit.

## Operating Range

Within the operating range the functions mentioned in the circuit description will be fulfilled. Deviations from the characteristics are possible.

## Characteristics

|  |  | min. | typ. | max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {cc }}$ | 4.75 |  | 5.25 | V |
| Supply current | $I_{\text {cc }}$ |  | 7 | 10 | mA |
| Inputs | $V_{1}$ |  | 0.5 | 0.8 | V |
| ( $\Phi, \mathrm{L}, \mathrm{Cl}, \mathrm{D}, \mathrm{TO}, \mathrm{T} 1$ ) | $V_{H}$ | 2.2 |  | $V_{\text {cc }}$ | V |
| ( $\Phi, \mathrm{L}, \mathrm{Cl}, \mathrm{D}, \mathrm{T} 1$ ) | $I_{H}$ |  |  | 10 | $\mu \mathrm{A}$ |
| (TO) | $I_{\text {H }}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Outputs (D, L) |  | 1 |  |  | mA |
| (open drain, $V_{1}=5 \mathrm{~V}$ ) | $\begin{aligned} & I_{\mathrm{L}} \\ & I_{\mathrm{H}} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Counting dead time | $t_{\text {dead }}$ |  |  | 100 | ms |
| Counting response time | $t_{\text {resp }}$ |  |  | 10 | ms |
| Clock $\Phi$ | $t_{H}$ | 5 |  | 1000 | $\mu \mathrm{s}$ |
|  | $t_{\mathrm{L}}$ | 5 |  |  | $\mu \mathrm{s}$ |
|  | $t_{\text {f }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| Interval start pulse/ trailing edge L | $t_{\text {ST }}$ | 5 |  |  | $\mu \mathrm{s}$ |
| Count input Cl | $t_{\text {cl }}$ | 5 |  |  | $\mu \mathrm{s}$ |
| Programming time NVM (per byte) | $t_{\text {prog }}$ |  |  | 10 | ms |
| Programming time NVM (total memory) | $t_{\text {prog }}$ | 50 |  | 100 | ms |
| Blowing of fusible link: TO | $V_{\mathrm{H}}$ |  | 17 |  | V |
|  | $I_{\text {H }}$ |  |  | 100 | mA |
| T1 | $V_{\mathrm{H}}$ |  | 17 |  | $\checkmark$ |
|  | ${ }_{\text {I }}^{\text {H }}$ |  |  |  | $\mu \mathrm{A}$ |
|  | $t_{\text {s }}$ | 100 |  |  | ms |

## DC Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and mean supply voltage.

## Block Diagram



## a) Programming of NVM



Figure 1a
b) Readout of NVM


Figure 1b
c) Counting Operation


Figure 1c
d) Reading Out Count


Figure 1d

## a) Presetting Count on NC



Figure 2a
b) Erasure of Entire NVM


Figure 2b
c) Writing into Entire NVM


Figure 2c

## Application Circuit



Figure 3

## Blowing Fusible Link

a)


The Circuit is Connected Directly to Pin 7

Figure 4

## SIEMENS

## SLE 4502 <br> Prescaler for Safety Counter

## Preliminary Data

| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| SLE 4502 | Q67100-H8378 | P-DIP 8 |

The SLE 4502 integrated circuit transforms the speed pulses for the SLE 4501 nonvolatile safety counter.

## Features

- CMOS technology
- Inputs/outputs protected against latch-up
- NMOS-compatible inputs and outputs
- Standby current ( $1 \mu \mathrm{~A}$ )
- Schmitt trigger input for counter
- 4-bit miles counter with a programmable prescaler (between 1 and 65000)
- 16-bit register for miles-counter function with external time base
- 16-bit register for trip counter resettable
- Serial three-wire bus
- Power-fail flag
- Extended temperature range: $-40 \ldots+85^{\circ} \mathrm{C}$

Pin Configuration


Pin Description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{D D}$ | Supply voltage +5V |
| 2 | ENA | Enable input <br> Clock input for <br> data input/output |
| 4 | $\Phi$ | Data output - <br> data input |
| 5 | DODI | Supply voltage OV <br> Counter output |
| 6 | $V_{S S}$ | CO |
| 7 | CLK | Clock input for IC <br> timing <br> Count pulse input |
| 8 | Cl |  |

[^6]
## Circuit Description

## 1. Counter Function

The arriving count pulses are sent to the count output via a programmable 16-bit counter and a fixed 4 -bit counter. At a $12-\mathrm{MHz}$ clock frequency, the output pulse width is $10 \mu \mathrm{~s}$. The contents of the 4-bit counter is readable over the serial interface.

## 2. Trip Counter

The output pulses of the programmable divider are counted in an additional 16-bit register. This counter is readable and resettable.

## 3. Speedometer

The clock frequency reaches a 16-bit interval counter, which is programmable in a 16 -bit register, over a 5 -bit prescaler. The speed pulses are counted during an interval and stored in a latch at the end of the interval. This latch may be read at any time.

## 4. Power-Fail Flag

Upon an increase in the supply voltage from 0 V to 5 V a reset is generated. The power-fail flag indicates this condition. The power-fail flag is reset when it is read out.

## 5. Instruction Code

| Function | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- |
| Program divider factor <br> of miles counter | 1 | 1 | 0 | 0 |
| Program divider factor <br> of speedometer | 1 | 0 | 1 | 0 |
| Reset trip counter | 1 | 0 | 0 | 1 |
| Read out miles counter | 0 | 1 | 0 | 0 |
| Read out trip counter | 0 | 0 | 0 | 1 |
| Read out speedometer | 0 | 0 | 1 | 0 |
| Read out power-fail flag | 0 | 1 | 1 | 1 |

## Maximum Ratings

|  |  | $\min$. | typ. | max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage | $V_{\mathrm{DD}}$ | -0.3 |  |  |  |
| Input voltage | $V_{\text {IM1 }}$ | -0.3 |  | $V_{\mathrm{DD}}+0.3$ | V |
| Power dissipation per output | $P_{\mathrm{Q}}$ |  |  | 50 | mW |
| Total power dissipation | $P_{\text {tot }}$ |  |  | 150 | mW |
| Storage temperature | $T_{\text {stg }}$ | -50 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

## Operating Range

Supply voltage DC supply currrent
Supply current (meas. circuit)
Operating frequency
Ambient temperature

|  | 4.5 | 5 | 5.5 | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{DD}}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{DDS}}$ |  | 1 | mA |  |
| $I_{\mathrm{DDD}}$ |  |  | 15. | MHz |
| $f_{\mathrm{CLK}}$ | 1 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## Maximum Ratings

Maximum ratings are absolute ratings. Exceeding even one of them may result in the destruction of the integrated circuit.

## Operating Range

Within the operating range the function mentioned in the circuit description will be fulfilled. Deviations from the characteristics are possible.

## Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  |  | min. | max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| All input signals except Cl |  |  |  |  |
| $H$ input voltage | $V_{\text {IH }}$ | 2.2 | $V_{D D}$ | V |
| L input voltage | $V_{\text {IL }}$ | 0 | 0.8 | V |
| Input capacitance | $\mathrm{Cl}_{1}$ |  | 10 | pF |
| L input current | $I_{\text {IL }}$ |  | 1 | $\mu \mathrm{A}$ |
| Input signal Cl |  |  |  |  |
| $H$ input voltage | $V_{\text {IH }}$ | $V_{D D}-1$ | $V_{D D}$ | $v$ |
| L input voltage | $V_{\text {IL }}$ | 0 | 1 | V |
| Input capacitance | $\mathrm{C}_{1}$ |  | 10 | pF |
| L input current | $I_{\text {lH }}$ |  | 1 | $\mu \mathrm{A}$ |
| Hysteresis | $V_{\mathrm{H}}$ | 1 | 2 | V |
| Output signals |  |  |  |  |
| H output voltage $I_{Q}=0.5 \mathrm{~mA}$ | $V_{\text {QH }}$ | $V_{D D}-0.4$ |  | V |
| L output voltage $I_{Q}=1.6 \mathrm{~mA}$ | $V_{\text {QL }}$ |  | 0.4 | V |

## AC Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Clock frequency
Pulse duration CLK
Pulse spacing CLK
Pulse duration $\Phi$
Pulse spacing $\Phi$
Enable low to $\Phi$
$\Phi$ low to enable
Data setup
Data hold
Output delay
Enable low to data high-impedance
Output pulse width Cl

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| $f_{\mathrm{CLK}}$ | 1 | 15 | MHz |
| $t_{\mathrm{CLKH}}$ | 50 | 500 | ns |
| $t_{\mathrm{CLKL}}$ | 50 | 500 | ns |
| $t_{\Phi H}$ | 100 |  | ns |
| $t_{\Phi \mathrm{L}}$ | 100 |  | ns |
| $t_{\mathrm{E} \Phi}$ | $6 / f_{\mathrm{CLK}}$ |  | ns |
| $t_{\Phi}$ | 50 |  | ns |
| $t_{\mathrm{S}}$ | 50 |  | ns |
| $t_{\mathrm{H}}$ | 50 |  | ns |
| $t_{\mathrm{D}}$ | 50 |  | ns |
| $t_{\mathrm{HZ}}$ | $6 / f_{\mathrm{CLK}}$ |  | ns |
| $t_{\mathrm{Cl}}$ | $128 / f_{\mathrm{CLK}}$ |  | ns |

## DC Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and mean supply voltage.

## Block Diagram



## Measurement Circuit



## Application Circuit



From Speedometer Pulse Generator

## Diagrams



Read


## SLE 4520

## 3 Phase Pulse Width Modulator

- Generation of Three Pairs of Pulse Width Modulated Rectangular Pulses (Phase Angle between One Phase and the Next is, for Example, $120^{\circ} \mathrm{C}$ ) to Drive Six Individual Transistors of an Inverter Power Block
- Programmable Deadtime to Safely Drive Both Power Switches of Half-Bridge from 0 to $15 \times \frac{6}{f_{\text {crystal }}}$ or $15 \times \frac{4}{f_{\text {crystal }}}$ in 15 Steps. The Negative Edge is always Delayed because the Output Signal is Active Low
- Programmable Predivider in the Pulse Width Modulator to Obtain Low Switching Frequencies (for Output Stages with Thyristors, GTOs, and Bipolar Transistors) and at the Same Time to Operate the Microcontroller at Higher Crystal Frequencies
- Direct Drive of an Optocoupler Interface to Isolate Control and Load Circuits (l ${ }_{\text {sink }}=$ 20 mA Maximum)
- All Six Outputs of the SLE 4520 are Set to High Level either Dynamically by an Inhibit Signal (INHIBIT) or Statically by an R-S Flipflop (SET STATUS) Thus Blocking of all Six Individual Transistors of the Power Circuit is Possible
- DC Braking by Selecting Different Fixed Duty Cycles in the Three Output Pairs
- Direction of Rotation is Software-Reversed by Changing between Two Phases
- Sine-Wave Frequency Range about 0 Hz to $>3,000 \mathrm{~Hz}$
- Switching Frequency Range $<1 \mathrm{kHz}$ to $>23 \mathrm{kHz}$
- 8-Bit Resolution of the Desired Sine-Wave Function with a Switching Frequency of $\frac{f_{\text {crystal }}}{6 \times 2^{8}}$ or 7 Bit Resolution with $\frac{f_{\text {crystal }}}{6 \times 2^{7}}$ ( $f_{\text {crystal }}=12 \mathrm{MHz}$ and Resolution $=7$ Bits Result in a 15.6 kHz Switching Frequency)
- Smallest Increment of the Pulse Width is 333 ns with $\mathrm{f}_{\text {crystal }}=12 \mathrm{MHz}$ and Divider Ratio 1:4
- Changing the Switching Frequency Cycle in $1 \mu \mathrm{~s}$ Steps Allows the Transition from One Sine-Wave Frequency Stage to the Next Quasi Continuously (Virtually Analog)
- Evaluating the Bit Pattern at One Port of the Microcontroller Enables Many (256) Different Speed Control Programs to be Selected
- Low Current Consumption of the Pulse Width Modulator because of ACMOS Technology
- Digital sinus-synthesis for controlling the speed of rotation and the torque of three-phase motors.
- 2-chip solution (e.g. SAB 8051 with SLE 4520) for easy configuration of a powerful frequency converter.
- Motor frequencies from 0 Hz to 3.000 Hz and above with a switching frequency selectable up to 23.4 kHz .
- Adaption to different output stages through a programmable deadtime.
- Functional and performance features determined by dedicated software.

The new pulse width modulator converts an 8-bit data word into a rectangular signal of corresponding width.


Three independently operating channels consisting of a latch, loadable counter and zero detector are used for this purpose. Together with a microcontroller (e.g. SAB 8051) and suitable software, pulses are generated to drive AC converters and inverters (three-phase) with an almost unlimited range of waveforms (sinusoidal, triangular) and phase relationships. An oscillator with clock output, a programmable prescaler to adapt the switching frequency to the requirements of the output stage, an interlocking stage with status flipflop and the ability to program deadtimes are features that recommend the SLE 4520 for use in frequency converters to drive three-phase induction motors.

Speed control of three-phase motors is easily done when such motors are supplied with a three-phase voltage of which the U/f ratio is kept almost constant with variable frequency. To generate this three-phase voltage a frequency converter is required to rectify and filter the AC supply voltage and subsequently reconvert it into an AC voltage of different frequency by a drive circuit and three power half-bridges. To avoid high losses the output stages operate in a switched mode and are driven by rectangular pulses which increase or decrease in width, depending on the waveform of the sinusoidal function. To produce such pulses with a repetition frequency (switching frequency) up to the limit of the audible range, a drive block consisting of the SAB 8051 microcontroller and the SLE 4520 PWM as a minimum configuration proves to be best suited to the job.

Block Diagram


## Principle of Function

The combination of the SLE 4520 and the SAB 8051 microcontroller are described here. Other hardware combinations are in general possible.

Oscillator on-chip feeds the programmable prescaler and has a buffered output for the connected microcontroller. Interface to microcontroller has a width of 8 bits.

Data from the SAB $8051 \mu$ C to the SLE 4520 PWM are transferred via the data bus PO using control signals ALE and WR. Three 8 -bit registers for the three phases and two 4 -bit registers to preset deadtime and prescaler ratios, as well as an address decoder latch to buffer particular addresses, are connected to the internal data bus of the SLE 4520 (see block diagram).

Addresses are as follows:

| Address | Register |
| :---: | :---: |
| 00 | 8 -Bit Register for Phase 1 |
| 01 | 8 -Bit Register for Phase 2 |
| 02 | 8-Bit Register for Phase 3 |
| 03 | Deadtime Control Register |
| 04 | Divider Control Register |

The last two registers have to be written only once when initialized. In the case of a controller output the above mentioned 3 -bit address is latched and decoded with the falling edge of the ALE clock. With the rising edge of the $\overline{W R}$ signal data are loaded
from the bus into the registers of the pulse width modulator. Divider ratio is selected by divider control register.

To produce low switching frequencies with a simultaneously high microcontroller operating frequency the divider control register is loaded in the initial routine with an appropriate number. Allocation of value and divider ratio is shown in Table 1.

Table 1. Allocation of Value in the Divider Register to the Divider Ratio by Which the SLE 4520 Operating Frequency is Selected

| Value | Divider Ratio <br> Counter | Divider Ratio <br> Delay Clock |
| :---: | :---: | :---: |
| 0 | $1: 4$ | $1: 4$ |
| 1 | $1: 6$ | $1: 6$ |
| 2 | $1: 8$ | $1: 4$ |
| 3 | $1: 12$ | $1: 6$ |
| 4 | $1: 16$ | $1: 4$ |
| 5 | $1: 24$ | $1: 6$ |
| 6 | $1: 32$ | $1: 4$ |
| 7 | $1: 48$ | $1: 6$ |

The switching cycle should be selected after the ratio is fixed so as to barely reach the maximum pulse width. This means that with a PWM counter clock of, e.g. 1 MHz (oscillator frequency of 12 MHz , divider ratio 1:12) and a table value of 127 ( 7 bits) the counter reaches zero after $128 \mu \mathrm{~s}$ (switching frequency cycle $128 \mu \mathrm{~s}$ ). Table 2 gives a number of useful allocations of counter and switching frequencies for the SAB 8051 ( 12 MHz clock).

Table 2. Allocation of Counter Frequency and Switching Frequency of SAB 8051

| Divider Ratio | Counter <br> Frequency | Operating Time <br> Timer 0 | Switching <br> Frequency | Resolution |
| :---: | :---: | :---: | :---: | :---: |
| $1: 6$ | 2 MHz | $64 \mu \mathrm{~s}$ | 15.6 kHz | 7-Bit |
| $1: 6$ | 2 MHz | $128 \mu \mathrm{~s}$ | 7.8 kHz | 8 -Bit |
| $1: 12$ | 1 MHz | $128 \mu \mathrm{~s}$ | 7.8 kHz | 7-Bit |
| $1: 12$ | 1 MHz | $256 \mu \mathrm{~s}$ | 3.9 kHz | $8-$ Bit |
| $1: 24$ | 500 kHz | $256 \mu \mathrm{~s}$ | 3.9 kHz | $7-$ Bit |
| $1: 24$ | 500 kHz | $2 \times 256 \mu \mathrm{~s}$ | 1.95 kHz | $8-$ Bit |
| $1: 48$ | 250 kHz | $2 \times 256 \mu \mathrm{~s}$ | 1.95 kHz | 7-Bit |
| $1: 48$ | 250 kHz | $4 \times 256 \mu \mathrm{~s}$ | 975 Hz | 8-Bit |

## Converting a Data Word into a Pulse Width

Pulse generation in the three processing channels is done by a presettable 8-bit downcounter and a zero detector (NOR gate) which is connected to the eight counter outputs. With the trigger pulse from the microcontroller (which is one instruction cycle) whose repetition rate determines the switching frequency, the presettable counter is loaded with the contents of the appropriate register and 0 appears at the zero detector's output (provided the register does not contain 00 H ).

This 0 digit enables the counter and starts it running down. When zero is reached the pulse ends and the counter is stopped until the next transfer pulse arrives. The crystal frequency multiplied by the divider ratio clocks the PWM counter.

## Selecting Deadtime by Presetting Control Register to Avoid Overlapping Switching Operations

Deadtime is defined as the period of time between switching on one of the half-bridge transistors while the other switches off, and vice versa, to obviate dangerous overlapping of switching operations ("shoot-through"). In the pulse width modulator the dead time is obtained by linking the pulse width modulated source signal and its delayed signal. The delay is obtained by passing the source signal through a 15 -bit shift register with 15 outputs.

The shift pulse is either $\frac{f_{\text {crystal }}}{6}$ or $\frac{f_{\text {crystaL }}}{4}$, depending on the contents of the divider control register.

16 deadtimes are presettable (including zero deadtime) by writing a value between 0 and OFH into the appropriate control register.

Deadtime depends on the crystal frequency and the preset divider ratio (1:4 or 1:6). For a 12 MHz crystal frequency the programmable deadtimes are given in Table 3.

Table 3. Deadtime Presettable in the Deadtime Register Using Divider Ratios of 1:4 and 1:6

| Word in <br> Deadtime <br> Memory | Divider <br> Ratio $1: 4$ <br> Deadtime $(\mu \mathbf{s})$ | Divider <br> Ratio 1:6 <br> Deadtime $(\mu \mathbf{s})$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 0.33 | 0.5 |
| 2 | 0.66 | 1 |
| 3 | 1.0 | 1.5 |
| 4 | 1.33 | 2 |
| 5 | 1.66 | 2.5 |
| 6 | 2.0 | 3 |
| 7 | 2.33 | 3.5 |
| 8 | 2.66 | 4 |
| 9 | 1.0 | 4.5 |
| 10 | 3.33 | 5 |
| 11 | 3.66 | 5.5 |
| 12 | 4.0 | 6 |
| 13 | 4.33 | 6.5 |
| 14 | 4.66 | 7 |
| 15 | 5.0 | 7.5 |

## Interface to the Power Circuit Provided by Outputs PH1/1 to PH3/2

Without deadtime $\mathrm{PH} 1 / 2$ is inverted to $\mathrm{PH} 1 / 1, \mathrm{PH} 2 /$ 2 to $\mathrm{PH} 2 / 1$ and $\mathrm{PH} 3 / 2$ to $\mathrm{PH} 3 / 1$. The active switching state is low.

With a programmed deadtime the negative edges of the output signal are shifted to the right by the deadtime.

The outputs are capable of directly driving TTL devices or optocouplers for voltage isolation of drive blocks and power circuits with currents up to 20 mA .

## Static or Dynamic Interlocking of Outputs is Possible

All outputs are set to high level during the inhibit signal (Pin 19). Hence, the light emitting diodes of the connected optocouplers are currentless and all six individual transistors of the power circuit are blocked. This option is particularly needed when switching on the drive block, as proper pulses at the pulse width modulator output are only available after the oscillator output has set up and the initialization routine has been executed.

As the SAB 8051 sets the port outputs to high when switched on, only one port pin of the microcontroller has to be connected to inhibit. At the end of the initialization routine this port pin is set to low. Another way of inhibiting the outputs (hold function) is to apply a high pulse to the Set input (Pin 22) of the status flipflop. This inhibit state is indicated by the "Status" output (Pin 20) and can be used to indicate or inform the microcontroller (active high; used, for example, in the event of power failure, short circuit, excess temperature, etc.).

The status flipflop is cleared by a high pulse at the "Clear Status" input (Pin 21).

## Absolute Maximum Ratings*

Maximum ratings are absolute ratings. Exceeding even one of them may result in the destruction of the integrated circuit.

| Pos | Parameter | Symbol | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -50 | +125 | ${ }^{\circ} \mathrm{C}$ |
| 2 | Total Power Dissipation | $\mathrm{P}_{\text {tot }}$ |  | 500 | mW |
| 3 | Power Dissipation per Output | $\mathrm{PO}_{\mathrm{O}}$ |  | 50 | mW |
| 4 | Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 5 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 6 | V |

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Within the operating range the functions mentioned in the circuit description will be fulfilled. Deviations from the characteristics are possible.

| Pos | Parameter | Symbol | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5 | 5.5 | V |
| 2 | Supply Current <br> (Outputs Not Connected) | $\mathrm{I}_{\mathrm{DD}}$ |  |  | 15 | mA |
| 3 | Operating Frequency | $\mathrm{f}_{\mathrm{CLK}}$ |  |  | 12 | MHz |
| 4 | Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## D.C. Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and mean supply voltage.

| Pos | Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| All Input Signals Except XTAL 2 |  |  |  |  |  |  |  |
| 1 | H-Input Voltage | $\mathrm{V}_{\mathbb{H}}$ |  | 2.2 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| 2 | L-Input Voltage | $\mathrm{V}_{\mathbb{I L}}$ |  |  | 0 |  | 0.8 |
| 3 | Input Capacitance | $\mathrm{C}_{\mathrm{I}}$ |  |  | V |  |  |
| 4 | Input Current | $\mathrm{I}_{\mathrm{IL}}$ |  |  |  | 10 | pF |

## D.C. Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}$ and mean supply voltage. (Continued)

| Pos | Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Signal XTAL2 for External Clock |  |  |  |  |  |  |  |
| 5 | H-Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 4.0 |  | $V_{D D}$ | V |
| 6 | L-Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | 0 |  | 0.3 | V |
| 7 | Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 10 | pF |
| 8 | Input Current | ILL |  |  |  | 1 | $\mu \mathrm{A}$ |
| Output Signals STATUS, Clockout |  |  |  |  |  |  |  |
| 9 | H-Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $10=0.5 \mathrm{~mA}$ | $V_{D D}-0.8$ |  |  | V |
| 10 | L-Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $10=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output Signals PH1/1, PH1/2, PH2/1, PH2/2, PH3/1, PH3/2 |  |  |  |  |  |  |  |
| 11 | L-Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $10=20 \mathrm{~mA}$ |  |  | 1 | V |
| 12 | H-Output Voltage | V OH | $\mathrm{IO}=1 \mathrm{~mA}$ | $V_{D D}-0.8$ |  | $V_{D D}$ | V |

## A.C. Characteristics

| Parameter | Symbol | Min | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| ALE Pulse Width | $T_{\text {LHLL }}$ | 100 |  | ns |
| Address Setup to ALE | $T_{\text {AVLL }}$ | 30 |  | ns |
| Address Hold after ALE | $T_{\text {LLAX }}$ | 30 |  | ns |
| WRN Pulse Width | $T_{\text {WLWH }}$ | 200 |  | ns |
| WRN High to ALE High | $T_{\text {WHLH }}$ | 50 |  | ns |
| Data Setup after WRN Low | $T_{\text {DVWL }}$ | 20 |  | ns |
| ALE Low to WRN Low | $T_{\text {LLWL }}$ | 100 |  | ns |
| Data Hold after WRN* | $T_{\text {WHQX }}$ | 30 |  | ns |
| Oscillator Period | $T_{\text {OSC }}$ | 83 |  | ns |
| High Time | $T_{\text {OSCH }}$ | 35 |  | ns |
| Low Time | $T_{\text {OSCL }}$ | 35 |  | ns |
| SYNC Pulse Width | $T_{\text {YHYL }}$ | 200 |  | ns |
| INHIBIT Low to Output Enable | $T_{\text {ILOE }}$ |  | 100 | ns |
| Delay between SYNC High <br> to Output Active | $T_{\text {YHOA }}$ | $4 T_{\text {OsC }}$ | $97 T_{\text {OSC }}$ | ns |
| Chip Select Setup to ALE Low | $T_{\text {CHLL }}$ | 20 |  | ns |
| Chip Select Hold after WRN High | $T_{\text {WHCL }}$ | 30 |  | ns |
| Reset Pulse Width | $T_{\text {RHRL }}$ | $12 T_{\text {OSC }}$ |  | ns |
| Set Status Pulse Width | $T_{\text {SHSL }}$ | 200 |  | ns |
| Clear Status Pulse Width | $T_{\text {CHCL }}$ | 200 |  | ns |

A.C. Characteristics (Continued)

| Parameter | Symbol | Min | Max | Units |
| :--- | :--- | :--- | :---: | :---: |
| INHIBIT High to Output Disable | $T_{I H O D}$ |  | 100 | ns |
| Set Status High to Output Disable | $T_{\text {SHOD }}$ |  | 100 | ns |
| Clear Status High to Output Enable | $\mathrm{T}_{\text {CHOD }}$ |  | 100 | ns |
| Set Status Pulse Length | $\mathrm{T}_{\text {SHTH }}$ | 100 |  | ns |
| Clear Status Pulse Length | $\mathrm{T}_{\text {CHTL }}$ | 100 |  | ns |
| Inhibit Pulse Length | $\mathrm{T}_{\text {IHIL }}$ | 100 |  | ns |

${ }^{*}$ If TWLWH shorter as 2 TOSC +20 ns , then TWHQX is 50 ns .


0151-3

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :--- |
| SLE 4520 | Q 67100-H 8271 | DIP 28 |

## SIEMENS

## TCA 785 <br> Phase Control

This phase control IC is intended to control thyristors, triacs, and transistors. The trigger pulses can be shifted within a phase angle between $0^{\circ}$ and $180^{\circ}$. Typical applications include converter circuits, AC controllers and three-phase current controllers.
This IC replaces the previous types TCA 780 and TCA 780 D

## Features

- Reliable recognition of zero passage
- Large application scope
- May be used as zero point switch
- LSL compatible
- Three-phase operation possible (3 ICs)
- Output current 250 mA
- Large ramp current range
- Large temperature range


## Pin configuration



## Functional description

The synchronization signal is obtained via a high-ohmic resistance from the line voltage (voltage $V_{5}$ ). A zero voltage detector evaluates the zero passages and transfers them to the synchronization register.
This synchronization register controls a ramp generator the capacitor $C_{10}$ of which is charged by a constant current (determined by $R_{9}$ ). If the ramp voltage $V_{10}$ exceeds the control voltage $V_{11}$ (triggering angle $\varphi$ ), a signal is processed to the logic. Dependent on the magnitude of the control voltage $V_{11}$, the triggering angle $\varphi$ can be shifted within a phase angle of $0^{\circ}$ to $180^{\circ}$.
For every half wave, a positive pulse of approx. $30 \mu \mathrm{~s}$ duration appears at the outputs Q1 and Q2. The pulse duration can be prolonged up to $180^{\circ}$ via a capacitor $C_{12}$. If pin 12 is connected to ground, pulses with a duration between $\varphi$ and $180^{\circ}$ will result.
Outputs $\bar{Q} 1$ and $\bar{Q} 2$ supply the inverse signals of $Q 1$ and $Q 2$.
A signal of $\varphi+180^{\circ}$ which can be used for controlling an external ogic, is available at pin 3.
A signal which corresponds to the NOR link of Q1 and Q2 is available at output QZ (pin 7).
The inhibit input can be used to disable outputs $\mathrm{Q} 1, \mathrm{Q} 2, \overline{\mathrm{Q}} 1, \overline{\mathrm{Q}} 2, \mathrm{QU}$.
Pin 13 can be used to extend the outputs $\bar{Q} 1$ and $\bar{Q} 2$ to full pulse length $\left(180^{\circ}-\varphi\right)$.


## Pulse diagram



## Maximum ratings

Supply voltage
Output current at pin 14, 15
Inhibit voltage
Control voltage
Voltage short-pulse circuit
Synchronization input current
Output voltage at pin 14, 15
Output current at pin 2, 3, 4, 7
Output voltage at pin 2, 3, 4, 7
Junction temperature
Storage temperature
Thermal resistance (system-air)

## Operating range

Supply voltage
Operating frequency
Ambient temperature range

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.5 | 18 | V |
| $I_{\mathrm{Q}}$ | -10 | 400 | mA |
| $V_{6}$ | -0.5 | $V_{\mathrm{s}}$ | V |
| $V_{11}$ | -0.5 | $V_{\mathrm{s}}$ | V |
| $V_{13}$ | -0.5 | $V_{\mathrm{s}}$ | V |
| $I_{5}$ | -200 | $\pm 200$ | $\mu \mathrm{~A}$ |
| $V_{\mathrm{Q}}$ |  | $V_{\mathrm{s}}$ | V |
| $I_{\mathrm{Q}}$ |  | 10 | mA |
| $V_{\mathrm{Q}}$ |  | $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 80 | $\mathrm{~K} / \mathrm{W}$ |


| $V_{\mathrm{s}}$ | 8 | 18 | V |
| :--- | :--- | :--- | :--- |
| $f$ | 10 | 500 | Hz |
| $T_{\text {amb }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |


| Characteristics <br> $8 \leq V_{\mathrm{S}} \leq 18 \mathrm{~V} ;-25^{\circ} \mathrm{C} \leq T_{\mathrm{amb}} \leq 85^{\circ} \mathrm{C} ; f=50 \mathrm{~Hz}$ | Test <br> circuit <br> No. | Lower <br> limit B | $f=50 \mathrm{~Hz}$ <br> $V_{\mathrm{S}}=15 \mathrm{~V}$ <br> typ | Upper <br> limit A |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply current consumption <br> $\mathrm{S} 1 \ldots \mathrm{~S} 6$ open <br> $V_{11}=0 \mathrm{~V}$ | $I_{\mathrm{S}}$ | 1. | 4.5 | 6.5 | 10 | mA |
| $\mathrm{C}_{10}=47 \mathrm{nF} ; R_{9}=100 \mathrm{k} \Omega$ |  |  |  |  |  |  |

## Synchronization pin 5

Input current
$R_{2}$ varied
Offset voltage

| $I_{5 \mathrm{rms}}$ | 1 | 30 | 200 | $\mu \mathrm{~A}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\Delta V_{5}$ | 4 |  | 30 | 75 | mV |

Control input pin 11
Control voltage range
Input resistance
Ramp generator
Load current
Max. ramp voltage
Saturation volt. at capacitor
Ramp resistance
Sawtooth return time

| $V_{11}$ $R_{11}$ | 5 | 0.2 | 15 | $V_{10 \text { peak }}$ | $V$ $k \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{10}$ |  | 10 |  | 1000 | $\mu \mathrm{A}$ |
| $V_{10}$ | 1 |  |  | $v_{S}-2$ | V |
| $V_{10}$ | 1.6 | 100 | 225 | 350 | mV |
| $\mathrm{R}_{9}$ | 1 | 3 |  | 300 | k $\Omega$ |
| $t_{\text {f }}$ | 1 |  | 80 |  | $\mu \mathrm{s}$ |

Inhibit pin 6
switch-over of pin 7
Outputs disabled
Outputs enabled
Signal transition time
Input current
$V_{6}=8 \mathrm{~V}$
Input current
$V_{6}=1.7 \mathrm{~V}$
Deviation of $I_{10}$
$R_{9}=$ const.
$\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{C}_{10}=47 \mathrm{nF}$
Deviation of $I_{10}$
$R_{9}=$ const.
$V_{S}=8$ to 18 V
Deviation of the ramp voltage between 2 following half-waves. $V_{\mathrm{S}}=$ const.

| $V_{66}$ |  |  | 3.3 | 2.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{6} \mathrm{H}$ | 1 | 4 | 3.3 |  | V |
| $t_{\text {r }}$ | 1 | 1 |  | 5 | $\mu \mathrm{S}$ |
| $I_{6 \mathrm{H}}$ | 1 |  | 500 | 800 | $\mu \mathrm{A}$ |
| $-I_{6 L}$ | 1 | 80 | 150 | 200 | $\mu \mathrm{A}$ |
| $I_{10}$ | 1 | -5 |  | 5 | \% |
| $I_{10}$ | 1 | -20 |  | 20 | \% |
| $\Delta V_{10 \text { max }}$ |  |  | $\pm 1$ |  | \% |



Outputs pin 2, 3, 4, 7
Reverse current
$V_{Q}=V_{S}$
Saturation voltage
$I_{\mathrm{Q}}=2 \mathrm{~mA}$
Outputs pin 14, 15
H output voltage
$-I_{Q}=250 \mathrm{~mA}$
L output voltage
$I_{\mathrm{Q}}=2 \mathrm{~mA}$
Pulse width (short pulse)
S 9 open
Pulse width (short pulse)
with $\mathrm{C}_{12}$
Internal voltage control
Reference voltage Parallel connection of 10 ICs possible
TC of reference voltage

| $V_{\text {ref }}$ | 1 | 2.8 | 3.1 | $V$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\alpha_{\text {ref }}$ | 1 |  |  |  |
|  |  | $2 \times 10^{-4}$ | $5 \times 10^{-4}$ | $1 / \mathrm{K}$ |

## Application hints for external components



[^7]
## Pulse extension versus temperature



Output voltage measured to $+V_{S}$


Supply current versus supply voltage


Test and measurement circuit 1


## Test and measurement circuits

Measurement circuit 2


The residual pins are connected as in measurement circuit 1

Measurement circuit 3


The residual pins are connected as in measurement circuit 1

Measurement circuit 4


Residual pins are connected as in measurement circuit 1
The $10 \mu \mathrm{~F}$ capacitor at pin 5 serves only for test purposes

Measurement circuit 5


4-58

Inhibit 6


Long pulse 13


Reference voltage 8


## Additional circuit description

## Application examples

Triac control for up to $\mathbf{5 0} \mathbf{~ m A}$ gate trigger current


A phase control with a diretly controlled triac is shown in the figure. The triggering angle of the triac can be adjusted continuously between $0^{\circ}$ and $180^{\circ}$ with the aid of an external potentiometer. During the positive half wave of the line voltage, the triac receives a positive gate pulse from the IC output pin 15. During the negative half wave, it receives also a positive trigger pulse from pin 14. Trigger pulse width is approx. $100 \mu \mathrm{~s}$.

Fully controlled AC power controller

## Circuit for two high-power thyristors



Shown is the possibility to trigger two antiparalleled thyristors with one IC TCA 785. The trigger pulses can be shifted continuously within a phase angle between $0^{\circ}$ and $180^{\circ}$ by means of a potentiometer. During the negative line half wave the trigger pulse of pin 14 is fed to the relevant thyristor via a trigger pulse transformer. During the positive line half wave, the gate of the second thyristor is triggered by a trigger pulse transformer at pin 15.

Half-controlled single-phase bridge circuit with trigger pulse transformer and direct control for low-power thyristors



TCA 1561 B, TCA 1560 B Bipolar IC Stepper Motor Drivers

## - 2.5A Peak Current

- High-Șpeed Integrated Clamp Diodes
- Simple Drive
- Thermal Overload Protection with Hysteresis

| Pin Configurations <br> TCA 1561 B <br> (Top View) | Pin De | initions |  |
| :---: | :---: | :---: | :---: |
|  | TCA 1561 B |  |  |
|  | Pin | Symbol | Function |
|  | 1 | Q1 | Output Q1 |
|  | 2 |  | Phase Input |
|  | 3 |  | Enable Input |
|  | 4 |  | Actual Current |
|  | 5 | Vs | Supply Voltage |
|  | 6 | Os | GND |
|  | 7 | RC | Sync Input/RC |
|  | 8 |  | Nominal Current Input |
|  | 9 | Q2 | Output Q2 |
|  | The cooling fin is connected internally to pin 6 (ground). |  |  |
| TCA 1560 B (Top View) | TCA 1560 B |  |  |
|  | Pin | Symbol | Function |
| $015$ | 1 | Q1 | Output Q1 |
| Phose lnout 20 | 2 |  | Phase Input |
| Enable lnout 30 | 3 |  | Enable Input |
| actual Current 4] is ano | 4 |  | Actual Current |
| $v_{s} 50$ | 5 | $\mathrm{V}_{\mathrm{s}}$ | Supply Voltage |
| ono 60 | 6 | $\mathrm{OS}^{\text {S }}$ | GND |
| Sync linotrec 70 | 7 | RC | Sync Input/RC |
| Nommal Current haut $8^{[1]}$ | 8 |  | Nominal Current Input |
| $029[\square]$ | 9 | Q2 | Output Q2 |
| 0158-19 | 10-18 |  | Ground (Must be |
|  |  |  | Connected to Pin 6) |

The TCA 1561 B is a bipolar monolithic IC designed to control the motor current in one phase of a bipolar stepper motor. It can also be used to drive direct-current motors as well as all inductive loads operated by constant current.

The IC has TTL-compatible logic inputs and contains a full-bridge driver with integrated, high-speed clamp diodes and chopper-operated dynamic motor current limiting. The nominal current is infinitely variable with a control voltage. Using minimum external components and a single supply voltage, two TCA 1561 B ICs form a complete and directly MC-drivable system for two-phase bipolar stepper motors with output currents up to 2.5A per phase. The functionally identical TCA 1560 B in the P-DIP-18-L9 package is designed for output currents up to 1.25A.

## Block Diagram



## Circuit Description

## Outputs

Outputs Q1, Q2 (Pins 1, 9) are fed by push-pull output stages. The two integrated clamp diodes, referred to ground or supply voltage respectively, protect the IC against flyback voltages from an inductive load.

## Enable

Outputs Q1 and Q2 are turned off when voltage $\mathrm{V}_{13} \leq 0.8 \mathrm{~V}$ is applied to pin 3 . The supply current then decreases maximally to 1 mA . The same occurs if pin 3 is open. The sink transistors are turned on when $V_{13} \geq 2 \mathrm{~V}$.

## Phase

The voltage at pin 2 determines the phase position of the output current. Output Q1 acts as sink for $\mathrm{V}_{12}$ $\leq 0.8 \mathrm{~V}$ and as source for $\mathrm{V}_{12} \geq 2 \mathrm{~V}$.

Similarly output Q2 acts as
Sink when $V_{12} \geq 2 \mathrm{~V}$ and
Source when $\mathrm{V}_{12} \leq 0.8 \mathrm{~V}$
The sink transistors are current-chopped. An internal circuit avoids undesired cross-over currents at phase change.

## Nominal Current Input

The peak current in the motor winding is determined by the voltage at pin 8 . A comparator compares this with the voltage drop at the actual current sensor at pin 4. If the nominal current is exceeded, the output sink transistors are turned off by a logic circuit.

## Sync Input/RC

Outputs are turned on by a signal at pin 7. Two operation modes are possible: Synchronizing by a fed-in TTL signal or free-running with the external RC combination.

## Free-Running Operation

When the supply voltage is applied, capacitor $C_{7}$ at pin 7 charges to a limiting voltage, typically 2.4 V . With increasing current in the motor winding, the voltage rises at the actual current sensor $\mathrm{R}_{4}$ (pin 4). After exceeding the predetermined value at the nominal current input (pin 8) the comparator, in conjunction with pulse suppression, resets an RS flipflop. The logic turns off sink transistors T3 and T4. $\mathrm{C}_{7}$ ceases charging and the parallel resistance $\mathrm{R}_{7}$ then discharges $\mathrm{C}_{7}$. The sink transistors remain turned off until the lower threshold voltage of the Schmitt trigger is reached. This off period is thus controlled by the time constant $t_{s}=R_{7} \times C_{7}$. After the lower trigger threshold has been passed, the
monoflop is triggered by the falling edge of the Schmitt trigger output and, provided the voltage at the actual current sensor (pin 4) is lower than the nominal value at pin 8, the RS flipflop is reset. The logic circuit then turns on the sink transistors T3 or T4 and recharges capacitor $\mathrm{C}_{7}$. If the voltage at pin 4 rises above the comparator value at pin 8 , the sink transistors T3 and T4 are turned off again. Turn-on cannot be repeated until capacitor $\mathrm{C}_{7}$ has discharged to the lower trigger threshold, the discharge time being a function of $\mathrm{R}_{7}$ and $\mathrm{C}_{7}$.

## Synchronous Operation

If a TTL level sync signal is fed to pin 7 , the negative edge sets the RS flipflop, via the Schmitt trigger/monoflop combination, provided that the voltage at pin 4 is below the nominal value at pin 8 . As in the freerunning operation mode, the relevant output transistors become conducting. Similarly they are cut off by resetting the RS flipflop once the voltage at pin 4 is higher than the nominal value at pin 8.

## Pulse Suppression

In all cases the puse suppression circuit eliminates positive pulses, typically of $0.5 \mu \mathrm{~s}$ duration, at pin 4 .
Absolute Maximum Ratings*

$$
T_{C}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
$$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Supply Voltage, Pin $5\left(V_{S}\right) \ldots \ldots . .-0.3 \mathrm{~V}$ to +45 V
Supply Current, Pin 5 (Is) .............. . OA to +2.5 A
Peak Current in Output
Transistors, Pins 1, 9 (IQ) $\ldots \ldots-2.5 \mathrm{~A}$ to +2.5 A

## Diode Currents

Diode against $+\mathrm{V}_{\mathrm{S}}\left(\mathrm{I}_{\mathrm{FH}}\right) \ldots \ldots \ldots \ldots \ldots \ldots . .2 .5 \mathrm{~A}$
Diode against Ground (IFL) ....................2.5A
Input Voltage, Pins 2, 3, 7, $8\left(\mathrm{~V}_{\mathrm{I}}\right) \ldots . .-0.3 \mathrm{~V}$ to +6 V

Voltage, Pin $4\left(V_{4}\right) \ldots \ldots \ldots \ldots .$.
Ground Current, Pin $6\left(I_{6}\right) \ldots \ldots . . . . . . . . . . . . . .2 .5 A$

These can result from cross-over currents in chopper operation through the integrated clamp diodes. As a result, the voltage at pin 4 rises well above the nominal value, and without pulse suppression this would lead to dynamic current limiting. The duration of these basically unavoidable cross-over currents is of the same order of magnitude as the reverse-recovery time of the clamp diodes.

## Temperature Safeguard

If the temperature of the IC rises to approximately $150^{\circ} \mathrm{C}$, the final stages are turned off. At approximately $130^{\circ} \mathrm{C}$ they are turned on again.

Logic Table

| Enable | L | L | H | H |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Phase | L | H | L | H |  |
| Output Q1 | I | I | L | H |  |
| Output Q2 | I | I | H | L |  |
| Transistor T1 | X | X | X | $\bullet$ |  |
| Transistor T2 | X | X | $\bullet$ | X | at: |
| Transistor T3 | X | X | $\bullet \bullet$ | X | $\mathrm{V}_{4}>10 \mathrm{mV}$ |
| Transistor T4 | X | X | X | $\bullet \bullet$ | $\mathrm{R}_{4}>0 \Omega$ |

$\mathrm{L}=$ Low voltage level, input open
H = High voltage level
X = Transistor turned off
$\bullet=$ Transistor conducting
$\bullet \bullet$ Transistor conducting with current limiting turned on
$/=$ Output high-impedance


## Operation Range

Supply Voltage, Pin 5 (VS) ................ 8 V to 40 V
Package Temperature ( $T_{\mathrm{C}}$ ) $\ldots \ldots . .-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Input Voltage, Pins 2, 3, 7 ( $\mathrm{V}_{\mathrm{I}}$ ) ...................... 5 V
Output Current ( $I_{Q}$ ) $\ldots \ldots . \ldots \ldots . . .$. . $2 A$ to $+2 A$
*ICs provide optimal reliability and service life if the junction temperature does not exceed $125^{\circ} \mathrm{C}$ in operation. Operation up to the maximum permissible limit of the junction temperature at $150^{\circ} \mathrm{C}$ is possible in principle. It should be noted, however, that exposure to absolute maximum rating conditions for extended periods may effect device reliability.
Within the operating range the functions given in the circuit description will be fulfilled. However, deviations from the characteristics are possible.

Characteristics $T_{C}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=24 \mathrm{~V}$
The listed characteristics are ensured over the operating rnage of the integrated circuit at the given supply voltage and ambient temperature. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{C}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V}$.

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply Current, Pin 5 | Is | $V_{13}=V_{1 H}$ |  | 18 | 30 | mA |
| Supply Current, Pin 5 | Is | $\mathrm{V}_{13}=\mathrm{V}_{\text {IL }}$ |  | 0.5 | 1 | mA |
| Output, Pins 1,9 |  |  |  |  |  |  |
| Output Voltage: Source | $\mathrm{V}_{\text {QH }}$ | $\|10\|=1 \mathrm{~A}$ |  | 1.7 | 1.9 | V |
| Output Voltage: Source | $\mathrm{V}_{\text {QH }}$ | $\left\|1_{Q}\right\|=1.5 \mathrm{~A}$ |  | 1.9 | 2.1 | V |
| Output Voltage: Sink | $V_{Q L}$ | $\left\|\mathrm{I}_{\mathrm{Q}}\right\|=1 \mathrm{~A}$ |  | 1.2 | 1.4 | V |
| Output Voltage: Sink | $V_{\text {QL }}$ | $\left\|\mathrm{I}_{\mathrm{Q}}\right\|=1.5 \mathrm{~A}$ |  | 1.5 | 1.7 | V |
| Reverse Current | \|los| |  |  |  | 300 | $\mu \mathrm{A}$ |
| Phase Dead Time | ${ }_{\text {t }}$ | Figure 1 | 0.1 | 0.3 | 1.0 | $\mu \mathrm{s}$ |
| Forward Voltage of Diodes against $+V_{S}$ | $\mathrm{V}_{\mathrm{FH}}$ | $\mathrm{I}_{\mathrm{FH}}=1 \mathrm{~A}$ |  | 1.0 | 1.2 | V |
|  | $\mathrm{V}_{\mathrm{FH}}$ | $\mathrm{IFH}=1.5 \mathrm{~A}$ |  | 1.1 | 1.3 | V |
| Forward Voltage of Diodes against Ground | $\mathrm{V}_{\mathrm{FL}}$ | $\mathrm{I}_{\mathrm{FL}}=1 \mathrm{~A}$ |  | 1.1 | 1.3 | V |
|  | $\mathrm{V}_{\mathrm{FL}}$ | $\mathrm{IFL}^{\text {a }}$ 1.5A |  | 1.3 | 1.5 | V |
| Inputs: Enable, Pin 3 and Phase, Pin 2 |  |  |  |  |  |  |
| H Input Voltage | $\mathrm{V}_{\text {IH }}$ |  | 2 |  |  | V |
| L Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| H Input Current | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
| L Input Current | -1/L | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Rise and Fall Time | $t_{r}, t_{f}$ |  |  |  | 2 | $\mu \mathrm{s}$ |
| Nominal Current, Pin 8 |  |  |  |  |  |  |
| Control Range | $V_{18}$ |  | 0 |  | 2 | V |
| Input Current | $-18$ | $V_{18}=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Input Offset Voltage | $\mathrm{V}_{1(8-4)}$ | Figure 5 |  | 0 |  | mV |
| Actual Current, Pin 4 |  |  |  |  |  |  |
| Control Range | $V_{14}$ | Figure 5 | 0 |  | 2 | V |
| Turn-Off Delay | $t_{d}$ | Figure 3 |  | 2 | 3 | $\mu \mathrm{s}$ |
| Sync Input/RC, Pin 7 |  |  |  |  |  |  |
| Sync Frequency | f | Duty Cycle: 0.5 | 1 |  | 100 | kHz |
| Duty Cycle | $v$ | $\mathrm{f}=40 \mathrm{kHz}$ | 0.1 |  | 0.9 |  |
| Rise and Fall Time | $t_{r}, t_{f}$ |  |  |  | 2 | $\mu \mathrm{s}$ |
| Output Current, Pin 7 | $-1_{\text {Q7 }}$ |  | 1.2 | 1.6 | 2.0 | mA |
| Trigger Threshold, Pin 7 | $V_{L 7}$ | Figure 2 |  | 0.6 | 0.8 | V |
| Charging Limit $\mathrm{C}_{7}$ | $\mathrm{V}_{\mathrm{G} 7}$ |  | 2.2 | 2.4 |  | V |
| Off Period | $\mathrm{t}_{5}$ | Figure 4 |  | 64 |  | $\mu \mathrm{s}$ |
| Dynamic Input <br> Resistance, Pin 7 | $\mathrm{R}_{17}$ | $\mathrm{V}_{7}=1.5 \mathrm{~V}$ |  | 1 |  | k $\Omega$ |

## Absolute Maximum Ratings*

$\mathrm{T}_{\mathrm{C}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage, Pin $5\left(\mathrm{~V}_{\mathrm{S}}\right) \ldots \ldots . .-0.3 \mathrm{~V}$ to +45 V
Supply Current, Pin 5 (ls) $\ldots \ldots \ldots .$. . 0 A to +1.25 A
Peak Current in Output
Transistors, Pins 1, 9 (lQ) $\ldots$. 1.25A to +1.25 A

## Diode Currents, Pins 1, 9

Diode against $+\mathrm{V}_{\mathrm{S}}\left(\mathrm{I}_{\mathrm{FH}}\right) \ldots \ldots \ldots \ldots \ldots \ldots . .1 .25 \mathrm{~A}$
Diode against Ground (IFL)
Input Voltage, Pins 2, 3, 7, $8\left(\mathrm{~V}_{1}\right) \ldots . .-0.3 \mathrm{~V}$ to +6 V
Output Current, Pin $4\left(I_{4}\right) \ldots \ldots . . . . . . . . .$. - 1.25 A
Voltage, Pin $4\left(\mathrm{~V}_{4}\right) \ldots \ldots . \ldots . . .$.
Ground Current, Pin 6 (I6) .......................1.25A
Junction Temperature $\left(\mathrm{T}_{\mathrm{j}}\right) \ldots \ldots . . . . . . . . . . . . .150^{\circ} \mathrm{C}^{*}$

Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) $\ldots . .-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance
System-Ambient ( $\mathrm{R}_{\text {th }} \mathrm{SA}$ ) . . . . . . . . . . . . . . . $70 \mathrm{~K} / \mathrm{W}$
System-Package Measured
at Pin 14 ( $\mathrm{R}_{\mathrm{th}} \mathrm{SC}$ )
15 K/W

## Operating Range

Supply Voltage, Pin 5 (VS)
.8 V to 40 V
Package Temperature Measured

```
at Pin 14 ( \(\mathrm{T}_{\mathrm{C}}\) ) \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
```


Output Current, Pins 1, 9 ( $\mathrm{I}_{\mathrm{Q}}$ ) $\ldots \ldots . . .-1 \mathrm{~A}$ to +1 A *ICs provide optimal reliability and service life if the junction temperature does not exceed $125^{\circ} \mathrm{C}$ in operation. Operation up to the maximum permissible limit of the junction temperature at $150^{\circ} \mathrm{C}$ is possible in principle. It should be noted, however, that exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Within the operation range the functions given in the circuit description will be fulfilled. However, deviations from the characteristics are possible.

Characteristics $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=24 \mathrm{~V}$
The listed characteristics are ensured over the operating range of the integrated circuit at the given supply voltage and ambient temperature. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{C}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{S}=24 \mathrm{~V}$.

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply Current, Pin 5 | $\mathrm{I}_{\mathrm{S}}$ | $\mathrm{V}_{13}=\mathrm{V}_{1 \mathrm{H}}$ |  | 18 | 30 | mA |
| Supply Current, Pin 5 | $\mathrm{I}_{\mathrm{S}}$ | $\mathrm{V}_{13}=\mathrm{V}_{\mathrm{IL}}$ |  | 0.5 | 1 | mA |

## Output, Pins 1, 9

| Output Voltage: Source | $\mathrm{V}_{\mathrm{QH}}$ | $\left\|1_{Q}\right\|=0.5 \mathrm{~A}$ |  | 1.6 | 1.8 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage: Source | $\mathrm{V}_{\text {QH }}$ | $\left\|\mathrm{I}_{\mathrm{Q}}\right\|=0.75 \mathrm{~A}$ |  | 1.65 | 1.90 | V |
| Output Voltage: Sink | $\mathrm{V}_{\mathrm{QL}}$ | $\left\|\mathrm{l}_{\mathrm{Q}}\right\|=0.5 \mathrm{~A}$ |  | 1.0 | 1.2 | V |
| Output Voltage: Sink | $\mathrm{V}_{\text {QL }}$ | $\left\|\mathrm{I}_{\mathrm{Q}}\right\|=0.75 \mathrm{~A}$ |  | 1.1 | 1.4 | V |
| Reverse Current | \|los| |  |  |  | 300 | $\mu \mathrm{A}$ |
| Phase Dead Time | ${ }_{t}{ }_{T}$ | Figure 1 | 0.1 | 0.3 | 1.0 | $\mu \mathrm{s}$ |
| Forward Voltage of Diodes against $+\mathrm{V}_{\mathrm{S}}$ | $\mathrm{V}_{\mathrm{FH}}$ | $\mathrm{I}_{\mathrm{FH}}=0.5 \mathrm{~A}$ |  | 0.9 | 1.1 | V |
|  | $\mathrm{V}_{\mathrm{FH}}$ | $\mathrm{I}_{\mathrm{FH}}=0.75 \mathrm{~A}$ |  | 0.95 | 1.15 | V |
| Forward Voltage of Diodes against Ground | $\mathrm{V}_{\mathrm{FL}}$ | $\mathrm{I}_{\mathrm{FL}}=0.5 \mathrm{~A}$ |  | 0.95 | 1.15 | V |
|  | $\mathrm{V}_{\mathrm{FL}}$ | $\mathrm{I}_{\mathrm{FL}}=0.75 \mathrm{~A}$ |  | 1.0 | 1.2 | V |
| Inputs: Enable, Pin 3 and Phase, Pin 2 |  |  |  |  |  |  |
| H Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  |  | V |
| L Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.8 | V |
| H Input Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\mathrm{IH}}=5 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
| L Input Current | $-\mathrm{IIL}^{\text {L }}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Rise and Fall Time | $t_{r}, t_{f}$ |  |  |  | 2 | $\mu \mathrm{s}$ |

Characteristics $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=24 \mathrm{~V}$ (Continued)
The listed characteristics are ensured over the operating range of the integrated circuit at the given supply voltage and ambient temperature. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V}$.

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Nominal Current, Pin 8 |  |  |  |  |  |  |
| Control Range | $V_{18}$ |  | 0 |  | 2 | V |
| Input Current | $-18$ | $\mathrm{V}_{18}=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Input Offset Voltage | $\mathrm{V}_{1(8-4)}$ | Figure 5 |  | 0 |  | mV |
| Actual Current, Pin 4 |  |  |  |  |  |  |
| Regulating Range | $\mathrm{V}_{14}$ | Figure 5 | 0 |  | 2 | V |
| Turn-Off Delay | $\mathrm{t}_{\mathrm{d}}$ | Figure 3 |  | 2 | 3 | $\mu \mathrm{s}$ |
| Sync Input/RC, Pin 7 |  |  |  |  |  |  |
| Sync Frequency | f | Duty Cycle: 0.5 | 1 |  | 100 | kHz |
| Duty Cycle | $v$ | $\mathrm{f}=40 \mathrm{kHz}$ | 0.1 |  | 0.9 |  |
| Rise and Fall Time | $t_{r}, t_{f}$ |  |  |  | 2 | $\mu \mathrm{s}$ |
| Output Current, Pin 7 | $-1_{\text {Q7 }}$ |  | 1.2 | 1.6 | 2.0 | mA |
| Trigger Threshold, Pin 7 | $\mathrm{V}_{\text {L7 }}$ | Figure 2 |  | 0.6 | 0.8 | V |
| Charging Limit $\mathrm{C}_{7}$ | $\mathrm{V}_{\mathrm{G} 7}$ |  | 2.2 | 2.4 |  | V |
| Off Period | $\mathrm{t}_{5}$ | Figure 4 |  | 64 |  | $\mu \mathrm{s}$ |
| Dynamic Input <br> Resistance, Pin 7 | $\mathrm{R}_{17}$ | $\mathrm{V}_{7}=1.5 \mathrm{~V}$ |  | 1 |  | k $\Omega$ |

## Internal Wiring of Pins



## Phase Dead Time



0158-4
Figure 1
Trigger Threshold


0158-5
Figure 2

2

Turn-Off Delay


Figure 3

$$
\text { Off Period } T_{S}=f\left(C_{7}\right)
$$



Figure 4

Control Range, Input Offset Voltage


Figure 5

Quiescent Current, Iq versus Supply Voltage $\mathbf{V}_{\mathbf{S}}$


Output Saturation Voltages $\mathbf{V}_{\text {sat }}$ versus Output Current la


Permissible Power Dissipation $P_{\text {tot }}$ versus Package Temperature $\mathrm{T}_{\mathbf{C}}$


Forward Current $I_{F}$ of Clamp Diodes versus Forward Voltages $\mathbf{V}_{\mathbf{F}}$


0158-10

Quiescent Current $I_{q}$ versus Supply Voltage $\mathbf{V S}_{\mathbf{S}}$


Output Saturation Voltages $\mathbf{V}_{\text {sat }}$ versus Output Current Ia


Permissible Power Dissipation Ptot versus Package Temperature $\mathbf{T}_{\mathbf{C}}$


Forward Current $I_{F}$ of Clamp Diodes versus Forward Voltages $\mathbf{V F}_{\mathbf{F}}$


0158-12

## Application Circuit



0158-13

## Pulse Diagram for Application Circuit



## Calculation of Power Dissipation

The total power dissipation $\mathrm{P}_{\text {tot }}$ comprises
Saturation (Transistor saturation voltage Losses $\mathrm{P}_{\text {sat }} \quad$ and diode forward voltages)
Quiescent Current (Quiescent current multipled by Losses $\mathrm{PQ}_{\mathrm{Q}}$
Switching
Losses Ps
The following equations give the power dissipation for chopper operation without phase reversal. This can be regarded as "worst case", as, in addition to the switching losses, full-load current flows for the entire time.
$P_{\text {tot }}=P_{\text {sat }}+P_{q}+P_{s}$
with $P_{\text {sat }} \cong I_{\mathrm{R}}\left\{\mathrm{V}_{\text {satu }} \bullet v+\mathrm{V}_{\mathrm{Fo}}(1-v)+\mathrm{V}_{\text {sato }}\right\}$

$$
\left.\left.\begin{array}{rl}
P_{q} & =I_{q} \bullet \mathrm{~V}_{\mathrm{S}} \\
\mathrm{P}_{\mathrm{S}} & \cong \frac{\mathrm{~V}_{\mathrm{S}}}{T}\left\{\frac{\mathrm{i}_{\mathrm{d}} \bullet \mathrm{t}_{\mathrm{dON}}}{2}+\frac{\left(\mathrm{i}_{\mathrm{d}}+\mathrm{i}_{\mathrm{r}}\right)}{4}+\frac{\mathrm{I}_{\mathrm{R}}}{2}\left(\mathrm{t}_{\text {dOFF }}+\right.\text { toFF }\right.
\end{array}\right)\right\}, \begin{aligned}
\mathrm{I}_{\mathrm{R}} & =\text { Rated Current (Mean Value) } \\
\mathrm{I}_{\mathrm{q}} & =\text { Quiescent Current } \\
\mathrm{i}_{\mathrm{d}} & =\text { Reverse Current During } \\
& \text { Turn-On Delay Time } \\
\mathrm{i}_{\mathrm{r}} & =\text { Peak Reverse Current } \\
\mathrm{t}_{\mathrm{p}} & =\text { Conducting Time of Chop Transistor } \\
\mathrm{t}_{\mathrm{ON}} & =\text { Turn-On Time }
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{t}_{\text {OFF }} & =\text { Turn-Off Time } \\
\mathrm{t}_{\text {dON }} & =\text { Turn-On Delay Time } \\
\mathrm{t}_{\text {dOFF }} & =\text { Turn-Off Delay Time } \\
\mathrm{T} & =\text { Cycle Duration } \\
v & =\text { Duty Cycle } \mathrm{t}_{\mathrm{p}} / \mathrm{T} \\
\mathrm{~V}_{\text {satu }} & =\text { Saturation Voltage of } \\
& \text { Sink Transistor (T3, 4) } \\
\mathrm{V}_{\text {sato }} & =\text { Saturation Voltage of } \\
& \text { Surce Transistor (T1, 2) } \\
\mathrm{V}_{\text {Fo }} & =\text { Forward Voltage of Clamp } \\
& \text { Diode (D1, 2) } \\
\mathrm{V}_{\mathrm{S}} & =\text { Supply Voltage }
\end{aligned}
$$

## Calculation of Power Dissipation



0158-16
Characteristics for determining the typical power dissipation during chopper operation without phase reversal.
Parameters: $L_{\text {load }}=10 \mathrm{mH}, \mathrm{C}_{7}=820 \mathrm{pF} ; \mathrm{R}_{7}=33 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$


Characteristics for determining the typical power dissipation during chopper operation without phase reversal.
Parameters: $L_{\text {load }}=10 \mathrm{mH}, \mathrm{C}_{7}=820 \mathrm{pF} ; \mathrm{R}_{7}=33 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$

## Switching Loss $\mathrm{Ps}_{\mathbf{S}}$ <br> versus Phase Current I



Total Power Dissipation Ptot
versus Phase Current I


## Ordering Information

| Type | Ordering Code | Package |
| :---: | :--- | :--- |
| TCA 1561 B | Q67000-A8209 | P-SIP-9 |
| TCA 1560 B | Q67000-A8208 | P-DIP-18-L9 |

## SIEMENS

## TLE 4201 A, TLE 4201 S DC Motor Driver

The TLE 4201 IC is a dual comparator that is particularly suitable as a driver for reversible dc motors and may also be used as a versatile power driver.
The push-pull power-output stages work in a switch mode and can be combined into a full bridge configuration:
The driving of the comparators may be analog in the form of a window discriminator, or it can be accomplished very simply with digital logic.
Typical applications are follow-up controls, servo drives, servo motors, drive mechanisms, etc.

## Features

- Max. output current 2.5 A
- Open-loop gain 80 dB typ.
- PNP input stages
- Large common-mode input-voltage range
- Wide control range
- Low saturation voltages
- SOA protective circuit
- Temperature protection

The TLE 4201 IC comes in two different packages: with the SIP 9 package it is possible to remove the heat by way of a cooling fin to a suitable heatsink, whereas with the DIP 18-L9 package the pins 10 through 18 are thermally linked to the chip and provide for heat dissipation by way of the circuit board.

## Block diagram



Figure 1

## Pin configuration

| TLE 4201 A <br> Pin No. | TLE 4201 S <br> Pin No. | Function |
| :--- | :--- | :--- |
| 1 | 1 | Output of 1st amplifier |
| 2 | 2 | Inverting input of 1st amplifier |
| 3 | 3 | Non-inverting input of 1st amplifier |
| 4 | 4 | Ground |
| 5 | 5 | Supply voltage |
| 6 | 6 | Divider potential |
| 7 | 7 | Non-inverting input of 2nd amplifier |
| 8 | 8 | Inverting input of 2nd amplifier |
| 9 | 9 | Output of 2nd amplifier |
| 10 to 18 | - | Ground; to be connected to pin 4 |

## Circuit description

The IC contains two amplifiers featuring a typical open-loop voltage gain of 80 dB at 500 Hz . The input stages are PNP differential amplifiers. This results in a common-mode input voltage range from 0 V to almost the value of $V_{\mathrm{S}}$, and in a maximum input differential voltage of I $V_{\mathrm{S}} \mathrm{I}$. To obtain low saturation voltages, the sink transistor (lower transistor) of the push-pull AB output stage is internally bootstrapped. An SON protective circuit protects the IC against motor short circuits and ground short circuits. An internal overtemperature protection protects the IC against overheating in case of failure due to insufficient cooling or overload.
For logic control, a divider potential of approx. $V_{S} / 2$ is available at pin 6 (see application circuit 2). This makes the IC particularly suitable for digital circuits, as power driver.

## Application

Figure 2 shows a window discriminator operation with the control voltage $V_{\mathrm{I}}$.
The window within which the motor is to stop is set by $R_{2}$.
Figure 3 shows driving by logic inputs A and B . The motor is controlled according to the following truth table.

| A | B | Output |
| :--- | :--- | :--- |
| L | L | Motor stopped (slowed down) |
| L | H | Motor turns right |
| H | L | Motor turns left |
| H | H | Motor stopped (slowed down) |

## Application circuits

## Operated as window discriminator



Digital control
for input signals applies: $\mathrm{H} \geq 0.6 \mathrm{VS}$


## Maximum ratings

$T_{\text {case }}=-35^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Supply voltage
Supply voltage ( $t \leq 50 \mathrm{~ms}$ )
Output current
Voltage of pins 2, 3, 6, 7, 8
Voltage of pins 1,9
Junction temperature
Storage temperature
Thermal resistance
TLE 4201 S: system-air
system-case
TLE 4201 A: system-air1)
system-PC board ${ }^{1)}$

## Operating range

Supply voltage
Case temperature
Voltage gain
(at negative feedback with external components)

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ |  | 25 | V |
| $V_{\mathrm{S}}$ |  | 36 | V |
| $I_{\mathrm{Q}}$ |  | 2.5 | A |
| $V$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $V$ | -0.3 | 150 | V |
| $T_{\mathrm{j}}$ |  | ${ }^{\circ} \mathrm{C}$ |  |
| $T_{\text {stg }}$ | -55 |  | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |
| $R_{\text {th JA }}$ |  | 65 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {th JC }}$ |  | 8 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {th JA }}$ |  | 60 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {th JA1 }}$ |  | $44^{1)}$ | $\mathrm{K} / \mathrm{W}$ |


| $V_{\mathrm{S}}$ | 3.5 | 17 | V |
| :--- | :--- | :--- | :--- |
| $T_{\text {case }}$ <br> $\mathrm{G}_{\mathrm{V}}$ | 25 | 25 | 85 |
|  |  |  |  |

Characteristics
$V_{\mathrm{S}}=13 \mathrm{~V}, T_{\text {case }}=25^{\circ} \mathrm{C}$
Supply current Open-loop voltage gain Input resistance Saturation voltages, source operation
sink operation
Rise time of $V_{Q}$
Fall time of $V_{Q}$
Turn-on delay time Turn-off delay time Input current (pins 2, 3, 7, 8)
Input offset voltage


[^8]Test circuits



Figure 5

## Pulse diagram



Figure 6

## Test and measurement circuit



Figure 7

## Thermal resistance of TLE 4201 A

Thermal resistance, junction-air, $R_{\text {th }}$ JA 1 (standard) versus side length I of a square copperclad cooling surface ( $35 \mu \mathrm{~m}$ copper plate)

$$
\begin{array}{ll}
R_{\text {th JA }} & (I=0)=60 \mathrm{~K} / \mathrm{W} \\
& T_{\text {amb }} \leq 70^{\circ} \mathrm{C} \\
& P_{\mathrm{V}}=1 \mathrm{~W} \\
& \text { substrate vertical } \\
& \text { circuit vertical } \\
\text { static air }
\end{array}
$$



Figure 8

## TLE 4202 <br> Power Bridge

- Max Output Current 2.5A
- Open-Loop Gain 80 dB Typ
- PNP Input Stages
- Large Common-Mode Input-Voltage Range
- Wide Control Range
- Low Saturation Voltages
- SOA Protective Circuit
- Temperature Protection

| Pin Definitions |  |  |
| :---: | :---: | :--- |
| Pin | Symbol | Function |
| 1 | $\mathrm{I}_{1}$ | Input 1 |
| 2 | T | Input 3 Inverted |
| 3 | $\mathrm{Q}_{1}$ | Output |
| 4 | GND | Ground |
| 5 | $\mathrm{Q}_{2}$ | Output |
| 6 | $\mathrm{~V}_{\mathrm{S}}$ | Supply Voltage |
| 7 | $\mathrm{I}_{2}$ | Input 2 |

The TLE 4202 IC is a power dual comparator that is particularly suitable as a driver for reversible DC motors and may also be used as a versatile power driver.

The two power comparators may, either in combination in a full bridge, or separately, switch magnets, motors and other loads. The IC is designed for automotive applications. It functions at package temperatures from $-40^{\circ} \mathrm{C}$ to $+130^{\circ} \mathrm{C}$.

The driving of the comparators may be analog in the form of a window discriminator, or it can be accomplished very simply with digital logic.

Typical applications are follow-up controls, servo drives, servo motors, drive mechanisms, etc.

## Block Diagram



## Circuit Description

The IC includes two amplifiers with an open loop gain of 80 dB at 500 Hz .
The input stages consist of PNP differential amplifiers. This results in an input common mode range of OV to almost $\mathrm{V}_{\mathrm{S}}$ and a maximum differential input voltage of $\mathrm{V}_{\mathrm{S}}$. In order to achieve lower saturation voltages the sink transistor ("low transistor") of the push-pull-AB-output stage is internally loaded (boot strapped). The IC is protected against short circuits to ground using an SOA protection circuit.

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings for case Temperature $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{C}}<130^{\circ} \mathrm{C}$

| Pos | Parameter |  | Symbol | Conditions | Limits |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  |  |  |  | Min | Max |
|  |  |  |  |  |  |  |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  |  | 25 | V |
| 2 | Supply Voltage $(\mathrm{t} \leq 50 \mathrm{~ms})$ | $\mathrm{V}_{\mathrm{S}}$ |  |  | 36 | V |
| 3 | Output Current | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{T}_{\mathrm{C}} \leq 85^{\circ} \mathrm{C}$ | -3.0 | 3.0 | A |
| 4 | Voltage at the Pins $\mathrm{I}_{1}, \mathrm{I}_{2}, \mathrm{~T}$ | $\mathrm{~V}_{1,2,7}$ |  | -0.3 | $\mathrm{~V}_{\mathrm{S}}$ | V |
| 5 | Voltage at the Pins $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ | $\mathrm{~V}_{3,5}$ |  | -0.7 | $\mathrm{~V}_{\mathrm{S}}+0.7$ | V |
| 6 | Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| 7 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ |  |  | -55 | 125 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |

## Operating Range

Maximum ratings are absolute limiting values; any of which if exceeded may result in destroying the integrated circuit.

| Pos | Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  | 3.5 | 17 | $\checkmark$ |
| 2 | Case Temperature During Operation | $\mathrm{T}_{\mathrm{C}}$ |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| 3 | Voltage Gain (with Feedback with External Circuit) | $\mathrm{V}_{\mathrm{u}}$ |  | 30 |  | dB |
| Thermal Resistances |  |  |  |  |  |  |
| 4 | System-Case | $\mathrm{R}_{\text {th }} \mathrm{SC}$ |  |  | 5.0 | K/W |

Outputs $Q_{1}$ and $Q_{2}$ short circuit protected to GND.

## TLE 4202

## Ratings

Ratings encompass the reproducibility of the values as limited by the stated operating range of the integrated circuits. Mid-range values to be expected from a production run are noted under typical ratings. Unless otherwise indicated, typicai ratings apply at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ and a supply voltage $\mathrm{V}_{\mathrm{S}}$ of 13 V .

| Pos | Parameter | Symbol | Conditions | Measuring Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| General Characteristics |  |  |  |  |  |  |  |  |
| 1 | Quiescent Current | Is | $\mathrm{S}=1$ | 1 |  | 30 | 40 | mA |
| 2 | Open Loop Gain | VUo | $\mathrm{f}=500 \mathrm{~Hz}$ | 1 | 70 | 80 |  | dB |
| Input Characteristics |  |  |  |  |  |  |  |  |
| 3 | Input Current (Pins $\mathrm{I}_{1}, \mathrm{l}_{2}$ ) | $1_{11,7}$ | $\mathrm{V}_{11,12}=0$ | 2 |  | 1.5 | 3.0 | $\mu \mathrm{A}$ |
| 4 | Input Impedance | $\mathrm{R}_{11,7}$ | $\mathrm{f}=1 \mathrm{kHz}$ | 1 | 1 | 5 |  | $\mathrm{M} \Omega$ |
| 5 | Input Off-Set Voltage | $\mathrm{V}_{10}$ |  | 3 | -20 |  | 20 | mV |
| Output Characteristics |  |  |  |  |  |  |  |  |
| 6 | Source Drive | $V_{Q}$ | $\begin{array}{ll} \hline \mathrm{I}_{\mathrm{Q}}=-0.3 \mathrm{~A} & \mathrm{~S} 1=1 \\ \mathrm{I}_{\mathrm{Q}}=-1.0 \mathrm{~A} & \mathrm{~S} 1=1 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| 7 | Sink Drive | $V_{Q}$ | $\begin{array}{ll} \mathrm{I}_{\mathrm{Q}}=+0.3 \mathrm{~A} & \mathrm{~S} 1=2 \\ \mathrm{I}_{\mathrm{Q}}=+1.0 \mathrm{~A} & \mathrm{~S} 1=2 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | $\begin{array}{\|c\|} \hline 0.35 \\ 0.7 \\ \hline \end{array}$ | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| 8 | Current Limit | $I_{\text {amax }}$ | Source Drive | 2 | 2.0 | 2.5 |  | A |
| 9 | Short Circuit Current | Ish | $\mathrm{V}_{\mathrm{S}}=7 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | 2 | 1.8 | 2.3 | 3.0 | A |
| Switching Times |  |  |  |  |  |  |  |  |
| 10 | Rise-Time from $\mathrm{V}_{\mathrm{Q}}$ | $\mathrm{t}_{\mathrm{r}}$ | Figure 1 | 1 |  | 1.5 |  | $\mu \mathrm{s}$ |
| 11 | Fall-Time from $\mathrm{V}_{\mathrm{Q}}$ | $\mathrm{t}_{\mathrm{f}}$ | Figure 1 | 1 |  | 1.5 |  | $\mu \mathrm{s}$ |
| 12 | Turn-On Delay | $\mathrm{t}_{\text {on }}$ | Figure 1 | 1 |  | 3.0 |  | $\mu \mathrm{S}$ |
| 13 | Turn-Off Delay | $\mathrm{t}_{\text {fff }}$ | Figure 1 | 1 |  | 1.5 |  | $\mu \mathrm{s}$ |

Test Circuits
Test Circuit 1


Test Circuit 2


0081-3

Test Circuits (Continued)

## Test Circuit 3



0081-4

## Application Circuit



## Diagram



Figure 1

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TLE 4202 | Q 67000-A8007 | Sim. to TO 220, 7 Pins |

## TLE 4211

Intelligent Low-Side Driver

- Double Low Side Driver, $2 \times 2 \mathrm{~A}$
- Protection Against Reversed Polarity
- Output Power Limiting
- Overtemperature Protection
- Integrated Power-Z-Diodes
- Failure Monitoring
- Supply Voltage 5.0V ... 32V
- Temperature Range $-40^{\circ} \mathrm{C} \ldots 125^{\circ} \mathrm{C}$

| Pin Definitions |  |  |
| :---: | :---: | :--- |
| Pin | Symbol | Function |
| 1 | Q $_{\mathrm{S}}$ | Status Output |
| 2 | I1 | Control Input 1 |
| 3 | Q1 | Output 1 |
| 4 | GND | Ground |
| 5 | Q2 | Output 2 |
| 6 | 12 | Control Input 2 |
| 7 | $\mathrm{~V}_{\mathrm{S}}$ | Supply Voltage |

This device has been designed for the industrial and automotive electronics application field requiring intelligent power switches activated by logic signals, which are also short-circuit resistant and provide for error feedback.

The TLE 4211 includes two of these power switches (low-side driver). During inductive loads, the integrated power Z-diodes clamp the self-induced voltage.

By means of the TTL signals at the control inputs (active low), both switches can be activated independently of one another.

The status output (open collector) signals the following interferences through low potential:
— Overload

- Open circuit
- Short-circuits to ground
— Overvoltage


## Block Diagram



Note:

## Description of Circuitry

## Input Circuits

The control inputs comprise TTL compatible Schmitt triggers with hysteresis. Driven by these stages, the inverted buffer amplifiers convert the logic signal for driving the power NPN transistors.

## Switching Stages

The output stages comprise NPN power transistors with open collectors. Since the protective circuitry allocated to each stage limits the power dissipation, the outputs are short-circuit proof to the supply voltage over the entire functional range. Positive voltage peaks, which occur during the switching of inductive loads, are limited by the integrated power Z-diodes.

## Monitoring and Protective Functions

The outputs during the activated status are monitored for open circuit, overload, and short-circuit to ground. In addition large sections of the circuit are deactivated in response to unduly high supply voltages $V_{\mathrm{s}}$. Linked to the OR gate, the information regarding these malfunctions effects the status output (open collector, normally high). An internally established dead time applied to all malfunctions with the exception of overvoltage prevents the output of messages for short-term malfunctions.

Furthermore, a temperature protection circuit avoids thermal destruction. An integrated reverse diode protects the supply voltage against reversed polarities. Similarly the load is protected against reversed polarities within the limits established by the maximum ratings (no short-circuit of the load at the same time!).

At supply voltages below the functional range an undervoltage detector avoids activating of status or outputs.

## Absolute Maximum Ratings

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Position | Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| Voltages |  |  |  |  |  |  |
| 1 | Supply Voltage (Pin 7) | $V_{S}$ |  | -45 | +45 | V |
|  |  | $V_{s}$ | $\mathrm{t} \leq 500 \mathrm{~ms}$ |  | +80 | V |
| 2 | Input Voltage (Pin 2; Pin 6) | $\mathrm{V}_{1}$ |  | -5 | +45 | V |
| 3 | Output Voltage (Pin 1) | $\mathrm{V}_{0}$ |  | -0.3 | +45 | V |

## Currents

| 4 | Output Current (Pin 3; Pin 5) | 10 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{LI}} ; \mathrm{T}_{\mathrm{G}} \leq 85^{\circ} \mathrm{C}$ |  | +2.8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | Current with Reversed | 10 | $T_{G} \leq 85^{\circ} \mathrm{C}$ | -2.8 |  | A |
|  | Polarity (Pin 3; Pin 5) |  |  |  |  |  |
| 6 | Z-Current (Pin 3; Pin 5) | 10 | $V_{1}=V_{1 H}, V=1{ }^{(1)}$ |  | +0.5 | A |
| 7 | Z-Current (Pin 3; Pin 5) | 10 | $V_{1}=V_{1 H}, t=10 \mathrm{~ms}, \mathrm{~V}=0.2^{(1)}$ |  | +1.5 | A |
| 8 | Z-Current (Pin 3; Pin 5) | 10 | $\mathrm{V}_{1}=\mathrm{V}_{1 \mathrm{H}, \mathrm{t}} \mathrm{t}=1 \mathrm{~ms}, \mathrm{~V}=0.2{ }^{(1)}$ |  | +2.2 | A |
| 9 | Ground Current (Pin 4) | $\mathrm{I}_{\text {GND }}$ |  | -5.6 | +5.6 | A |
| 10 | Output Current (Pin 1) | lo1 |  |  | +10 | mA |
| 11 | Junction Temperature | $\mathrm{T}_{\mathrm{j}}$ |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| 12 | Storage Temperature | $\mathrm{T}_{\text {s }}$ |  | -50 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. See page 12. The optimal reliability and operating life of the integrated circuit is ensured, if the junction temperature does not exceed $125^{\circ} \mathrm{C}$ during operation. Although it is possible in principle to operate the system at a max. junction temperature of $150^{\circ} \mathrm{C}$, the reliability of the IC may diminish in proportion to the duration of the max. junction temperature.

## Functional Range

Within the functional range, the IC operates as described; deviations from the characteristic data are possible.

| Position | Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 1 |  |  |  | (Note 1) | 5.0 | 32 |
| V |  |  |  |  |  |  |
| 2 | Cupply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Resistances

| 3 | System-Casing | $R_{\text {thSC }}$ |  |  | 5 | K/W |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 4 | System-Air | $\mathrm{R}_{\text {thSA }}$ |  |  | 65 | K/W |

[^9]TLE 4211

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$.

| Position | Parameter | Symbol | Conditions | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| General Characteristics |  |  |  |  |  |  |  |  |
| 1 | Quiescent Current | Is | $\mathrm{V}_{1}=\mathrm{V}_{1}^{\prime}=\mathrm{V}_{1 \mathrm{H}}$ | 1 |  | 2 | 4 | mA |
| 2 | Quiescent Current | Is | $V_{1}=V_{1}{ }^{\prime}=V_{1 L}$ | 1 |  | 80 | 120 | mA |
| 3 | Overvoltage Threshold | $V_{\text {ST }}$ | $\mathrm{l}_{\mathrm{O}}=5 \mathrm{~mA}$; $\mathrm{V}_{\mathrm{O}}<0.4 \mathrm{~V}$ | 1 | 34 | 36 | 38 | V |
| 4 | Underload Voltage Threshold | $\mathrm{V}_{\text {Ot }}$ | $\mathrm{l}_{\mathrm{O}}=5 \mathrm{~mA} ; \mathrm{V}_{\mathrm{O}}<0.4 \mathrm{~V}$ | 1 | 75 | 100 | 125 | mV |
| 5 | Underload Current | lou | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{OU}}$ | 1 |  |  | 50 | mA |
| Logic |  |  |  |  |  |  |  |  |
|  | Control Input |  |  |  |  |  |  |  |
| 6 | H-Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1 | 2.0 |  |  | v |
| 7 | L-Input Voltage | $\mathrm{V}_{\text {IL }}$ |  | 1 |  |  | 1.0 | V |
| 8 | Hysteresis of | $\Delta \mathrm{V}_{1}$ |  | 1 |  | 0.7 |  | v |
|  | Input Voltage |  |  |  |  |  |  |  |
| 9 | H-Input Current | $\mathrm{I}_{\mathbf{I H}}$ | $\mathrm{V}_{1}=5 \mathrm{~V}$ | 1 |  |  | 10 | $\mu \mathrm{A}$ |
| 10 | L-Input Current | $-1 / 2$ | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | 1 |  |  | 10 | $\mu \mathrm{A}$ |

## Status Output (Open Collector)

| 11 | L-Saturation Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}=5 \mathrm{~mA}$ <br> 12 | Status Dead Time | $\mathrm{t}_{\mathrm{ds}}$ | 1 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $($ Note 1$)$ | 0.4 | V |  |  |  |  |  |  |

## Switching Stages

| 20 | Saturation Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~A} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{IL}}$ | 1 |  | 0.6 | 0.8 | V |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 21 | Short-Circuit Current | $\mathrm{I}_{\mathrm{sh}}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ | 1 | 2.2 | 2.5 |  | A |
| 22 | Leakage Current | $\mathrm{I}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ | 1 |  |  | 300 | $\mu \mathrm{~A}$ |
| 23 | Switch-On Time | $\mathrm{t}_{\mathrm{dE}}$ | Figure 2 | 1 |  | 50 |  | $\mu \mathrm{~s}$ |
| 24 | Switch-Off Time | $\mathrm{t}_{\mathrm{dA}}$ | Figure 2 | 1 |  | 50 |  | $\mu \mathrm{~s}$ |
| 25 | Flow Voltage of <br> Substrate Diode | $\mathrm{V}_{\mathrm{OF}}$ | $\mathrm{I}_{\mathrm{O}}=-2.5 \mathrm{~A}$ | 1 |  | 1.3 | 1.5 | V |

## Power Z-Diode (V $\mathbf{S}=\mathbf{4 0 V}$; $\mathbf{S}_{1}$ Open)

| 26 | Z-Voltage | $V_{O}$ | $\mathrm{I}_{0}=0.1 \mathrm{~A}$ | 1 | 34 | 36 | 38 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 27 | L-Internal Impedance | $\mathrm{r}_{\mathrm{Z}}$ | $0 \mathrm{O}<\mathrm{I}_{\mathrm{O}}<2 \mathrm{~A}$ | 1 |  | 2 |  | $\Omega$ |

[^10]TLE 4211

## Test Circuit (1)



Figure 1


Figure 2

## Application Circuit



## Diagrams




Permissable Z-Current Ioz as a Function of the Pulse Duration $\mathrm{t}_{\mathrm{p}}$


## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TLE 4211 | Q67000-AXXXX | Similar to TO-220/7 |

## SIEMENS

## TBB 042 G Mixer

The TBB 042 G is a symmetrical mixer applicable for frequencies up to 200 MHz . It can be driven either by an external source or by a built-in oscillator.
Common applications are in receivers, converters, and demodulators for AM and FM signals.

## Features

- Wide range of supply voltage
- Few external components
- High conversion transconductance
- High pulse strength
- Low noise

Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 15 | V |
| :--- | :--- | :--- | :--- |
| Junction temperature | $T_{\mathrm{i}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system - air) | $R_{\text {th SA }}$ | 125 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range

| $V_{\mathrm{S}}$ | 4 to 15 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{A}}$ | -15 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics
$V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Current consumption
Output current
Output current difference
Supply current
Power gain
( $f_{\mathrm{i}}=100 \mathrm{MHz}, f_{\mathrm{osc}}=110.7 \mathrm{MHz}$ )
Breakdown voltage
$\left(I_{2,3}=10 \mathrm{~mA} ; V_{7,8}=0 \mathrm{~V}\right.$ )
Output capacitance
Conversion transductance ( $f=455 \mathrm{kHz}$ )
Noise figure

|  | min. | typ. | max. |  |
| ---: | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}=I_{2}+I_{3}+I_{5}$ | 1.4 | 2.15 | 2.9 | mA |
| $I_{2}=I_{3}$ | 0.36 | 0.52 | 0.68 | mA |
| $I_{3}-I_{2}$ | -60 |  | 60 | mA |
| $I_{5}$ | 0.7 | 1.1 | 1.6 | mA |
| $G_{\mathrm{p}}$ | 14 | 16.5 |  | dB |
| $V_{2}, V_{3}$ | 25 |  |  | V |
| $S=\frac{I_{2}}{C_{2-\mathrm{M}}, C_{3-\mathrm{M}}}=\frac{I_{3}}{V_{7}-V_{8}}$ |  | 6 |  | pF |
| NF |  | 5 |  | mS |



## Application circuit

Mixer for remote control receiver
self-oscillating


For harmonic crystals, an inductor between pins 9 and 11 which will prevent oscillations on the fundamental is recommended.

## Circuit diagram



It is recommendable to establish a galvanic connection between pins 6 and 7 and pins 10 and 12 through coupling windings.
A resistor of at least $220 \Omega$ may be connected between pins 9 and 14 (GND) and pins 11 and 14 to increase the currents and thus the conversion transconductance. Pins 9 and 11 may be connected via any impedance. In case of a direct connection between pins 9 and 11 the resistance from this connection to pin 14 may be at least $100 \Omega$. Depending on the layout, a capacitor ( 10 to 50 pF ) may be required between pins 6 and 7 to prevent oscillations in the VHF band.



## Power gain

versus supply voltage


## SIEMENS

## TBB 200, TBB 200 G PLL Frequency Synthesizer

| Type | Ordering code | Package |
| :--- | :--- | :--- |
| TBB 200 | Q67100-H8215 | P-DIP-14 |
| TBB 200 G | Q67100-H8216 | P-DSO-14 (SMD) |

The TBB 200 is a CMOS IC which has been specially developed for use in radio equipment. It is both suitable for single frequency synthesis and dual modulus synthesis.

## Features

- Bit serial control with 2 lines $\left(I^{2} \mathrm{C}\right.$ bus)
- Modulus switching
- Voltage doubler for high phase-detector output voltage
- Direct VCO drive without operational amplifier
- High input sensitivity ( 10 mV ), and high input frequencies ( 70 MHz ) for single modulus operation
- Low supply voltage, wide temperature range
- Standby circuit
- Extremely fast phase-detector with very short anti-backlash pulse
- Large dividing ratios
- A divider 1 to 127
- $N$ divider 3 to 4095
- R divider 3 to 65535
- Switchable phase-detector polarity
- Switchable phase-detector fine tuning rate
- PORT output addressable via $I^{2} \mathrm{C}$ bus
- for prescaler standby
- for programming the prescaler (128 or 64)

[^11]
## Circuit Description

The TBB 200 is a complex PLL component in CMOS technology for processor controlled frequency synthesis. The S/D pin sets the operating mode, i.e. Single or Dual modulus operation. The function settings and selection of the divider ratios are made via an $I^{2} \mathrm{C}$ bus interface on the SDA and SCL pins. A PRT output port enables the control of further circuits (e.g. standby). The reference frequency is supplied via the RI input; this may be up to 30 MHz . The VCO frequency is supplied via the Fl pin; in single modulus operation this may up to a max. of 70 MHz and in dual modulus operation up to a max. of 30 MHz . The PLL can be operated with or without the voltage doubler as required, depending on the desired frequency variation (varicap). For operation with a voltage doubler a capacitor of typically $1 \mu \mathrm{~F}(\mathrm{MKH})$ should be connected to pin C . C must be grounded if the voltage doubler is not used.

The frequency $f_{v D}$ is derived from RI. The divider factor is set via the $I^{2} \mathrm{C}$ bus. The PD output supplies the phase detector signal with especially short anti-backlash pulses for the compensation of even the smallest deviations in phase. The polarity and current level of the PD output are selectable via the $I^{2} \mathrm{C}$ bus. The LD output provides a static lock detector signal and the FV output supplied the divided VCO frequency. LD and FV are open drain outputs.

| Operating mode | S/D | MOD |
| :--- | :--- | :--- |
| Single modulus | L | H |
| Dual modulus | H | L/H |

## Pin Configuration

(top view)


## Pin Description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{\text {DD }}$ | Supply voltage |
| 2 | RI | Reference frequency |
| 3 | S/D | Operating mode (single modulus/dual modulus) |
| 4 | SDA | I$^{2}$ C bus data |
| 5 | SCL | I$^{2}$ C bus clock |
| 6 | PRT | I$^{2}$ PORT |
| 7 | MOD | Modulus control |
| 8 | FI | VCO frequency |
| 9 | GND 2 | Ground |
| 10 | FV | Comparison frequency |
| 11 | GND | Ground |
| 12 | PD | Phase detector |
| 13 | C | Voltage doubler capacitor |
| 14 | LD | Lock detector |



ज

## Maximum Ratings

|  |  | $\min$. | typ. | $\max$. | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage | $V_{D D}$ | -0.3 |  | 6 | V |  |
| Input voltage | $V_{I M} 1$ | -0.3 |  | $V_{D D}+0.3$ | V |  |
| Output voltage at C | $V_{I M}$ | $-V_{D D}$ |  | 0 | V | Exception: C |
| Power dissipation per output | $P_{\mathrm{Q}}$ |  |  | 10 | mW | (internally |
| Total power dissipation | $P_{\text {tot }}$ |  |  | 300 | mW | generated) |
| Storage temperature | $T_{\text {stg }}$ | -50 |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |

Operating Range

| $V_{\text {DD }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{D D}$ | 3 | 5 | 5.5 | V |  |
| Supply current single mode | $I_{\text {DD }}$ |  | 2.5 | 3.5 | mA | ${ }^{(1)}$ |
| dual mode | $I_{\text {DD }}$ |  | 2 | 3 | mA | (2) |
| standby | $I_{\text {DD }}$ |  |  | 1 | $\mu \mathrm{A}$ | (3) |
| standby preamp. on | $I_{\text {DD }}$ |  | 1.5 |  | mA | (3) |
| Ambient temperature prescaler off | $T_{\text {A }}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |

Test conditions, PLL locked, $\mathbf{R I}=10 \mathbf{M H z}$
for (1)
$f_{1}=50 \mathrm{MHz}$
$V_{\mathrm{FI}}=150 \mathrm{mV}$
NT, RT > 1000
Operation without voltage doubler
for ${ }^{(2)}$
$f_{1}=10 \mathrm{MHz}$
$V_{\text {FI }}=500 \mathrm{mV}$
NT, RT > 1000
Operation without voltage doubler
for ${ }^{(3)}$
$f_{1}=50 \mathrm{MHz}$
$V_{\mathrm{FI}}=150 \mathrm{mV}$
Output circuitry
see application circuit

## Characteristics

|  |  | Test <br> conditions | min. | max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Input signals SDA, SCL |  |  |  |  |  |
| H input voltage | $V_{I H}$ |  | $0.7 \times V_{D D}$ | $V_{D D}$ | V |
| L input voltage | $V_{I L}$ |  | 0 | $0.3 \times V_{D D}$ | V |
| Input capacitance | $C_{I}$ |  | 10 | pF |  |
| Input current | $I_{I M}$ | $V_{I}=V_{D D}=5.5 \mathrm{~V}$ |  | 10 | $\mu \mathrm{~A}$ |

Input signal S/D
Input voltage
L input voltage
Input capacitance
Input current

|  |  | $0.7 \times V_{D D}$ | $V_{D D}$ | $V$ |
| :--- | :--- | :--- | :--- | :--- |
| $V_{I \mathrm{IL}}$ |  | 0 | $0.3 \times V_{D D}$ | V |
| $C_{\mathrm{I}}$ |  |  |  |  |
| $I_{\mathrm{IM}}$ | $V_{I}=V_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  | 10 | pF |
|  |  | 10 | $\mu \mathrm{~A}$ |  |

Input signal RI
Max. input frequency
Input voltage
Input capacitance
Input current

| $f_{1}$ | $V_{D D}=4.5 \mathrm{~V}$ | 30 |  | MHz |
| :--- | :--- | :--- | :--- | :--- |
| $V_{1 \text { rms }}$ | (sine) | 100 |  | mV |
| $C_{I}$ |  |  | 10 | pF |
| $I_{I M}$ | $V_{I}=V_{D D}=4.5 \mathrm{~V}$ |  | 10 | $\mu \mathrm{~A}$ |

## Input signal FI (dual modulus)

Max. input frequency
Input voltage
Input current
Input capacitance

| $f_{1}$ | $V_{D D}=4.5 \mathrm{~V}$ | 30 |  | MHz |
| :--- | :--- | :--- | :--- | :--- |
| $V_{1 \mathrm{rms}}$ | (sine) | 50 | mV |  |
| $I_{\mathrm{IM}}$ | $V_{1}=V_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  | 10 | $\mu \mathrm{C}$ |
| $\mathrm{C}_{1}$ |  |  | 10 | pF |

## Input signal FI (single modulus)

Max. input frequency
Input voltage Input capacitance
Input current
Input frequency

|  | $V_{D D}=4.5 \mathrm{~V}$ | 70 |  | MHz |
| :--- | :--- | :--- | :--- | :--- |
| $f_{1}$ | $V_{\mathrm{DD}}$ | mV |  |  |
| $V_{1 \text { rms }}$ | (sine) | 10 | 10 | pF |
| $\mathrm{C}_{1}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $I_{I M}$ | $V_{1}=V_{D D}=4.5 \mathrm{~V}$ |  | MHz |  |
| $f_{1}$ | $V_{D D}=3 \mathrm{~V}$ |  | 35 |  |

## Output signal SDA, LD (open-drain output)

L output voltage

| $V_{\mathrm{QL}}$ | $\|$$I_{\mathrm{Q}}=3.0 \mathrm{~mA}$ <br> $V_{\mathrm{DD}}=3 \mathrm{~V}$ <br> $C_{\mathrm{L}}=400 \mathrm{pF}$ | 0.4 | V |
| :--- | :--- | :--- | :--- |

## Characteristics

$V_{D D}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

|  |  | Test conditions | max. | typ. | max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output signal PD (tristate output) |  |  |  |  |  |  |
| H current mode L current mode Tristate | $I_{\mathrm{OH}}$ <br> $I_{Q L}$ <br> $I_{0}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & T_{\mathrm{A}}=-25 \text { to } 60^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 1.9 \\ & \pm 0.475 \end{aligned}$ | $\begin{aligned} & \pm 2.5 \\ & \pm 0.625 \\ & \pm 50 \end{aligned}$ | $\begin{aligned} & \pm 3.1 \\ & \pm 0.775 \end{aligned}$ | mA <br> mA <br> nA |

## Output signal FV

 (open-drain output)L output voltage

L output pulse width

| $V_{\mathrm{QL}}$ | $I_{\mathrm{QL}}=1 \mathrm{~mA}$ <br> $V_{\mathrm{DD}}=5 \mathrm{~V}$ <br> $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{QWL}}$ |  | 0.4 | V |

Output signals MOD, PRT (push-pull output)
H output voltage
L output voltage

| $V_{\mathrm{QH}}$ | $I_{\mathrm{QH}}=0.5 \mathrm{~mA}$ <br> $V_{\mathrm{DD}}=5 \mathrm{~V}$ <br>  <br> $V_{\mathrm{QL}}=0.5 \mathrm{~mA}$ <br>  <br> $V_{\mathrm{DD}}=5 \mathrm{~V}$ | $V_{\mathrm{DD}}-0.4$ |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | 0.4 | V |  |

## Output signal MOD

 (open-drain output)L output voltage

| $V_{\mathrm{QL}}$ | $\begin{array}{l}I_{\mathrm{QL}}=0.5 \mathrm{~mA} \\ V_{\mathrm{DD}}=5 \mathrm{~V}\end{array}$ |  | 0.4 | V |
| :--- | :--- | :--- | :--- | :--- |

Output signal LD
(open-drain output)


## Pulse Diagram



Dynamic Characteristics
$V_{D D}=5 \mathrm{~V} ; T_{A}=-40$ to $85^{\circ} \mathrm{C}$

|  |  | Test <br> conditions | min. | max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Input signal RI | $t_{1 \mathrm{R}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  |  |
| Rise time | $t_{\mathrm{IF}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 |  |  |
| Fall time | $t_{\mathrm{IW}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 | ns |  |
| Pulse width |  |  |  |  |  |
|  |  |  |  |  |  |

## Input signal FI

Dual modulus
Rise time
Fall time
Pulse width

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| $t_{\text {IR }}$ | $V_{D D}=5 \mathrm{~V}$ | 3.5 | ns |
| $t_{\mathrm{IF}}$ | $V_{D D}=5 \mathrm{~V}$ | 3.5 |  |
| $t_{\text {IW }}$ | $V_{D D}=5 \mathrm{~V}$ | 3.5 | ns |

Single modulus
Rise time
Fall time
Pulse width

| $t_{\mathrm{IR}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 |  |
| :--- | :--- | :--- | :--- | :--- |
| $t_{\mathrm{IF}}$ | $V_{D D}=5 \mathrm{~V}$ | 5 |  |
| $\mathrm{t}_{\mathrm{IW}}$ | $V_{D D}=5 \mathrm{~V}$ | 10 | ns |

## Pulse Diagram



## Dynamic Characteristics

$V_{D D}=5 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

|  |  | Test conditions | min. | typ. | max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage doubler |  |  |  |  |  |  |
| Output voltage | $V_{Q C}$. | $\begin{aligned} & f_{\mathrm{VD}}=2 \mathrm{MHz} \\ & I_{\mathrm{QC}}=0 \mu \mathrm{~A} \\ & V_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | $-V_{D D}+0.8 \mathrm{~V}$ |  | $V_{\text {D }}$ | v |
| - | $V_{\text {QC }}$ | $f_{\mathrm{VD}}=2 \mathrm{MHz}$ | $-V_{D D}+1.5 \mathrm{~V}$ |  | $V_{D D}$ | v |
|  |  | $\begin{aligned} & I_{\mathrm{QC}}=100 \mu \mathrm{~A} \\ & V_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ |  |  |  |  |
|  | $V_{\text {Qc }}$ | $\begin{aligned} & f_{\mathrm{VD}}=2 \mathrm{MHz} \\ & I_{\mathrm{QC}}=0 \mu \mathrm{~A} \\ & V_{\mathrm{DD}}=3 \mathrm{~V} \end{aligned}$ | $-V_{D D}+0.8 \mathrm{~V}$ |  | $V_{D D}$ | v |
|  | $V_{\text {QC }}$ | $\begin{aligned} & f_{\mathrm{VD}}=2 \mathrm{MHz} \\ & I_{\mathrm{QC}}=100 \mu \mathrm{~A} \\ & V_{\mathrm{DD}}=3 \mathrm{~V} \end{aligned}$ | $-V_{D D}+1.5 \mathrm{~V}$ |  | $V_{D D}$ | v |
| Current consumption | $I_{\text {DD }}$ | $\begin{aligned} & V_{\mathrm{DD}}=5 \mathrm{~V} \\ & I_{\mathrm{QC}}=0 \mu \mathrm{~A} \\ & f_{\mathrm{VD}}=2 \mathrm{MHz} \end{aligned}$ |  | 250 |  | $\mu \mathrm{A}$ |
|  | $I_{\text {DD }}$ | $\begin{aligned} & v_{D D}=3 \mathrm{~V} \\ & I_{\mathrm{QC}}=0 \mu \mathrm{~A} \\ & f_{\mathrm{VD}}=2 \mathrm{MHz} \end{aligned}$ |  | 180 |  | $\mu \mathrm{A}$ |

## Dynamic Characteristics

$V_{D D}=5 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

|  | Test <br> conditions | min. | max. | Unit |  |
| :--- | :---: | :--- | :--- | :--- | :--- |
| Output signal PRT |  |  |  |  |  |
| Rise time | $t_{\mathrm{QR}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 1 | $\mu \mathrm{~s}$ |
| Fall time | $t_{\mathrm{QF}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 1 | $\mu \mathrm{~s}$ |

Output signal FV
Fall time

| $t_{\mathrm{QF}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | ns |
| :--- | :--- | :--- | :--- |

Output signal MOD
Rise time
Fall time
Delay time
L-H on FI
Delay time
$\mathrm{H}-\mathrm{L}$ on Fl

| $t_{\text {QR }}$ | $V_{\text {DD }}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 10 |
| :---: | :---: | :---: |
| $t_{\text {QF }}$ | $V_{D D}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 10 |
| $t_{\text {DQLH }}$ | $V_{D D}=5 \mathrm{~V}, C_{L}=30 \mathrm{pF}$ | 25 |
| $\mathrm{t}_{\text {DOHL }}$ | $V_{D D}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 15 |

## Pulse Diagram



## Transmission Protocol for Programming

## STATUS

SDA
Single Modulus Dual Modulus

| Start | IC- |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | A | 1 | 1 |  |  |
| 2 | D | 1 | 1 |  |  |
| 3 | R | 0 | 0 |  |  |
| 4 | E | 0 | 0 |  |  |
| 5 | S | 0 | 0 |  |  |
| 6 | S | 1 | 1 |  |  |
| 7 | E | 0 | 1 |  |  |
| 8 |  | 0 | 0 |  |  |
| ACK | SUB- |  |  |  |  |
| 1 | A | 0 | 0 |  |  |
| 2 | D | 0 | 0 |  |  |
| 3 | R | 0 | 0 |  |  |
| 4 | E | 0 | 0 |  |  |
| 5 | S | 1. | 1 |  |  |
| 6 | S | 0 | 0 |  |  |
| 7 | E | 0 | 1 | Statusbit |  |
| 8 |  | 0 | 0 |  | 1 |
| ACK |  |  |  |  |  |
| 1 |  |  |  | Low** | High** |
| 2 | S |  |  | off* | on |
| 3 | T |  |  | off* | on |
| 4 | A |  |  | neg. | pos. |
| 5 | T |  |  | 0,625 mA | 2,5 mA |
| 6 | U |  | ubler Frequency | $\div 2$ | $\div 4$ |
| 7 | S |  | ubler Status | off |  |
| 8 |  |  |  | push pull | open drain |
| ACK |  |  |  |  |  |
| Stop |  |  |  |  |  |

* Standby
** PORT-output state

Transmission Protocol for Programming


|  |  | min. | max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Clock frequency | $t_{\mathrm{SCL}}$ | 0 | 100 | kHz |
| Hold period for data at SCL LOW | $t_{\mathrm{tD}, \mathrm{DAT}}$ | 0 |  | $\mu \mathrm{~s}$ |
| Inaktive period before restart of transmission | $t_{\mathrm{BUF}}$ | 4.7 |  | $\mu \mathrm{~s}$ |
| Start condition hold time (the first |  |  |  |  |
| CLOCK pulse is generated after this period) | $t_{\mathrm{HD}, \mathrm{STA}}$ | 4.0 |  | $\mu \mathrm{~s}$ |
| Clock LOW phase | $\mathrm{t}_{\mathrm{L}}$ | 4.7 |  | $\mu \mathrm{~s}$ |
| Clock HIGH phase | $\mathrm{t}_{\mathrm{H}}$ | 4.0 |  | $\mu \mathrm{~s}$ |
| DATA set-up time | $t_{\mathrm{SU}, \mathrm{DATA}}$ | 250 |  | ns |
| SDA and SCL signal rise time | $t_{\mathrm{R}}$ |  | 1 | $\mu \mathrm{~s}$ |
| SDA and SCL signal fall time | $t_{\mathrm{F}}$ |  | 300 | ns |
| SCL clock set-up time on STOP condition | $t_{\mathrm{SU}, \mathrm{STOP}}$ | 4.7 |  | $\mu \mathrm{~s}$ |
| Set-up time for status | $t_{\mathrm{SD}}$ | 500 |  | ns |
| (S/D) programming |  |  |  |  |
| PRT delay time relative to |  |  |  |  |
| stop condition |  |  |  |  |

All figures are referred to the specified input levels $V_{\mathrm{IH}}$ and $V_{\mathrm{IL}}$.

## Pulse Diagrams for ${ }^{2}{ }^{2} \mathrm{C}$ Bus, S/D, PRT



## Application Circuits



Operation: Dual modulus ( $f_{\text {max }}=30 \mathrm{MHz}$ on FI)


Operation: Single modulus ( $f_{\text {max }}=70 \mathrm{MHz}$ on FI)
LF: loop filter

## Application Circuit for VCO Coupling



Operation without voltage doubler (status bit $7=0$ )


Operation without voltage doubler (status bit $1=0$ )
LF: loop filter


## Pulse Diagram

## Phase Detector



PD


LD


The following requirements are made for the loop filter configuration:
a) the PLL should behave as a $\mathrm{PT}_{2}$ network,
b) an additional time constant should provide effective attenuation of the reference frequency lines in the spectrum.

The network shown satisfies these requirements.

## Loop filter



$$
\begin{gather*}
F(S)=\frac{1+s \tau_{2}}{s C_{1}\left(1+s \tau_{2} \frac{1}{\mathrm{~K}}\right)}  \tag{1}\\
\tau_{2}=C_{2} \times R_{2}
\end{gather*}
$$

Fig. 1

According to Gardner /1/ this circuit corresponds to a PLL, type 2, 3rd order. A deeper examination of this control circuit can be made in the Bode diagram (fig. 3).

Complete control circuit with corresponding frequency response of the open loop circuit.


Fig. 2

$$
\begin{align*}
F_{\mathrm{O}} & =\frac{K_{\mathrm{vco}} K_{\Phi} K_{\mathrm{N}}\left(1+\mathrm{s} \tau_{2}\right) \mathrm{e}^{\mathrm{s} T_{\mathrm{t}}}}{\mathrm{sC} C_{1}\left(1+\mathrm{s} \tau_{2} \frac{1}{K}\right)}  \tag{2}\\
K & =\frac{C_{2}}{C_{1}}+1
\end{align*}
$$

Bode diagram for the open loop control circuit, normalised to $\omega_{N}=1$


Fig. 3

In this diagram a point $\omega_{N}$ is indicated where the true curve cuts the asymptotic amplitude characteristic. Also the phase edge $\omega_{\mathrm{r}}$ reaches its maximum exactly at this point, which can be calculated from $\omega_{N}=\sqrt{\omega \tau_{2} \times \omega \tau_{2} \times K}$
In the region of this point the amplitude characteristic approaches a positive slope of $20 \mathrm{~dB} / \mathrm{dec}$. There is therefore the possibility of being able to describe the control circuit with the $\mathrm{PT}_{2}$ parameter attenuation d and the self-resonant frequency $\omega_{\mathrm{N}}$. In order to obtain the required phase edge at the point $\omega_{N}$, the ratio K of the time constants (see fig. 2) is varied.

With regard to applications it is interesting to know after which period $t$ a given tolerance band $B$ is entered but not left again for a step change in frequency. The step response of a $\mathrm{PT}_{2}$ network is therefore analysed with $\mathrm{d}<1$.

## Transient Response



Fig. 4

The computational formulae result from these observations. The chosen attenuation factor $d$, the stabilization period $T_{\text {OFF }}$ and the tolerance band $B$. The natural frequency $\omega_{N}$ can be calculated from these given parameters.

$$
\begin{align*}
& \omega_{N}=\frac{-\ln \left(B \sqrt{\left.1-d^{2}\right)}\right.}{d \times T}  \tag{5}\\
& A=\operatorname{tg}\left(\frac{\omega_{N}}{\omega_{\text {REF }}}+\arctan (2 d)\right)  \tag{6}\\
& K \quad=\left(A+\sqrt{A^{2}+1}\right)^{2} \tag{7}
\end{align*}
$$

The relationship 7 can be simplified for the case $\omega_{N} \ll \omega_{\text {REF }}$ to
$K \quad=\left(2 d+\sqrt{4 d^{2}+1}\right)^{2}$
If the parameters $K_{\Phi}, K_{\mathrm{vco}}$ and $N$ are known, the loop filter elements $C_{1}, C_{2}$ and $R_{2}$ can be calculated.
$C_{1}=\frac{K_{\mathrm{VCO}} \times K_{\Phi}}{N \omega_{N^{2}} \times \sqrt{K}}$
$C_{2}=(K-1) C_{1}$
$R_{2}=\frac{\sqrt{K}}{\omega_{N} \times C_{2}}$

## Application Example

The frequency range should be varied in steps of 25 kHz with half channel displacement. The reference frequency is therefore set to $t_{\text {REF }}=12.5 \mathrm{kHz}$. The IF bandwidth is 6 kHz . For a change of channel, the oscillator frequency should have be so close to the final frequency in the given time of 10 ms , that the channel can be evaluated. The tolerance band is chosen as $1 / 4$ of the IF bandwidth.
$B=\frac{1,5 \mathrm{kHz}}{25 \mathrm{kHz}}=0,06$
Phase detector constant $\quad K_{\Phi}=\frac{I-(-I)}{4 \pi}=0,318 \frac{\mathrm{~mA}}{\mathrm{rad}}$
VCO constant

$$
\begin{aligned}
& K_{\mathrm{Vco}}=5,03 \times 10^{6} \frac{\mathrm{rad}}{\mathrm{Vs}} \\
& d=d_{\mathrm{opt}}=0,7
\end{aligned}
$$

$f_{\text {min }}=900,0125 \mathrm{MHz}$
$f_{\text {max }}=900,9875 \mathrm{MHz}$
$N_{\text {min }}=\frac{f_{\text {min }}}{f_{\text {REF }}}=72001$
$N_{\text {max }}=\frac{f_{\text {max }}}{f_{\text {REF }}}=72079$
The PLL should be designed for the average dividing factor $N$ :
$\bar{N}=\sqrt{N_{\max } \times N_{\min }}=72040$
$\omega_{N}=\frac{-\ln \left(B \sqrt{\left.1-d^{2}\right)}\right.}{d \times T_{\text {off }}}=4501 / \mathrm{s}$
$A=\tan \left(\frac{\omega_{N}}{\omega_{\text {REF }}}+\arctan (2 d)\right)$
$K=\left(A+\sqrt{A^{2}+1}\right)^{2}$
$C_{1}=\frac{K_{\Phi} K_{V C O}}{N \times \omega_{N}{ }^{2} \times \sqrt{K}}=34,8 \mathrm{nF} \quad 33 \mathrm{nF}$ selected
$C_{2}=(K-1) C_{1}=308 \mathrm{nF} \quad 300 \mathrm{nF}$ selected
$R_{2}=\frac{\sqrt{K}}{\omega_{N} \times C_{2}}=22,6 \mathrm{k} \Omega \quad 22.6 \mathrm{k} \Omega$ selected

## Explanation of Symbols:

PFD Phase Frequency Detector
$N \quad$ Divider ratio
$f_{\text {vco }} \quad$ VCO frequency
$K_{N} \quad$ Transfer coefficient of the divider
$K_{\Phi} \quad$ Transfer coefficient of the PFD
$K_{\text {vco }} \quad$ Transfer coefficient of the VCO
$T_{d} \quad$ Dead time
$f_{\text {REF }} \quad$ Reference frequency
$F_{0} \quad$ Frequency response of the open loop control circuit
$K \quad$ Ratio relationship of the time constants
$B \quad$ Tolerance band
$T_{\text {off }} \quad$ Setting time
d Attenuation damping factor
$\omega_{N} \quad$ Natural frequency of the loop
$I \quad$ Output current of the PFD

## Literature:

Gardner, Floyd: Charge-Pump Phase Locked Loops IEEE Vol. COM-28, 11.80

ICs for Sensing Applications

## SIEMENS

## HKZ 101 <br> Hall-Effect Vane Switch

The Hall-effect vane switch HKZ 101 is a contactless switch consisting of a monolithic integrated Hall-effect circuit and a special magnetic circuit hermetically sealed in a plastic package. The switch is actuated by a shoft-iron vane which is passed through the air gap between magnet and Hall sensor.
The main application field is in cars, i.e. as a breakerless trigger in electronic ignition systems. Numerous industrial applications can be found in control engineering, especially in those areas where switches must operate maintenance-free under harsh environmetal conditions (e.g. rpm sensor, limit switch, position sensor, speed measurement, shaft encoder, scanning of coding disks, etc.).

## Features

- Contactless switch with open collector output ( 40 mA )
- Static switching
- High switching frequency
- Hermetically sealed with plastic
- Unaffected by dirt, light, vibration
- Large temperature and voltage range
- Integrated overvoltage protection
- High interference immunity


## Special package



## Function

The Hall-effect switch is actuated by a soft-iron vane that passes through the air gap between magnet and Hall-effect sensor. The vane short-circuits the magnetic flux before the Hall-effect sensor, as shown in figure 1. The open collector output is conductive (LOW) when the vane is outside the air gap, and blocks (HIGH) when the vane is introduced into the air gap. The output remains HIGH as long as the vane remains in the air gap. This static function does not require a minimum operating frequency. The output signal shape is independent of the operating frequency.
The circuit features integrated overvoltage protection against most of the voltage peaks occurring in automotive and industrial applications. The output stage has a Schmitt trigger characteristic. Most electronic circuits can be driven directly due to the open collector output current of max. 40 mA .

## Principle of operation



Figure 1

## Mechanical characteristics

The Hall-effect vane switch is hermetically sealed in a special plastic, so that it can also be used under harsh environmental conditions. The package is waterproof, vibration-resistant and resistant to gasoline, oil and salt. Two tubular rivets are incorporated in the package to mount the sensor on its carrier plate. The circuit has three flexible leads for power supply and output.

## Application notes

The output current of the "open collector" must be limited to the maximum permissible value by a load resistor adapted to the application.
For optimum efficiency of the integrated overvoltage protection, it is suggested that a resistor of approx. $100 \Omega$ be provided in the component's power supply to limit the current.


## Maximum ratings

Supply voltage
Output voltage in OFF-state
Inverse supply current (limited externally) Output current Inverse output current Ambient temperature during operation Storage temperature

Thermal resistance (system-air)

|  | Test conditions | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $v_{\text {s }}$ | $T_{\text {amb }}=25^{\circ} \mathrm{C}$ | -1.2 | 24 30 | $v$ |
| $V_{Q}$ |  | -0.8 | 30 | V |
| $-I_{S}$ | $T_{\text {amb }} \leq 80^{\circ} \mathrm{C}$ |  | 200 | mA |
| $I_{0}$ | without vane |  | 40 | mA |
| $-I_{0}$ |  |  | 30 | mA |
| $T_{\text {amb }}$ |  | -40 | 135 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  |  | 170 | K/W |

## Operating range

Ambient temperature Supply voltage Vanel': thickness
width
gap length
immersion depth
gap height
$T_{\mathrm{amb}}$
$V_{\mathrm{S}}$
a
b
c
h
d

| -40 | 130 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- |
| 4.5 | 24 | V |
| 0.5 |  | mm |
| 8 |  | mm |
| 8 |  | mm |
| 4.6 | 9 | mm |
| $17.3-\mathrm{h}$ |  | mm |

[^12]
## Characteristics

$V_{\mathrm{s}}=5 \mathrm{~V}$ to 18 V ;
$T_{\text {amb }}=-30^{\circ} \mathrm{C}$ to $130^{\circ} \mathrm{C}$
Output saturation voltage

Output reverse current
Supply current
Delay time
Overvoltage protection

- Supply voltage ( $V_{\mathrm{S}}$ )
- Output ( $V_{\mathrm{Q}}$ )

|  | Test conditions | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {Q sat }}$ | without vane |  |  |  |
|  | $I_{Q}=40 \mathrm{~mA}$ |  |  |  |
|  | $\begin{aligned} & T_{\text {amb }}=-30 \text { to } 110^{\circ} \mathrm{C} \\ & T_{\mathrm{amb}}=10 \text { to } 130^{\circ} \mathrm{C} \end{aligned}$ |  | 0.4 0.6 | V |
| $I_{\text {QR }}$ | with vane |  | 10 | $\mu \mathrm{A}$ |
| $I_{\text {S }}$ | without vane |  | 12 | mA |
| $t_{\text {LH, }} t_{\text {HL }}$ | $I_{Q}=40 \mathrm{~mA}$ |  | 1 | $\mu \mathrm{s}$ |
| $v_{\text {sz }}$ |  |  | 42 | v |
| $v_{\text {so }}$ | $I_{S}=16 \mathrm{~mA}$ | 32 | 42 | V |

## Switching point characteristics

## Definitions

In most applications, the switching point is set exactly by mechanical adjustment, thus compensating all mechanical tolerances in the system including the scatter of the Hall-effect vane switch. For the function of the device in operation, only the deviations of those characteristics depending on temperature and operating voltage are important.
The characteristic values of the switching points are, therefore, not directly referred to the mechanical dimensions of the vane switch, but to an electrically defined symmetry $\mathrm{B}_{0}$ according to formula 1):

$$
\text { 1) } \begin{aligned}
& B_{0}=\left(O N_{\text {left }}+O F F_{\text {left }}+O N_{\text {right }}+O F F_{\text {right }}\right): 4 \\
& B_{0}=A_{0} \pm 0.3 \mathrm{~mm}
\end{aligned}
$$

The definition of the operate and release points is shown in figure 2.
Operate point $f_{O N}$ is obtained by subtracting the measured ON operate value from the reference point $\mathrm{B}_{0}$ :
2) $f_{O N}=O N_{\text {right }}-B_{0}=B_{0}-O N_{\text {left }}$

The release point $f_{\text {off }}$ is calculated from the difference between the appropriate ON and OFF points:
3) $f_{\text {OFF }}=O N_{\text {right }}-O F F_{\text {right }}=O F F_{\text {left }}-O N_{\text {left }}$
$f_{\text {ON }}$ and $f_{\text {OFF }} 0$ are the switching points measured for the individual component under normal conditions ( $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ ) within the characteristic device deviation
The deviations of the operate and release points are defined according to 4):

$$
\text { 4) } \begin{aligned}
\Delta f_{\text {ON }} & =f_{\text {ON }}-f_{\text {ON }} \\
\Delta f_{\text {OFF }} & =f_{\text {OFF }}-f_{\text {OFF } O}
\end{aligned}
$$

## Switching point definitions



Figure 2

## Mechanical measurement conditions



Figure 3

## Switching point characteristics

Vane: $a=0.75 \mathrm{~mm}, \mathrm{~b}=8 \mathrm{~mm}, \mathrm{c}=10 \mathrm{~mm}$
Position: center of air gap
$V_{S}=5 \mathrm{~V}$ to 18 V

HKZ 101
Operate point Deviations

Release point Deviations

|  | Test conditions | Lower <br> limit B | typ | Upper <br> limit $A$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $f_{\mathrm{ONO}}$ | $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 0.85 | 1.45 | 2.05 | mm |
| $\Delta f_{\mathrm{ON}}$ | $T_{\mathrm{amb}}=-30$ to $25^{\circ} \mathrm{C}$ | -0.4 | +0.15 | +0.7 | mm |
|  | $T_{\mathrm{amb}}=25$ to $80^{\circ} \mathrm{C}$ | -0.2 | +0.15 | +0.4 | mm |
|  | $T_{\mathrm{amb}}=80$ to $130^{\circ} \mathrm{C}$ | -0.4 | +0.2 | +0.7 | mm |
| $f_{\mathrm{OFFO}}$ | $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 1.54 | 2.54 | 3.54 | mm |
| $\Delta f_{\mathrm{OFF}}$ | $T_{\mathrm{amb}}=-30$ to $25^{\circ} \mathrm{C}$ | -0.8 | +0.3 | 1.4 | mm |
|  | $T_{\mathrm{amb}}=25$ to $80^{\circ} \mathrm{C}$ | -0.4 | +0.3 | 0.8 | mm |
|  | $T_{\mathrm{amb}}=80$ to $130^{\circ} \mathrm{C}$ | -0.8 | +0.4 | 1.4 | mm |

## SAS 231 W <br> Hall-Effect IC with Output Voltage Proportional to Magnetic Field

## Pin Configuration



0112-1

The IC SAS 231 generates an output voltage proportional to the magnetic flux density. The output voltage increases when the south pole of a magnet approaches the top surface of the chip. The zero point is adjusted by external components. The steepness of the characteristic curve $V_{Q}$ as a function of $B$ can be varied by external components.

## Absolute Maximum Ratings*

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) $\qquad$
Output Current (IQ) $\qquad$ .10 mA
Storage Temperature $\left(\mathrm{T}_{\text {stg }}\right) \ldots . .-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) 4.75 V to 15 V

Output Current $\left(I_{Q}\right)$ .5 mA
Ambient Temperature $\left(T_{A}\right)$ $\qquad$ $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameter | Symbol | Conditions |  | Limits |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Units |  |  |  |  |
| Open-Loop Supply Current <br> Consumption | Is | $\mathrm{R}_{\mathrm{L}}=\infty$ |  | Min | Typ | Max |
| Output Voltage | $\mathrm{V}_{\mathrm{Q}}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 0.05 |  | $\mathrm{~V}_{\mathrm{S}}-2$ | V |
| Steepness <br> (without Adjustment) | S |  | 60 | 100 | 140 | $\mathrm{mV} / \mathrm{mT}$ |
| "Zero" Component <br> Linearity Error <br> $\left(\right.$ Referred to $\left.\mathrm{V}_{\mathrm{Q}}=\frac{\mathrm{V}_{\mathrm{S}}}{2}\right)$ | $\mathrm{B}_{0}$ | $\mathrm{~V}_{\mathrm{Q}}=0.5 \mathrm{~V}$ | -35 |  | 35 | mT |
| Temperature Coefficient | $\alpha$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | 0.4 |  | $\mathrm{mT} / \mathrm{k}$ |

## Application Circuit



Output Characteristic without Adjustment
v Output Voltage versus Flux Density


## SIEMENS

## TCA 205 A; K <br> Proximity Switch

This IC is intended for applications in inductive proximity switches. The outputs switch when the oscillation is damped, e.g. by the approach of a metal object.

## Operation schematic



## Features

- Large supply voltage range
- High output current
- Antivalent outputs
- Adjustable switching distance
- Adjustable hysteresis
- Turn-on delay


## Maximum ratings

| Supply voltage | $V_{S}$ | 30 | V |
| :--- | :--- | :--- | :--- |
| Output voltage | $V_{\mathrm{Q}}$ | 30 | V |
| Output current | $I_{\mathrm{Q}}$ | 50 | mA |
| Junction temperature | $T_{j}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) | TCA 205 A | $R_{\text {th SA }}$ | 85 |

## Operating range

Supply voltage
Ambient temperature
$V_{S}$
4.75 to 30

- 25 to 85

Characteristics
$V_{S}=12 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Open-loop supply current consumption
L output voltage per output
H output current per output Integrating capacitance Internal resistance at 3
Threshold voltage at 3
Distance adjustment
Hysteresis adjustment Distance adjustment Hysteresis adjustment $\}$ circuit 2
Turn-on delay
Oscillating frequency
Switching frequency without $C_{I}$

|  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{S}$ | open pins |  | 1 | 2 | mA |
| $V_{Q L}$ | $I_{Q L}=5 \mathrm{~mA}$ |  | 0.8 | 1 | V |
| $V_{Q L}$ | $I_{Q L}=50 \mathrm{~mA}$ |  | 1.25 | 1.5 | V |
| $I_{\text {QH }}$ | $V_{Q H}=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $C_{1}$ |  |  | 10 |  | nF |
| $\mathrm{R}_{3}$ |  | 200 | 350 | 660 | $\mathrm{k} \Omega$ |
| $V_{\text {S3 }}$ |  |  | 1.3 | 1.5 | $V$ |
| $R_{\text {di }}$ |  | 6 |  |  | $k \Omega$ |
| $R_{\text {hy }}$ |  |  |  |  | $k \Omega$ |
| $R_{\text {di }}$ | $R_{\text {hy }} \rightarrow \infty$ |  |  |  | $k \Omega$ |
| $R_{\text {hy }}$ | $R_{\text {di }} \rightarrow \infty$ | 61) |  |  | $k \Omega$ |
|  |  |  | 200 |  | $\mathrm{ms} / \mu \mathrm{F}$ |
| $f_{\text {Osc }}$ |  | 0.015 |  | 1.5 | MHz |
| $f_{s}$ |  |  |  | 5 | kHz |

[^13]
## Pin configurations

TCA 205 A
Ground 1414 Hysteresis
Distance 2
Integrating
capacitance

TCA 205 K


## Block diagram



## Schematic circuit diagrams

Oscillator


Turn-on delay


Integrating capacitor


Outputs


## Application circuit

with 1 coil as proximity switch _ _ _
with 2 coils as slot switch _._...
$L_{0}, C_{0}$ oscillator
$R_{\mathrm{di}} \quad$ distance adjustment
$R_{\text {hy }} \quad$ hysteresis adjustment
$C_{I} \quad$ integrating capacitor
$C_{D}$ delay capacitor

The resistance of distance and hysteresis $R_{\mathrm{di}}$ and $R_{\text {hy }}$, for proximity switch TCA $205 \mathrm{~A} ; \mathrm{K}$ may be applied as follows:

## 1. Series hysteresis



## 2. Parallel hysteresis



Circuit 1 is more suitable for proximity switches with oscillator frequencies of $f>200 \mathrm{kHz}$ to 300 kHz , and small distances. Circuit 2 is more favorable for AF proximity switches having larger distances. This is due to the lower $R_{\text {hy }}$ values enabled by circuit 1 (min. $0 \Omega$ ) compared with circuit $2(\min .6 \mathrm{k} \Omega)$. Starting at frequencies of 200 kHz , high $R_{\text {hy }}$ values effect in addition to the hysteresis also the oscillator phase. Practical applications, however, require little phase response to receive a clear evaluation.

Application example for a proximity switch
Coil data
$\begin{array}{ll}\text { pot core } & \text { B65939-A-X22 } \\ \text { coil former } & \text { B65940-A-M1 }\end{array}$
$\varnothing=25 \mathrm{~mm} \times 8.9 \mathrm{~mm}$
$L=642 \mu \mathrm{H}$
$n=100$ CuLS $30 \times 0.05$
Measuring plate $\quad 30 \mathrm{~mm} \times 30 \mathrm{~mm} \times 1 \mathrm{~mm}, \mathrm{Fe}$
Circuitry
$R_{\mathrm{di}}=56$ to $200 \mathrm{k} \Omega$, metal layer
$R_{\text {hy }}=\infty$
circuit 2
$C_{0}=1500 \mathrm{pF}$, STYROFLEX
$f=162 \mathrm{kHz}$

## Switching distance versus ambient temperature



## SIEMENS

## TCA 305 A; G TCA 355 B; G Proximity Switch

The devices TCA 305 and TCA 355 contain all the functions necessary to design inductive proximity switches. By approaching a standard metal plate to the coil, the resonant circuit is damped and the outputs are switched.

## Operation schematic: see TCA 205

The types TCA 305 and TCA 355 have been developed from the type TCA 205 and are outstanding for the following characteristics:

- Lower open-loop current consumption; $I_{\mathrm{S}}<1 \mathrm{~mA}$
- Lower output saturation voltage
- The temperature dependency of the switching distance is lower and the compensation of the resonant circuit TC (temperature coefficient) is more easily possible.
- The sensitivity is greater, so that larger switching distances are possible and coils of inferior quality can be used.
- The switching hysteresis remains constant as regards temperature, supply voltage and switching distance.
- The TCA 305 even functions without external integrating capacitance. With an external capacitance (or with RC combination) good noise suppression can be achieved.
- The outputs are temporarily short-circuit proof (approx. 10 s to 1 min depending on the package)
- The outputs are disabled when $V_{S}$ <approx. 4.5 V and they are enabled when the oscillator is working steadily (from $V_{\text {Smin }}=5 \mathrm{~V}$ )
- Higher switching frequencies can be obtained.
- Miniature packages


## Logic functions

| Oscillator | Outputs |  |
| :--- | :--- | :--- |
|  | Q | $\overline{\mathrm{Q}}$ |
| not damped <br> damped | H | L |
|  | L | H |

## Pin configuration

TCA 305 A


TCA 355 B


TCA 355 G


## Block diagram


2) Connected internally in case of TCA 355

Maximum ratings
Supply voltage
Output voltage
Output current
Distance, hysteresis resistance
Capacitances
Junction temperature
Storage temperature range
Thermal resistance (system-air) TCA 305 A
TCA 305 G

| $V_{\text {S }}$ | 35 | V |
| :---: | :---: | :---: |
| $V_{Q}$ | 35 | $\checkmark$ |
| $I_{\text {Q }}$ | 50 | mA |
| $R_{\text {dij }} R_{\text {hy }}$ | 0 | $\Omega$ |
| $\mathrm{C}_{\mathrm{l}}, \mathrm{C}_{\mathrm{d}}$ | 5 | $\mu \mathrm{F}$ |
| $T_{\text {j }}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {th SA }}$ | 85 | K/W |
| $R_{\text {th SA }}$ | 140 | K/W |

## Operating range

Supply voltage
Oscillator frequency
Ambient temperature

| $V_{\mathrm{S}}$ | 5 to 30 | V |
| :--- | :--- | :--- |
| $f_{\mathrm{OSC}}$ | 0.015 to 1.5 | MHz |
| $T_{\mathrm{A}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Open-loop current consumption Reference voltage
L output voltage
per output
H output current
per output
Threshold at 3
Hysteresis at 3
Turn-on delay
Switching frequency w/o $C_{1}$

|  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S }}$ | outputs open |  | 0.6 | 1.0 | mA |
| $V_{\text {ref }}$ | $I_{\text {ref }}<10 \mu \mathrm{~A}$ |  | 3.2 |  | V |
| $V_{Q L}$ | $I_{\text {QL }}=5 \mathrm{~mA}$ |  | 0.04 | 0.15 | V |
| $V_{Q L}$ | $I_{Q L}=25 \mathrm{~mA}$ |  | 0.10 | 0.35 | V |
| $V_{Q L}$ | $I_{Q L}=50 \mathrm{~mA}$ |  | 0.22 | 0.75 | V |
| $I_{Q H}$ | $V_{Q H}=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {S }}$ |  |  | 2.1 |  | V |
| Vhy |  | 0.4 | 0.5 | 0.6 | V |
| $t_{d o n}$ $f_{\mathrm{s}}$ | $T_{\text {A }}=25^{\circ} \mathrm{C}$ | -25\% | 600 | $-25 \%$ | $\begin{aligned} & \mathrm{ms} / \mu \mathrm{F} \\ & \mathrm{kHz} \end{aligned}$ |

## Maximum ratings

Supply voltage
Output voltage
Output current
Distance, hysteresis resistance
Junction temperature
Storage temperature range
Thermal resistance (system-air)
TCA 355 B
TCA 355 G

|  |  |  |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 35 | V |
| $V_{\mathrm{Q}}$ | 35 | V |
| $I_{\mathrm{Q}}$ | 50 | mA |
| $R_{\text {dl }} R_{\text {hy }}$ | 0 | $\Omega$ |
| $T_{\mathrm{l}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 to 125 |  |
|  |  |  |
| $R_{\text {th SA }}$ | 135 | K/W |
| $R_{\text {th SA }}$ | 200 | K/W |

## Operating range

Supply voltage
Oscillator frequency
Ambient temperature

| $V_{S}$ | 5 to 30 | V |
| :--- | :--- | :--- |
| $f_{\text {OSC }}$ | 0.015 to 1.5 | MHz |
| $T_{\mathrm{A}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V} ; T_{\mathrm{A}}=-25$ to $85^{\circ} \mathrm{C}$
Open-loop current consumption
L output voltage per output

H output reverse current
per output
Threshold at 3
Hysteresis at 3
Switching frequency w/o $C_{I}$

|  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S }}$ | outputs open |  | 0.6 | 1.0 | mA |
| $V_{\text {QL }}$ | $I_{\text {QL }}=5 \mathrm{~mA}$ |  | 0.04 | 0.15 | V |
| $V_{\text {QL }}$ | $I_{\text {QL }}=25 \mathrm{~mA}$ |  | 0.10 | 0.35 | V |
| $V_{\text {QL }}$ | $I_{\text {QL }}=50 \mathrm{~mA}$ |  | 0.22 | 0.75 | V |
| $I_{\text {QH }}$ | $V_{Q H}=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {S }}$ |  |  | 2.1 |  | V |
| $V_{\text {hy }}$ |  | 0.4 | 0.5 | 0.6 | V |
| $t_{\text {s }}$ |  |  |  | 5 | kHz |



## Schematic circuit diagrams

Oscillator


Integrating capacitor


Turn-on delay for TCA 305


## Outputs



Application circuits


| $L_{0}, C_{0}$ | Resonant circuit |
| :--- | :--- |
| $R_{\mathrm{hy}}$ | Hysteresis adjustment |
| $R_{\mathrm{di}}$ | Distance adjustment |
| D | Temperature compensation of the resonant circuit; <br> possibly with series resistance for the purpose of adjustment. <br> The diode is not absolutely necessary. |
|  | Whether it is used or not depends on the temperature coefficient <br> of the resonant circuit. |
| $R_{\mathrm{l}} ; C_{\mathrm{I}}$ | Integration element |
| $\mathrm{C}_{\mathrm{d}}$ | Delay capacitor |

Dimensioning examples in accordance with CENELEC Standard (flush)

|  | M 12 | M 18 | M 30 |
| :---: | :---: | :---: | :---: |
| Ferrite pot core | M33 $(7.35 \times 3.6) \mathrm{mm}$ | $\mathrm{N} 22(14.4 \times 7.5) \mathrm{mm}$ | $\mathrm{N} 22(25 \times 8.9) \mathrm{mm}$ |
| Number of turns | 100 | 80 | 100 |
| Cross section of wire | 0.1 CuL | $20 \times 0.05$ | $10 \times 0.1$ |
| $L_{0}$ | $206 \mu \mathrm{H}$ | $268 \mu \mathrm{H}$ | $585 \mu \mathrm{H}$ |
| $\mathrm{C}_{0}$ (STYROFLEX ${ }^{\text {® }}$ ) | 1000 pF | 1.2 nF | 3.3 nF |
| $f_{\text {OSC }}$ | appr. 350 kHz | appr. 280 kHz | appr. 115 kHz |
| Sn | 4 mm | 8 mm | 15 mm |
| $R_{\text {A }}$ (Metal) | $8.2 \mathrm{k} \Omega+330 \Omega$ | $33 \mathrm{k} \Omega$ | $22 \mathrm{k} \Omega+2.7 \mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{d}}$ | 100 nF | 100 nF | 100 nF |

## Note:

At pin 3 (integrating capacitance) we recommend a capacitor of typ. 1 nF . To increase noise immunity this capacitor can be substituted by an RC circuit with, e.g., $R_{\mathrm{I}}=1 \mathrm{M} \Omega$ and $C_{I}=10 \mathrm{nF}$.

## SIEMENS

## TFA 1001 W <br> Photodiode with Amplifier

The bipolar IC TFA 1001 W contains a photodiode and an amplifier. At its output (open NPN collector), the TFA 1001 W supplies a current directly proportional to the illuminance. Another pin permits a linearized characteristic curve at low illuminances and can be used to inhibit the output.

## Application

- Exposure meters
- Exposure control systems
- Electronic flashes
- Optical follow-up control
- Smoke detectors
- Linear optocouplers
- Color identification


## Features

- High sensitivity
- High output current linearity
- Good spectral sensitivity
- Low current consumption
- Wide modulation range
- Large operating voltage range


## Pin configuration



## Maximum ratings

Supply voltage
Output current
Power dissipation
Junction temperature
Storage temperature
Thermal resistance (system-air)

Characteristics at $T_{\text {amb }}=25^{\circ} \mathrm{C}$, supply voltage applied to pin 5

Supply voltage
Current consumption at $E_{v}=0 \mathrm{~lx}$
Ambient temperature (during operation)
Illuminance
Sensitivity in range
$E_{\mathrm{v}}=1 \mathrm{~lx}$ to 1000 lx
Output current at
$E_{\mathrm{v}}=0.05 \mathrm{~lx}$
$E_{v}=1 \mathrm{~lx}$
$E_{\mathrm{v}}=1000 \mathrm{~lx}$
$E_{v}=5000 \mathrm{~lx}$
Stabilized voltage at pin 6
Supply voltage dependence of stabilized voltage $V_{\text {stab }}$
Temperature dependence of stabilized voltage $V_{\text {stab }}$

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ |  | 15 | V |
| $I_{\mathrm{Q}}$ |  | 50 | mA |
| $P_{\text {tot }}$ |  | 200 | mW |
| $T_{\mathrm{j}}$ |  | 100 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 250 | $\mathrm{~K} / \mathrm{W}$ |


|  | Lower limit B | typ | Upper <br> limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {S }}$ | 2.5 |  | 15 | V |
| $I_{\text {S }}$ | -10 |  | 1 | mA |
| $T_{\text {amb }}$ |  |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $E_{v}$ | 0 |  | 5000 | Ix |
| S | 2.5 | 5 | 7.5 | $\mu \mathrm{A} / \mathrm{l} x$ |
| $I_{\text {Q }}$ |  | 0.25 |  | $\mu \mathrm{A}$ |
| $I_{\text {Q }}$ | 2.5 | 5 | 7.5 | $\mu \mathrm{A}$ |
| $I_{Q}$ | 2.5 | 5 | 7.5 | mA |
| $I_{\text {Q }}$ |  | 25 |  | mA |
| $V_{\text {stab }}$ | 1.2 | 1.35 | 1.5 | V |
| $\Delta V_{\text {stab }} / \Delta V_{\mathrm{S}}$ |  | 2 | . | $\mathrm{mV} / \mathrm{V}$ |
| $\Delta V_{\text {stab }} / \Delta T_{\text {amb }}$ |  | $-0.3$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

## Photocurrent versus illuminance



## Possible applications of TFA 1001 W as light/current transducer

1) for operating voltage 2.5 to 15 V

2) for low operating voltage 1.2 to 1.5 V

3) for especially low illuminance down to 0.01 lx


In case of low illuminance (see characteristic: output current versus illuminance), the output current can be balanced by means of the adjustment control $R_{1}$. The lower range of the output characteristic can be linearized even more by setting a dark current of about 5 nA .

## Dynamic behavior



The dynamic behavior can be influenced at connection 2 by connecting capacitors.


Attenuation $\mathrm{A}=\frac{I_{\mathrm{Q}}(f)}{I_{\mathrm{Q}}(f=0)}$

## Inhibiting the output



The output can be inhibited by connecting the balancing input with the stabilized voltage (switch, PNP transistor, FET).


Relative output current versus ambient temperature in range $E_{v}=1 \mathrm{~lx}$ to 1000 lx


## Application examples

## Simple threshold switch with TAB 1453 A op amp



The illustration shows a simple threshold switch as can, for example, be used in cameras to change the aperture or indicate the illuminance. Operational amplifier TAB 1453 A serves as comparator. It has a PNP input and is able to operate at very low supply voltage.
The output is an open collector which can switch currents up to 70 mA .
Since the stabilized voltage at pin 6 is used as reference voltage, the circuit is highly independent of the supply voltage.

## Shutter speed or exposure control



The illustration above shows a light/time control which can, e.g. be used to control the shutter speed in cameras or for exposure time control in enlargers. This circuit operates also largely independently of the supply voltage. A further essential advantage is, that for the major part of the exposure time the comparator input current is insignificant as the corresponding input transistor remains fully off-state. By means of potentiometer $P$, the operating range can be extended to lower illuminance values. Opening the switch starts the exposure, and capacitor $C$ is charged from pin 4 of the photo IC. The comparator switches if the voltage $V_{C}$ falls below the reference voltage determined by resistors $R_{1}$ and $R_{2}$. The relationship between illuminance and time is defined by capacitor $C$ and precision adjustment is possible by means of $V_{1} ; V_{1}$, however, must not become less than 0.4 V .

The dark current may be set in the circuit by means of potentiometer $P$. For this purpose, capacitor $C$ is removed. $P$ is then adjusted in darkness such that the output of the comparator is just blocked. Capacitor $C$ is then inserted. (See illustration below).


Schematic circuit diagram for an electronic flash control


TFA 1001 W can also be used for electronic flash control. It must, however, be ensured that the illuminance does not exceed 5 klx ; use a grey filter if necessary. To be able to control very short times, it is useful to connect an additional capacitor to pin 1.

## Combined aperture and exposure control



The aperture and exposure control may be combined, with the information for aperture switching being taken from the total current of the photo IC (voltage drop at $R_{5}$ ).

## Aperture follow-up control for cine cameras



The op amp compares the voltage drop at $R_{3}$, generated by the photoelectric current, with a reference voltage derived from the stabilized voltage, and controls the aperture via motor M .

## Light/frequency transducer



Sensitivity: approx. $600 \mathrm{~Hz} / \mathrm{lx}$
Range: $\quad 4 \mathrm{~Hz}$ to 400000 Hz

- High resolution
- Fully temperature-compensated
- Wide operating voltage range
- High operating voltage suppression
- Wide dynamic range (5 decades)

Particularly suitable for digital processing.

## TLE 4901 F, TLE 4901 K Integrated Hall-Effect Switch for Alternating Magnetic Fields

- Low Switching Thresholds with Good LongTerm Stability
- High Interference Immunity
- Overvoltage Protection
- Extended Temperature Range $-40^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$
- Insensitive to Mechanical Stress
- Flat Plastic Package ( 1.5 mm ) or Micropack


The Hall-effect IC TLE 4901 is a static contactless switch operated by an alternating magnetic field. The output is switched to the conducting state by the south pole of the magnetic field and blocked by its north pole.

The IC is provided with an integrated overvoltage protection against most of the transients occuring in automotive and industrial applications.

The IC is particularly intended as an rpm sensor or an angle indicator. Multiple pole ring magnets are especially suited to switching the C .

## Block Diagram



0085-2

## Circuit Description

The circuit includes a Hall generator, amplifier and a Schmitt trigger. The supply and the output terminals have protection circuits with $Z$ characteristics to prevent overvoltage.

A magnetic field perpendicular to the chip surface induces a voltage at the sensor contacts of the integrated Hall generator. This voltage is amplified, Schmitt triggered, and used to control an NPN transistor with a collector output. The output-stage transistor conducts when the applied flux density exceeds the switching level. If the flux density is reduced by the hysteresis flux density, the output stops conducting.

To minimize the effects of supply voltage and temperature variations on the switching level, the Hall sensor is supplied by a stabilized current source, which is in turn derived from a reference voltage.

## Functional Description

When a magnetic field is applied in the direction shown, and the turn-on flux density is exceeded, the IC's output conducts. Reversal of the current direction in the electromagnet (i.e., reversal of the magnetic field) and falling below the turn-off flux density, leaves the output non-conducting.


## Absolute Maximum Ratings*

$T_{A}=-40^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$
Supply Voltage (VS) .................. -1.2 V to 30 V
Output Voltage

Output Current
Output On-State (l $\mathrm{I}_{\mathrm{Q}}$ ) $\qquad$
Flux Density Range (B) $\qquad$
Junction Temperature
$\mathrm{t}<70,000 \mathrm{~h}\left(\mathrm{~T}_{\mathrm{j}}\right)$
$150^{\circ} \mathrm{C}$
Storage Temperature
$\mathrm{t}<70,000 \mathrm{~h}$ ( $\mathrm{T}_{\text {stg }}$ ) $\ldots \ldots . . . .-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Thermal Resistance
System-Air ( $\mathrm{R}_{\text {th }} \mathrm{SA}$ ) . . . . . . . . . . . . . . . . . . $250 \mathrm{k} / \mathrm{W}(1)$

## Overvoltage Limits

Current through Protection
Devices $\left(\mathrm{I}_{\mathrm{z}}\right) \mathrm{t}<2 \mathrm{~ms} \ldots-200 \mathrm{~mA}$ to +200 mA
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Supply Voltage $\left(V_{S}\right) \ldots . . . . . . . . . . . . . . .4 .5 \mathrm{~V}$ to 30 V
Ambient Temperature $\left(T_{A}\right) \ldots . .-40^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$

## Notes:

1. Thermal resistance of TLE 4901 K depends on type of mounting.
2. An optimal reliability and lifetime of the IC are assured as long as the junction temperature does not exceed $125^{\circ} \mathrm{C}$. Though operation of the IC at the given max. junction temperature of $150^{\circ} \mathrm{C}$ is possible, a continuous operation at this rating could nevertheless impair the reliability of the IC considerably.

Characteristics $\mathrm{V}_{\mathrm{S}}=6 \mathrm{~V}$ to $16 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Parameter | Symbol | Measurement Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\begin{gathered} \text { Supply Current } \\ B \leq B_{\text {OFF }} \\ B \geq B_{\text {ON }} \\ \hline \end{gathered}$ | Is | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \\ & \hline \end{aligned}$ |  | 8 <br> 13 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Flux Density for "ON" $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Bon | 2 |  |  | 10 | mT |
| Flux Density for "OFF" $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Boff | 2 |  | -10 |  | mT |
| Flux Density for "ON" $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | Bon | 2 |  |  | 12 | mT |
| Flux Density for "OFF" $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | Boff | 2 |  | -12 |  | mT |
| Hysteresis $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | $\mathrm{B}_{\mathrm{H}}$ | 2 | 3 |  | 14 | mT |
| Flux Density for "ON" | Bon | 2 |  |  | 15 | mT |
| Flux Density for "OFF" | Boff | 2 | -15 |  |  | mT |
| Hysteresis | $\mathrm{B}_{\mathrm{H}}$ | 2 | 2 |  | 15 | mT |
| Output Leakage Current $\mathrm{B} \leq \mathrm{B}_{\text {OFF }}$ | $\mathrm{I}_{\text {QH }}$ | 2 |  |  | 10 | $\mu \mathrm{A}$ |
| Output Voltage $\mathrm{I}_{\mathrm{QL}}=16 \mathrm{~mA}, \mathrm{~B} \geq \mathrm{B}_{\mathrm{ON}}$ | $\mathrm{V}_{\text {QL }}$ | 2 |  |  | 0.4 | V |
| Transition Times of Output Fall Time Rise Time | $\begin{aligned} & \mathbf{t}_{\mathrm{HL}} \\ & \mathbf{t}_{\mathrm{LH}} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | 1 1 | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |

[^14]
## Measurement Circuits



0085-5
Figure 1


Figure 2

## Application Circuit



For optimum protection against destruction, $\mathrm{R}_{\mathrm{S}}$ is required to be as high as possible.

Dimensioning: $\quad R_{S}=\frac{V_{S X \text { min }}-V_{S \text { min }}}{I_{S} \max }$
$\mathrm{V}_{\mathrm{SX} \text { min }}$ is the minimum supply voltage in each application.

## Pulse Diagrams

| Flux Density | Q |
| :--- | :---: |
| B $>$ B ON | L |
| B < B OFF | $H$ |

The characteristics include the following extreme cases:

BON $=$ BON max


0085-8
$B_{\text {OFF }}=B_{\text {OFF min }}$


Ordering Information

| Type | Ordering Code | Package |
| :---: | :--- | :--- |
| TLE 4901 F | Q67000-A2518 | Plastic Flatpack |
| TLE 4901 K | Q67000-A2399 | MIKROPACK (SMD) |

## TLE 4902 F <br> Integrated Hall-Effect Switch for Alternating Magnetic Fields

- Low Switching Threshold With Good Long-Term Stability
- Extended Temperature Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Flat Plastic Package ( 1.5 mm )


## Pin Configuration



0086-1

- Suited To Low-Cost Applications, e.g. Electronic Commutation of Electric Motors
- Insensitive to Mechanical Stress

The Hall-Effect IC TLE 4902 F is a static contactless switch operated by an alternating magnetic field. The output is switched to the conducting state by the south pole of a magnetic field and is blocked by its north pole. The IC is especially suited to applications as an rpm sensor or an angle indicator.

## Circuit Description

The circuit includes a Hall generator, amplifier, a Schmitt trigger and an open collector output.

A magnetic field perpendicular to the chip surface induces a voltage at the sensor contacts of the integrated Hall generator. This voltage is amplified, Schmitt triggered, and used to control an NPN transistor with a collector output. The output-stage transistor conducts when the applied flux density exceeds the switching level. If the flux density is reduced by the hysteresis flux density, the output stops conducting.


## Functional Description

When a magnetic field is applied in the direction shown, and the turn-on flux density is exceeded, the IC's output conducts.

Reversal of the current direction in the electromagnet (i.e. reversal of the magnetic field) and falling below the turn-off flux density; leaves the output non-conducting.


Switching Characteristics


## Absolute Maximum Ratings*

$T_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Supply Voltage ( $V_{\mathrm{S}}$ ) <br> Output Voltage $\left(\mathrm{V}_{\mathrm{Q}}\right)$ Output Off-State |
| :---: |
|  |  |

Output Current ( 1 Q )
Output On-State ........................... 20 mA
Magnetic Flux Density Range (B) . . . . . . . Unlimited T
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )

$$
\mathrm{t}<70,000 \mathrm{~h} .
$$

$$
.150^{\circ} \mathrm{C}
$$

Storage Temperature ( $\mathrm{T}_{\text {stg }}$ )
$\mathrm{t}<70,000 \mathrm{~h}$

$$
-40^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
$$

Thermal Resistance ( $\mathrm{R}_{\mathrm{th}} \mathrm{SA}$ )
System-Air
240 k/W
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . . . 4.5 V to 6.8 V
Ambient Temperature $\left(T_{A}\right) \ldots \ldots-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Notes:

Maximum Ratings-Maximum ratings are absolute rated values; exceeding only one value may destroy the IC.
Operating Range-Within the functional range, the integrated circuit operates as described; deviations from the characteristic data are possible.

## Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}$ to 5.5 V (unless otherwise specified)

| Parameter | Symbol | Measurement Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Flux Density for "ON" $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | BoN | 2 |  |  | 10 | mT |
| Flux Density for "OFF" $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Boff | 2 | 10 |  |  | mT |
| Flux Density for "ON" | BoN | 2 |  |  | 15 | mT |
| Flux Density for "OFF" | BofF | 2 | -15 |  |  | mT |
| Hysteresis | $\mathrm{B}_{\mathrm{H}}$ | 2 | 3 |  | 14 | mT |
| $\begin{aligned} & \text { Flux Density for " } \mathrm{ON} \text { " } \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{S}=4.5 \mathrm{~V} \text { to } 6.8 \mathrm{~V} \end{aligned}$ | BoN | 2 |  |  | 20 | mT |
| $\begin{aligned} & \text { Flux Density for "OFF" } \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=4.5 \mathrm{~V} \text { to } 6.8 \mathrm{~V} \\ & \hline \end{aligned}$ | Boff | 2 | -20 |  |  | mT |
| $\begin{aligned} & \text { Hysteresis } \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}=4.5 \mathrm{~V} \text { to } 6.8 \mathrm{~V} \\ & \hline \end{aligned}$ | $\mathrm{B}_{\mathrm{H}}$ | 2 | 2 |  | 15 | mT |
| Output Current B $\leq \mathrm{B}_{\text {OFF }}$ | ${ }^{\text {Q }}$ H | 2 |  |  | 10 | $\mu \mathrm{A}$ |
| Output Voltage $\mathrm{I}_{\mathrm{QL}}=16 \mathrm{~mA} ; \mathrm{B} \geq \mathrm{B}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{QL}}$ | 2 |  |  | 0.4 | V |

## TLE 4902 F

Characteristics (Continued)
$T_{A}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V}$ to 5.5 V (unless otherwise specified)

| Parameter | Symbol | Measurement Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Transition Times of Output <br> Fall Time <br> Rise Time | $\begin{aligned} & t_{H L} \\ & t_{L L H} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| $\begin{gathered} \text { Supply Current } \\ \text { B } \leq \text { BoFF } \\ \text { B } \geq \text { BON } \end{gathered}$ | Is | 2 2 | 2 3 |  | 5.5 6.5 | $m A$ |

Note:
The listed characteristics are ensured over the operating range of the IC when using the supply voltage and ambient temperature stated. Typical characteristics specify mean values expected over the production spread.

## Measurement Circuits



0086-5
Figure 1


0086-6
Figure 2

## Application Circuit



## Pulse Diagrams

| Flux Density | Q |
| :---: | :---: |
| $\mathrm{B}>\mathrm{B}_{\text {ON }}$ | L |
| $\mathrm{B}<\mathrm{B}_{\text {OFF }}$ | H |

The characteristics include the following extreme cases:
$\mathrm{B}_{\mathrm{ON}}=\mathrm{B}_{\mathrm{ON} \text { max }}$

$\mathrm{B}_{\mathrm{OFF}}=\mathrm{B}_{\mathrm{OFF}}$ min


## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TLE 4902 F | Q67000-A8048 | Plastic Flatpack |

## SIEMENS

TLE 4903 F
Integrated Hall-Effect Switch for Unipolar Magnetic Fields

- Low Switching Thresholds with Good LongTerm Stability
- High Interference Immunity
- Extended Temperature Range
$-40^{\circ} \mathrm{C}$ to $+130^{\circ} \mathrm{C}$
- Overvoltage Protection
- Insensitive to Mechanical Stress

The integrated Hall IC TLE 4903 F is a contactless switch operated by a magnetic field. On reaching the turnon flux density of the south-pole of a magnetic field, the output conducts. As the flux density strength sinks below the turn-off level, the output stops conducting. The IC is provided with an integrated overvoltage protection against most of the transients occurring in automotive and industrial applications.


## Block Diagram



## Circuit Description

The circuit includes a Hall generator, amplifier, Schmitt trigger and an open collector output. The supply and the output terminals have protection circuits to prevent overvoltage.

A magnetic field perpendicular to the chip surface induces a voltage at the sensor contacts of the integrated Hall generator. This voltage is amplified, Schmitt triggered and used to control an NPN transistor with a collector output. The output-stage transistor conducts when the applied flux density exceeds the switching level. If the flux density is reduced by the hysteresis flux density, the output stops conducting.

To minimize the effects of supply voltage and temperature variations on the switching level, the Hall sensor is supplied by a stabilized current source, which is in turn derived from a reference voltage.

## Functional Description

When a magnetic field is applied in the direction shown, and the turn-on flux density is exceeded, the IC's output conducts. Reduction.of the current and


Switching Characteristics


0084-3 falling below the turn-off flux density, leaves the output non-conducting.

## Absolute Maximum Ratings*

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+130^{\circ} \mathrm{C}$

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) .................. -1.2 V to 30 V
Output Current (IQ) ............................. 40 mA
Junction Temperature
$\mathrm{t}<70,000 \mathrm{~h}\left(\mathrm{~T}_{\mathrm{j}}\right) \ldots . . . . . . . . .-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) $\ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance
System-Air ( $\mathrm{R}_{\text {th SA }}$ ) . . . . . . . . . . . . . . . . . . . $240 \mathrm{k} / \mathrm{W}$
Flux Density Range (B) $\ldots \ldots . \ldots . . . .{ }^{-\infty}$ to $+\infty$
Output Voltage ( $\mathrm{V}_{\mathrm{Q}}$ ) 30 V

## Overvoltage Limits

Current through Protection
Devices at Pins 1
and $3, \mathrm{t}<10 \mu \mathrm{~s} \ldots \ldots . .-200 \mathrm{~mA}$ to +200 mA
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Supply Voltage (VS)
.4.3V to 24 V
Ambient Temperature $\left(T_{A}\right) \ldots . .-40^{\circ} \mathrm{C}$ to $+130^{\circ} \mathrm{C}$
Note:
An optimal reliability and lifetime of the IC are assured as long as the junction temperature does not exceed $125^{\circ} \mathrm{C}$. Though operation of the IC at the given max. junction temperature of $150^{\circ} \mathrm{C}$ is possible, a continuous operation at this rating could nevertheless impair the reliability of the IC considerably.

Characteristics $\mathrm{V}_{\mathrm{S}}=14 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Magnetic Parameters* |  |  |  |  |  |  |  |
| Flux Density "ON" | BoN | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & T_{A}=-30^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C} \\ & T_{A}=-30^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 2 | $\begin{aligned} & 20 \\ & 18 \\ & 18 \\ & 12 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 52 \\ & 57 \\ & 58 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{mT}^{* *} \\ \mathrm{mT} \\ \mathrm{mT} \\ \mathrm{mT} \\ \hline \end{gathered}$ |
| Flux Density "OFF" | B OFF | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=-30^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 2 | $\begin{gathered} 15 \\ 19 \\ 8 \\ 7 \\ \hline \end{gathered}$ |  | $\begin{aligned} & 35 \\ & 34 \\ & 42 \\ & 43 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mT} \\ & \mathrm{mT} \\ & \mathrm{mT} \\ & \mathrm{mT} \end{aligned}$ |
| Hysteresis <br> ( $\mathrm{B}_{\mathrm{ON}}$ - Boff) | $\mathrm{B}_{\mathrm{H}}$ |  | 2 | 5 |  | 15 | mT |
| Output Junction Current | $\mathrm{I}_{\mathrm{QO}}$ | $\begin{aligned} & \mathrm{B}<\mathrm{BOFF}_{\mathrm{OFF}} ; \mathrm{V}_{\mathrm{OH}}=24 \mathrm{~V} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| Supply Current | Is | $\begin{aligned} & \mathrm{B}<\mathrm{B}_{\mathrm{ON}} \\ & \mathrm{~B}>\mathrm{B}_{\mathrm{OFF}} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & 13 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Voltage | $\mathrm{V}_{\mathrm{Q}}$ | $\mathrm{l}_{\mathrm{Q}}=30 \mathrm{~mA}$ | 2 |  |  | 0.4 | V |
| Rise Time | $\mathrm{t}_{\mathrm{LH}}$ | $\mathrm{I}_{\mathrm{Q}}=10 \mathrm{~mA}$ |  |  |  | 1 | $\mu \mathrm{s}$ |
| Fall Time | $\mathrm{t}_{\mathrm{HL}}$ | $\mathrm{l}_{\mathrm{Q}}=10 \mathrm{~mA}$ |  |  |  | 1 | $\mu \mathrm{s}$ |
| Overvoltage Limit |  |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{S z}$ | $\mathrm{I}_{\mathrm{S}}=16 \mathrm{~mA}$ |  | 32 |  | 42 | V |
| Output | $\mathrm{V}_{Q Z}$ | $\mathrm{I}_{\mathrm{QZ}}=16 \mathrm{~mA}$ |  | 32 |  | 42 | V |

## Notes:

*The magnetic parameters are specified for a homogenous magnetic field at the sensor center as per Figure 3.
** $1 \mathrm{mT}=10 \mathrm{G}$
The listed characteristics are ensured over the operating range of the IC when using the supply voltage and ambient temperature stated. Typical characteristics specify mean values expected over the production spread.

## TLE 4903 F

## Measurement Circuits



Figure 1
Application Circuit


## Pulse Diagram




Figure 2
For optimum protection against destruction, $\mathrm{R}_{\mathrm{S}}$ is required to be as high as possible.

Dimensioning: $\quad R_{S}=\frac{V_{S X \text { min }}-V_{S \text { min }}}{I_{S} \max }$
$V_{S X}$ min is the minimum supply voltage in each application.

Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TLE 4903 F | Q67000-A8047 | Plastic Flatpack |

## TLE 4910 K Bipolar Hall-Effect IC with Analog Output



The IC TLE 4910 K generates an output voltage proportional to the magnetic flux density.
The IC is made northpole or southpole active by adjusting the zero point. The zero point of the transfer characteristics and the sensitivity of the device is adjusted with external components (Figure 4). The IC is suited as sensor for professional applications requiring enhanced temperature and improved data ranges egg., measurement of pressure, acceleration, distance and torsion.

## TLE 4910 K

## Absolute Maximum Ratings*

Maximum Ratings are absolute limits. The integrated circuit may be destroyed if only a single value is exceeded.

| Parameter | Symbol | Limits |  |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ |  |
|  |  |  |  |  |  |
| Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  | 30 |  | V |
| Output Current | $\mathrm{I}_{\mathrm{O}}$ |  | 10 |  | mA |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ |  | +125 |  | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance (Junction-Air) | $\mathrm{R}_{\text {thJA }}$ | Mounting Dependent |  |  |  |
| Induction | B | $-\infty$ |  | $+\infty$ |  |
| Zero Adjustment Current | $\mathrm{I}_{\text {adi }}$ | -1 |  | +1 | mA |

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Reliability and lifetime of the IC is assured as long as the junction temperature does not exceed $125^{\circ} \mathrm{C}$, though operation of the IC at the given maximum junction temperature of $150^{\circ} \mathrm{C}$ is possible. Nevertheless, a continuous operation at this rating could impair the reliability of the IC considerably.

## Block Diagram



0083-1

## Functional Description

The IC TLE 4910 K can be operated at supply voltages between 4.75 V to 18 V . It's output signal is a voltage with reference to ground which can supply up to 5 mA .

As shown in the block diagram the Hallsensor is fed with regulated current from an internal current con-
troller. The output signal of the Hallsensor is first amplified in a differential amplifier to a sufficiently high level and then converted into a grounded signal.

The endstage comprises of an operational amplifier with internal feedback whose inverting input is led out and can be used for tuning the sensitivity of the device.

## Functional Range

The functions stated in the circuit description are fulfilled within the range of the operating data.

| Parameter | Symbol | Conditions | Limits |  | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  | 4.75 | 18 | V |
| Output Current | 10 |  |  | 5 | mA |
| Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -40 | 135 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

The electrical characteristics include the guaranteed tolerances of the values maintained by an IC for the specified operating range.
$\mathrm{V}_{\mathrm{S}}=4.75 \mathrm{~V}$ to $15 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter | Symbol | Conditions | Figure | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Supply Current | Is | $\mathrm{B}<-20 \mathrm{mT}$ | 1 |  |  | 10 | mA |
| Output Voltage Range | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{S}}=5 \mathrm{~V} \end{aligned}$ | 1 | 0.05 |  | $V_{s}-2$ | V |
| Sensitivity | S |  | 1 |  | 30 |  | $\mathrm{mV} / \mathrm{mT}$ |
| Magnetic Offset | Bo |  | 1 | -20 |  | +20 | mT |
| Linearity Error | L | $B=0 \mathrm{mT}$ to 100 mT |  |  | 1 | 2 | \% |
| Temperature Coefficient of the Magnetic Offset | $\propto B O$ |  | 1 |  | $\pm 0.03$ |  | mT/k |
| Temperature Coefficient of the Sensitivity | $\propto S$ |  |  |  | $\pm 0.5$ |  | \%/k |
| Reference Voltage | $\mathrm{V}_{\text {ref }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1 | 2.9 | 30 | 3.1 | V |
| Output Voltage/Adjustment Current (Pin 4) | $V_{0} / l_{\text {adj }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2 |  | +0.3 |  | $\mathrm{V} / \mu \mathrm{A}$ |
| Output Voltage/Adjustment Current (Pin 5) | $\mathrm{V}_{\mathrm{O}} / \mathrm{l}_{\text {adj }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2 |  | -0.3 |  | $\mathrm{V} / \mu \mathrm{A}$ |
| Voltage at Pin 4 and Pin 5 | $\mathrm{V}_{\text {adj }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2 | 30 | 70 | 110 | mV |
| Temperature Voltage | $V_{\text {temp }}$ | $\begin{aligned} & V_{S}=5 \mathrm{~V}, \mathrm{R}=5.1 \mathrm{~L} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 3 | 1.4 |  | 1.7 | V |
| Temperature Coefficient of the $V_{\text {temp }}$ | $\propto \mathrm{V}_{\text {temp }}$ | $\mathrm{V}_{S}=\mathrm{R}=5.1 \mathrm{k}$ | 3 | +3.5 |  | 4.5 | mV/k |
| Output Impedance | Ro | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} \\ & 10<5 \mathrm{~mA} \end{aligned}$ |  |  |  | 10 | $\Omega$ |
| Sensitivity Change Due to $\mathrm{V}_{\mathrm{S}}$ Changes | $\Delta \mathrm{S} / \Delta \mathrm{V}_{\mathrm{S}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1 |  |  | 0.2 | \%/V |
| Magnetic Offset Change Due to $\mathrm{V}_{\mathrm{S}}$ Changes | $\Delta \mathrm{B}_{\mathrm{O}} / \Delta \mathrm{V}_{\mathrm{S}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1 |  |  | 20 | $\mu \mathrm{T} / \mathrm{V}$ |

## Test Circuits



Figure 1


Figure 2


0083-4
Figure 3
Application Circuits

(a)
(a)

Zero adjustment

(b)

0083-5

Figure 4

## Functional Diagram



Figure 5

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TLE 4910 K | Q67000-A 2398 | Micropack |

## SDA 2112-2 TV PLL for 125 kHz Resolution

The SDA 2112-2 is fabricated in ASBC technology. In connection with a VCO (tuner) and a high-speed 1:64 divider, it forms a digitally programmable phase-locked loop for TV sets designed to use the PLL frequency sythesis tuning principle. The PLL enables crystalcontrolled setting of the tuner oscillator frequency for a 125 kHz resolution in the frequency bands I/III, IV, and V.

A serial interface provides for simple connection to a microprocessor. The latter loads the programmable divider and the band-selection outputs with the appropriate information.

## Features

- No external integrator necessary
- Internal buffer
- Microprocessor compatible


## Maximum ratings

Supply voltage pin 18

## Inputs

Q 1, Q 2, F, $\bar{F}$
pin 1, 2, 15, 16
CPL, IFO, PLE
pin 7, 8, 10

## Outputs

UHF, VHF, Bd I/III
pin 3, 4, 5
CLK (pin 6)
$\overline{\mathrm{LDM}}(\operatorname{pin} 17)$
LOCK IND (pin 12)
PD (pin 14)
$V_{D}($ pin 11)
OSC (pin 13)

Junction temperature
Storage temperature range
Thermal resistance (system-air)

| $V_{S 1}$ | -0.3 to 7.5 | V |
| :--- | :--- | :--- |


|  |  |  |
| :--- | :--- | :--- |
| $V_{I}$ |  |  |
| $V_{I}$ | -0.3 to $V_{S 1}+0.2$ | $V$ |
|  | -0.3 to 5.5 | $V$ |


|  |  |  |
| :--- | :--- | :--- |
| $V_{Q}$ | -0.3 to 16 | V |
| $V_{6}$ | -0.3 to 16 | V |
| $I_{6}$ | 3 | mA |
| $V_{17}$ | -0.3 to 7.5 | V |
| $I_{17}$ | 3 | mA |
| $V_{12}$ | -0.3 to $V_{\mathrm{S} 1}+0.2$ | V |
| $I_{14}$ | 1 | mA |
| $V_{11}$ | -0.3 to 33 | V |
| $V_{13}$ | -0.3 to $V_{\mathrm{S} 1}+0.2$ | V |
| $I_{13}$ | 8 | mA |
| $T_{1}$ | 140 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ | 80 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range Input frequency
Divider factor
Crystal frequency
Tuning voltage
Ambient temperature

| $V_{\mathrm{S} 1}$ | 4.5 to 7.15 | V |
| :--- | :--- | :--- |
| $f_{\mathrm{F}, \overline{\mathrm{F}}}$ | 16 | MHz |
| $N$ | 256 to 8191 |  |
| $f_{\mathrm{Q}}$ | 3 | MHz |
| $V_{\mathrm{D}}$ | 0.3 to 33 | V |
| $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S} 1}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## Supply current, pin 18

Oscillator output, pin 13

$$
R_{\mathrm{L} 2}=3.5 \mathrm{k} \Omega
$$

OSC
$R_{\mathrm{L} 2}=3.5 \mathrm{k} \Omega$

Signal inputs $F / \bar{F}$, pin 15, 16
Input voltage
Input current

$$
V_{15}=5 \mathrm{~V},
$$

Input sensitivity (peak-to-peak)
Sine push-pull $f=16 \mathrm{MHz}$

Bus inputs CPL, IFO, PLE, pin 7, 8, 10
Upper threshold voltage
Lower threshold voltage
Hysteresis
H input current

$$
V_{7 H}=5 \mathrm{~V}
$$

L input current

$$
V_{7 L}=0.4 \mathrm{~V}
$$

## Band selection outputs UHF, VHF, Bd I/III

pins 3, 4, 5
Reverse current

$$
V_{3 H}=15 \mathrm{~V}
$$

Forward current (current drain) $2 \mathrm{~V} \leq \mathrm{V}_{3} \leq 15 \mathrm{~V}$

## Clock output CLK, pin 6

H output voltage

$$
V_{\mathrm{S} 3}=15 \mathrm{~V}
$$

L output voltage

$$
R_{\mathrm{L} 1}=6.8 \mathrm{k} \Omega
$$

Tuning section $V_{D}, P D$, pins 11, 14
Tuning voltage $V_{\mathrm{S} 2}=33 \mathrm{~V}$
Charge-pump current
PLL locked PLL unlocked

|  | Test <br> circuit | min | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\text {S1 }}$ |  | 4.5 | 20 | 35 | mA |
| $V_{13 \mathrm{H}}$ | 4 | 4.5 |  |  |  |
| $V_{13 \mathrm{~L}}$ | 4 |  |  | V |  |
|  |  |  |  |  |  |


| $V_{15 \mathrm{H}}$ | 1 | 4.1 | $V_{S 1}+0.2$ | V |
| :---: | :---: | :---: | :---: | :---: |
| $V_{15 \mathrm{~L}}$ | 1 | 3.8 | $V_{S 1}-0.1$ | V |
| $I_{15}$ | 1 |  | 50 | $\mu \mathrm{A}$ |
| $V_{15,16}$ | 1 | 300 | 1200 | mV |


|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{7 \mathrm{u}}$ | 2 | 1.0 | 1.3 | 1.6 | V |
| $V_{71}$ | 2 | 0.5 | 0.7 | 1.0 | V |
| $\Delta V_{7}$ | 2 |  | 0.6 |  | V |
| $I_{7 \mathrm{H}}$ | 2 |  |  | 8 | $\mu \mathrm{~A}$ |
| $I_{7 \mathrm{~L}}$ | 2 | -50 |  |  | $\mu \mathrm{~A}$ |


|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{3 \mathrm{H}}$ | 3 |  |  |  |  |
| $I_{3 \mathrm{~L}}$ | 3 | 0.8 |  | 10 |  |


| $V_{6 H}$ | 4 | 14 |  | V |
| :---: | :---: | :---: | :---: | :---: |
| $V_{6 L}$ | 4 |  | 1.5 | V |


|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{11}$ | 5 | 0.3 |  | V |  |
| $I_{14}$ | 5 | -150 | $\pm 100$ | 150 | $\mu \mathrm{~A}$ |
| $I_{14}$ | 5 | -450 | $\pm 300$ | 450 | $\mu \mathrm{~A}$ |

Characteristics (cont'd)
$V_{\mathrm{S} 1}=15 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## Lock indication, pin 12

H output voltage
L output voltage
Carry synchronous divider $\overline{\text { LDM }}$
Pin 17 (open collector)
Reverse current

$$
V_{17 H}=5 V
$$

L output voltage

$$
R_{\mathrm{L}}=5 \mathrm{k} \Omega
$$

## Switching times

IFO, PLE
Set-up time
Hold time
CLK
H pulse width
L pulse width
HL transition time

$$
R_{\mathrm{L} 1}=6.8 \mathrm{k} \Omega
$$

LH transition time

$$
C_{L 1}=50 \mathrm{pF}
$$

CPL
H pulse width
L pulse width
OSC
H pulse width
L pulse width
HL transition time
$R_{\mathrm{L} 2}=3.5 \mathrm{k} \Omega$
LH transition time $\mathrm{C}_{\mathrm{L} 2}=8 \mathrm{pF}$

|  | Test <br> circuit | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $V_{12 \mathrm{H}}$ | 5 | 2.8 |  |  | V |
| $V_{12 \mathrm{~L}}$ | 5 |  |  | 0.4 | V |


| $I_{17}$ | 1 |
| :--- | :--- | :--- | :--- | :--- |
| $V_{17} \mathrm{~L}$ |  |$|\quad|$| 10 |
| :--- |
| 0.4 |
| V |

## Circuit description (refer to block diagram)

$F, \bar{F} \quad$ A switchable $16 / 17$ counter is triggered by the ECL signal inputs $F / \bar{F}$. The counter, in connection with a 4-bit and a 9 -bit programmable, synchronous counter, forms a programmable, 13-bit synchronous divider using the dual-modulus technique, the 4 -bit counter controlling the switchover from 16 to 17 . Divider ratios of $N=256$ to 8191 are possible. For test purposes the carry of the synchronous divider is available at the LDM output (open collector). The 16-bit shift register and latch is subdivided into 13 bits for storing the divider
IFO ratio $N$ and 3 bits for controlling the three band-selection outputs.
CPL The telegram is shifted in via the serial data input IFO with the HL edge of the PLE shift clock CPL when the enable input PLE is also on high level. First the complement of the divider ratio $N$, beginning with the LSB, is inserted in binary code, followed by the three control bits for the band-selection switching (see truth table). The 16-bit latch takes the data from the shift register when the enable input PLE is on low level.

Q1, Q2 The IC includes a crystal-controlled, 3-MHz clock oscillator. The output signal is divided down to 1.953125 kHz (reference signal) by a $1 / 1536$ reference divider.
OSC The oscillator frequency appears at the TTL output OSC.
CLK $\quad$ The clock of 62.5 kHz is available at the open-collector output CLK.
PD The divided input signal is compared with the reference signal in a digital phase detector. If the falling edge of the input signal appears prior to the falling edge of the reference signal, the DOWN output of the phase detector turns to high level for the duration of this phase difference. In the reverse case the UP output turns to high level. If the two signals are in phase, both outputs remain at low level. The UP/DOWN outputs control the two current sources $I^{+}$und $I^{-}$(charge pump). If the two outputs are low (PLL locked), the charge-pump output PD will turn to the high-impedance state (TRISTATE).
LOCK An L signal appears at the LOCK IND output if frequency and phase are synchronous. The current sources $I^{+}$and $I^{-}$are then reduced from 300 to $100 \mu \mathrm{~A}$.
$V_{D} \quad$ The current pulses generated by the charge pump are integrated to form the tuning voltage by means of an active lowpass filter (external pull-up resistor to supply $V_{S 2}$ and external $R C$ circuitry). The dc output signal appears at $V_{D}$ and serves as a tuning voltage for the VCO.
UHF The band-selection outputs (UHF, VHF, Bd I/III) contain current drains with open
VHF collectors. In this way PNP transistors working as band-selection switches can be
Bd I/III connected directly without current-limiting resistors (see application circuit).

## Pin description

| Pin | Symbol | Function |
| ---: | :--- | :--- |
| 1 | Q2 | Crystal |
| 2 | Q1 | Crystal |
| 3 | UHF |  |
| 4 | VHF | Band selection outputs |
| 5 | Bd I/III |  |
| 6 | CLK | Clock output |
| 7 | CPL | Clock input |
| 8 | IFO | Data input |
| 9 | GND | Ground |
| 10 | PLE | Shift register enable input |
| 11 | $V_{D}$ | Tuning voltage |
| 12 | LOCK IND | Lock indication output |
| 13 | OSC | Oscillator output |
| 14 | VPD | Phase detector voltage |
| 15 | F | Inverted input |
| 16 | F | Input |
| 17 | LDM | Carry |
| 18 | $V_{\text {S1 }}$ | Supply voltage |

## Block diagram



Computation for loop filter
$\begin{array}{ll} & P \\ \text { Loop bandwidth: } \omega_{\mathrm{R}}=\sqrt{I_{\mathrm{p}} \times K_{\mathrm{VCO}}} & \begin{array}{l}\mathrm{C} \\ C_{1} \times P \times N\end{array} \\ & I_{\mathrm{p}}=\text { Prescaler } \\ & K_{\mathrm{vco}}=\text { Pump current } \\ \text { Attenuation: } \xi=0.5 \times \omega_{\mathrm{R}} \times R \times C_{1} & R, C_{1}=\text { Loop filter }\end{array}$

## Example for channel 47:

$P=64 ; \quad N=5760 ; \quad I_{\mathrm{p}}=100 \mu \mathrm{~A} ; \quad K_{\mathrm{vco}}=18.7 \mathrm{MHz} / \mathrm{V} ; \quad R=33 \mathrm{k} \Omega$
$C_{1}=330 \mathrm{nF} ; \quad \omega_{\mathrm{R}}=124 \mathrm{~Hz} ; \quad f_{\mathrm{n}}=20 \mathrm{~Hz} ; \quad \xi=0.675$
Post filter: $R_{\mathrm{t}}=10 \mathrm{k} \Omega ; \quad C_{\mathrm{t}}=47 \mathrm{nF}$
Standard dimensioning: $C_{2}=C_{1 / 5}$

$$
V_{\mathrm{S} 1}=5 \mathrm{~V} ; \quad V_{\mathrm{S} 2}=33 \mathrm{~V} ; \quad V_{\mathrm{S} 3}=12 \mathrm{~V} ; \quad R_{2} \text { to } R_{4}=22 \mathrm{k} \Omega ; \quad R_{\mathrm{L}}=22 \mathrm{k} \Omega
$$

## Application circuit



## Truth table

| Input "IFO" bit |  |  | Outputs |  |  | Meaning |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{13}$ | $2^{14}$ | $2^{15}$ | Bd I/III | VHF | UHF |  |
| H | H | L | H | H | L | "UHF" |
| H | L | H | H | L | H | "Bd I/VHF" |
| L | L | H | L | L | H | "Bd III/VHF" |
| L | H | H | L | H | H | "Bd III/VHF" |

At positive logic, the "IFO" bits $2^{0} \ldots 2^{12}$ complement the dual code from divider ratio $N$.

## Pulse diagram



## Pulse diagram



Test and measurement circuits


Test circuit 1


Test circuit 2

Test and measurement circuits



## Test circuit 5

## SIEMENS

## SDA 2211 <br> Pre-scaler 1:64 for 1.3 GHz with Low Current Consumption

## Preliminary data

The IC has been designed for application in TV receivers using the frequency control of the frequency synthesis rough copy concept. It includes a pre-amplifier and an ECL pre-scaler with a 1:64 scaling rate and symmetrical ECL push-pull outputs. The operating range of the IC extends to an input frequency of 1.3 GHz .

- Minimal current consumption
- High input sensitivity


## Maximum ratings

Supply voltage
Input voltage
Output voltage
Output current
Junction temperature
Storage temperature range
Thermal resistance:
System-air

| $V_{\mathrm{s}}$ | -0.3 to 6 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{i} 2,3}$ | 2.5 | $V_{\mathrm{PP}}$ |
| $V_{\mathrm{qG}, 7}$ | $V_{\mathrm{s}}$ | V |
| $-\mathrm{I}_{\mathrm{q}, 7}$ | 10 | mA |
| $T_{1}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | 40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |
| $R_{\text {thSA }}$ | 115 | $\mathrm{~K} / \mathrm{W}$ |

## Range of operation

Supply voltage
Input frequency
Ambient temperature range

|  |  |  |
| :--- | :--- | :--- |
|  |  |  |
| $V_{\mathrm{s}}$ | 4.5 to 5.5 | V |
| $f$ | 70 to 1300 | MHz |
| $T_{\text {amb }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics ( $\mathrm{V}_{\mathrm{S}}=4.5-5.5 \mathrm{~V} ; T_{\mathrm{amb}}=0-70^{\circ} \mathrm{C}$ )
Current consumption
inputs blocked,
outputs free
Output voltage shift
(at each output)
$C_{\mathrm{L} \leq} \leq 15 \mathrm{pF}$
$\mathrm{C}_{\mathrm{L}}=60 \mathrm{pF}$
Input level
("Input sensitivity")
70 MHz
80 MHz
120 MHz
250 MHz
600 MHz
1000 MHz
1100 MHz
1200 MHz
1300 Mhz

|  | $\min$ | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| Is |  | 23 | 29 | mA |
| $V_{q}$ |  |  |  |  |
|  | $\begin{aligned} & 0.5 \\ & 0.35 \end{aligned}$ | 1 | 1.2 | dBm <br> dBm |
| $V_{1}$ |  |  |  |  |
|  | -26 |  | 3 | dBm |
|  | -27 |  | 3 | dBm |
|  | -30 |  | 3 | dBm |
|  | -32 |  | 3 | dBm |
|  | -27 |  | 3 | dBm |
|  | -27 |  | 3 | dBm |
|  | -27 |  | 3 | dBm |
|  | -21 |  | 3 | dBm |
|  | -15 |  | 3 | dBm |

## Circuit description

The pre-amplifier of the IC features symmetrical push-pull outputs. If one of the signal inputs is in an asymmetrical driving mode the other input should be grounded by a capacitor ( -1.5 nF ) with low series inductivity. The pre-scaler of the IC consists of several status controlled master slave flip flops with a 1:64 scaling rate.
The asymmetrical push-pull outputs of the pre-scaler have been designed with an internal resistance of $500 \Omega$ each. The DC voltage level of the outputs is connected to the supply voltage $V_{\mathrm{S}}$ (output "high" = VS). The typical shift is $1 V_{\mathrm{PP}}$.

Pin configuration

| Pin-No. | Function |
| :--- | :--- |
| 1 | N.C. |
| 2 | Input I1 |
| 3 | Input I2 |
| 4 | Ground |
| 5 | N.C. |
| 6 | Output Q2 |
| 7 | Output Q1 |
| 8 | Supply voltage Vs |

## Block diagram



## Test and measurement circuits

Signal generator calibration


Test circuit 1
Capacitive load definition for output voltage swing measurement:
$\mathrm{C}_{\text {Load }}+$ capacities of the measurement devices $=15 \mathrm{pF}$

Typical input sensitivity of pre-scaler
$V_{S}=5 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$


## SDA 2506

## Nonvolatile Memory 1-kbit E2PROM

- Word-Organized Programmable Nonvolatile Memory in N-Channel Floating-Gate Technology
- $128 \times 8$ Bit Organization
- Supply Voltage 5V
- A Total of Three Lines Between Control Processor and the E2PROM for Data Transfer and Chip Control
- Data (8 Bits), Address (7 Bits), and Control Information Input (1 Bit) as well as Serial Data Output
- More than $10^{4}$ Reprogramming Cycles Per Address
- Data Retention in Excess of 10 Years (Operating Temperature Range)
- Unlimited Number of Reads without Refresh
- Erase and Write in 10 ms

| Pin Configuration |  | Pin Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Pin | Symbol | Function |
| $\vee_{\text {ss }} 1$ | 8 TG | 1 | $\mathrm{V}_{\text {SS }}$ | GND |
| CE 2 | TP | 2 | $\overline{C E}$ | Chip Enable |
| $V_{D D} 3$ | 6 N.C. | 3 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage 5V |
| D 4 - | 5 ¢ | 4 | D | Data Input/Output |
|  | 009 | 5 | $\Phi$ | Clock Input |
|  |  | 6 | N.C. | Not Connected |
|  |  | 7 | TP | Test Input, at $\mathrm{V}_{\text {SS }}$ |
|  |  | 8 | TG | Test Input, Remains Open |

The SDA 2506 is a serial E2PROM organized as 128 words by 8 bits. Packaged in an 8 -pin plastic dual-in-line package, the device is controlled via a three-wire serial bus. The device requires only a single 5 V supply for operation.

## Data Transfer and Chip Control

The total data transfer between the control processor and the E2PROM requires three lines, each of which has several functions:

## a. Data Line D

- Bidirectional serial data transfer
- Serial address input
- Clocked input of control information
- Direct control input
b. Clock Line $\Phi$
- Data, address, and control bit input
- Data output
- Start of read with transfer of data from memory into shift register and/or start of data change during reprogramming


## c. Chip Enable Line $\overline{\mathbf{C E}}$

- Chip reset and data input (active high)
- Chip enable (active low)

Prior to chip enable, the data, address, and control information is clocked via the bidirectional data bus. During the reprogramming and read process, this data is retained in the shift register up to the second clock pulse. The following data formats must be entered:

## a. Read Memory:

one 8 -bit control word comprising:
-7 address bits A0 to A6 (AO goes first as LSB)
-1 control bit, $S B=$ " 0 ", after A6

## b. Reprogram Memory:

(erase and/or write operation)
16-bit input information comprising:

- 8 bits, D0 to D7 new memory information (D0 goes first as LSB)
-7 bits, A0 to A6 address information (AO as LSB goes first after D7)
-1 bit, control information, SB = " 1 ", after A6


## Read (Figure 1)

Subsequent to data input and with $\mathrm{SB}=$ " 0 ", the read process of the selected word address is started when CE changes from " 1 " to " 0 ". The information on the data line is not effective during chip enable.

With the first clock pulse after $\overline{\mathrm{CE}}=$ " 0 ", the data word of the selected memory address is transferred into the shift register. After the first $\Phi$ pulse has ended, the data output becomes low in impedance and the first data bit can be read at the data pin. During each additional clock pulse, a data bit is shifted to the output. The data line returns to high-impedance mode when CE transitions from " 0 " to " 1 ".

## Reprogramming (Figure 2)

A full reprogramming process comprises an erase and a subsequent write process. During the erase process, all bits of the selected word are set to the " 1 " state. During a write process, the " 0 " states are set according to the information in the shift register.

The reprogramming process is started after data input during chip enable when the information $\mathrm{SB}=$
" 1 " is available in the relevant cell of the shift register. The selection of an erase or write process depends on the information on data line D during chip enable.

An erase process in the " 1 " state requires a " 1 " at the data input when $\overline{\mathrm{CE}}$ transitions to low. Similarly, a write process in the " 0 " state requires that a " 0 " be present on the data line during chip enable.

To start the programming process, a start pulse must be present at clock input $\Phi$. The control information on D must remain stable up to the rising edge of the start pulse. The active data change begins with the trailing edge of the start pulse. The programming process is ended by terminating chip enable, that is, when $\overline{\mathrm{CE}}=$ " 1 ".

The reprogramming of a word begins during the start and execution of the erase process. The erase process is ended when $\overline{\mathrm{CE}}=$ " 1 ". The control bit SB $=$ " 1 " also required for the write process remains stable in the shift register after the erase process is terminated. The writing of the selected word, therefore, requires nothing more than changing data line $D$ from" 1 " to " 0 ", enabling the chip again with $\overline{\mathrm{CE}}=$ " 0 " and starting the data change with the start pulse.

The erase and write processes can be performed separately. In order to ensure a uniform " 1 " state for all eight bits of the selected memory address during the erase process, a data word with eight times " 1 " must be entered prior to the erase process. When writing a word which was not erased previously, the " 0 " states of old and new information are added up.

## Reset

A non-selected memory is automatically in the reset state due to $\overline{\mathrm{CE}}=$ "1". All flipflops of the process control are reset. However, the information in the shift register is retained and changed only by shifting the data. The reset state is also set by on-chip circuitry during memory power on.

Certain applications require a "clear all" function. This can be done in the test mode as follows:

1) activate test mode by connecting TP (Pin 7) to $\mathrm{V}_{\mathrm{Cc}}(5 \mathrm{~V})$.
2) send address $0\left(A_{0} \ldots A_{6}\right)$ and control bit $S B=$ 1.
3) set $\overline{C E}$ to " 0 " for 25 ms . The device will then "clear all".
4) The process is terminated by switching $\overline{\mathrm{CE}}$ to " 1 ", and connecting TP to ground.

## Absolute Maximum Ratings*

Supply Voltage Range ( $\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . -0.3 V to 6 V Input Voltage Range $\left(\mathrm{V}_{\mathrm{i}}\right) \ldots . . . . . . . .$. Power Dissipation (PV) . . . . . . . . . . . . . . . . . . 40 mW Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ). $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Thermal Resistance
(System-Air) ( $\mathrm{R}_{\text {thSA }}$ ) 100 K/W

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . 4.75 V to 5.25 V
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) ............. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Static Characteristics

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.75 | 5 | 5.25 | V |
| Supply Current | ICC |  |  | 3 | mA |
| $\begin{aligned} & \text { Inputs } \\ & \mathrm{D}, \Phi, \overline{C E} \\ & \mathrm{~V}_{\mathrm{H}}=5.25 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{L}} \\ & \mathrm{~V}_{\mathrm{H}} \\ & \mathrm{I}_{\mathrm{H}} \\ & \hline \end{aligned}$ | 2.4 |  | $\begin{aligned} & 0.8 \\ & 10 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| Data Output D (Open Drain) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{L}}=0.8 \mathrm{~V}$ | L |  |  | 0.5 | mA |
| $\mathrm{V}_{\mathrm{H}}=5.25 \mathrm{~V}$ | $\mathrm{IH}^{\text {r }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Clock Pulse $\Phi$ |  |  |  |  |  |
| High Duration Low Duration | $\Phi_{H}$ | 2.5 |  | 60 | $\mu \mathrm{S}$ |
| Before/After $\Phi_{H}$ | $\Phi_{L}$ | 5 |  |  | $\mu \mathrm{s}$ |
| Before/After CE Transition | $\Phi_{L}$ | 5 |  |  | $\mu \mathrm{s}$ |
| Before/After D Change | $\Phi_{L}$ | 2.5 |  |  | $\mu \mathrm{s}$ |
| Data D |  |  |  |  |  |
| Before/After $\boldsymbol{\Phi}$ Trailing Edge | $\begin{aligned} & \mathrm{D}_{\mathrm{H}} \\ & \mathrm{D}_{\mathrm{L}} \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Time Between Rising and Trailing Edge CE Referenced to D Erase Time Write Time | $\begin{aligned} & \Delta t t^{2} \\ & \mathrm{t}_{\mathrm{tr}} \\ & \mathrm{t}_{\mathrm{wrr}} \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 10 \\ & 10 \\ & \hline \end{aligned}$ |  | 20 20 | $\mu \mathrm{s}$ <br> ms ms |

Read Cycle (1-kbit E2PROM)


Figure 1
Reprogramming Cycle (1-kbit E2PROM)


Figure 2

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 2506 | Q67100-H8115 | DIP 8 |

## SDA 2516 <br> Nonvolatile Memory 1-kbit E2PROM with ${ }^{2} \mathrm{C}$ Bus Interface

- Word-Organized Programmable Nonvolatile Memory in n-Channel Floating-Gate Technology (E2PROM)
- $128 \times 8$ Bit Organization
- Supply Voltage 5V
- Serial 2-Line Bus for Data Input and Output (I2C Bus)
- Reprogramming Mode, 15 ms Erase/Write Cycle
- Reprogramming by Means of On-Chip Control (without External Control)
- Data Retention in Excess of 10 Years
- More than $10^{4}$ Reprogramming Cycles per Address

Pin Configuration


| Pin Definitions |  |  |
| :---: | :---: | :---: |
| Pin | Symbol | Function |
| 1 | VSS | GND |
| 2 | CSO | Chip Select Inputs |
| 3 4 | CS1 CS2/TP | \} Test Operation Control |
| 5 | SDA | Data Line |
| 6 | SCL | Clock Line $\}^{12} \mathbf{C}$ Bus |
| 7 | N.C. | Not Connected |
| 8 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |

The ${ }^{2} \mathrm{C}$ bus is a bidirectional 2 -line bus for the transfer of data between various integrated circuits. It consists of a serial data line SDA and a serial clock line SCL. Both lines require an external pull-up resistor to $V_{D D}$ (open drain output stages).

The possible operational states of the $I^{2} \mathrm{C}$ bus are shown in Figure 1. In the quiescent state, both lines SDA and SCL are high, i.e. the output stages are disabled. As long as SCL remains " 1 ", information changes on the data bus indicate the start or the end of a data transfer between two components. The transition on SDA from " 1 " to " 0 " is a start condition, the transition from " 0 " to " 1 " a stop condition. During a data transfer the information on the data bus will only change while the clock line SCL is " 0 ". The information on SDA is valid as long as SCL is " 1 ".

In conjunction with an ${ }^{12} \mathrm{C}$ bus system, the memory component can operate as a receiver, and as a transmitter (slave receiver/listener, or slave transmitter/talker). Between a start and a stop condition, information is always transmitted in byte-organized form (8 bits). Between the trailing edge of the eighth transmission pulse and a ninth acknowledge clock pulse, the memory component sets the SDA line to low as a confirmation of reception, if the chip select conditions have been met. During the output of data, the data output becomes high in impedance if the master receiver leaves the SDA line high during the acknowledge clock pulse.

The signal timing required for the operation of the $I^{2} \mathrm{C}$ bus is summarized in Figure 2 (high-speed mode).

## Control Functions of the I2C Bus

The memory component is controlled by the controller (master) via the I2C bus in two operating modes: read cycle, and reprogramming cycle, including erase and write to a memory address. In both operating modes, the controller, as transmitter, has to provide 3 bytes and an additional acknowledge clock pulse to the bus after the start condition. A rapid read mode enables the reading of data immediately after the slave address has been input. During a memory read, at least eight additional clock pulses are required to accept the data from the memory, before the stop condition may follow. In the programming case, the active programming process is only started by the stop condition after data input.

With a 3-bit chip select word (CS0, CS1, CS2) it is possible for the user to individually address 8 memory components connected in parallel. Chip select is achieved when the three control bits logically correspond to the selected conditions at the three select inputs CS0, CS1, CS2.

## Memory Read

After the input of the first two control words and 18 SCL pulses, a resetting of the start condition and the input of a third control word, the memory is set ready to read. During acknowledge clock nine, the memory information is transferred in parallel mode to the internal data register. Subsequent to the trailing edge of the acknowledge clock, the data output is low-ohmic and the first data bit can be sampled. With each shift clock, an additional bit reaches the output. After reading a byte, the internal address counter is automatically incremented through the master receiver acknowledge, so that any number of memory locations can be read one after the other. At address 127, an overflow to address 0 is initiated. With the stop condition, the data output returns to high-impedance mode. The internal sequence control of the memory component is reset from the read to the quiescent state with the stop condition.

## Memory Reprogramming

The reprogramming cycle of a memory word comprises an erase and a subsequent write process.

During erase, all eight bits of the selected word are set into the " 1 " state. During write, " 0 " states are generated according to the information in the internal data register, i.e. according to the third input control word.

After the 27th and last clock of the control word input, the active programming process is started by the stop condition. The active reprogramming process is executed under on-chip control and can be terminated by addressing the component via SCL and SDA.

The time required for reprogramming depends on component deviation and data patterns. Therefore, with rated supply voltage the erase/write process extends over maximum 30 ms or, more typically, 15 ms . For the input of a data word without write request (write request is defined as data bit in the data register set to " 0 "), the write process is suppressed and the programming time is shortened. During a subsequent programming of an already erased memory address, the erase process is suppressed again, so that the reprogramming time is also shortened.

## Switch-On Mode and Chip Reset

After the supply voltage $\mathrm{V}_{\mathrm{CC}}$ has been connected, the data output will be in the high impedance mode. As a rule, the first operating mode to be entered should be the read process of a word address. Subsequent to data output and the stop condition, the internal control logic is reset. However, in case of a subsequent active programming operation, the stop condition will not reset the control logic.

## Test Mode-Total Erase

The address register is loaded with address 0 , the data register with FF (hex) by entering the control word "programming". However, immediately prior to generating the stop condition, input CS2/TP is connected from 0 V to 12 V . The subsequent stop condition triggers a total erase procedure. which has to be performed under the component address 0 (CSO = $\mathrm{L}, \mathrm{CS} 1=\mathrm{L}, \mathrm{CS} 2=\mathrm{L}$ ).

## Absolute Maximum Ratings*

Supply Voltage Range ( $\mathrm{V}_{\mathrm{CC}}$ ) $\ldots \ldots .$.
Input Voltage Range ( $\mathrm{V}_{\mathrm{i}}$ ) ............ -0.3 V to +6 V
Power Dissipation (Pv) . . . . . . . . . . . . . . . . . . . . . 50 mW
Storage Temperature

$$
\text { Range }\left(\mathrm{T}_{\text {stg }}\right) \ldots \ldots \ldots \ldots \ldots-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

Thermal Resistance ( $\mathrm{R}_{\text {thSA }}$ )
(System-Air)
100 K/W

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . 4.75 V to 5.25 V
Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Characteristics

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.75 |  | 5.25 | V |
| Supply Current | ICC |  |  | 8 | mA |
| Inputs SCL/SDA |  |  |  |  |  |
| Low Level Input | $\mathrm{V}_{\text {IL }}$ |  |  | 1.5 | V |
| High Level Input | $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  | $V_{D D}$ | V |
| High Current ( $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {DD Max }}$ ) | IIH |  |  | 10 | $\mu \mathrm{A}$ |
| Output SDA |  |  |  |  |  |
| Low Current ( $\mathrm{V}_{\mathrm{QL}}=0.4 \mathrm{~V}$ ) | $\mathrm{I}_{\mathrm{QL}}$ |  |  | 3.0 | mA |
| Leakage Current ( $\mathrm{V}_{\mathrm{QH}}=\mathrm{V}_{\mathrm{DD} \text { Max }}$ ) | $\mathrm{I}_{\mathrm{QH}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Inputs CS0, CS1, CS2/TP |  |  |  |  |  |
| Low Level Input | $\mathrm{V}_{\text {IL }}$ |  |  | 0.2 | V |
| High Level Input | $\mathrm{V}_{\mathrm{IH}}$ | 4.5 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| High Current Input | $\mathrm{IIH}^{\text {H }}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  | 100 | KHz |
| Reprogramming Duration (Erasing and Writing) | $t_{\text {prog }}$ |  | 15 | 30 | ms |
| Input Capacity | $\mathrm{C}_{1}$ |  |  | 10 | pF |
| Full Erase Duration (Test Mode Full Erase) | $\mathrm{t}_{\text {er }}$ |  |  | 50 | ms |

Operational States of the $\mathrm{I}^{2} \mathrm{C}$ Bus


Figure 1
Timing Conditions for the I2C Bus (High-Speed Mode)


0092-2
Figure 2

| $\mathrm{t}_{\text {BUF }}$ | t>t ${ }_{\text {LOW }}$ Min | The minimum time the bus must be free before a new transmission can start |
| :---: | :---: | :---: |
| $t_{\text {HD }}$ STA | $t>t_{\text {HIGH Min }}$ | Start Condition Hold Time |
| $t_{\text {LOW }}$ Min | $4.7 \mu \mathrm{~s}$ | Clock LOW Period |
| $\mathrm{t}_{\text {HIGH Min }}$ | $4 \mu \mathrm{~s}$ | Clock HIGH Period |
| tsu; STA | t>t LOW Min | Start condition set-up time, only valid for reported start code |
| ${ }^{\text {thD }}$; DAT | $t>0 \mu \mathrm{~s}$ | Data Hold Time |
| tsu; DAT | $\mathrm{t}>250 \mathrm{~ns}$ | Data Set-Up Time |
| $t_{R}$ | $\mathrm{t}<1 \mu \mathrm{~s}$ | Rise Time of both the SDA and SCL Line |
| $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{t}<300 \mathrm{~ns}$ | Fall Time of both the SDA and SCL Line |
| tsu; STO | $t>t_{\text {LOW }}$ Min | Stop Condition Set-Up Time |

## Note:

All values refer to $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels.

## Control Word Input Read

a) Complete (with Word Address Input)


Control Word Input Program

| ST | CS/E | As | WA | As | DE | As | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

(Reprogramming Starts after This Stop Condition)

## Control Word Table

| Clock No. | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{8}$ | $\mathbf{9}$ | (Acknowledge) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CS/E | $\mathbf{1}$ | 0 | 1 | 0 | CS2 | CS1 | CS0 | $\mathbf{0}$ | 0 | Through Memory |
| CS/A | $\mathbf{1}$ | 0 | 1 | 0 | CS2 | CS1 | CS0 | $\mathbf{1}$ | 0 | Through Memory |
| WA | X | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 0 | Through Memory |
| DE | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | Through Memory |
| DA | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | Through Master |

Control Word Input Key:
CS/E Chip Select for Data Input into Memory
CS/A Chip Select for Data Output out of Memory
WA Memory Word Address
DE Data Word for Memory
DA Data Word Read out of Memory
D0 to D7 Data Bits
ST Start Condition
SP Stop Condition
As Acknowledge Bit from Memory
Am Acknowledge Bit from Master
CS0, CS1, CS2 Chip Select Bits
A0 to A6 Memory Word Address Bits
zorn

Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 2516 | Q67100-H8133 | DIP 8 |

## SDA 2526 <br> Nonvolatile Memory 2-kbit E2PROM with I ${ }^{2}$ C Bus Interface

- Word-Organized Programmable Nonvolatile Memory in n-Channel Floating-Gate Technology (E?2PROM)
- $256 \times 8$ Bit Organization
- Supply Voltage 5V
- Serial 2-Line Bus for Data Input and Output ( ${ }^{2}$ C Bus)
- Reprogramming Mode, 15 ms Erase/Write Cycle
- Reprogramming by Means of On-Chip Control (without External Control)
- Data Retention in Excess of 10 Years
- More than $10^{4}$ Reprogramming Cycles per Address

Pin Configuration


Pin Definitions

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | $V_{S S}$ | Ground |
| 2 | CE | Chip Enable |
| 3 | $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage 5V |
| 4 | D | Data Input/Output |
| 5 | $\Phi$ | Clock Input |
| 6 | N.C. | Not Connected |
| 7 | TP | Test Input to $\mathrm{V}_{\text {SS }}$ |
| 8 | TG | Test Input, Remains Open |

The $I^{2} \mathrm{C}$ bus is a bidirectional 2 -line bus for the transfer of data between various integrated circuits. It consists of a serial data line SDA and a serial clock line SCL. Both lines require an external pull-up resistor to $V_{D D}$ (open drain output stages).

The possible operational states of the $I^{2} \mathrm{C}$ bus are shown in Figure 1. In the quiescent state, both lines SDA and SCL are high, i.e. the output stages are disabled. As long as SCL remains " 1 ", information changes on the data bus indicate the start or the end of a data transfer between two components. The transition on SDA from " 1 " to " 0 " is a start condition, the transition from " 0 " to " 1 " a stop condition. During a data transfer the information on the data bus will only change while the clock line SCL is " 0 ". The information on SDA is valid as long as SCL is " 1 ".

In conjunction with an 12C bus system, the memory component can operate as a receiver, and as a transmitter (slave receiver/listener, or slave transmitter/talker). Between a start and a stop condition, information is always transmitted in byte-organized form (8 bits). Between the trailing edge of the eighth transmission pulse and a ninth acknowledge clock pulse, the memory component sets the SDA line to low as a confirmation of reception, if the chip select conditions have been met. During the output of data, the data output becomes high in impedance if the master receiver leaves the SDA line high during the acknowledge clock pulse.

The signal timing required for the operation of the $\mathrm{I}^{2} \mathrm{C}$ bus is summarized in Figure 2 (high-speed mode).

## Control Functions of the $I^{2} \mathrm{C}$ Bus

The memory component is controlled by the controller (master) via the I2C bus in two operating modes: read cycle, and reprogramming cycle, including erase and write to a memory address. In both operating modes, the controller, as transmitter, has to provide 3 bytes and an additional acknowledge clock pulse to the bus after the start condition. A rapid read mode enables the reading of data immediatley after the slave address has been input. During a memory read, at least eight additional clock pulses are required to accept the data from the memory, before the stop condition may follow. In the programming case, the active programming process is only started by the stop condition after data input.

With a 3-bit chip select word (CS0, CS1, CS2) it is possible for the user to individually address 8 memory components connected in parallel. Chip select is achieved when the three control bits logically correspond to the selected conditions at the three select inputs CS0, CS1, CS2.

## Memory Read

After the input of the first two control words and 18 SCL pulses, a resetting of the start condition and the input of a third control word, the memory is set ready to read. During acknowledge clock nine, the memory information is transferred in parallel mode to the internal data register. Subsequent to the trailing edge of the acknowledge clock, the data output is low-ohmic and the first data bit can be sampled. With each shift clock, an additional bit reaches the output. After reading a byte, the internal address counter is automatically incremented through the master receiver acknowledge, so that any number of memory locations can be read one after the other. At address 255, an overflow to address 0 is initiated. With the stop condition, the data output returns to high-impedance mode. The internal sequence control of the memory component is reset from the read to the quiescent state with the stop condition.

## Memory Reprogramming

The reprogramming cycle of a memory word comprises an erase and a subsequent write process.

During erase, all eight bits of the selected word are set into the " 1 " state. During write, " 0 " states are generated according to the information in the internal data register, i.e. according to the third input control word.

After the 27th and last clock of the control word input, the active programming process is started by the stop condition. The active reprogramming process is executed under on-chip control and can be terminated by addressing the component via SCL and SDA.

The time required fro reprogramming depends on components deviation and data patterns. Therefore, with rated supply voltage the erase/write process extends over maximum 30 ms or, more typically, 15 ms . For the input of a data word without write request (write request is defined as data bit in the data register set to " 0 "), the write process is suppressed and the programming time is shortened. During a subsequent programming of an already erased memory address, the erase process is suppressed again, so that the reprogramming time is also shortened.

## Switch-On Mode and Chip Reset

After the supply voltage $\mathrm{V}_{\mathrm{CC}}$ has been connected, the data output will be in the high impedance mode. As a rule, the first operating mode to be entered should be the read process of a word address. Subsequent to data output and the stop condition, the internal control logic is reset. However, in case of a subsequent active programming operation, the stop condition will not reset the control logic.

## Test Mode-Total Erase

The address register is loaded with address 0 , the data register with FF (hex) by entering the control word "programming". However, immediately prior to generating the stop condition, input CS2/TP is connected from $O V$ to 12 V . The subsequent stop condition triggers a total erase procedure. which has to be performed under the component address 0 (CSO = $\mathrm{L}, \mathrm{CS} 1=\mathrm{L}, \mathrm{CS} 2=\mathrm{L})$.

## Absolute Maximum Ratings*

Supply Voltage Range ( $\mathrm{V}_{\mathrm{CC}}$ ) ......... -0.3 V to +6 V
Input Voltage Range ( $\mathrm{V}_{\mathrm{i}}$ ) ............. -0.3 V to +6 V
Storage Temperature
Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots \ldots \ldots \ldots . . .40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance ( $\mathrm{R}_{\mathrm{th} S \mathrm{~A}}$ )
(System-Air)
100 k/W
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ................ 4.75 V to 5.25 V
Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots \ldots .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## Characteristics

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.75 |  | 5.25 | V |
| Supply Current | ICC |  |  | 10 | mA |
| Inputs SCL/SDA |  |  |  |  |  |
| Low Level | $\mathrm{V}_{\text {IL }}$ |  |  | 0.8 | V |
| High Level | $\mathrm{V}_{\mathrm{IH}}$ | 3.0 |  | $V_{D D}$ | V |
| High Current ( $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {DD Max }}$ ) | $\mathrm{IIH}^{\text {H }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output SDA |  |  |  |  |  |
| Low Current ( $\mathrm{V}_{\mathrm{QL}}=0.4 \mathrm{~V}$ ) | $\mathrm{l}_{\text {QL }}$ |  |  | 2.0 | mA |
| Leakage Current ( $\mathrm{V}_{\text {QH }}=\mathrm{V}_{\text {DD Max }}$ ) | $\mathrm{I}_{\mathrm{QH}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Inputs CSO, CS1, CS2/TP |  |  |  |  |  |
| Low Level | $\mathrm{V}_{\text {IL }}$ |  |  | 0.2 | V |
| High Level | $\mathrm{V}_{\mathrm{IH}}$ | 4.5 |  | $V_{D D}$ | V |
| High Current | IIH |  |  | 100 | $\mu \mathrm{A}$ |
| Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  | 100 | kHz |
| Reprogramming Duration (Erasing and Writing) | $\mathrm{t}_{\text {prog }}$ |  | 15 | 30 | ms |
| Input Capacity | $\mathrm{C}_{1}$ |  |  | 10 | pF |
| Full Erase Duration (Test Mode Full Erase) | ter |  |  | 50 | ms |
| Condition | $\mathrm{V}_{\text {CS2/TP }}$ | 11 | 12 | 13 | V |



Figure 1


Figure 2

| $t_{\text {buF }}$ | $\mathrm{t}>\mathrm{t}_{\text {LOW }}$ Min | The minimum time the bus must be free before a new transmission can start |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {HD }}$ STA | $\mathrm{t}>\mathrm{t}_{\text {HIGH }} \mathrm{Min}$ | Start Condition Hold Time |
| t Low Min | $4.7 \mu \mathrm{~s}$ | Clock LOW Period |
| $t_{\text {HIGH Min }}$ | $4 \mu \mathrm{~s}$ | Clock HIGH Period |
| tsu; STA | $t>t_{\text {LOW }}$ Min | Start condition set-up time, only valid for reported start code |
| thD; DAT | $\mathrm{t}>0 \mu \mathrm{~s}$ | Data Hold Time |
| tsu; DAT | $t>250 \mathrm{~ns}$ | Data Set-Up Time |
| $t_{R}$ | $\mathrm{t}<1 \mu \mathrm{~s}$ | Rise Time of both the SDA and SCL Line |
| $t_{\text {F }}$ | $\mathrm{t}<300 \mathrm{~ns}$ | Fall Time of both the SDA and SCL Line |
| tsu; STO | $t>t_{\text {LOW }}$ Min | Stop Condition Set-Up Time |

Note:
All values refer to $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels.

## Control Word Input Read

a) Complete (with Word Address Input)


Automatic Incrementation of the Word Address
b) Shortened
(Read Starts with Last
Used Word Address)


## Control Word Input Program

| ST | CS/E | As | WA | As | DE | As | SP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

(reprogramming starts after this stop condition)

Control Word Table

| Clock No. | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{8}$ | $\mathbf{9}$ | (Acknowledge) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CS/E | $\mathbf{1}$ | 0 | $\mathbf{1}$ | 0 | CS2 | CS1 | CS0 | 0 | 0 | Through Memory |
| CS/A | $\mathbf{1}$ | 0 | $\mathbf{1}$ | 0 | CS2 | CS1 | CS0 | $\mathbf{1}$ | 0 | Through Memory |
| WA | X | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 0 | Through Memory |
| DE | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | Through Memory |
| DA | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | Through Master |

Control Word Input Key:

| CS/E | Chip Select for Data Input into <br> Memory |
| :--- | :--- |
| CS/A | Chip Select for Data Output out of <br> Memory |
| WA | Memory Word Address |
| DE | Data Word for Memory |
| DA | Data Word Read out of Memory |
| D0 to D7 | Data Bits |
| ST | Start Condition |
| SP | Stop Condition |
| As | Acknowledge Bit from Memory |
| Am | Acknowledge Bit from Master |
| CSO, CS1, CS2 | Chip Select Bits |
| A0 to A6 | Memory Word Address Bits |

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 2526 | Q67100-H8184 | DIP 8 |

## SIEMENS

## SDA 3112 TV PLL

The SDA 3112 is produced in ASBC technology. In connection with VCO (tuner) and a fast prescaler (prescaler factor 1:64), it represents a digitally programmable PLL for a TV set with frequency synthesis tuning. The PLL enables a crystal exact adjustment of the tuner oscillator frequencies for the TV ranges band IIIIIV/V in 125 kHz resolution (frequency range: 128 to 2000 MHz ). A serial interface enables a simple connection to a microprocessor. This microprocessor loads the prescaler and band selection outputs with the appropriate information. At the output LOCK the PLL supplies a state information (locked/released).

## Features

- No need for an external integrator
- Noise free telegram transmission
- Integration time constant controlled by software
- Microprocessor compatible


## Maximum ratings

| Supply voltage Inputs | $V_{\text {S }}$ | -0.3 to 7.5 | V |
| :---: | :---: | :---: | :---: |
| Q1, Q2, $I_{\text {ref }}$ | $V_{1}$ | -0.3 to $V_{S}$ | V |
| IFO, CPL, PLE | $V_{1}$ | -0.3 to $V_{S}+0.5$ | V |
| PLE | $V_{1}$ | -0.3 to 7.8 | V |
| F, $\bar{F}$ | $V_{\text {I }}$ | -0.3 to $V_{S}+0.5$ | V |
| Outputs |  |  |  |
| PD | $V_{Q}$ | -0 3 to $V_{S}$ | V |
| UD | $V_{Q}$ | -0.3 to 33 | V |
|  | $I_{\text {QL }}$ | -7 | mA |
| BS1....BS5 | $V_{Q}$ | -0.3 to 16 | V |
| LOCK | $I_{Q}$ | -1 to 5 | mA |
| Internal pull-up $R_{\mathrm{L}}=3 \mathrm{k} \Omega$ |  |  |  |
| Junction temperature | $T_{1}$ | 140 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) | $R_{\text {thSA }}$ | 80 | K/W |
| Operating range |  |  |  |
| Supply voltage range | $V_{S}$ | 4.5 to 5.5 | V |
| Input frequency | $f_{\mathrm{F}}, f_{\bar{F}}$ | 32 | MHz |
| Divider ratio | $N$ | 1024 to 16383 |  |
| Resistance for, $I_{\text {ref }}$ | $R_{1}$ | 80 | $k \Omega$ |
| $I_{\text {ref }}=\left(V_{S}-0.8\right) R_{1}$ |  |  |  |
| Tuning voltage range open collector | $V_{D}$ | 0.3 to 33 | V |
| Ambient temperature range | $T_{\text {amb }}$ | 0 to 85 | ${ }^{\circ} \mathrm{C}$ |

Characteristics $\left(V_{\mathrm{S}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} ; T_{\mathrm{amb}}=0\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

Supply current
Crystal frequency Series $C=18 \mathrm{pf}$
Signal inputs $F / \bar{F}$
input voltage

Input current

$$
V_{16}=5 V
$$

Input sensitivity at
sine push－pullitriggering ；$f=32 \mathrm{MHz}$

Inputs（IFO，CPL，PLE）
Upper threshold voltage
Lower threshold voltage
Input current

$$
\begin{aligned}
& V_{8 \mathrm{H}}=5 \mathrm{~V} \\
& V_{8 \mathrm{~L}}=0.4 \mathrm{~V} \\
& V_{8 \mathrm{~L}}=0.8 \mathrm{~V}
\end{aligned}
$$

Band select outputs（BS1 ．．．BS5）
Reverse current

$$
V_{3 H}=15 \mathrm{~V}
$$

Current drain

$$
2 \mathrm{~V} \leqq V_{3} \leqq 15 \mathrm{~V}
$$

Tuning section PD，UD，$I_{\text {ref }}$ ，LOCK
Charge pump current

$$
I_{\text {pump }}=10 \times I_{\text {ref }} ; R_{\mathrm{I}}=120 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}
$$

Tuning voltage

$$
I_{15 \mathrm{~L}}=1.5 \mathrm{~mA}
$$

Reverse current $V_{15 \mathrm{H}}=33 \mathrm{~V}$
Reference current

$$
\text { ext. } R=120 \mathrm{k} \Omega
$$

Output voltage int．$R_{\mathrm{L}}=3 \mathrm{k} \Omega$
$I_{12 \mathrm{H}}=-100 \mu \mathrm{~A}$
$I_{12 \mathrm{~L}}=100 \mu \mathrm{~A}$

## IFO，PLE

Set－up time for release data
Hold time for：
release
data

## CPL

H pulse width
L pulse width

| $\stackrel{\rightharpoonup}{+} \widehat{\underline{x}}$ | 式苩 | ぶ ${ }^{\text {\％}}$ | $\stackrel{\sim}{\sim}$ | $\stackrel{T}{T}$ | $\stackrel{\rightharpoonup}{\Delta}$ | $\underset{\sim}{\text { a }}$ | $\stackrel{\stackrel{r}{r}}{\substack{r}}$ | $\stackrel{\rightharpoonup}{\omega}$ | $\underset{\text { w }}{\substack{\text { T }}}$ | $\underset{\text { w }}{\substack{\text { T }}}$ | ががか | $\underset{\sim}{\infty} \underset{\Phi}{\infty}$ | $\stackrel{\rightharpoonup}{*}$ | $\stackrel{\rightharpoonup}{\text { a }}$ | $\stackrel{\rightharpoonup}{\stackrel{\rightharpoonup}{r}} \underset{\sim}{\sigma}$ | づら |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NN | N N | N N |  | $\stackrel{\Delta}{\text { in }}$ | $\omega$ |  |  | $\begin{aligned} & \text { H } \\ & \text { N } \\ & \text { gi } \end{aligned}$ | or |  |  | $\stackrel{N}{\mathrm{~N}}$ | N |  | $\begin{aligned} & \omega \\ & \omega \\ & \infty \\ & \underset{N}{\omega} \end{aligned}$ | $\stackrel{\rightharpoonup}{\mathrm{c}}$ | $\frac{3}{3}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | －N | 2 |
|  |  |  | $\bigcirc$ |  | $\stackrel{\rightharpoonup}{0}$ | N | $\stackrel{0}{\omega}$ | $\begin{aligned} & \text { H } \\ & \text { H } \\ & \text { K } \end{aligned}$ | $\omega$ | $\stackrel{\rightharpoonup}{\circ}$ | $\begin{aligned} & 11^{\infty} \\ & \mathrm{H}_{\mathrm{O}}^{\mathrm{g}} \end{aligned}$ | $\begin{aligned} & 0 \\ & \infty \end{aligned}$ | $\stackrel{\rightharpoonup}{\mathrm{O}}$ |  |  | ¢ | － |
| $F_{\infty} \sigma_{\infty}$ | Ficm | $F_{\omega} F_{\infty}$ | $<$ | $<$ | F | $\underset{D}{F}$ | $<$ | $\underset{D}{F}$ | $\frac{3}{8}$ | $\underset{D}{\Sigma}$ | E吂 | $\ll$ | 궁 | E | $\ll$ | $\underset{T}{\frac{1}{N}} \mathfrak{J}$ |  |

## Circuit description

Triggered by the ECl inputs F/F a switchable $32 / 33$ counter operates as a 14 bit synchronous prescaler in the dual modulus method by combining it with a 5 and 9 bit programmable synchronous counter. In this combination the 5 bit counter controls the switch-over from 32 to 33 (block diagram 1). Dividing ratios of $N=1024$ to 16383 are possible.
The 18 bit deep shift register latch is subdivided into 14 bits for storing the dividing ratio $N$, as well as 1 bit for selecting the pump current and 3 bits for controlling the 5 band selection outputs.
The telegram is inserted over the serial data input IFO with the H-L slope of the shift clock CPL, when the enable input is set at H . Beginning with LSB, the complement of the dividing ratio is inserted in binary code, then the select bit $2^{14}$ for the pump current and the band selection control bits $2^{15}, 2^{16}, 2^{17}$ (please refer to enclosed table).
An integrated control circuit checks the world length ( 18 bit ) of the data telegram. The 18 bit latch accepts the data from the shift register during the $L$ state of the enable input PLE.

A 4 MHz crystal controlled clock oscillator has been integrated in the IC. An internal reference divider divides the output signal of the crystal oscillator (fosc $=4 \mathrm{MHz}$ ) by 2048 resulting in 1.953125 kHz (reference signal), providing a frequency resolution of 125 kHz by means of the asynchronous permanent prescaler (dividing factor 1:64).
In a digital phase detector the divided VCO input signal is compared with the reference signal. If the falling slope of the VCO input signal appears before the falling slope of the reference signal, the output DOWN of the phase detector will be in the H state for the duration of the phase difference. However, if above signal sequence is reversed, the output UP will be in the H state instead. The outputs UP/DOWN control the two current sources I + and I - (charge pump). In case both outputs are in the Lstate, the charge pump output will be in the high impedance mode(TRI-STATE). Information with respect to either the H or Lstate will be provided at the LOCK output by the logical "NOR" of the outputs UP/DOWN.
The output current of the charge pump (source current = drain current) is adjusted by an external resistor between pin $I_{\text {ref }}$ and $V_{\text {cc. }}$. In addition, this output current can be generated by the control bit for the pump current at the same value or at a value increased by a factor of 10 (refer to enclosed table).
The current pulses generated by the charge pump are integrated into the tuning voltage by means of an active low pass filter (on-chip loop amplifier and external RC circuit). The dc output signal of the low pass filter is available at $V_{D}$ and is used as tuning voltage for the VCO. In order to provide tuning voltages higher than $V_{C C}=5 \mathrm{~V}$, the output stage of the amplifier consists of a transistor with an open collector. The external collector resistor can be connected to voltages up to 33 V .
To switch voltages higher than $V_{S}=5 \mathrm{~V}$, the band selection outputs (BS1, BS2, BS3, BS4, BS5) include current drains with open collectors. It is therefore possible to directly connect transistors operating as band selection switches without the use of current limiting resistors (please refer to enclosed application current).

## Pin configuration

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | Q1 | Crystal |
| 2 | Q2 | Crystal |
| 3 | BS1 | Standard switchover output |
| 4 | BS2 | Band selection output BS |
| 5 | BS3 | Band selection output VHF |
| 6 | BS4 | Band selection output UHF |
| 7 | BS5 | Band selection output I/III |
| 8 | PLE | Release input for shift register |
| 9 | GND | Ground |
| 10 | CPL | Shift clock pulse input |
| 11 | IFO | Data input |
| 12 | LOCK | Lock output |
| 13 | PD | Amplifier input/charge pump output |
| 14 | Iref | Current adjustment for charge pump |
| 15 | VD | Tuning voltage output |
| 16 | F | Signal input |
| 17 | F | Signal input |
| 18 | VS | Supply voltage |

## Loop-filter calculations

Loop bandwidth: $\sqrt{\frac{I_{\mathrm{p}} \times K_{v c O}}{C_{1} \times P \times N}}=\omega_{\mathrm{R}}$

Attenuation $\quad 1 / 2 \times \omega_{R} \times R \times C_{1}=\xi$

| P | $=$ prescaler |
| :--- | :--- |
| N | $=$ programmable divider ratio |
| $I_{\mathrm{p}}$ | $=$ pump current |
| $S_{\mathrm{vCO}}$ | $=$ tuner voltage characteristic |
| $R_{1} C_{1}$ | $=$ loop filter |

Example for channel 47:
$\mathrm{P}=64 \quad \mathrm{~N}=11520 \quad I_{\mathrm{p}}=200 \mu \mathrm{~A} \quad \mathrm{SvCo}^{2}=18.7 \mathrm{MHz} \mathrm{V} \quad R=33 \mathrm{k} \Omega \quad \mathrm{C}_{1}=330 \mathrm{nF}$
$\omega_{\mathrm{R}}=124 \mathrm{~Hz} \quad f_{\mathrm{R}}=20 \mathrm{~Hz} \quad \xi=0.675 \quad$ Standard dimensioning: $\mathrm{C}_{2} \approx \mathrm{C} 1 / 5$

## Block diagram



## Truth Table

| "IFO" bit 2 ${ }^{14}$ | Pump Current $I_{\mathrm{p}}$ |
| :---: | :---: |
| L | $I_{\text {ref }}$ <br> H |
| $10 \times I_{\text {ref }}$ |  |


| "IFO" bit |  |  | Band selection outputs ( $\mathrm{L}=$ conducting, $\mathrm{H}=$ blocking) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{15}$ | $2^{16}$ | $2^{17}$ | BS1 | BS2 | BS3 | BS4 | BS5 |
| L | L | L | L | L | L | L | H |
| L | L | H | L | L | H | H | H |
| L | H | L | L | H | L | H | L |
| L | H | H | L | H | H | H | H |
| H | L | L | H | L | L | L | H |
| H | L | H | H | L | H | H | H |
| H | H | L | H | H | L | H | L |
| H | H | H | H | H | H | H | H |

Pulse diagram


## Pulse diagram

Set-up and hold times


Test and measurement circuits



Test circuit 2

## Test circuit 1



Test circuit 3

## Test and measurement circuits



Test circuit 4


Test circuit 5

## Application circuit

Design proposal
$R_{1}=120 \mathrm{k} \Omega\left(I_{\mathrm{p}}=35 / 350 \mu \mathrm{~A}\right)$
$R_{\mathrm{L}}=22 \mathrm{k} \Omega, R_{2} \ldots R_{4}=22 \mathrm{k} \Omega$
Loop filter: $R=33 \mathrm{k} \Omega, \mathrm{C}_{1}=330 \mathrm{nF}, \mathrm{C}_{2}=47 \mathrm{nF}$
Post filter (in the tuner): $R_{T}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=47 \mathrm{nF}$


## SDA 3202

## 1．3 GHz PLL with I2C Bus

－Low Current Consumption
－Message Transmission Via ${ }^{12} \mathrm{C}$ Bus
－ 4 Software－Controlled Outputs
－Cost－Effective and Space－Saving Design
－Prescaler Output Frequency is Free from Interference Radiation

| Pin Configuration | Pin Definitions |  |  |
| :---: | :---: | :---: | :---: |
|  | Pin | Symbol | Function |
| Top View | 1 | PD | Input for Active Filter／Output for Charge Pump |
| $\checkmark$ | 2 | Q1 | Crystal |
| 8 | 3 | Q2 | Crystal |
| $\square$ 『17 | 4 | SDA | Data I／O for 12C Bus |
| $3 \square$ P16 | 5 | SCL | Clock Input for ${ }^{12} \mathrm{C}$ Bus |
| $4 \square \mathrm{P}^{15}$ | 6 | P7 | Port Output（Open Collector） |
| $5 \square$ | 7 | P6 | Port Output（Open Collector） |
| $6 \square$ 『13 | 8 | P5 | Port Output（Open Collector） |
| 7 －『12 | 9 | P4 | Port Output（Open Collector） |
| $8 \square$ ص11 | 10 | P3 | Port Output（Current Sink） |
| 9 曰10 | 11 | P2 | Port Output（Current Sink） |
|  | 12 | P1 | Port Output（Current Sink） |
| 0100－12 | 13 | P0 | Port Output（Current Sink） |
|  | 14 | $V_{s}$ | Supply Voltage |
|  | 15 | UHF／VHF | Signal Input |
|  | 16 | REF | Amplifier－Reference Input |
|  | 17 | GND | Ground |
|  | 18 | $V_{D}$ | Output of Active Filter |

Combined with a VCO（tuner），the SDA 3203 comprises a digital programmable phase－locked loop for televi－ sion devices designed to use the PLL frequency synthesis tuning principle．

The PLL provides a cyrstal－stable frequency for tuner oscillators between $16 \ldots 1300 \mathrm{MHz}$ in the 62.5 KHz raster．By including an external prescaler 1／2，the component can also be used for synthesizing applications of up to 2.4 GHz （e．g．satellite receivers）．As a result，the resolution is doubled to 125 KHz ．The tuning process is controlled via an ${ }^{2} \mathrm{C}$ bus by the microprocessor．


## Circuit Description

Tuning Section (refer to block diagram)
UHF/VHF The tuner signal is capacitively coupled at the UHF/VHF input and subsequently amplified.
REF The reference input REF should be dis abled by a capacitor of low series inductance. The amplified signal passes through an asynchronous divider with a fixed ratio of $P=8$ and an adjustable divider $N=256 . .32767$. Subsequent to this process, the signal is compared in a digital frequency phase detector with a reference frequency fREF $=7.8125 \mathrm{kHz}$.
Q1, Q2 This frequency has been derived from a 4 MHz crystal oscillator (pin Q1, Q2) by dividing its output signal by $\mathrm{Q}=512$.
The phase detector includes two outputs UP and DOWN which control the two current sources I+ and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the current source I+ will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, the current source I- will begin to pulsate.
$P D, V_{D} \quad$ If both signals are in phase, the charge pump output PD changes into the high impedance state (PLL in lock). An active low pass filter (internal amplifier, external output transistor at $V_{D}$, and RC combination) integrates the current pulses as the tuning voltage for the VCO.
With the control bit 5 I the pump current can be switched between two values per software. Through this switch-over, the control characteristics of the PLL during lock-in can be changed, i.e. varying tuner characteristics in the various TV bands can be adjusted.
PO...P3 The software-controllable outputs PO, P1, P2 and P3 can drive external PNP transistors (internal current limit) which operate as band selection switch.

P4... P7 The open collector outputs P4, P5, P6, P7 can be used for a variety of different applications.

## ${ }^{12} \mathrm{C}$ Bus Interface

SCL, SDA An asynchronous bidirectional data bus is used for data transfer between the processor and the PLL. As a rule, the clock pulse is supplied by the processor (input SCL), while pin SDA operates as input or output depending on the direction of data flow (open collector, external pull-up resistor).
The data from the processor pass through an I2C bus control. Depending on their function, the data are subsequently filed in registers (latch $0-3$ ). If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each tele- begins with the start conditions of SDA returning into Low, while SCL remains in High. All additional information transfer takes place during SCL = Low and the data is forwarded to the control with the positive clock edge. However, if SDA returns to High, while SCL is in High, the message is ended since the PLL acknowledges a stop condition.

For the following, also refer to table "Logic allocation".
All messages are transmitted byte-bybyte, followed by a 9 . clock pulse, while the control returns the SDA line to Low (acknowledge conditions). The first byte is comprised of 7 address bits. These are used by the processor to select the PLL from several peripheral components (chip-select). The 8 . bit is always Low.
In the data portion of the message the 1. bit of the 1. or 3 . data byte determines whether a divider ratio or a control information is to follow. In each case, the 2. byte of the same data type or a stop condition has to follow the 1. byte.
$V_{\mathrm{S}}$, GND When the supply voltage is injected, a Power on Reset circuit prevents the PLL from setting the SDA line at Low which would disable the bus.


Characteristics $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Current Consumption | Is | 1 | 35 | 55 | 75 | mA |
| Crystal Frequency <br> Series Capacitance 18 pF | $\mathrm{f}_{2,3}{ }^{*}$ | 1 |  |  | 4 | MHz |
| Input Sensitivity UHF/VHF |  |  |  |  |  |  |
| $\mathrm{f}_{15}=80 \ldots 500 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -27/10 |  | 3/315 | dBm/* |
| $\mathrm{f}_{15}=500 \ldots 1000 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -24/14 |  | 3/315 | dBm/* |
| $\mathrm{f}_{15}=1200 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -15/40 |  | 3/315 | dBm/* |
| Band Selection Outputs P0... P3 (current sinks with internal resistance $\mathrm{R}_{\mathrm{i}}=12 \mathrm{k} \Omega$ ) |  |  |  |  |  |  |
| Leakage Current, $\mathrm{V}_{13 \mathrm{H}}=13.5 \mathrm{~V}$ | $\mathrm{l}_{13 \mathrm{H}}$ | 3 |  |  | 10 | $\mu \mathrm{A}$ |
| Sink Current, $\mathrm{V}_{13 \mathrm{H}}=12 \mathrm{~V}$ | $\mathrm{I}_{13 \mathrm{~L}}$ | 3 | 0.7 | 1 | 1.5 | mA |
| Port Outputs P4 . . P7 (switch with open collector) |  |  |  |  |  |  |
| Leakage Current, $\mathrm{V}_{9 \mathrm{H}}=13.5 \mathrm{~V}$ | $\mathrm{I}_{9 \mathrm{H}}$ | 4 |  |  | 10 | $\mu \mathrm{A}$ |
| Residual Voltage, $\mathrm{l}_{9 \mathrm{~L}}=1.7 \mathrm{~mA}$ | $\mathrm{V}_{9 \mathrm{~L}}$ | 4 |  |  | 0.3 | V |

[^15]SDA 3202

Characteristics $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Phase Detector Output PD ( $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ ) |  |  |  |  |  |  |
| Charge Pump Current $5 \mathrm{I}=$ High; $\mathrm{V}_{1}=2 \mathrm{~V}$ | $\mathrm{I}_{1 \mathrm{H}}$ | 5 | $\pm 90$ | $\pm 220$ | $\pm 300$ | $\mu \mathrm{A}$ |
| Charge Pump Current $5 \mathrm{I}=\text { Low; } \mathrm{V}_{1}=2 \mathrm{~V}$ | $\mathrm{I}_{1 \mathrm{H}}$ | 5 | $\pm 22$ | $\pm 50$ | $\pm 75$ | $\mu \mathrm{A}$ |
| Output Voltage Locked | $\mathrm{V}_{\mathrm{IL}}$ | 5 | 1.5 |  | 2.5 | V |
| Active Filter Output $\mathrm{V}_{\mathrm{D}}$ (Test modus $\mathrm{TO}=1, \mathrm{PD}=$ Tristate) |  |  |  |  |  |  |
| Output Current $V_{18}=0.8 \mathrm{~V} ; \mathrm{I}_{14}=90 \mu \mathrm{~A}$ | $\mathrm{l}_{18}$ | 5 | 500 |  |  | $\mu \mathrm{A}$ |
| Output Voltage, $\mathrm{V}_{1 \mathrm{~L}}=0 \mathrm{~V}$ | $\mathrm{V}_{18}$ | 5 |  |  | 100 | mV |
| Bus Inputs SCL, SDA |  |  |  |  |  |  |
| Input Voltage | $\begin{aligned} & V_{5 H} \\ & V_{5 L} \end{aligned}$ | 6 | 3 |  | $\begin{aligned} & 5.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Input Current $\begin{aligned} & V_{5 H}=V_{S} \\ & V_{5 L}=0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{5 \mathrm{~L}} \\ & \mathrm{I}_{5 \mathrm{~L}} \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 50 \\ -100 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Output SDA (open collector) |  |  |  |  |  |  |
| Output Voltage $\begin{aligned} & \mathrm{V}_{4 \mathrm{H}}=5.5 \mathrm{~V} \\ & \mathrm{I}_{4 \mathrm{~L}}=2 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{4 \mathrm{H}} \\ & \mathrm{~V}_{4 \mathrm{~L}} \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 12 \\ & 0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| Edges SCL, SDA |  |  |  |  |  |  |
| Rise Time | $t_{\text {R }}$ | 6 |  |  | 15 | $\mu \mathrm{s}$ |
| Fall Time | $\mathrm{t}_{\mathrm{F}}$ | 6 |  |  | 15 | $\mu \mathrm{s}$ |
| Shift Register Clock Pulse SCL |  |  |  |  |  |  |
| Frequency | $\mathrm{f}_{5}$ | 6 | 0 |  | 100 | KHz |
| H-Pulse Width | $\mathrm{t}_{5} \mathrm{HIGH}$ | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| L-Pulse Width | t5 LOW | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Start |  |  |  |  |  |  |
| Set-Up Time | tsusta | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Hold Time | $t_{\text {HDSTA }}$ | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Stop |  |  |  |  |  |  |
| Set-Up Time | tsusto | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Bus Free Time | $\mathrm{t}_{\text {BUF }}$ | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Data Transfer |  |  |  |  |  |  |
| Set-Up Time | tsudat | 6 | 0.3 |  |  | $\mu \mathrm{s}$ |
| Hold Time | $\mathrm{t}_{\text {HDDAT }}$ | 6 | 0 |  |  | $\mu \mathrm{S}$ |

## Measurement Circuit 1



## Measurement Circuit 2

## Calibration of Signal Generator



0100-3

## Measurement of Input Sensitivity



Test mode: $\mathrm{T} 1=$ High

* no cable


## Measurement Circuit 3



Measurement Circuit 4


## Measurement Circuit 5



## Measurement Circuit 6a

I2C Bus Time Diagram

## Measurement Circuit 6b



## Application Circuit



0100-10

## Computation for Loop Filter

Loop bandwidth: $\omega_{\mathrm{R}}=\sqrt{\frac{\mathrm{I}_{\mathrm{P}} \times \mathrm{K}_{\mathrm{VCO}}}{\mathrm{C}_{1} \times \mathrm{P} \times N}}$
Attenuation: $\quad \zeta=0.5 \times \omega_{\mathrm{R}} \times \mathrm{R} \times \mathrm{C}_{1}$
P = Prescaler
$N=$ Progr. divider
$\mathrm{lp}=$ Pump current
$\mathrm{K}_{\mathrm{VCO}}=$ Tuner slope
$R, C_{1}=$ Loop filter

## Example for Channel 47

$P=8 ; N=11520 ; I_{p}=100 \mu A ;$
$\mathrm{K}_{\mathrm{VCO}}=18.7 \mathrm{MHz} / \mathrm{V} ; \mathrm{R}=22 \mathrm{k} \Omega$;
$\mathrm{C}_{1}=180 \mathrm{nF} ; \omega_{\mathrm{R}}=336 \mathrm{~Hz}$;
$\mathrm{f}_{\mathrm{n}}=54 \mathrm{~Hz} ; \zeta=0.67$
Standard dimensioning: $\mathrm{C}_{2}=\mathrm{C}_{1 / 5}$

## Description of Function, Application and Circuit

## Logic Allocation

 byte 2

Divider ratio:
$N=16384 \times n 14+8192 \times n 13+4096 \times n 12+2048 \times n 11+1024 \times n 10+512 \times n 9+256 \times n 8$ $+128 \times n 7+64 \times n 6+32 \times n 5+16 \times n 4+8 \times n 3+4 \times n 2+2 \times n 1+n 0$

Band selection:
P3 . . . PO $=1$ Current sink is active
Port outputs:
$P 7 \ldots P 4=1 \quad$ Open collector output is active
Switch-over of pump current:
$51=1$ High current
Test Mode:
T1,T0 $=0,0$ Normal operation
T1 $\quad=1 \quad \mathrm{P6}=\mathrm{f}_{\text {REF }} ; \mathrm{P} 7=$ Cy
TO $=1$ Tristate charge pump

## Pulse Diagram



Command Samples
Start-Adr-Tv1-Tv2-St1-St2-Stop
Start-Adr-St1-St2-Tv1-Tv2-Stop
Start-Adr-Tv1-Tv2-St1-Stop
Start-Adr-St1-St2-Tv1-Stop
Start-Adr-Tv1-Tv2-Stop
Start-Adr-St1-St2-Stop
Start-Adr-Tv1-Stop
Start-Adr-St1-Stop
Start = start condition
Adr = addressing
Tv1 = divider ratio 1. byte
Tv2 = divider ratio 2. byte
St1 = control word 1. byte
St2 = control word 2. byte
Stop = stop condition

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 3202 | Q67000-Y904 | P-DIP 18 |

## SDA 3203 <br> 1.3 GHz PLL with 3-Wire Bus

- Low Current Consumption
- Command Transmission Via a 3-Wire Bus
- 4 Software-Controlled Outputs
- Cost-Effective and Space-Saving Design
- Prescaler Output Frequency is Free from Interference Radiation


Combined with a VCO (tuner), the SDA 3203 comprises a digital programmable phase-locked loop for television devices designed to use the PLL frequency synthesis tuning principle.

The PLL provides a crystal-stable frequency for tuner oscillators between $16 \mathrm{MHz}-1300 \mathrm{MHz}$ in the 62.5 KHz raster. By including an external prescaler $1 / 2$, the component can also be used for synthesizing applications of up to 2.4 GHz (e.g. satellite receivers). As a result, the resolution is doubled to 125 KHz . The tuning process is controlled via a 3 -wire bus by the microprocessor.


## Circuit Description

## Tuning Section (Refer to Block Diagram)

UHF/VHF The tuner signal is capacitively coupled at the UHF/VHF input and subsequently amplified.
REF The reference input REF should be disabled by a capacitor of low series inductance. The amplified signal passes through an asynchronous divider with a fixed ratio of $P=8$. An anti-oscillation circuitry prevents the first divider stage from oscillating when the input signal is missing. As a result, the PLL maintains the correct control direction should the tuner oscillation be terminated. Subsequently, a switchable 16/17 counter is activated. The combination of this counter with a 4-bit and 10-bit programmable counter provides an adjustable divider operating in the dual modulus mode. The 4-bit counter drives the switchover from 17 to 16. Divider ratios of $\mathrm{N}=256-$ 16383 are possible. The divided signal is compared in a digital frequency phase detector with a frequency fREF $=$ 7.8125 KHz . This frequency has been derived from a 4 MHz crystal oscillator (pin Q1, Q2 Q1, Q2) by dividing its output signal by $\mathrm{Q}=512$.
The phase detector includes two outputs UP and DOWN which control the current sources It and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the current source I+ will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, the current source 1 - will begin to pulsate.

If both signals are in phase, the charge pump output PD changes into the high impedance state (PLL in lock). An active low pass filter (internal amplifier, external output transistor at $V_{D}$, and RC combination) integrates the current pulses as the tuning voltage for the VCO.
P1-P4 The software-controllable outputs P1, P2, P3 and P4 drive the external PNP transistors (internal current limiting) which operate as band selection switch.
TVSAT In the TVSAT mode (pin TVSAT $=0 \mathrm{~V}$ ), the command bit for P1 becomes the 15. Divider bit providing divider ratios of $\mathrm{N}=$ 256-32767.

3-Wire Bus Interface (Refer to Description of Functions)
DATA Via the serial data input DATA the comCLOCK mand is read into an 18-bit deep shift regENABLE ister with the positive edge of the CLOCK supplied by the processor when the ENABLE input is also in High. To further ensure the prevention of interference products, a format control discards all commands which exceed eighteen clock pulses during the Enable-High cycle.
Beginning with the MSB, the four band selection control bits for the port outputs and the divider ratio are inserted in binary code. An 18-bit latch accepts the data from the shift register with the negative edge of the Enable pulse.
TEST1 During standard operation TEST1 = Low
KHz 62.5 an eight-fold reference frequency 62.5 KHz is present at pin KHz 62.5. During test operation TEST1 $=$ High, a distinction is made between test mode 1 (ENABLE $=$ Low) and test mode 2 (ENABLE $=$ High).

| Data | Clock | KHz 62.5 | Operating Mode |
| :--- | :--- | :--- | :--- |
| Shift Data | Shift Clock | 62.5 KHz | Standard Operation |
| Output Progr. Divider | Output Ref. Divider | 62.5 KHz | Test Mode 1 |
| Input Phase Detector | Input Phase Detector | $1 / 128$ (Fixed) | Test Mode 2 |
| Var. Frequency | Ref. Frequency |  |  |

## Absolute Maximum Ratings*


*Stresses above those listed under "Absolute
Maximum Ratings" may cause permanent damage
to the device. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Reference Input REF $\left(\mathrm{V}_{20}\right) \ldots \ldots . . .-0.3 \mathrm{~V}$ to +3 V
Output 62.5 KHz (V) . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{S}}$
Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) . . . . . . . . . . . . . . . . . . $125^{\circ} \mathrm{C}$
Storage Temperature
Range ( $\mathrm{T}_{\mathrm{stg}}$ )
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance
System-Air ( $\mathrm{R}_{\mathrm{th}} \mathrm{SA}$ )
60 K/W

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . . . . 4.5 V to 5.5 V
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Input Frequency ( $\mathrm{f}_{15}$ ) . . . . . . . . . 16 MHz to 1300 MHz
Crystal Frequency ( $f 6,7$ ) . . . . . . . . . . . . . . . . . . . 4 MHz
Divider Factor (N) . . . . . . . . . . . . . . . . . . . 256 to 32767

Characteristics $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Current Consumption, $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | Is | 1 | 20 | 50 | 70 | mA |
| Crystal Frequency Series Capacity 18 pF | $\mathrm{f}_{6,7}$ | 1 |  |  | 4 | MHz |
| Input Sensitivity UHF/VHF |  |  |  |  |  |  |
| $\mathrm{f}_{15}=80 \mathrm{MHz}-100 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -24/14 |  | 3/315 | dBm* |
| $\mathrm{f}_{15}=100 \mathrm{MHz}-1000 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -27/10 |  | 3/315 | dBm* |
| $\mathrm{f}_{15}=1300 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -15/40 |  | 3/315 | dBm* |
| Input DC Voltage <br> UHF/VHF and REF not connected | $\mathrm{V}_{15}$ | 2 |  | 2 |  |  |
| Band Selection Outputs P1-P4 (Current Sinks with Internal Resistance $\mathrm{R}_{1}=12 \mathrm{k} \Omega$ ) |  |  |  |  |  |  |
| Leakage Current, $\mathrm{V}_{11 \mathrm{H}}=13.5 \mathrm{~V}$ | $\mathrm{I}_{11 \mathrm{H}}$ | 3 |  |  | 10 | $\mu \mathrm{A}$ |
| Sink Current, $\mathrm{V}_{11 \mathrm{~L}}=12 \mathrm{~V}$ | $\mathrm{I}_{11 \mathrm{~L}}$ | 3 | 0.7 | 1.0 | 1.5 | mA |
| Phase Detector Output PD V ${ }_{\text {S }}=5 \mathrm{~V}$ |  |  |  |  |  |  |
| Pump Current Lock In | $l_{10}$ | 5 | $\pm 90$ | $\pm 150$ | $\pm 220$ | $\mu \mathrm{A}$ |
| Output Voltage Lock in | $\mathrm{V}_{10}$ | 5 | 1.5 |  | 2.5 | V |
| Leakage Current Lock In | $\mathrm{I}_{10}$ | 5 | -0.2 |  | 0.2 | $\mu \mathrm{A}$ |
| Active Filter Output $\mathrm{V}_{\mathrm{D}}$ |  |  |  |  |  |  |
| Output Current, $\mathrm{V}_{\mathrm{D}}=0.8 \mathrm{~V}$ | 19 | 5 | 500 |  |  | $\mu \mathrm{A}$ |

Characteristics $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Test Input TEST1 |  |  |  |  |  |  |
| Input Voltage | $\mathrm{V}_{1} \mathrm{H}$ | 6 | 3 |  | $\mathrm{V}_{\mathrm{S}}$ | V |
| Input Current $\begin{aligned} & \mathrm{V}_{1 \mathrm{H}}=5 \mathrm{~V} \\ & \mathrm{~V}_{1 \mathrm{~L}}=0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{1 L} \\ & l_{1 H} \\ & I_{1 L} \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 0.8 \\ 50 \\ -100 \\ \hline \end{gathered}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Test Output CLOCK, DATA (Open Collector) |  |  |  |  |  |  |
| Output Voltage, $\mathrm{I}_{2 \mathrm{~L}}=1 \mathrm{~mA}$ | $\mathrm{V}_{2 L}$ | 6 |  |  | 0.4 | V |
| Leakage Current $\mathrm{V}_{2 \mathrm{H}}=5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{2 \mathrm{H}} \\ & \mathrm{l}_{2 \mathrm{H}} \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | 10 |  | 5.5 | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| Output 62.5 kHz (Current Sink with Open Collector) |  |  |  |  |  |  |
| Output Voltage Output Current | $\begin{aligned} & \mathrm{V}_{20} \\ & \mathrm{l}_{20} \\ & \hline \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 200 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| Bus Input CLOCK, DATA, ENABLE |  |  |  |  |  |  |
| Input Voltage | $\begin{aligned} & \mathrm{V}_{2 \mathrm{H}} \\ & \mathrm{~V}_{2 \mathrm{~L}} \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | 3 |  | $\begin{aligned} & V_{S} \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Input Current $\begin{aligned} & \mathrm{V}_{2 \mathrm{H}}=5 \mathrm{~V} \\ & \mathrm{~V}_{2 \mathrm{~L}}=0 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{2 \mathrm{H}} \\ & \mathrm{I}_{2 \mathrm{~L}} \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ |  |  | $\begin{gathered} 50 \\ -100 \\ \hline \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Data Transfer |  |  |  |  |  |  |
| Set-Up Time DATA | tsudat | 6 | 2 |  |  | $\mu \mathrm{s}$ |
| Hold Time DATA | $\mathrm{t}_{\text {HDDAT }}$ | 6 | 2 |  |  | $\mu \mathrm{s}$ |
| CLOCK |  |  |  |  |  |  |
| H-Pulse Width CLOCK | $\mathrm{t}_{\mathrm{HIGH}}$ | 6 | 2 |  |  | $\mu \mathrm{s}$ |
| ENABLE |  |  |  |  |  |  |
| Set-Up Time ENABLE | tsuen | 6 | 2 |  |  | $\mu \mathrm{s}$ |
| Hold Time ENABLE | thden | 6 | 2 |  |  | $\mu \mathrm{s}$ |

*Listed as mVrms with $50 \Omega$.

## Measurement Circuit 1



## Measurement Circuit 2

## Calibration of Signal Generator



0101-3

## Measurement of Input Sensitivity


*No Cable

## Measurement Circuit 3



Valid for P1-P4

## Measurement Circuit 4



## Measurement Circuit 5



Charge Pump Outputs PD, $V_{D}$

## Measurement Circuit 6a

## ${ }^{12} \mathrm{C}$ Bus Time Diagram


tsuen Set-Up Time (Enable)
thden
$\mathrm{t}_{\mathrm{HIGH}}$
tsudat
thDDAT Hold Time (Enable) H Pulse Width (Clock) Set-Up Time (Data Transfer) Hold Time (Data Transfer)

## Measurement Circuit 6b



## Application Circuit



## Computation for Loop Filter

Loop bandwidth: $\omega_{\mathrm{R}}=\sqrt{\frac{\mathrm{I}_{\mathrm{P}} \times \mathrm{K}_{\mathrm{VCO}}}{\mathrm{C}_{1} \times \mathrm{P} \times N}}$
Attenuation: $\quad \xi=0.5 \times \omega_{\mathrm{R}} \times \mathrm{R} \times \mathrm{C}_{1}$

$$
\begin{array}{ll}
\mathrm{P} & =\text { Prescaler } \\
\mathrm{N} & =\text { Progr. Divider } \\
\mathrm{IP}_{\mathrm{P}} & \text { Pump Current } \\
\text { Kvco } \text { = Tuner Slope } \\
\mathrm{R}, \mathrm{C}_{1} & \text { Loop Filter }
\end{array}
$$

## Example for Channel 47

$P=8 ; N=11520 ; I_{\mathrm{p}}=100 \mu \mathrm{~A}$;
$\mathrm{K}_{\mathrm{VCO}}=18.7 \mathrm{MHz} / \mathrm{V} ; \mathrm{R}=22 \mathrm{k} \Omega$;
$\mathrm{C}_{1}=180 \mathrm{nF} ; \omega_{\mathrm{R}}=336 \mathrm{~Hz}$;
$\mathrm{f}_{\mathrm{n}}=54 \mathrm{~Hz} ; \xi=0.67$
Standard Dimensioning: $\mathrm{C}_{2}=\mathrm{C}_{1 / 5}$

## Pulse Diagram



0101-11
Divider Ratio $\quad N=n 13 \times 8192+n 12 \times 4096+n 11 \times 2048+n 10 \times 1024+n 9 \times 512+$ $n 8 \times 256+n 7 \times 128+n 6 \times 64+n 5 \times 32+n 4 \times 16+n 3 \times 8+n 2 \times 4+$ $n 1 \times 2+n 0$
Example: $N=11508$
Band Selection P1-P4 $=1$ Current Sinks are Active
VCO (Tuner) Frequency $f_{\mathrm{VCO}}=8 \times \mathrm{N} \times 7.8125 \mathrm{KHz}$
Example: $\mathrm{f}_{\mathrm{VCO}}=719.25 \mathrm{MHz}$
TVSAT $=$ N.C. Bit 4 is P1
TVSAT $=$ OV Bit 4 is n14

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 3203 | Q67000-A2526 | P-DIP 20 |

## SDA 3252

1.3 GHz-PLL with Digital Tuner Alignment

| Pin Configuration <br> (Top View) | Pin Definitions |  |
| :---: | :---: | :---: |
|  | Pin | Function |
|  | 1 | Supply Voltage $\mathrm{V}_{\mathrm{S} 2}$ (5V) |
| - 4 20 | 2 | Signal Input RF |
| $\square 20$ | 3 | Band Selection Output BW1 |
| $5{ }^{2}$ | 4 | Band Selection Output BW2 |
| $5{ }^{3} \quad 18$ | 5 | Band Selection Output BW3 |
| 548 | 6 | Phase Detector Output PD |
| $\exists \\|_{5}$ <br> 16 | 7 | Tuning Output $\mathrm{V}_{\text {D }}$ |
| 46 | 8 | Output Active Filter V ${ }_{\text {D }}$ |
| $4{ }^{6}$ | 9 | Tuning Output V ${ }_{\text {D2 }}$ |
| 578 | 10 | Tuning Output $\mathrm{V}_{\mathrm{D} 1}$ |
| 58 | 11 | Supply Voltage $\mathrm{V}_{\text {S1 }}(33 \mathrm{~V})$ |
| $\square 9$ | 12 | Bus Input/Output SDA |
| $\square\left[\begin{array}{ll}10 & 11\end{array}\right]$ | 13 | Bus Input SCL |
| 410 | 14 | Crystal Q2 |
| 0098-2 | 15 | Crystal Q1 |
|  | 16 | Port Output P0 |
|  | 17 | Port Output P1 |
|  | 18 | Port Output P2 |
|  | 19 | Port Output P3 |
|  | 20 | Ground (GND) |

Combined with a VCO (tuner), the SDA 3252 comprises a digital programmable phase looked loop for television devices designed to use the PLL frequency synthesis tuning principle.

The PLL provides:

- The tuner oscillator with a crystal-stable frequency between $16 \mathrm{MHz}-1300 \mathrm{MHz}$ providing a 62.5 KHz raster, as well as a 2.4 GHz pre-scaler 1:2 for TVSAT applications, providing in this case a 125 KHz raster


## Description of Functions, Applications and Circuitry

## Functions and Applications

Combined with a VCO (tuner), the SDA 3252 comprises a digital programmable phase-locked loop for television devices designed to use the PLL frequency synthesis tuning principle.

The PLL provides the tuner oscillator with a crystalstable frequency between $16 \mathrm{MHz}-1300 \mathrm{MHz}$ providing a 62.5 KHz raster, as well as with a 2.4 GHz prescaler 1:2 in the TVSAT range, providing in this case a 125 KHz raster. The three outputs $\mathrm{V}_{\mathrm{D} 1}, \mathrm{~V}_{\mathrm{D} 2}$, and $V_{D 3}$ control the vector diodes of the circuitry. These tuning voltages differ from the oscillator tuning voltages by a programmable amount. The tuning process as well as the difference between the tuning voltages are controlled by a microprocessor via an ${ }^{12} \mathrm{C}$ bus.

Operating voltage $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$.

## Description of Circuitry

## Tuning Section (See Block Diagram)

RF The tuner signal is capacitively coupled at the RF input and amplified. Subsequently, the signal passes through an asynchronous divider with a fixed ratio of $P=8$, and an adjustable divider $N=2546 \ldots$ 32767. The signal is then compared in a digital frequency phase detector with a reference frequency $\mathrm{f}_{\text {ref }}=$ 7.8125 KHz . This frequency has been derived from a 4 MHz crystal oscillator (Pin $Q_{1}, Q_{2}$ ) by dividing its output signal by $Q=512$.
The phase detector includes two outputs UP and DOWN which control the two current sources It and Iof a charge pump. If the negative edge of the divided VC signal occurs prior to the negative edge of the reference signal, the current source I+ will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, current source 1- will begin to pulsate. If both signals are in phase, the charge pump output PD changes into the high-impedance state (PLL in lock). An active low pass filter (internal amplifier, external
$P D, V_{D} \quad$ output transistor at VD, and RC combination) integrates the current pulses as the tuning voltage for the VCO.
With the control bit 51 the pump current can be switched between two values per software. Through ihis switch-over, the control characteristics of the PLL during lock in can be changed, i.e., varying tuner characteristics in the various TV bands can be adjust.
BW1...BW3 The software-controllable band selection outputs BW1, BW2 and BW3 can drive external PNP transistors operating as band selection switch (internal current limiting).
P0...P3 PO, P1 and P3 are open collector output which can be used for a variety of applications.
$\mathrm{V}_{\mathrm{D} 1}, \mathrm{~V}_{\mathrm{D} 2}, \mathrm{~V}_{\mathrm{D} 3}$ The circuitry for the digital tuner alignment includes three digital-toanalog converters and a logic circuit which can store three 8-bit information. Six of these bits are forwarded to one digital-to-analog converter each. The three output magnitudes are added to the tuning voltage $V_{D}$.

## [2C-BUS-Interface

The PLL (output VD) and the alignment of the tuner circuitry (outputs $\mathrm{V}_{\mathrm{D} 1}, \mathrm{~V}_{\mathrm{D} 2}$, and $\mathrm{V}_{\mathrm{D} 3}$ ) are accessed via two separate addressed which are injected via common interface SCL, SDA.
Data bytes can be read in any number and order after the respective address bytes input for PLL-tuning function or for digital tuner alignment.

## ${ }^{12} \mathrm{C}-\mathrm{BUS}-$ Interface for PLL-Tuning Section

 (Outputs, $\mathrm{V}_{\mathrm{D} 1}, \mathrm{~V}_{\mathrm{D} 2}$, and $\mathrm{V}_{\mathrm{D} 3}$ )SCL, SDA The processor and the PLL exchange information via an asynchronous, bi-directional data bus. The clock is always supplied by the processor (input SCL). Pin SDA operates as input or output depending on the direction of the data stream (open collector, external pull-up resistor).
The data from the processor passes through an $I^{2} \mathrm{C}$ bus control. Depending on their function, the data are subsequently latched in registers $0-3$. If the bus is not in the busy state, both lines are in the marking
state (SDA, SCL are high). Each telegram begins with the start conditions of SDA returning to LOW, while SCL remains in HIGH. All additional information is transferred during SCL = LOW, and the data is forwarded to the control with the positive clock edge. However, if SDA returns to HIGH, while SCL is in HIGH, the telegram is ended since the PLL acknowledges a stop condition.
In what follows the "logical allocation" table is used as basis.
All telegrams are transmitted byte-by-byte, followed by a 9th clock pulse, while the control returns the SDA line to LOW (acknowledge condition). The first byte comprises 7 address bits. These are used by the processor to select the PLL from several peripheral components (chipselect). The 8th bit is always LOW. In the data portion of the telegram, the first bit of the first or third data byte determines whether a divider ratio or a control information is to follow. In each case, the second byte of the same data type or a stop condition has to follow the first byte.
${ }^{12} \mathrm{C}$-BUS-Interface for Digital Tuner Alignment (Outputs $\mathrm{V}_{\mathrm{D} 1}, \mathrm{~V}_{\mathrm{D} 2}$, and $\mathrm{V}_{\mathrm{D}}$ )

Each data transfer begins with a START condition: SDA goes to LOW, while SCL remains HIGH.
The data is accepted with a positive clock edge and transferred byte-bybyte. Each byte requires nine clock pulses. During the first eight pulses, the data is transferred, and during the ninth clock pulses the addressed component generates an acknowledge signal (ACK). (The SDA line is returned to LOW.) The first byte after a start condition contains the component address.
The subsequent bytes contain the sub-addresses for the three digital-to-analog converters (D7, D6) and the 6 -bit information which determines the (analog) voltage value (D5 ... D0). The data transfer is ended with the STOP condition. SDA goes to HIGH, while SCL remains in LOW. Subsequently, SCL returns to HIGH as well.
$V_{S 2}$, GND A POWER ON RESET circuitry prevents SDA from going into LOW and blocking the bus, when the supply voltage $\mathrm{V}_{\mathrm{S} 2}$ is injected.

## Description of Functions, Applications and Circuitry

Logical Allocation-PLL Alignment

|  | MSB |  |  |  |  |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Byte | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | A.CK |
| Prog. Divider Byte 1 | 0 | n14 | n13 | n12 | n11 | n10 | n9 | n8 | ACK |
| Prog. Divider Byte 2 | n7 | n6 | n5 | n4 | n3 | n2 | n1 | no | ACK |
| Control Info. Byte 1 | 1 | 51 | T1 | T0 | 1 | 1 | 1 | 0 | ACK |
| Control Info. | P3 | P2 | P1 | PO | X | BW3 | BW2 | BW1 | ACK |

Divider Ratio:

$$
\begin{aligned}
\mathrm{N}= & 16384^{*} \mathrm{n} 14+8192^{*} \mathrm{n} 13+4096^{*} n 12+2048^{*} n 11+1024^{*} \mathrm{n} 10+512^{*} \mathrm{n} 9+256^{*} \mathrm{n} 8+128^{*} \mathrm{n} 7+ \\
& 64^{*} \mathrm{n} 6+32^{*} \mathrm{n} 5+16^{*} \mathrm{n} 4+8^{*} \mathrm{n} 3+4^{*} \mathrm{n} 2+2^{*} \mathrm{n} 1+\mathrm{n} 0
\end{aligned}
$$

Description of Functions, Applications and Circuitry (Continued)

Band Selection:
$B W 1 \ldots B W 3=1$ Current Sink is Active
Port Outputs:
P3 . . PO = 1 Open Collector Output is Active

Pump Current Switch-Over:
$51=1$
High Current
Test Mode:
T1, TO $=0,0 \quad$ Standard Operation
$T 1=1$
TO = $\quad$ TRI-STATE Charge Pump

|  | SB |  |  |  |  |  |  | LS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address Byte | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | ACK |

Data Byte
$\left.\begin{array}{rllllllllll}\hline \text { D7 } & \text { D6 } & \text { D5 } & \text { D4 } & \text { D3 } & \text { D2 } & \text { D1 } & \text { D0 } & \begin{array}{c}\text { ACK } \\ \text { Offset- }\end{array} \\ \bullet & \bullet & & & & & & & \\ \text { Spg./V }\end{array}\right]$

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Range $T_{U}=25^{\circ} \mathrm{C}$

| Pos | Parameter | Symbol | Min | Max | Units | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage 1 | $\mathrm{V}_{\text {S }}$ | -0.3 | +36 | V |  |
| 2 | Supply Voltage 2 | $\mathrm{V}_{\mathrm{S} 2}$ | -0.3 | +6 | V |  |
| 3 | Output PD | $V_{P D}$ | -0.3 | $\mathrm{V}_{\text {S2 }}$ | V |  |
| 4 | Crystal Q ${ }_{1}$ | $\mathrm{V}_{\text {Q1 }}$ | -0.3 | $\mathrm{V}_{\text {S2 }}$ | V |  |
| 5 | Crystal Q2 | $\mathrm{V}_{\mathrm{Q} 2}$ | -0.3 | $\mathrm{V}_{\mathrm{S} 2}$ | V |  |
| 6 | Bus I/O SDA | $\mathrm{V}_{\text {SDA }}$ | -0.3 | +6 | V |  |
| 7 | Bus Input SCL | $\mathrm{V}_{\text {SCL }}$ | -0.3 | +6 | V |  |
| 8 | Port Input P3 | $\mathrm{V}_{\mathrm{P} 3}$ | -0.3 | +16 | V |  |
| 9 | Port Input P2 | $\mathrm{V}_{\mathrm{P} 2}$ | -0.3 | +16 | V |  |
| 10 | Port Input P1 | $V_{P 1}$ | -0.3 | +16 | V |  |
| 11 | Port Input P0 | $\mathrm{V}_{\mathrm{P} 0}$ | -0.3 | +16 | V |  |
| 12 | Band Selection BW3 | $\mathrm{V}_{\text {BW3 }}$ | -0.3 | +16 | V |  |
| 13 | Band Selection BW2 | $\mathrm{V}_{\text {BW } 2}$ | -0.3 | +16 | V |  |
| 14 | Band Selection BW1 | $\mathrm{V}_{\text {BW1 }}$ | -0.3 | +16 | V |  |
| 15 | Signal Input RF | $\mathrm{V}_{\mathrm{HF}}$ | -0.3 | +2.5 | V |  |
| 16 | Output Active Filter $\mathrm{V}_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{VD}}$ | -0.3 | $\mathrm{V}_{\text {S1 }}$ | V |  |
| 17 | Output $\mathrm{V}_{\mathrm{D} 1} \ldots \mathrm{~V}_{\mathrm{D} 3}$ | $\mathrm{V}_{\mathrm{VD} 1}, \mathrm{U}_{\mathrm{VD} 2}, \mathrm{U}_{\mathrm{VD} 3}$ | -0.3 | $\mathrm{V}_{\mathrm{S} 1}$ | V |  |
| 18 | Bus Output SDA | ISDAL | -1 | +5 | mA | Open Collector |
| 19 | Port Output P3 | IP3L | -1 | +5 | mA | Open Collector |
| 20 | Port Output P2 | $\mathrm{IP}_{\text {PL }}$ | -1 | +5 | mA | Open Collector |
| 21 | Port Output P1 | IP 11 | -1 | +5 | mA | Open Collector |
| 22 | Port Output P0 | IPOL | -1 | +5 | mA | Open Collector |
| 23 | Output Current | $\mathrm{I}\left(\mathrm{V}_{\mathrm{D} 1,2,3}\right)$ |  | 1 | mA | (Short Circuit) |
| 24 | Chip Temperature | ( $T_{C}$ ) |  | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| 25 | Storage Temperature Thermal Resistance: | Ts | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| 26 | System-Air | ( $\mathrm{R}_{\text {thSU }}$ ) |  | 56 | K/W |  |

## Functional Range

Within the function range integrated circuit operates as described; derivations from the characteristic data are possible

| Pos | Functional Range | Symbol | Conditions | Limits |  | Units |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  |  |  | Min |  |
| $n$ |  |  |  |  |
| 1 | Supply Voltage 1 | $\mathrm{V}_{\mathrm{S} 1}$ |  | +31.5 | +36 | V |
| 2 | Supply Voltage 2 | $\mathrm{V}_{\mathrm{S} 2}$ |  |  | +4.5 | +5.5 |
| 3 | Ambient Temperature | $\mathrm{T}_{\mathrm{amb}}$ |  | V |  |  |
| 4 | Input Frequency | $\mathrm{f}_{\mathrm{RF}}$ |  |  | 16 | 1300 |
| 5 | Crystal Frequency | $\mathrm{f}_{\mathrm{Crystal}}$ |  |  | MHz |  |
| 6 | Divider Factor | N |  |  | 4 | MHz |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will be apply at $T_{a m b}=25^{\circ} \mathrm{C}$ and mean supply voltage.
Characteristics of the Operating Range: $\mathrm{V}_{\mathrm{S} 1}=33 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$

| Pos | Parameter | Symbol | Conditions | Test | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| 1 | Current Consumption 1 | $\mathrm{IS}_{1}$ |  | 5 |  | 4 |  | mA |
| 2 | Current Consumption 2 | IS2 |  | 2 |  | 60 |  | mA |
| 3 | Output Voltage | $\mathrm{V}_{\mathrm{D}}, \mathrm{V}_{\mathrm{D} 1,2,3}$ |  | 5 | 0.3 |  | 27.5 | V |
| 4 | Tuning Voltage **See Definition 1 | $\Delta V_{D 1,2,3}$ |  | 5 | $\pm 2.5$ | $\pm 2.65$ | $\pm 2.8$ | V |
| 5 | Temperature Deviation of Tuning Voltage in Temperature Range **See Definition 2 |  |  | 5 | -60 |  | +60 | mV |
| 6 | Crystal Frequency | $\mathrm{f}_{\text {Crystal }}$ | Series Capacity 18 pF | 2 |  |  | 4 | MHz |

Input Sensitivity

| 7 |  | $a_{\text {RF }}$ | $\mathrm{f}_{\mathrm{RF}}=80 \mathrm{MHz}-500 \mathrm{MHz}$ | 1 | $-27 / 10$ |  | $3 / 315$ | $\mathrm{dBm} / *$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 8 |  | $a_{\text {RF }}$ | $\mathrm{f}_{\mathrm{RF}}=500 \mathrm{MHz}-1000 \mathrm{MHz}$ | 1 | $-24 / 14$ |  | $3 / 315$ | $\mathrm{dBm} /{ }^{*}$ |
| 9 |  | $a_{\text {RF }}$ | $\mathrm{f}_{\mathrm{RF}}=1200 \mathrm{MHz}$ | 1 | $-15 / 40$ |  | $3 / 315$ | $\mathrm{dBm} /{ }^{*}$ |

Band Selection BW1-BW3 (Current Sink with Internal Resistance RI = 12k)

| 10 | Leakage Current | $\mathrm{I}_{\mathrm{BW}}$ | $\mathrm{V}_{\mathrm{BW}}=13.5 \mathrm{~V}$ | 3 |  |  | 10 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 11 | Sink Current | $\mathrm{I}_{\mathrm{BW}}$ | $\mathrm{V}_{\mathrm{BW}}=12 \mathrm{~V}$ | 3 | 0.7 | 1 | 1.5 | mA |

Port Outputs P0-P3 (Switch with Open Collector)

| 12 | Leakage Current | $I_{P 1 H}$ | $U_{P 1 H}=13.5 \mathrm{~V}$ | 4 |  |  | 10 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 13 | Residual Voltage | $\mathrm{V}_{\mathrm{P} 1 \mathrm{~L}}$ | $\mathrm{I}_{\mathrm{P} 1 \mathrm{~L}}=1.7 \mathrm{~mA}$ | 4 |  |  | 0.5 | V |

Phase Detector Output PD $\left(V_{S}=5 \mathrm{~V}\right)$

| 14 | Pump Current | IPDH | $51=\mathrm{HIGH} ; \mathrm{V}_{\mathrm{PD}}=2 \mathrm{~V}$ | 5 | $\pm 90$ | $\pm 220$ | $\pm 300$ | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | Pump Current | IPDH | $5 \mathrm{I}=\mathrm{LOW} ; \mathrm{V}_{\mathrm{PD}}=2 \mathrm{~V}$ | 5 | $\pm 22$ | $\pm 50$ | $\pm 75$ | $\mu \mathrm{A}$ |
| 16 | Output Voltage | $\mathrm{V}_{\text {PDL }}$ | Lockin | 5 | 1.5 |  | 2.5 | V |

Bus Inputs SCL, SDA

| 20 | Input Voltage | $V_{\text {SCLH }}$ |  | 6 | 3 |  | 5.5 | $V$ |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 21 |  | $V_{\text {SCLL }}$ |  | 6 |  |  | 1.5 | $V$ |
| 22 | Input Current | $I_{\text {SCLH }}$ | $V_{\text {SCLH }}=U_{\text {S2 }}$ | 6 |  |  | 50 | $\mu \mathrm{~A}$ |
| 23 |  | $I_{\text {SCLL }}$ | $V_{\text {SCLL }}=0 \mathrm{~V}$ | 6 |  |  | -100 | $\mu \mathrm{~A}$ |

Output SDA (Open Collector)

| 24 | Output Voltage | $I_{\text {SDAH }}$ | $V_{\text {SDAH }}=5.5 \mathrm{~V}$ | 6 |  |  | 10 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :--- | :---: | :--- | :--- | :---: | :---: |
| 25 |  | $V_{\text {SDAL }}$ | $I_{\text {SDAL }}=2 \mathrm{~mA}$ | 6 |  |  | 0.4 | V |

## Edges SCL, SDA

| 26 | Rise Time | $T_{R}$ |  | 6 |  |  | 1 | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 27 | Fall Time | $T_{F}$ |  | 6 |  |  | 0.3 | $\mu \mathrm{~s}$ |

## SDA 3252

Characteristics (Continued)
The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will be applied at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and mean supply voltage.
Characteristics of the Operating Range: $\mathrm{V}_{\mathrm{S} 1}=33 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$

| Pos | Parameter | Symbol | Conditions | Test | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| Shift Register Clock SCL |  |  |  |  |  |  |  |  |
| 28 | Frequency | $\mathrm{f}_{\mathrm{SCL}}$ |  | 6 | 0 |  | 100 | KHz |
| 29 | H-Pulse Width | $\mathrm{T}_{\mathrm{HIGH}}$ |  | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| 30 | L-Pulse Width | TLOW |  | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Start |  |  |  |  |  |  |  |  |
| 31 | Set-Up Time | TSUSTA |  | 6 | 4 |  |  | $\mu \mathrm{S}$ |
| 32 | Hold Time | THDSTA |  | 6 | 4 |  |  | $\mu \mathrm{S}$ |
| Stop |  |  |  |  |  |  |  |  |
| 33 | Set-Up Time | T Susto |  | 6 | 4 |  |  | $\mu \mathrm{S}$ |
| 34 | Toff Time | TBUF |  | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Data Transfer |  |  |  |  |  |  |  |  |
| 35 | Set-Up Time | TSUDAT |  | 6 | 0.3 |  |  | $\mu \mathrm{S}$ |
| 36 | Hold Time | THDDAT |  | 6 | 0 |  |  | $\mu \mathrm{S}$ |

Definition 1: $\quad \Delta V_{D 1}=V_{D 1}-V_{D}$

$$
\begin{aligned}
& \Delta V_{D 2}=V_{D 2}-V_{D} \\
& \Delta V_{D 3}=V_{D 3}-V_{D}
\end{aligned}
$$

Definition 2: Reference Voltage $\mathrm{V}_{\mathrm{D} 1,2,3}$ @ $25^{\circ} \mathrm{C}$
*Unit in mVrms @ $50 \Omega$
**Not more than 1 driver will be driven simultaneously.

## Internal Circuit (Crystal Oscillator)



## Measurement Circuit 1

## Signal Generator Calibration



Input Sensitivity Measurement


Test Mode: $\mathrm{T} 1=\mathrm{HIGH}$
*without cable.


Internal Circuit 4
(Port Output P0, P1, P2, P3)


## Internal Circuit 5 (Outputs PD, $\mathbf{V}_{\mathbf{D}}, \mathbf{V}_{\mathbf{D} 1,2,3}$ )



Internal Circuit (Bus Input SDA, SCL)


SCL, SDA


## Application Circuit



Tuner Section Pulse Diagram

```
Telegram Samples
```





## Ordering Information

| Type | Order-Nr. | Package |
| :---: | :---: | :---: |
| SDA 3252 | Q67000-A8039 | DIP 20 |

# SDA 4212 <br> Divider 1:64 / 1:256 up to 1.3 GHz 

Preliminary Data

| Type | Ordering code | Package |
| :--- | :--- | :--- |
| SDA 4212 | Q67000-A8049 | P-DIP 8 |

The SDA 4212 has been designed for application in television receivers operating according to the frequency synthesis tuning principle. It includes a preamplifier and an ECL divider stage with symmetrical ECL push-pull outputs. It can be operated with a divider ratio of 1:64 or 1:256.

The operating range of the IC extends to an input frequency of 1.3 GHz .

## Features

- Pin programmable divider ratio of 1:64 or 1:256
- Symmetrical push-pull input
- Low harmonic wave
- Minimal current consumption of 23 mA


## Circuit Description

The preamplifier of the component has been designed with symmetrical push-pull inputs. During the asymmetrical drive of one of the inputs, the other input has to be disabled to ground by a capacitor (approx. 1.5 nF ) of low series inductance.
The divider stage of the component is comprised of several status-controlled master-slave flipflops. Their divider ratio can be set with the switch-over input $M$ as follows:

$$
\begin{aligned}
& M \text { to } V_{S}=1: 64 \\
& M \text { to ground }=1: 256
\end{aligned}
$$

The symmetrical push-pull outputs of the divider include an internal resistor of $500 \Omega_{8}$ each. The DC voltage level at the outputs is connected to the supply voltage $V_{\mathrm{S}}$ (output "High" $=V_{\mathrm{S}}$ ). The typical voltage swing is 1.0 V (peak-to-peak).

## Maximum Ratings

|  |  | min | max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $v_{\text {s }}$ | -0.3 | 6 | V |
| Input voltage (peak-to-peak) (pin 2, pin 3) | $v_{i}$ |  | 2.5 | V |
| Output voltage (pin 6, pin 7) | $V_{\text {q }}$ |  | $V_{\text {S }}$ | V |
| Outpur current (pin 6, pin 7) | $-I_{\text {a }}$ |  | 10 | mA |
| Input voltage (pin 5) | $V_{\text {M }}$ | -0.3 | $v_{\text {S }}$ | V |
| Junction temperature Storage temperature range | $T_{j}$ | -55 | 125 125 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |
| Thermal resistance System-air | $R_{\text {th SA }}$ |  | 115 | K/W |
| Overload resistance ${ }^{1)}$ (ESD protection single discharge of 220 pF capacitor through a $1 \mathrm{k} \Omega$ resistor to each pin) | $V_{\text {MOS }}$ | -600 | 1000 | V |

## Operating Range

| Supply voltage | $V_{\mathrm{S}}$ | 4.5 | 5.5 | V |
| :--- | :--- | :--- | :--- | :--- |
| Input frequency | $\mathrm{i}_{\mathrm{i}}$ | 70 | 1300 | MHz |
| Ambient temperature | $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

Charactericstics
$V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  |  | Test circuit | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption inputs decoupled outputs enabled; $M$ enabled | $I_{\text {S }}$ |  |  | 23.5 | 29.5 | mA |
| Input level ("input sensitivity") | $v_{i}$ |  |  |  |  |  |
| 70 MHz |  | 1 | -26/11 |  | 3/315 | dBm/mV |
| 80 MHz |  | 1 | -27/10 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 120 MHz |  |  | -30/7 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 250 MHz |  | 1 | -32/5.5 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 600 MHz |  |  | -27/10 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 1000 MHz |  | 1 | -27/10 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 1100 MHz |  | 1 | -22/18 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 1200 MHz |  | 1 | -15/40 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 1300 MHz |  | 1 | - 9/80 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| Output voltage swing (peak-to-peak) $\mathrm{C}_{\mathrm{L}} \leq 15 \mathrm{pF} ; f \leq 1000 \mathrm{MHz}$ | $V_{\text {q }}$ | 1 | 0.4 | 0.6 |  | v |
| DC voltage offset of outputs | $\Delta V_{\mathrm{a}}$ | 3 |  |  | 100 | mV |
| M-input current "Low" (divider ratio 1:256) $M=$ ground | $I_{\text {M }}$ | 1 |  | 2 | 100 | $\mu \mathrm{A}$ |
| M-input current "High" (divider ratio 1:64) $M=V_{S}$ | $I_{\text {M }}$ | 1 |  | 0 | 50 | $\mu \mathrm{A}$ |
| M-input voltage "High" <br> M-input voltage "Low" | $V_{\text {MH }}$ $V_{M L}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 3 |  | 0.2 | V |
| Amplitude of the 3rd harmonic at output (referenced to 1st harmonic) $f=700 \ldots 900 \mathrm{MHz} ; M=V_{S}$ | $a_{3}$ | $\begin{aligned} & 1.4 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & -30 \\ & -35 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

## Block Diagram



Pin Definitions

| Pin | Function |
| :--- | :--- |
| 1 | Not connected |
| 2 | InputI1 |
| 3 | Inpu't I2 |
| 4 | Ground |
| 5 | Switch-over input M for divider ratio |
| 6 | Output Q2 |
| 7 | Output Q1 |
| 8 | Supply voltage $V_{s}$ |

## Measurement Circuit 1

## Calibration of Signal Generator



* no cable


## Measurement of Input Sensitivity and Output Voltage Swing



## Measurement Circuit 2

## Calibration of Signal Generator



* no cable


## Measurement of Input Sensitivity and Output Voltage Swing



## Measurement Circuit 3



Note: press key T until outputs turn over

Front View


Bright areas: copper-clad Dark areas: with etched lining

Double-clad PC board, terminals through-contacted


PC Board of Measurement of 3rd Harmonic

## SIEMENS

## TDA 4282 T <br> Quasi-Parallel Sound IC with FM IF, Sym. Input and Volume Control

The TDA 4282 T is a controlled AM amplifier with FM demodulator (to produce an intercarrier) and subsequent sound-IF limiting amplifier with coincidence demodulator, standard VCR connection and separate AF-output with volume control.

- Outstanding limiting qualities
- Connection for video recorder
- Little external circuitry


## Maximum ratings

Supply voltage

$$
t \leqslant 1 \mathrm{~min}
$$

Thermal resistance (system-ambient air) Junction temperature
Storage temperature

Operational range

| $V_{\mathrm{S}}$ | 15 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 16.5 | V |
| $R_{\text {th SA }}$ | 65 | $\mathrm{~K} / \mathrm{W}$ |
| $T_{1}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Supply voltage
Frequency range AM part
FM part
Control voltage AM part
Switch current FM part
Ambient temperature in operation

| 11 to 15 | V |
| :--- | :--- |
| 10 to 60 | MHz |
| 0.01 to 12 | MHz |
| 0 to 5 | V |
| 0.3 to 1 | mA |
| 0 to 60 | ${ }^{\circ} \mathrm{C}$ |

Characteristics ( $\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

Current consumption

## AM-part:

AGC-range AGC-voltage
Input resistance
Input impedance at max. gain at min. gain
Output resistance
FM-part: ( $f_{\mathrm{z}}=5.5 \mathrm{MHz} ; f_{\text {mod }}=1 \mathrm{kHz}$ )
Input impedance
AM-suppression
( $V_{19-10}=1 \mathrm{mV} ; f=12.5 \mathrm{MHz} ; m=30 \%$ )
Signal-to-noise ratio ( $V_{\text {9-10 }}=10 \mathrm{mV}$ )
Input voltage for limiting
( $4 \mathrm{f}=30 \mathrm{kHz}$ )
Demodulator output resistance
Output resistance for VCR-recording
Input resistance for VCR-playback
Integrated resistor for deemphasis
AF-output voltage
$\left(V_{1}=10 \mathrm{mV}\right.$; with CDA 5.5 MC 10, $R_{\mathrm{q} 11}=2.9 \Omega$ ) ( $\Delta f=12.5 \mathrm{kHz}$ )
AF-gain during VCR-playback
Total harmonic distortion
Cross talk ( $V_{1}=1 \mathrm{mV}$ )
$V_{12}=2 \mathrm{~V}_{\mathrm{rms}}$
$V_{12}=0.3 \mathrm{~V}_{\mathrm{rms}}$
Range of volume control

|  | min | typ | max |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{5}$ |  | 60 | 80 | mA |
|  |  |  |  |  |
| $\Delta G$ |  | 55 |  | dB |
| $V_{2}$ | 0 |  | 5 | V |
| $R_{\mathrm{i} 3-4}$ |  | 10 |  | $\mathrm{k} \Omega$ |
| $Z_{120-21}$ |  | $1.8 / 2$ |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{120-21}$ |  | $1.9 / 0$ |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $R_{\mathrm{q} 6}$ |  | 500 |  | $\Omega$ |
| $R_{\mathrm{q} 7}$ |  | 500 |  | $\Omega$ |


| $Z_{\text {i } 9-10}$ $\dot{a}_{\text {AM }}$ |  | (800 |  | \| $\Omega$ dB |
| :---: | :---: | :---: | :---: | :---: |
| $a_{S / N}$ |  | 85 |  | dB |
| $V_{1 l / m}$ |  | 60 |  | $\mu \mathrm{V}$ |
| $R_{\text {q } 15-16}$ |  | 5.4 |  | $\mathrm{k} \Omega$ |
| $R_{\text {q } 12}$ |  |  | 500 | $\Omega$ |
| $R_{112}$ | 10 |  |  | k $\Omega$ |
| $R_{17}$ |  | 10 |  | $\mathrm{k} \Omega$ |
| $V_{\text {q } 12}$ |  | 600 |  | $\mathrm{m} V_{\text {rms }}$ |
| $V_{\text {q11 }}$ | 260 | 300 |  | $\mathrm{m} V_{\text {rms }}$ |
|  |  | 0.5 |  |  |
| $T H D_{12}$ |  | 1 |  | \% |
| $C_{12-11}$ | 50 | 52 |  | dB |
| $C_{12-11}$ | 60 | 65 |  | dB |
| $V_{\text {AF max }}$ | 70 | 85 |  | dB |
| $\overline{V_{\text {AF min }}}$ |  |  |  |  |

## Circuit description

The TDA 4282 T contains essentially two functional blocks:

1. A regulated $A M$ amplifier with a peak rectifier to generate the AGC voltage. The AM amplifier drives an FM demodulator, at the output of which the differential sound carrier ( $38.9 \mathrm{MHz}-33.4 \mathrm{MHz}=5.5 \mathrm{MHz}$ ) is available. The double sideband portions close to the carrier are suppressed. The 5.5 MHz carrier reaches the functional block via an external selection.
2. An FM limiter amplifier with coincidence demodulator, a standard VCR connector and a separate AF output with volume control.

## Pin assignment

| Pin No. | Pin designation |
| :--- | :--- |
| 1 | Ground |
| 2 | AM-IF control |
| 3 | AM amplifier demodulator |
| 4 | AM amplifier demodulator |
| 5 | Supply voltage (plus) |
| 6 | AM amplifier sound carrier output TT 1 |
| 7 | AM amplifier sound carrier output TT 2 |
| 8 | AM-IF amplifier negative feedback for working point |
| 9 | AM-IF amplifier negative feedback for working point |
| 10 | FM-IF amplifier IF input |
| 11 | AF output |
| 12 | VCR connection |
| 13 | FM-IF amplifier emitter follower output |
| 14 | FM-IF amplifier emitter follower output |
| 15 | FM amplifier demodulator |
| 16 | FM amplifier demodulator |
| 17 | Deemphasis condensator |
| 18 | Volume control |
| 19 | AM-IF negative feedback for working point |
| 20 | AM-IF amplifier IF input |
| 21 | AM-IF amplifier IF input |
| 22 | AM-IF negative feedback amplifier for working point |




## SIEMENS

## TDA 5400-2 <br> Video IF IC with AFC

The high gain, controlled video IF amplifier with controlled demodulator includes lowimpedance outputs for the positive and negative video signal, gated control as well as delayed tuner control and an AFC output.

TDA 5400-2: for PNP tuners

## Features

- High degree of integration
- Extensive control range
- High input sensitivity


## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 16.5 | V |
| :--- | :--- | :--- | :--- |
| Junction temperature | $T_{\mathrm{J}}$ | 150 |  |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) | $R_{\text {th SA }}$ | 70 |  |
|  |  |  |  |

Operational range

| Supply voltage | $V_{\mathrm{S}}$ | 10 to 15.8 | V |
| :--- | :--- | :--- | :--- |
| IF frequency | $f_{\mathrm{IF}}$ | 15 to 75 | MHz |
| Ambient temperature | $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=13 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Current consumption
Stabilized reference voltage
Control current for tuner

$$
V_{16}=0.5 V_{13}
$$

Tuner AGC threshold
Gating pulse voltage
pos. gating pulse
neg. gating pulse
Input voltage at $G_{\text {max }}$
${ }^{\prime} V_{3}=3 V_{p p}$
AGC range
IF control voltage
$V_{\text {max }}$
$V_{\text {min }}$
AFC output current
AFC switching

$$
\begin{array}{ll}
V_{8}=V_{9} ; R=10 \mathrm{k} \Omega & \text { OFF } \\
V_{8}=V_{9} ; R=\infty & \text { ON }
\end{array}
$$

AFC direction
di/df>0
di/df $<0$
Video output voltage (pos.) $R_{\mathrm{L}}=\infty$
Sync pulse level
DC voltage $V_{2}=4 \mathrm{~V} ; V_{17 / 18}=0$
Output current to ground through $R$ to plus $V_{3}=7 \mathrm{~V}$

Video output voltage (neg.) ( $R_{\mathrm{L}}=\infty$ )
Sync pulse level
DC voltage ( $V_{2}=4 \mathrm{~V} ; V_{17 / 18}=0$ )
Output current to ground through $R$ to plus $V_{4}=V_{13}$

## Additional application data ${ }^{1}$ )

Input impedance
Output impedance
AFC input impedance
Output resistance
Output resistance
Residual IF (basic frequency)
Video bandwidth ( -3 dB )
Intermodulation ratio with
reference to $f_{C C}$
(sound-color-beat frequency)

| $I_{13}$ | 60 | mA |
| :--- | :--- | :--- |
| $V_{14 / 12}$ | 6.0 | Vdc |
| $I_{16}$ | 4.0 | mA |
| $V_{15 / 12}$ | 0 to 4 | Vdc |
|  |  |  |
| $V_{1}$ | +3.0 | V |
| $V_{1}$ | -3.0 | V |
| $V_{\mathrm{i} 17 / 18}$ | $\max 100$ | $\mu \mathrm{~V}$ |
| $\Delta G$ | 60 | dB |
| $V_{2 / 12}$ | $\min 0$ | Vdc |
| $V_{2 / 12}$ | $\max 4.0$ | Vdc |
| $I_{\mathrm{q} 6}$ | $\pm 1.0$ | mA |
| $V_{8 / 12}$ | $\max 4.0$ | Vdc |
| $V_{8 / 12}$ | 6.0 | Vdc |
| $V_{5 / 12}$ | 4.0 to $V_{13}$ | Vdc |
| $V_{5 / 12}$ | 0 to 1.0 | Vdc |
| $V_{\mathrm{q} 3 \mathrm{pp}}$ | 3.0 | V |
| $V_{3 / 12}$ | 2.0 | Vdc |
| $V_{3 / 12}$ | 5.3 | Vdc |
| $I_{\mathrm{q} 3}$ | -5.0 | mA |
| $I_{\mathrm{q} 3}$ | +2.0 | mA |
| $V_{\mathrm{q} 4 \mathrm{pp}}$ | 3.0 | V |
| $V_{4 / 12}$ | $V_{13}-2.0$ | Vdc |
| $V_{4 / 12}$ | $V_{13}-5.3$ | Vdc |
| $I_{\mathrm{a} 4}$ | -5.0 | mA |
| $I_{\mathrm{q} 4}$ | +1.0 | mA |

## Circuit description

The integrated circuit is comprised of a 4-stage controlled AM amplifier, a limiter and mixer for synchronous demodulation of the video signals as well as an FM demodulator to generate positive or negative AFC voltages. In addition, an amplifier for both the positive and negative video output signal is included. The positive video signal together with the positive flyback pulse are used for gated control.

## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | Gating pulse |
| 2 | Time constant AGC |
| 3 | Positive video output |
| 4 | Negative video output |
| 5 | AFC polarity switch |
| 6 | AFC output |
| 7 | White level adjustment |
| 8 | AFC circuit |
| 9 | AFC circuit |
| 10 | Tank circuit |
| 11 | Tank circuit |
| 12 | GND |
| 13 | Supply voltage |
| 14 | Reference voltage |
| 15 | Tuner AGC |
| 16 | Delayed AGC output |
| 17 | Video IF input |
| 18 | Video IF input |

## Block diagram




## TDA 5660 P <br> Modulator for TV, Video and Sound Signals

The monolithically integrated circuit TDA 5660 P is especially suitable as modulator for the 48 to 860 MHz frequency range and is applied e.g. in video recorders, cable converters, TV converter installations, demodulators, video generators, video security systems, amateur TV applications, as well as personal computers.

- Synchronizing level-clamping circuit
- Peak white value gain control
- Continuous adjustment of modulation index for positive and negative modulation
- Dynamic residual carrier setting
- FM sound modulator
- AM sound modulator
- Picture carrier to sound carrier adjustment
- Symmetrical mixer output
- Symmetrical oscillator with own RF ground
- Low radiation
- Superior frequency stability of main oscillator
- Superior frequency stability of sound oscillator
- Internal reference voltage


## Circuit description

Via pin 1, the sound signal is capacitively coupled to the AF input for the FM modulation of the oscillator. An external circuitry sets the preemphasis. This signal is forwarded to a mixer which is influenced by the AM modulation input of pin 16. The picture to sound carrier ratio can be changed by connecting an external voltage to pin 16 , which deviates from the internal reference voltage. In case, the sound carrier should not be FM but AM modulated, pin 1 should be connected to pin 2, while the AF signal is capacitively coupled to pin 16. Through an additional external dc voltage at pin 16, the set AM modulation index can be changed by overriding the internally adjusted control voltage for a fixed AM modulation index. At the output of the above described mixer the FM and/or AM modulated sound signal is added to the video signal and mixed with the oscillator signal in the RF mixer. A parallel resonant circuit is connected to the sound carrier oscillator at pin 17, 18. The unloaded Q of the resonant circuit must be $Q=25$ and the parallel resistor $R_{T}=6.8 \mathrm{k} \Omega$ to ensure a picture to sound carrier ratio of 12.5 dB . At the same time, the capacitative and/or inductive reactance for the resonance frequency should have a value of $X_{C} \approx X_{\mathrm{L}} \approx 800 \Omega$.
The video signal with the negative synchronous level is capacitively connected to pin 10. The internal clamping circuit is referenced to the synchronizing level. Should the video signal change by 6 dB , this change will be compensated by the resonant circuit which is set to the peak white value. At pin 11, the current pulses of the peak white detector are filtered through the capacitor which also determines the control time constant. When pin 12 is connected to ground, the RF carrier switches from negative to positive video modulation.

With the variable resistor of $R=\infty \ldots .0 \Omega$ at pin 12, the modulation depth, beginning with $R=\infty$ and a negative modulation of $m_{\mathrm{D} / \mathrm{N}}=80 \%$, can be increased to $m_{\mathrm{D} / \mathrm{N}}=100 \%$ and continued with a positive modulation of $m_{D / P}=100 \%$ down to $m_{D / P}=88 \%$ with $R=0 \Omega$. The internal reference voltage has to be capacitively blocked at pin 2 .
The amplifier of the RF oscillator is, available at pins 3-7. The oscillator operates as a symmetrical ECO circuit. The capacitive reactance for the resonance frequency should be $X_{c} \approx 70 \Omega$ between pins 3,4 and 6,7 and $X_{c} \approx 26 \Omega$ between pins 4,6 . In order to set the required residual carrier suppression, pin 9 is used to compensate for any dynamic asymmetry of the RF mixer during high frequencies of $>300 \mathrm{MHz}$. The oscillator chip ground, pin 5 , should be connected to ground at the oscillator resonant circuit shielding. Via pin 3 and 7 an external oscillator signal can be injected inductively or capacitively. The peripheral layout of the pc board should be provided with a minimum shielding attenuation of approx. 80 dB between the oscillator pins 3-7 and the modulator outputs 13-15.
For optimum residual carrier suppression, the symmetric mixer outputs at pins 13,15 should be connected to a matched balanced-to-unbalanced broadband transformer with excellent phase precision at 0 and 180 degrees, e.g. a Guanella transformer. The transmission loss should be less than 3 dB . In addition, an LC low pass filter combination is required at the output. The cut-off frequency of the low pass filter combination must exceed the maximum operating frequency.
If the application circuit according to figure 1,2 is used, a multiplication factor V/RF (application) $=\mathrm{V} / \mathrm{RF}$ (data sheet) 3.9 must be used to convert a $300 \Omega$ symmetrical impe:dance to an asymmetrical impedance of $75 \Omega$ for the stated RF output voltage $V_{\mathrm{q}}$ of the type specification in order to ensure a transmission attenuation of 0 dB for the balanced-to-unbalanced mixer.

## Maximum ratings

Supply voltage
Current from pin 2
Voltage at pin 1
Voltage at pin 9
Voltage at pin 10
Capacitance at pin 2
Capacitance at pin 11
Voltage at pin 12
Voltage at pin 13
Voltage at pin 15
Voltage at pin 16
Only the external circuitry shown
in application circuits 1 and 2 may be connected to pins $3,4,6,7,17$ and 18
Junction temperature
Storage temperature
Thermal resistance (system-air)

## Operating range

Supply voltage
Video input frequency
Sound input frequency
Output frequency

Ambient temperature
Sound oscillator Voltage at pin 13, 15

|  | $\min$ | $\max$ |  | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 14.5 | V |  |
| $-I_{2}$ | 0 | 2 | mA | $V_{2}=7$ to 8 V |
| $V_{1}$ | $V_{2}-2$ | $V_{2}+2$ | V | $V_{\mathrm{S}}=9.5$ to 13.5 V |
| $V_{9}$ | -4 | 1 | V |  |
| $V_{10 \mathrm{pp}}$ |  | 1.5 | V | only via C |
|  |  |  |  | (max. $1 \mu \mathrm{~F}$ ) |
| $C_{2}$ | 0 | 100 | nF |  |
| $C_{11}$ | 0 | 15 | $\mu \mathrm{~F}$ |  |
| $V_{12}$ | -0.3 | 1.4 | V |  |
| $V_{13}$ | $V_{2}$ | $V_{\mathrm{S}}$ | V |  |
| $V_{15}$ | $V_{2}$ | $V_{\mathrm{S}}$ | V |  |
| $V_{16}$ | $V_{2}-1.5$ | $V_{2}+1.5$ | V | $V_{\mathrm{S}}=9.5$ to 13.5 V |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| $T_{\text {I }}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| $R_{\text {th SA }}$ |  | 80 | $\mathrm{~K} / \mathrm{W}$ |  |


|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 9.5 | 13.5 | V |  |
| $f_{\text {VIDEO }}$ | 0 | 5 | MHz |  |
| $f_{\mathrm{AF}}$ | 0 | 20 | kHz |  |
| $f_{\mathrm{q}}$ | 48 | 860 | MHz | depending on the <br> oscillator circuitry <br> at pins 3-7 |
|  |  |  |  |  |
| $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| $f_{\text {OSC }}$ | 4 | 7 | MHz |  |
| $V_{13,15}$ | $V_{2}$ | $V_{\mathrm{S}}$ | V |  |

## Characteristics



## Characteristics

$V_{\mathrm{S}}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Intermodulation ratio Harmonic wave ratio

Harmonic wave ratio $\quad a_{H}$
Harmonic wave ratio $\quad a_{H}$

$$
\begin{aligned}
& \\
& a_{M R} \\
& a_{H}
\end{aligned}
$$

$$
a_{\mathrm{H}}
$$

$$
\alpha_{H}
$$

Sound carrier ratio $a_{P /}$
Color picture to sound carrier ratio

All remaining harmonic
a waves
$a_{p / s}$
$a_{p}$

Amplitude response of $a_{v}$ the video signal

| Residual carrier | $a_{\mathrm{R}}$ |
| :--- | :--- |
| suppression |  |
| Static mixer balance <br> characteristic | $\Delta V_{13 / 15}$ |
| Dynamic mixer balance <br> characteristics | $V_{13 \mathrm{rms}}$ |
| Stability of set <br> modulation depth | $\Delta m_{\mathrm{D}}$ |

Stability of set modulation depth Stability of set modulation depth Stability of set modulation depth
$\Delta m_{D}$
$\Delta m_{D}$
$\Delta m_{D}$

| Test conditions |
| :--- |
| $f_{\mathrm{P}}+1.07 \mathrm{MHz}$ |
| $f_{\mathrm{P}}+8.8 \mathrm{MHz}$ without video |
| signal $19,20,21$ unmodulated |
| video and sound carrier, |
| measured with the spectrum |
| analyzer as difference between |
| video carrier signal level and |
| sideband signal level without |
| video and sound modulation. |
| $f_{\mathrm{P}}+2 f_{\mathrm{S}}$ |
| $f_{\mathrm{P}}+3 f_{\mathrm{S}}$ |
| $V_{\mathrm{q}}$ with spectrum analyzer; |
| loaded Q factor $Q_{\mathrm{L}}$ of the sound |
| oscillator resonant circuit |
| adjusted by $R_{\mathrm{S}}$ to provide the |
| required picture to sound carrier |
| ratio of $12.5 \mathrm{~dB} ; R_{\mathrm{S}}=6.8 \mathrm{k} \Omega ;$ |



## Characteristics

$V_{\mathrm{S}}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Stability of set modulation depth Interference product ratio sound in video; sound carrier FM mod. Signal-to-noise ratio in video; sound carrier unmodulated Interference product ratio sound in video sound carrier AM mod.
Umweighted FM noise level ratio video in sound; FuBK test picture as video signal
Unweighted FM noise level ratio video in sound

Signal-to-noise ratio of sound oscillator Differential gain

## Differential phase

Period required for peak white detector to reach steady state for full modulation depth with 1 white pulse per half frame with control in steady state

|  | Test conditions | Figure | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta m_{D}$ $a_{S / P}$ | $\begin{aligned} & V_{\mathrm{S}}=9.5-13 ; 5 \mathrm{~V} ; \\ & T_{\mathrm{A}}=\text { const. } \\ & \text { Ch } 30 \ldots \mathrm{Ch} 40 \end{aligned}$ | 1 $1 ; 11$ | 48 | 1 60 | $\pm 2.5$ | $\%$ dB |
| $a_{N / P}$ | Ch 30...Ch 40 | 1;11 | 48 | 74 |  | dB |
| $a_{\text {S } / P}$ | Ch 30...Ch 40 | 1;11 | 20 | 33 |  | dB |
| $a_{\text {P/S }}$ | Ch 39 | 1a; 8 | 48 | 54 |  | dB |
| $a_{\mathrm{P} / \mathrm{S}}$ | Ch 39; test picture VU G-Y; U/V | 2; 8 | 48 | 56 |  | dB |
|  | Ch 39; color bar | 2; 8 | 46 | 52 |  | dB |
|  | Ch 39; uniform red level | 2;8 | 48 | 58 |  | dB |
|  | Ch 39; uniform white level | 2;8 | 45 | 51 |  | dB |
| , | Ch 39; test pattern | 2;8 | 48 | 55 |  | dB |
|  | Ch 39; white bar | 2; 8 | 46 | 52 |  | dB |
|  | Ch 39; bar | 2; 8 | 45 | 50.8 |  | dB |
|  | Ch 39; 20T/2T | 2;8 | 43 | 49 |  | dB |
|  | Ch 39; 30\% white level | 2;8 | 48 | 58 |  | dB |
|  | Ch 39; 250 kHz | 2;8 | 46 | 52 |  | dB |
|  | Ch 39; multiburst | 2;8 | 46 | 53 |  | dB |
|  | Ch 39; ramp | 2;8 | 44 | 50 |  | dB |
| $a_{S / N}$ |  | 1a; 8 | 48 | 54 |  | $d B$ |
| $\mathrm{G}_{\text {dif }}$ | measured with measurement demodulator, video test signals and vector scope | 1 |  |  | 10 | \% |
| $\varphi_{\text {dif }}$ |  | $1$ |  |  | $15$ | \% |
| $t$ | C at pin $11=10 \mu \mathrm{~F}$; $I_{\text {leak }} \leq 2 \mu \mathrm{~A}$ |  |  | 6 | 50 | $\mu \mathrm{s}$ |

## Characteristics

$V_{S}=11 \mathrm{~V} ; T_{A}=25^{\circ} \mathrm{C}$
Setting time for video signal change from $0 V_{p p}$ to $1.4 V_{p p}$

Setting time for video blanking signal from $100 \%$ white level to $42 \%$ grey level with subsequent rise in grey level to $71 \%$ of video blanking signal (due to decontrol process)
Sound oscillator frequency $\quad f_{\text {S/Osc }}$

Turn-on start-up drift

Sound oscillator frequency operating voltage

FM mod. harmonic distortion Audio preamplifier input impedance (dyn.); FM operation FM sound modulator, static modulation characteristic

FM sound modulation characteristic (dynamic) AM sound modulation factor

AM sound modulation harmonic distortion

AM audio preamplifier input impedance
AM sound modulator input voltage

|  | Test conditions | Figure | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t$ | Video blanking signal content is uniform white level | 1 |  | 120 | 500 | $\mu \mathrm{s}$ |
| $t$ |  | 1 |  | 2.25 | 5 | s |
| $f_{\text {S/OSC }}$ | Unloaded $Q$ factor of resonant circuit $Q_{U}=25$; resonance frequency 5.66 MHz | 1 | 4 |  | 7 | MHz |
| $\Delta f_{\text {S/Osc }}$ | Capacitor TC value in sound oscillator circuit is 0 , drift is based only on component heating $T_{A}=$ const.; $f_{\text {S/OSC }}=5.5 \mathrm{MHz}$ | 1 |  | 5 | 15 | kHz |
| $\Delta t_{\text {S/Osc }}$ | $\begin{aligned} & V_{\mathrm{S}}=9.5-13.5 \mathrm{~V} ; \\ & f_{\mathrm{S} / \mathrm{OSC}}=5.5 \mathrm{MHz} ; \\ & T_{\mathrm{A}}=\text { const.; } Q_{\mathrm{U}}=25 \end{aligned}$ | 1 |  | 5 | 15 | kHz |
| $\begin{aligned} & T H D_{F M} \\ & Z_{1} \end{aligned}$ | $V_{1} \mathrm{mms}=150 \mathrm{mV}$ | $\begin{aligned} & 19 ; 19 a \\ & 1 \end{aligned}$ | 200 | 0.6 | 1.5 | $\begin{aligned} & \% \\ & \mathrm{k} \Omega \end{aligned}$ |
| $\Delta f_{\text {S/OsC }}$ | $\Delta V_{1 / 2}=V_{1}-V_{2}= \pm 1 V_{i}$ <br> $f_{\mathrm{S} / \mathrm{OSC}}=5.5 \mathrm{MHz}$; $Q_{u}=25$ | 1; 14 | $\pm 210$ | $\pm 270$ | $\pm 330$ | kHz |
| $\Delta f_{M} / \Delta V_{1}$ |  | 1a; 10a | 0.3 | 0.38 | 0.46 | $\begin{aligned} & \mathrm{kHz} / \\ & \mathrm{mV} \end{aligned}$ |
| $m$ | $V_{\text {AF }}=0.3 \mathrm{~V}$ | $\begin{aligned} & 2 ; 3 ; \\ & 4 a, b \end{aligned}$ | 30 | 40 | 50 | \% |
| $T H D_{\text {AM }}$ | $\begin{aligned} & m=86 \% ; \\ & V_{\mathrm{AF}}=0.64 \mathrm{~V} ; \\ & f_{\mathrm{AF}}=1 \mathrm{kHz} \end{aligned}$ |  |  | 0.7 | 3 | \% |
| $Z_{16}$ |  | 2 | 25 | 50 | 75 | k $\Omega$ |
| $V_{\text {AF }}$ | $\begin{aligned} & m=90 \% ; \\ & f_{A F}=1 \mathrm{kHz} \end{aligned}$ | 2 | 0.5 | 0.67 | 0.84 | V |

7

## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | AF input for FM modulation |
| 2 | Internal reference voltage |
| 3 | Symmetrical oscillator input |
| 4 | Symmetrical oscillator output |
| 5 | Oscillator ground |
| 6 | Symmetrical oscillator output |
| 7 | Symmetrical oscillator input |
| 8 | Supply voltage |
| 9 | Dynamic residual carrier adjustment |
| 10 | Video input with clamping |
| 11 | Connection for smoothing capacitor |
|  | for video control loop |
| 12 | Switch for positive and negative modulation |
| 13 | as well as residual carrier control |
| 14 | Symmetrical RF output |
| 15 | Remaining ground of component |
| 16 | Symmetrical RF output |
| 17 | Picture to sound carrier ratio (adjustment and AM sound input) |
| 18 | Sound oscillator symmetrical input for tank circuit |



Test and measurement circuit 1 for FM sound carrier and negative video modulation


Figure 1

## Test and measurement circuit 1 for FM sound carrier and negative video modulation



Figure 1a

## Test and measurement circuit 1 for FM sound carrier and negative video modulation



Figure 1b

Test and measurement circuit 2 for FM sound carrier and negative video modulation


Figure 2

## AM sound modulation measurement



Figure 3

AM sound carrier modulation index versus
AF input voltage at pin 16


Figure 4 a
AM sound carrier modulation index versus dc voltage offset at pin 16
$V_{\text {AF rms }}=0.6 \mathrm{~V} ; \Delta V_{16 / 2}(\mathrm{~V})=V_{2}-V_{16}$


## Measurement circuits



Figure 5


TDA 5660 P Remaining External Circuitry as Fig. 1


Figure 6

Frequency spectrum above the video carrier, measured at clamp $V_{\mathrm{a}}$ with a spectrum analyzer


Figure 7

BT $=$ Video Carrier
FT = Frequency Carrier
TT = Sound Carrier

## Description of the measurement configuration to measure the noise voltage, video in sound



Sound Generator at Modulation Frequency $f_{A F}=400 \mathrm{~Hz}$
Figure 8
 deviation of 30 kHz , is connected to the sound input, and the demodulated AF reference level at the audio measurement device is defined as 0 dB . No video signal is pending.
Measurement: 1) The AF signal is switched off and the FuBK video signal is connected to the video input with $V_{\text {vIDEO pp }}=1 \mathrm{~V}$. The audio level in relation to the reference calibration level is measured as ratio $a_{\mathrm{p} / \mathrm{s}}=20 \log \left(V_{\text {FUBK }}\right) /\left(V_{\text {nominal }}\right)$.
2) $A F$ and video signal are switched off. The noise ratio in relation to the AF reference calibration level is measured as signal-to-noise ratio $a_{s / N}$.

## Description of the measurement configuration to measure the oscillator interference FM



Figure 9

Description of the measurement configuration to measure the total harmonic distortion during FM operation of the sound carrier


Figure 10

Description of the measurement configuration to measure the total harmonic distortion during FM operation of the sound carrier


Figure 10a

Description of the measurement configuration to measure the sound and/or noise in video
during FM and/or AM sound carrier modulation


Figure 11

Calibration: AF signals are switched off; video signal is pending at the video input; device to measure modulation set at AM is adjusted to video carrier; filter: $300 \mathrm{~Hz} . . .200 \mathrm{kHz}$; detector $(P+P) / 2$; resulting modulation index is defined as $m_{\mathrm{v}}=0 \mathrm{~dB}$.
Measurement: 1) Measurement of interference product ratio sound in video during FM modulation of the sound carrier: AF signal is connected to FM sound input; video signal is switched off; device to measure modulation is set to AM ; filter: $300 \mathrm{~Hz} . .3 \mathrm{kHz}$; detector: $(P+P) / 2$; a ratio of $a_{\mathrm{S} / \mathrm{P}}=20 \log$ $m_{\mathrm{V} / \mathrm{s}} / \mathrm{mV}$ ) is derived from the resulting modulation index $m_{\mathrm{V} / \mathrm{s}}$.
2) Measurement of interference product ratio sound in video during AM modulation of sound carrier: AF signal is connected to AM sound input; otherwise identical with measurement 1.
3) Measurement of signal-to-noise ratio in video without AM/FM modulation of sound carrier: AF signals are switched off; video signal is switched off; control voltage at pin 11 is clamped to value present during connected video signal; modulation device is set to AM; filter: 300 Hz ... 3 kHz ; detector: RMS $\sqrt{2}$; readout in dB to reference level of calibration is $a_{\mathrm{S} / \mathrm{p}}$.

Description of the measurement configuration to measure the residual carrier suppression


Adjust Cp in Circuit 1 and Dynamic Residual Carrier Suppression to Suppression Maximum.

Figure 12

## Description of the measurement configuration to measure the video amplitude response



Figure 13

## Static modulation characteristic of the FM sound modulator




Figure 14

Description of the measurement configuration to measure the 1.07 MHz moires

 has been set to provide a ratio of 17 dB with respect to the video carrier.

Figure 15

Modulation index during negative video modulation and/or the voltage at pin 12 versus current at pin 12


Figure 16a

Modulation depth is calculated as $m_{D}=(2 \times m) /(1+m)$ from the modulation index. Prerequisite is a sine-shaped modulation.
$m_{N}=$ modulation index for negative modulation
$m_{p}=$ modulation index for positive modulation
If a resistor is connected to ground at pin 12 to adjust modulation depth, the resistor is calculated as $\left.R_{12 / \mathrm{M}}=\left(V_{12 / \mathrm{M}}\right) / I_{12}\right)$.

## Modulation index during positive video modulation and/or the voltage at pin 12 versus current at pin 12



Figure 16

Modulation depth is calculated as $m_{\mathrm{D}}=(2 \times m) /(1+m)$ from the modulation index. Prerequisite is a sine-shaped modulation.
$m_{\mathrm{N}}=$ modulation index for negative modulation
$m_{p}=$ modulation index for positive modulation
If a resistor is connected to ground at pin 12 to adjust modulation depth, the resistor is calculated as $\left.R_{12 / \mathrm{M}}=\left(V_{12 / \mathrm{M}}\right) / I_{12}\right)$.

Picture to sound carrier ratio versus dc voltage offset at pin 16 unloaded $Q$ factor of resonant circuit $Q_{U}=25, R_{T}=6.8 \mathrm{k} ; f=5.5 \mathrm{MHz}$.
The picture to sound carrier ratio of $a_{P / S}=13 \mathrm{~dB}$ was set via the loaded $Q$ factor $Q_{L}$ without external voltage at pin 16.


Figure 17

To adjust the picture to sound carrier ratio, a component was used with a resistance of typ. $11.5 \mathrm{k} \Omega$ at pins $17,18$.
The loaded $Q$ factor of the resonant circuit was derived from the internal resistance $R_{17 / 18}$ connected in parallel with the external resistor $R_{s}$.

## Measurement of the sound oscillator FM deviation without preemphasis and deemphasis;

$f_{A F}=1 \mathrm{kHz}$; modulation deviation, sensitivity $\left(\Delta f_{A F}\right) /\left(\Delta V_{A F}\right)=0.38 \mathrm{kHz} / \mathrm{mV} ; V_{A F}=\mathrm{var}$; detector ( $\mathrm{P}+\mathrm{P}$ )/2; AF filter 30 Hz to 20 kHz , measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1a.


Figure 18

Measurement of the sound oscillator FM deviation without preemphasis and deemphasis; $f_{A F}=1 \mathrm{kHz}$; modulation deviation, sensitivity $\left(\Delta f_{A F}\right) /\left(\Delta V_{A F}\right)=0.38 \mathrm{kHz} / \mathrm{mV} ; V_{A F}=\mathrm{var}$; detector $(P+P) / 2$; AF filter 30 Hz to 20 kHz , measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1 a


Figure 18a

Sound oscillator harmonic distortion without preemphasis and deemphasis;
AF signal routed in at pin 1; AF amplitude $=150 \mathrm{mV}_{\text {rms }}$; AF filter 30 Hz to 20 kHz ; detector $(P+P) / 2$; measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1a


Figure 18 b

Sound oscillator frequency without preemphasis and deemphasis;
$A F$ signal routed in at pin 1; AF amplitude $=150 \mathrm{mV}_{\mathrm{rms}}$; AF filter 30 Hz to 20 kHz ; detector $(P+P) / 2$; measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1a


Figure 18 c

## Sound oscillator frequency with pre-/deemphasis;

AF filter 30 Hz to 20 kHz ; measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1; $V_{\mathrm{AF}}=1 \mathrm{~V}_{\mathrm{rms}}$


Figure 18d

Description of the measurement configuration to measure the video signal control characteristics and the dynamic signal suppression in video frequencies


Figure 19

Characteristic of the video signal control circuit

a) $V_{13 \mathrm{rms}}=f\left(V_{10 \mathrm{rms}}\right)$;
$t_{\text {mod }}=100 \mathrm{kHz}$
b) $V_{11}=f\left(V_{10 \mathrm{~ms}}\right)$;
$V_{9}=3.9 \mathrm{~V}$

Static and dynamic mixer test with respect to balance characteristics based on a typical component


Figure 21

## Measurement of the static output impedance




Figure 22

Output circuit S parameter


Typ. output capacity is approx. 1 pF


Figure 23

## Oscillator section S parameter




Figure 24

## Application circuit 1



## Application circuit 2



## Application circuit 3



## Application circuit 4



## Application circuit 5




## TDA 5835 <br> Video IF IC with Quasi-Parallel Sound and AFC

| Pin Configuration |  | Pin Definitions |  |
| :---: | :---: | :---: | :---: |
|  |  | Pin | Function |
| Top View |  | 1 | Supply Voltage |
|  |  | 3 | Demodulator Tank Circuit QPS |
| 8 | 22 | 4 | Push-Pull Current Output AFC |
| 29 | 21 | 5 | Demodulator Tank Cirucit AFC |
| 35 | $\square^{20}$ | 6 | Demodulator Tank Circuit AFC |
| 5 | $\mathrm{G}_{18}$ | 7 | Tuner AGC Threshold |
| 6 | $\mathrm{P}_{17}$ | 8 | Reference Voltage |
| 7 - | 16 | 9 | Demodulator Tank Circuit Video IF |
| 8 - | 『15 | 10 | Demodulator Tank Circuit Video IF |
| $9 \square$ | $\square^{14}$ | 11 | Video Output |
| $10 \square$ | -13 | 12 | Gating Pulse Input |
| $11 \mathrm{\square}$ | $\square^{12}$ | 13 | AGC Time Constant Video IF |
| - | ${ }^{12}$ | 14 | Delayed Tuner AGC |
|  | $0157-18$ | 15 | Video IF Input |
|  |  | 16 | Video IF Input |
|  |  | 17 | GND |
|  |  | 18 | QPS IF Input |
|  |  | 19 | QPS IF Input |
|  |  | 20 | AGC Time Constant QPS |
|  |  | 21 | Sound Carrier Output |
|  |  | 22 | GND |

## Video IF Section

Controlled AM broadband amplifier with synchronous demodulator, video amplifier, and AGC voltage generation for the video IF amplifier and tuner.

## Quasi-Parallel Sound Section

Controlled AM broadband amplifier with quadrature demodulator, sound carrier output, internal AGC voltage generation, and an AFC section which can be disabled.

The TDA 5835 is especially suitable for application with black and white or color television receivers and/or VTR systems with PNP/MOS tuners for TV standards with negative video modulation and FM sound.


## Circuit Description

The video IF section is comprised of a 4 -stage controllable AM amplifier, a limiter, and a mixer for the synchronous demodulation of video signals as well as an amplifier for the positive video output signal. The positive signal is used for gated control and a threshold amplifier to derive the delayed tuner AGC from the AGC voltage.

The quasi-parallel sound section also includes a 4stage AM amplifier, a limiter, and a mixer for the quadrature demodulation of the 1st sound IF with subsequent sound carrier output for the 1st sound IF. The control voltage is generated by a peak value rectifier from the 2 nd sound IF signal. The quasi-parallel sound also drives the AFC section.

## Alignment Procedures

## VIDEO IF

At a video carrier input level of $V_{15 / 16 ~} \mathrm{rms}=10 \mathrm{mV}$ and a superimposed AGC voltage of $\mathrm{V}_{13}=3 \mathrm{~V}$, the demodulator tank circuit is preliminarily aligned so that the demodulated video signal $\mathrm{V}_{11 \mathrm{pp}}$ reaches its maximum output level at the positive video output.

Any suitable video test signal can be used for modulation. Subsequently, the AGC voltage $\mathrm{V}_{13}$ is reduced until the video signal equals approx. 3V (peak-to-peak). By fine-aligning the demodulator tank circuit, the maximum output level of the video signal is reached.

The flat response characteristic of the demodulator ensures a non-critical alignment procedure.

## QPS

At an input signal of $\mathrm{V}_{18 / 19 \mathrm{rms}}=10 \mathrm{mV}$ the demodulator tank circuit is preliminarily aligned until a max. AM suppression of the demodulated video signal $\mathrm{V}_{21}$ is reached at the sound carrier output. A video signal critical for the sound-interference ratio should be used for modulation (white/staircase, FuBK). Subsequent fine-aligning is performed by measuring the sound-interference ratio at the output of a FM demodulator and fine-aligning the demodulator tank circuit for a max. interference ratio. If several sound carriers are used in a device, the sound carrier with the lowest level should be used for alignment purposes.
Absolute Maximum Ratings*

Supply Voltage ( $\mathrm{V}_{1}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . 13V
Maximum DC Voltage $\left(\mathrm{V}_{2}, 3\right) \ldots \ldots \ldots \ldots . \mathrm{V}_{8}$ to $\mathrm{V}_{1}$
Maximum DC Voltage $\left(\mathrm{V}_{4}\right) \ldots \ldots . .$. . . . . . . 0 O to $\mathrm{V}_{1}$
Maximum DC Voltage $\left(V_{5}, 6\right) \ldots \ldots . . . . . . . . . V_{8}$ to $V_{1}$
Maximum DC Voltage $\left(\mathrm{V}_{7}\right)$. . . . . . . . . . . . . . . OV to $\mathrm{V}_{1}$
Maximum DC Current ( $\mathrm{I}_{8}$ ) $\ldots \ldots . .2 \mathrm{~mA}$ to +2 mA
Maximum DC Voltage $\left(V_{9}, 10\right) \ldots \ldots . . . . . . . V_{8}$ to $V_{1}$
Maximum DC Current $\left(-I_{11}\right) \ldots .-1 \mathrm{~mA}$ to +3 mA
Maximum DC Voltage $\left(V_{12}\right) \ldots \ldots \ldots .$.
Maximum DC Voltage $\left(V_{13}, 14,15\right) \ldots \ldots . .$. . 0 V to $V_{1}$
Maximum DC Voltage $\left(\mathrm{V}_{16}, 18\right) \ldots \ldots . . . . . .$.
Maximum DC Voltage $\left(V_{19}, 20\right) \ldots \ldots . . . . .$. . $O V$ to $V_{1}$
Maximum DC Current $\left(\mathrm{l}_{21}\right) \ldots \ldots . \mathrm{mA}^{2}$ to +2 mA
Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Storage Temperature
Range ( $\mathrm{T}_{\text {stg }}$ ) . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance
(System-Air) ( $\mathrm{R}_{\text {th }}$ SA) . . . . . . . . . . . . . . . . . . $55 \mathrm{~K} / \mathrm{W}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . 10.5 V to 12.6 V
IF Frequency ( $\mathrm{f}_{\mathrm{I}}$ )
15 MHz to 75 MHz
Ambient Temperature $\left(T_{A}\right) \ldots \ldots . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

Characteristics $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Current Consumption | $\mathrm{I}_{1}$ |  |  | 102 | 134 | mA |
| Stab. Reference Voltage | $\mathrm{V}_{8 / 22}$ |  |  | 6.7 | 7.0 | V |


| Video IF |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Control Current for Tuner | $\mathrm{I}_{14}$ |  |  | 4.5 |  | mA |
| Tuner AGC Threshold | $\mathrm{V}_{7 / 22}$ |  | 0 |  | 4.0 | V |
| Gating Pulse Voltage | $\mathrm{V}_{12}$ <br> $\mathrm{~V}_{12}$ | Positive Gating Pulse <br> Negative Gating Pulse | 4.0 <br> -10 |  | $\mathrm{V}_{1}$ <br> -4.0 | V <br> V |
| Input Voltage at $\mathrm{G}_{\max }$ | $\mathrm{V}_{\mathrm{i} 15 / 16}$ | $\mathrm{~V}_{11 \mathrm{pp}}=3 \mathrm{~V}$ |  | 30 | 60 | $\mu \mathrm{~V}$ |
| AGC Range | $\Delta \mathrm{G}$ |  |  | 60 |  | dB |
| IF Control Voltage | $\mathrm{V}_{13 / 22}$ <br> $\mathrm{~V}_{13 / 22}$ | $\mathrm{G}_{\max }$ <br> $\mathrm{G}_{\min }$ | 0 |  |  | V |
| Video Output Voltage | $\mathrm{V}_{\mathrm{q} 11 \mathrm{pp}}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ |  |  | 4.0 | V |
| Sync Pulse Level | $\mathrm{V}_{11 / 22}$ |  |  | 3.0 |  | V |
| DC Voltage |  |  |  | 2.0 |  | V |
| $\mathrm{~V}_{13}=4 \mathrm{~V} ; \mathrm{V}_{15 / 16}=0 \mathrm{~V}$ | $\mathrm{~V}_{11 / 22}$ |  |  |  |  |  |
| Output Current | I 11 <br>  <br> $\mathrm{I}_{\mathrm{q} 11}$ | to ground via R <br> to plus $\mathrm{V}_{11}=7 \mathrm{~V}$ |  | -5.0 <br> +2.0 |  | mA |

TDA 5835

Characteristics $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AFC Output Current | $\mathrm{I}_{4} 4$ | di/df < 0 |  | $\pm 1$ |  | mA |
| AFC OFF | $V_{5 / 22}$ | $\mathrm{V}_{5}=\mathrm{V}_{6} ; \mathrm{R}=10 \mathrm{k} \Omega$ | 0 |  | 4.0 | V |
| ON | $\mathrm{V}_{5 / 22}$ | $\mathrm{V}_{5}=\mathrm{V}_{6} ; \mathrm{R}=\infty$ |  | 6.0 |  | V |
| Quasi-Parallel Sound |  |  |  |  |  |  |
| Sound Carrier Output Voltage | $\mathrm{V}_{\mathrm{q} 21}$ | $\begin{aligned} & V_{i P C}=1 \mathrm{mV} \\ & V_{i S C}=300 \mu V \end{aligned}$ | 10 |  |  | mV |
| Input Voltage at $\mathrm{G}_{\text {max }}$ | $\mathrm{V}_{\text {i18/19 }}$ | $\mathrm{V}_{21}=\mathrm{V}_{21}-3 \mathrm{~dB}$ |  | 50 | 100 | $\mu \mathrm{V}$ |
| AGC Range | $\Delta \mathrm{G}$ | $\mathrm{V}_{21}=\mathrm{V}_{21} \pm 3 \mathrm{~dB}$ |  | 60 |  | dB |
| Signal-To-Noise-Ratio |  | IEC 468 |  |  |  |  |
| White/Staircase Signal |  | Peak Weighting |  | 61 |  | dB |
| Black Picture |  |  |  | 66 |  | dB |
| Test Conditions |  |  |  |  |  |  |
| Video Carrier/Sound Carrier |  |  |  | 10 |  | dB |
| Modulation Frequency |  |  |  | 1 |  | KHz |
| Frequency Deviation |  |  |  | 50 |  | KHz |
| IF Input Voltage |  |  |  | 20 |  | mV |
| Design-Related Characteristics |  |  |  |  |  |  |
| Input Impedance | $\begin{aligned} & z_{i 15 / 16} \\ & z_{i 18 / 19} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.8 / 2 \\ & 1.8 / 2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega / \mathrm{pF} \\ & \mathrm{k} \Omega / \mathrm{pF} \end{aligned}$ |
| Output Impedance | $\mathrm{Z}_{\mathrm{q} 2 / 3}$ <br> $\mathrm{Z}_{\mathrm{q} 9 / 10}$ <br> $Z_{\text {q5/6 }}$ |  |  | $\begin{gathered} 6.6 / 2 \\ 6.6 / 2 \\ 20 \\ \hline \end{gathered}$ |  | $\mathrm{k} \Omega / \mathrm{pF}$ $\mathrm{k} \Omega / \mathrm{pF}$ $\mathrm{k} \Omega$ |
| Output Resistance | $\mathrm{R}_{\mathrm{q} 11}$ |  |  | 150 |  | $\Omega$ |
| Residual IF (Fundamental Wave) | $\mathrm{V}_{11}$ |  |  | 10 |  | mV |
| Video Bandwidth ( -3 dB ) | $\mathrm{B}_{\text {video }}$ |  |  | 6.0 |  | MHz |
| Intermodulation Ratio with Reference to fCC | $\alpha_{\text {IM }}$ | Sound Color Interference |  | 50 |  | dB |
| Output Resistance | $\mathrm{R}_{\mathrm{q} 21}$ |  |  | 200 |  | $\Omega$ |
| IF Control Voltage | $\begin{aligned} & V_{20 / 22} \\ & V_{20 / 22} \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {max }} \\ & \mathrm{G}_{\text {min }} \\ & \hline \end{aligned}$ | 0 |  | 4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

## Measurement Circuit



0157-2

## Application Circuit



Demodulator Tank Circuit QPS


Demodulator Tank Circuit AFC


Tuner AGC Threshold and Output

$0157-6$

## Demodulator Tank Circuit Video IF



0157-8

Reference Voltage


0157-7

## Positive Video Output



Gating Pulse Input


## AGC Time Constant Video IF



IF Input Video IF
IF Input QPS


0157-12

## AGC Time Constant QPS



0157-13


## Measurement Configuration



Test signal: $f_{\mathrm{vc}}=38.9 \mathrm{MHz}$ with test signal modulated with $10 \%$ residual carrier; sound carrier -13 dB (Transmitter Side)


Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
|  |  |  |

## SIEMENS

## TDA 5850 <br> Video Switch IC

The TDA 5850 is a switchable video amplifier with connections for the French and IEC VCR standards.

## Features

- Standard connection for VCR (CCIR) and Peri TV sets
- Input clamping
- Positive and negative video outputs


## Maximum ratings

| Supply voltage | $V_{\mathrm{s}}$ | 16.5 | V |
| :--- | :--- | :--- | :--- |
| Junction temperature | $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  | $R_{\text {th SA }}$ | 70 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Video bandwidth
Ambient temperature range

|  | V |  |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 10 to 15.8 | V |
| $B_{\text {video }}$ | 6 | MHz |
| $T_{\text {amb }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics $\left(V_{S}=13 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

Current consumption (pin 2 open)
Switch input VCR recording
Switch input VCR playback
Switch input $V_{3 / 1}=15 \mathrm{~V}$
Video output voltage pos.
( $V_{3}=1.2 \mathrm{~V} ; V_{8 \mathrm{pp}}=3 \mathrm{~V}$ )
Video output voltage pos.
$\left(V_{3} \geqq 3 \mathrm{~V} ; V_{4}=1 \mathrm{~V}_{\mathrm{pp}}\right)$
Sync pulse level
Output current (to ground)
Output current (to + )
Output resistance
Video output voltage neg.
$\left(V_{3}=1.2 \mathrm{~V} ; V_{8}=3 \mathrm{~V}_{\mathrm{pp}}\right)$
Video output voltage neg.
$\left(V_{3} \geqq 3 V ; V_{4}=1 V_{\text {pp }}\right)$
Sync pulse level
Output current (to ground)
Output current (to + )
Output resistance
Video output voltage pos.
$\left(V_{8 \mathrm{pp}}=3 \mathrm{~V} ; R_{2 / 1}=75 \Omega\right.$ )
Sync pulse level
$\left(R_{2 / 1}=75 \Omega\right)$
Output current (to ground)
Output current (to +)
Output resistance
Video input current ( $V_{8 \mathrm{pp}}=3 \mathrm{~V}$ )
Video input current ( $V_{4 \mathrm{pp}}=1 \mathrm{~V}$ )
Video gain ( $V_{8 \mathrm{pp}}=3 \mathrm{~V} ; \mathrm{R}_{2 / 1}=75 \Omega$ )
Video gain ( $V_{8 \mathrm{pp}}=3 \mathrm{~V} ; \mathrm{V}_{3}=1.2 \mathrm{~V}$ )
Video gain ( $V_{8 \mathrm{pp}}=3 \mathrm{~V} ; V_{3}=1.2 \mathrm{~V}$ )
Video gain ( $V_{4 \mathrm{pp}}=1 \mathrm{~V} ; V_{3} \geqq 3 \mathrm{~V}$ )
Video gain ( $V_{4 \mathrm{pp}}=1 \mathrm{~V} ; V_{3} \geqq 3 \mathrm{~V}$ )
Video bandwidth ( -3 dB )
Cross talk rejection referred to $V_{5 \mathrm{pp}}=3 \mathrm{~V}$ $\left(f=50 \mathrm{~Hz} \ldots 6.0 \mathrm{MHz} ; V_{3}=1.2 \mathrm{~V} ; V_{4 \mathrm{pp}}=1 \mathrm{~V}\right)$


Block diagram, test circuit and application circuit


## TUA 2005 <br> Bipolar Television Tuner IC for Frequency Ranges up to 700 MHz

## RF Section

- Few External Components
- Frequency and Amplitude-Stable Oscillator
- Optimal Suppression of Oscillator and Input Frequency at IF Output
- High Resistance to Interference Voltages
- High-Impedance Symmetrical Mixer Input
- IF Post-Amplifier for UHF-IF Signal

\author{

- Symmetrical Mixer Output <br> - Low-Noise, Internal Reference Voltage
}


## IF SAW Driver Section

- Optimal Crosstalk Suppression
- High-Impedance, Asymmetrical Input with High Signal Modulation Capability
- Low-Impedance Symmetrical Output for Driving SAW Filters


The TUA 2005 has been designed as a monolithically integrated circuit suitable as a TV tuner for a CATV frequency range extended to 700 MHz .

## Block Diagram



## Circuit Description

## RF Section

The integrated circuit includes a symmetrical highimpedance, low-noise mixer input and a multiplicative mixer.

The amplitude of the oscillator is controlled for maintaining suitable resonant circuit voltages of the oscillator circuit. All operating currents and voltages of the oscillator are internally stabilized. The amplitude and the frequency of the oscillator are therefore largely independent of changes in temperature or operating voltages.

During UHF operation the oscillator and the mixer are disabled and the asymmetrical, low-noise UHFIF coupling stage is activated.

## IF SAW Driver Section

The IF SAW driver includes a high-impedance, asymmetrical input. The low-impedance symmetrical output of the IF SAW driver has two open collectors. The basic volume and the output resistance can be further reduced by an ohmic symmetrical load resistor. When the operating voltage is not connected to the collectors, the current consumption of the IF SAW driver section is zero. The signal modulation capability of the IC depends on the connected supply voltage.

## Absolute Maximum Ratings*

$V_{S}=10 \mathrm{~V}$ to 13.5 V
Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . -0.3 V to +14 V
Current from Pin $15\left(-I_{15}\right) \ldots \ldots . . .$.




Voltage at Pin $10\left(\mathrm{~V}_{10}\right) \ldots . .$.
Capacitance at Pin $15\left(\mathrm{C}_{15}\right) \ldots \ldots . . .0 \mathrm{nF}$ to 100 nF
Capacitance at Pin $7\left(\mathrm{C}_{3}\right) \ldots \ldots . . . .0 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$
Only the provided external components can be connected to pins $4,5,6,11,12,13,16$.
Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) ..... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance ( $\mathrm{R}_{\mathrm{thSA}}$ )
(System-Air)
80 K/W
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . 10 V to 13.5 V
Mixer Input Frequency ( $\mathrm{f}_{\mathrm{M}}$ ) . . . . 20 MHz to 650 MHz
UHF-IF Input Frequency
(fUHF)
. 20 MHz to 650 MHz
Mixer IF Output
Frequency ( $\mathrm{f}_{\mathrm{MIF}}$ )
. 20 MHz to 650 MHz
Oscillator Frequency (fosc) . . . 20 MHz to 700 MHz


Ambient Temperature $\left(T_{A}\right) \ldots \ldots .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

Characteristics $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Conditions | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| RF Section |  |  |  |  |  |  |  |
| Current Consumption | $\mathrm{I}_{14}$ | $\mathrm{I}_{15}=0 \mathrm{~mA} ; \mathrm{V}_{10}=\mathrm{V}_{S}$ | 1 | 18 | 28 | 37 | mA |
| Reference Voltage | $\mathrm{V}_{15}$ | $0 \leq \mathrm{l}_{15} \leq 1 \mathrm{~mA}$ | 1 | 7.5 | 8 | 8.5 | V |
| Oscillator Frequency Range | fosc | External Circuitry Tuned to Frequency | 1 | 48 |  | 700 | MHz |
| Turn-On Start-Up Drift | $\Delta \mathrm{fosc}$ | TC Value of Cap. in Osc. Circuit is 0 ; Drift is Only Referenced to Self-Heating of Component. $\mathrm{t}=0.5 \mathrm{~s}$ to 10 s Channel S20 | 1 | 0 | -100 | -500 | kHz |
| Frequency Drift versus $\mathrm{V}_{\mathrm{S}}$ | $-\Delta \mathrm{fosc}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=10 \mathrm{~V} \text { to } 13.5 \mathrm{~V} \\ & \mathrm{~S} 20 \end{aligned}$ | 1 | -250 |  | +250 | kHz |
| UHF Switching Voltage | $V_{10}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{l}(\mathrm{U})}=-25 \mathrm{dBm} ; \\ & \mathrm{V}_{\mathrm{Q}} \geq-5 \mathrm{dBm} \\ & \hline \end{aligned}$ | 1 | 7 |  | $\mathrm{V}_{\text {S }}$ | V |
| VHF Switching Voltage | $\mathrm{V}_{10}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}(\mathrm{U})}=-25 \mathrm{dBm} ; \\ & \mathrm{V}_{\mathrm{Q}} \leq-30 \mathrm{dBm} \end{aligned}$ | 1 | 0 |  | 3 | V |
| Output Impedance | $\mathrm{Z}_{8} ; \mathrm{Z}_{9}$ | Static | 7 | 10 |  |  | $\mathrm{k} \Omega$ |
| Output Capacitance | $\mathrm{C}_{8}=\mathrm{C}_{9}$ |  | 6 | 0.5 | 1 | 2.0 | pF |

TUA 2005
Characteristics $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Test Conditions | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| RF Section (Continued) |  |  |  |  |  |  |  |
| RF Output Phase | $\alpha_{8,9}$ |  |  | 140 | 180 | 220 | degrees |
| Mixer Gain | $\mathrm{G}_{3}$ | Channel 3; $\mathrm{R}_{\mathrm{G}}=100 \Omega$ | 1 | 25 | 27 | 29 | dB |
| Mixer Gain |  | $\begin{aligned} & \text { Channel } 9 ; R_{G}=100 \Omega \\ & f=294.25 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
| Mixer Gain | $\mathrm{G}_{520}$ | $\begin{aligned} & \text { Channel S2O; } R_{G}=100 \Omega \\ & f=294.25 \mathrm{MHz} \end{aligned}$ | 1 | 25 | 27 | 29 | dB |
| Mixer Gain | $\begin{aligned} & \mathrm{G}_{21} \\ & \mathrm{Wt} 21 \end{aligned}$ | $\begin{aligned} & \text { Channel Wt21; } R_{G}=100 \Omega \\ & f=421.25 \mathrm{MHz} \end{aligned}$ | 1 | 25 | 27 | 29 | dB |
| UHF-IF Gain | UHF | $\mathrm{R}_{\mathrm{G}}=200 \Omega ; \mathrm{f}_{\mathrm{IF}}=36.5 \mathrm{MHz}$ | 1 | 31 | 33 | 35 | dB |
| Mixer Noise Figure | $\mathrm{NF}_{9}$ | $\begin{aligned} & \text { Channel 9; } R_{G}=100 \Omega \\ & f=203.25 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
| Mixer Noise Figure | $\mathrm{NF}_{3}$ | Channel 3; $\mathrm{R}_{\mathrm{G}}=100 \Omega$ | 1 |  |  | 8 | dB |
| Mixer Noise Figure | $\mathrm{NF}_{\text {S20 }}$ | Channel S20; $\mathrm{R}_{\mathrm{G}}=100 \Omega$ | 1 |  |  | 10 | dB |
| Mixer Noise Figure | $\mathrm{NF}_{21}$ | Channel 21; $\mathrm{R}_{\mathrm{G}}=100 \Omega$ | 1 |  |  | 14 | dB |
| UHF-IF Noise Figure | NFUHF | $\mathrm{R}_{\mathrm{G}}=200 \Omega$ | 1 |  |  | 7 | dB |
| Oscillator Output Signal for PLL or Frequency Divider | $\mathrm{V}_{6}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=200 \Omega ; \text { Channel } 3 \\ & \mathrm{~S} 20 \end{aligned}$ | 1 | -27 |  | -17 | dBm |
| SAW IF Driver |  |  |  |  |  |  |  |
| Current Consumption | $l_{1}+l_{2}$ | $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}$ |  | 17 | 22 | 28 | mA |
| Input Impedance | $\mathrm{Z}_{16}$ | S-Parameter Measurement | 2 |  | 3 |  | k $\Omega$ |
| Input Capacitance | $\mathrm{C}_{16}$ | S-Parameter Measurement | 2 |  | 1.5 |  | pF |
| Symmetrical Output Resistance | $\left\|z_{1 / 2}\right\|$ | S-Parameter Measurement | 5 | 50 | 100 | 200 | $\Omega$ |
| Linearity (Permissible Input Signal) | $\mathrm{V}_{16}$ | $\mathrm{m}_{\mathrm{s}}=80 \% ; \mathrm{fs}_{\mathrm{s}}=36.5 \mathrm{MHz}$ <br> Total Harmonic Distortion of Output Signal $V_{Q}$ is THD $=1 \%$ | 3 |  | 250 |  | mV |
| Noise Figure | NF | $\mathrm{R}_{\mathrm{G}}=200 \Omega$ | 4 |  | 10 |  | dB |
| Gain | G | $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{G}}=50 \Omega$ | 3 |  | -16 |  | dB |

Measurement Circuit 1


## Measurement Circuit 2



0089-3
The input reflection factor $\mathrm{S}_{16}$ is measured at 36.5 MHz for computing the parallel equivalent circuit.

TUA 2005

## Measurement Circuit 3



## Measurement Circuit 4



## Measurement Circuit 5



The 4-pole matrix $\mathrm{S}_{11}, \mathrm{~S}_{12}, \mathrm{~S}_{21}, \mathrm{~S}_{22}$ is measured at 36.5 MHz for computing that $\pi$ equivalent circuit.

## Measurement Circuit 6



0089-7
The 4-pole matrix $\mathrm{S}_{81}, \mathrm{~S}_{82}, \mathrm{~S}_{91}, \mathrm{~S}_{92}$ is measured at 100 MHz for computing the output capacitance.

Measurement Circuit 7 Measurement of Static Output Impedance



## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TUA 2005 | Q67000-A8033 | DIP 16 |

## TUA 2006 <br> Television Tuner for <br> Frequency Ranges up to $700 \mathbf{M H z}$

## RF Section

- Few External Components
- Frequency and Amplitude-Stable Oscillator
- Optimal Suppression of Oscillator and Output Frequency at IF Output
- High Resistance to Interference Voltages
- High-Impedance Symmetrical Mixer Input
- IF Post-Amplifier for UHF-IF Signal
- Symmetrical Mixer Output
- Low-Noise, Internal Reference Voltage


## IF SAW Driver Section

- Optimal Crosstalk Suppression
- High-Impedance, Asymmetrical Input with High Signal Modulation Capability
- Low-Impedance Symmetrical Output for Driving SAW Filters

Pin Definitions

| Pin | Function |
| :--- | :--- |
| 1 | Low-impedance symmetrical output of SAW driver |
| 2 | Low-impedance symmetrical output of SAW driver anti-phased to pin 1 |
| 3 | GND |
| 4 | High-impedance input of oscillator amplifier (VHF) |
| 5 | Low-impedance output of oscillator amplifier (VHF) |
| 6 | Oscillator signal output for PLL system and divider |
| 7 | Low-impedance output of oscillator amplifier (hyperband) |
| 8 | High-impedance input of oscillator amplifier (hyperband) |
| 9 | Blocking capacitor for controlling oscillator amplitude |
| 10 | Symmetrical mixer output |
| 11 | Symmetrical mixer output anti-phased to pin 10 |
| 12 | Switching voltage input for VHF/hyperband/UHF switch-over |
| 13 | High-impedance asymmetrical RF input for UHF-IF signal |
| 14 | High-impedance symmetrical RF input of hyperband mixer |
| 15 | High-impedance symmetrical RF input of hyperband mixer anti-phased to pin 14 |
| 16 | High-impedance symmetrical RF input of VHF mixer |
| 17 | High-impedance symmetrical RF input of VHF mixer anti-phased to pin 16 |
| 18 | Supply voltage |
| 19 | Blocking point of internal reference voltage |
| 20 | High-impedance asymmetrical IF input of SAW driver |

The TUA2006 has been designed as a monolithically integrated tuner circuit suitable as a TV tuner for a CATV frequency range extended to 700 MHz .

## Block Diagram



0090-1

## Circuit Description

## RF Section

The integrated circuit includes a symmetrical highimpedance, low-noise mixer input and a multiplicative mixer.

The amplitude of the operating oscillator is controlled for maintaining suitable resonant circuit voltages of the oscillator circuit. All operating currents and voltages of the oscillator are internally stabilized. The amplitude and the frequency of the oscillator are therefore largely independent of changes in temperature or operating voltages.

During UHF operation both the oscillator and the mixer are disabled and the asymmetrical, low-noise UHF-IF coupling stage is activated.

## IF SAW Driver Section

The IF SAW driver includes a high-impedance, asymmetrical input. The low-impedance symmetrical output of the IF SAW driver has two open collectors. The basic volume and the output resistance can be further reduced by an ohmic symmetrical load resistor. When the operating voltage is not connected to the collectors, the current consumption of the IF SAW driver section is zero. The signal modulation capability of the IC depends on the connected supply voltage.

## Absolute Maximum Ratings*

$V_{S}=10 \mathrm{~V}$ to 15.5 V

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) ................ -0.3 V to +14 V
Current Form Pin $15\left(-\mathrm{I}_{15}\right) \ldots \ldots . . .0 \mathrm{~mA}$ to 2 mA



Voltage at $\operatorname{Pin} 9\left(V_{9}\right) \ldots \ldots . . . . . . . . . . . . . . . . V_{14}$ to $V_{S}$
Voltage at Pin $10\left(\mathrm{~V}_{10}\right) \ldots \ldots \ldots . . . . .$.
Capacitance at Pin $15\left(\mathrm{C}_{15}\right) \ldots \ldots . .0 \mathrm{nF}$ to 100 nF
Capacitance at Pin $7\left(C_{3}\right) \ldots \ldots . . . . .0 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$
Only the provided external components can be connected to pins 4, 5, 6,11, 12, 13, 16.
Junction Temperature ( $\mathrm{T}_{\mathrm{i}}$ )
$.150^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) $\ldots . .-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance
System-Air ( $\mathrm{R}_{\mathrm{thSA}}$ )
.80 K/W
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

Supply Voltage (VS) . . . . . . . . . . . . . . . . . 10 V to 13.5 V
Mixer Input Frequency ( $\mathrm{f}_{\mathrm{M}}$ ) . . . . 20 MHz to 650 MHz
UHF-IF Input
Frequency (fuHF) . . . . . . . . . . . 20 MHz to 650 MHz
Mixer IF Output
Frequency (f MIF) . . . . . . . . . . . 20 MHz to 650 MHz
Oscillator Frequency (fosc) .... 20 MHz to 700 MHz
Voltage at Pin 8, $9\left(\mathrm{~V}_{8,9}\right) \ldots \ldots \ldots . . . . . . \mathrm{V}_{14}$ to $\mathrm{V}_{\mathrm{S}}$

Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots \ldots . . .0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

Characteristics $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Test Circuit | LImits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| RF Section |  |  |  |  |  |  |  |
| Current Consumption | $\mathrm{l}_{18}$ | $\mathrm{I}_{19}=0 \mathrm{~mA}, \mathrm{~V}_{12}=\mathrm{V}_{S}$ |  | 18 | 30 | 40 | mA |
| Reference Voltage | $\mathrm{V}_{19}$ | $0 \leq \mathrm{l}_{19} \leq 1 \mathrm{~mA}$ |  | 7.5 | 8 | 8.5 | V |
| Oscillator Frequency Range | fosc VHF | Ext. Circuitry Tuned to Frequency |  | $\begin{aligned} & 48 \\ & 48 \end{aligned}$ |  | $\begin{aligned} & 500 \\ & 700 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Turn-On Start-Up \|Drift | $\Delta$ fosc hyperb. | TC Value of Cap. in Osc. Circuits is 0 ; Drift is Only Referenced to Self-Heating of Component $\mathrm{t}=0.5 \mathrm{sec}$. to 10 sec .; Channel S20 |  | 0 | -100 | -500 | kHz |
| Frequency Drift versus Vs | $-\Delta \mathrm{fosc}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=10 \mathrm{~V} \text { to } 13.5 \mathrm{~V} \\ & \mathrm{~S} 20 \end{aligned}$ |  | -250 |  | +250 | kHz |
| UHF Switching Voltage | $\mathrm{V}_{12}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}(\mathrm{U})}=-25 \mathrm{dBm} ; \\ & \mathrm{V}_{\mathrm{Q}} \geq-5 \mathrm{dBm} ; \end{aligned}$ |  | 8.5 |  | $\mathrm{V}_{\mathrm{s}}$ | V |
| VHF Switching Voltage | V | $\begin{aligned} & \mathrm{V}_{1(U)}=-25 \mathrm{dBm} ; \\ & \mathrm{V}_{\mathrm{Q}} \leq-30 \mathrm{dBm} ; \end{aligned}$ |  | 0 |  | 3 | V |
| Hyperband Switching Voltage | V |  |  | 4.5 |  | 7.5 | V |
| Output Impedance | $Z_{10} ; Z_{11}$ | Static | 6 | 10 |  |  | k $\Omega$ |
| Output Capacitance | $\mathrm{C}_{10}=\mathrm{C}_{11}$ |  | 5 | 0.5 | 1 | 2.0 | pF |
| RF Output Phase | $\alpha_{10,11}$ |  |  | 140 | 180 | 220 | degrees |
| Mixer Gain VHF | $\mathrm{G}_{3}$ | $\begin{aligned} & \text { Channel 3; } R_{G}=100 \Omega \\ & f=55.25 \mathrm{MHz} \end{aligned}$ |  | 25 | 27 | 29 | dB |

7-156

TUA 2006
Characteristics $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Conditions | Test Circult | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| RF Section (Continued) |  |  |  |  |  |  |  |
| Mixer Gain VHF | $\mathrm{G}_{9}$ | $\begin{aligned} & \text { Channel } 9 ; R_{G}=100 \Omega \\ & f=203.25 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
|  | $\mathrm{G}_{\mathrm{S} 20}$ | $\begin{aligned} & \text { Channel S20; } R_{G}=100 \Omega \\ & f=294.25 \mathrm{MHz} \end{aligned}$ |  | 25 | 27 | 29 | dB |
| Mixer Gain Hyperband | $\mathrm{G}_{3}$ | $\begin{aligned} & \text { Channel 3; } R_{G}=100 \Omega \\ & f=55.25 \mathrm{MHz} \end{aligned}$ | 1 | 25 | 27 | 29 | dB |
|  | $\mathrm{G}_{9}$ | Channel 9; $\mathrm{R}_{\mathrm{G}}=100 \Omega$ $\mathrm{f}=203.25 \mathrm{MHz}$ |  |  |  |  |  |
|  | $\mathrm{G}_{\mathrm{S} 20}$ | $\begin{aligned} & \text { Channel S20; } R_{G}=100 \Omega \\ & f=294.25 \mathrm{MHz} \end{aligned}$ | 1 | 25 | 27 | 29 | dB |
| UHF-IF Gain | Guhf | $\mathrm{R}_{\mathrm{G}}=200 \Omega ; \mathrm{f}_{\mathrm{IF}}=36.5 \mathrm{MHz}$ |  | 31 | 33 | 35 | dB |
| Mixer Noise Figure VHF | $\mathrm{NF}_{3}$ | $\begin{aligned} & \text { Channel 3; } R_{G}=100 \Omega \\ & f=55.25 \mathrm{MHz} \end{aligned}$ |  |  |  | 8 | dB |
|  | $\mathrm{NF}_{9}$ | $\begin{aligned} & \text { Channel 9; } R_{G}=100 \Omega \\ & f=203.25 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
|  | $\mathrm{NF}_{\text {S20 }}$ | $\begin{aligned} & \text { Channel S20; } R_{G}=100 \Omega \\ & f=294.25 \mathrm{MHz} \end{aligned}$ |  |  |  | 10 | dB |
| Mixer Noise Figure Hyperband | $\mathrm{NF}_{3}$ | $\begin{aligned} & \text { Channel 3; } R_{G}=100 \Omega \\ & f=55.25 \mathrm{MHz} \end{aligned}$ |  |  |  | 8 | dB |
|  | $\mathrm{NF}_{9}$ | $\begin{aligned} & \text { Channel } 9 ; R_{G}=100 \Omega \\ & f=203.25 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
|  | $\mathrm{NF}_{\text {S20 }}$ | $\begin{aligned} & \text { Channel S20; } R_{G}=100 \Omega \\ & f=294.25 \mathrm{MHz} \end{aligned}$ | - |  |  | 10 | dB |
| Mixer Noise Figure | NFUHF | UHF; $\mathrm{R}_{\mathrm{G}}=200 \Omega$ |  |  |  | 14 | dB |
| Oscillator Output Signal for PLL or Frequency Divider | $V_{6}$ | $\mathrm{R}_{\mathrm{L}}=50 \Omega$; Channel 3...S20 |  | -20 |  | -6 | dBm |
| SAW IF Driver |  |  |  |  |  |  |  |
| Current Consumption | $l_{1}+l_{2}$ |  |  | 19 | 25 | 32 | mA |
| Input Impedance | $\mathrm{Z}_{20}$ | S-Parameter, Measurement | 1 |  | 3 |  | $\mathrm{k} \Omega$ |
| Input Capacitance | $\mathrm{C}_{20}$ | S-Parameter, Measurement | 1 |  | 1.5 |  | pF |
| Symmetrical Output Resistance | $\left\|Z_{1 / 2}\right\|$ | S-Parameter, Measurement | 4 | 50 | 100 | 200 | $\Omega$ |
| Linearity (Permissible Input Signal) | $\mathrm{V}_{20}$ | $m_{s}=80 \% ; f_{s}=36.5 \mathrm{MHz}$ <br> Total Harmonic Distortion of Output Signal $\mathrm{V}_{\mathrm{Q}}$ is THD $=1 \%$ | 2 |  | 250 |  | mV |
| Noise Figure | NF | $\mathrm{R}_{\mathrm{G}}=200 \Omega$ | 3 |  | 10 |  | dB |
| Gain | G | $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{G}}=50 \Omega$ | 2 |  | -16 |  | dB |

## Measurement Circuit 1



The input reflection factor $\mathrm{S}_{16}$ is measured at 36.5 MHz for computing the parallel equivalent coircuit.

## Measurement Circuit 2



Measurement Circuit 3


## Measurement Circuit 4



The 4-pole matrix $\mathrm{S}_{11}, \mathrm{~S}_{12}, \mathrm{~S}_{21}, \mathrm{~S}_{22}$, is measured at 36.5 MHz for computing the $\pi$ equivalent circuit.

## Measurement Circuit 5



The 4-pole matrix $\mathrm{S}_{81}, \mathrm{~S}_{82}, \mathrm{~S}_{91}, \mathrm{~S}_{92}$, is measured at 100 MHz for computing the output capacitance.

TUA 2006


## Ordering Iniormation

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TUA 2006 | Q67000-A8045 | DIP 20 |

## SIEMENS

## S 041 P <br> FM IF Amplifier with Demodulator

S 041 P is a symmetrical, six-stage amplifier with symmetrical coincidence demodulator for amplifying, limiting, and demodulating frequency-modulated signals. The IC is particularly suited for sets where low current consumption is of importance, or where major supply fluctuations occur. The pin configuration corresponds to the well-known TBA 120. Pin 5 of S 041 P, however, is not connected internally. These types are especially suited for applications in narrow-band FM systems ( 455 kHz ) and in conventional or standard FM IF systems ( 10.7 MHz ).

## Features

Good limiting properties
Wide voltage range

- Low current consumption
- Few external components


## Maximum ratings

Supply voltage
Junction temperature Storage temperature range

Thermal resistance (system-air)
S 041 P

| $V_{\mathrm{S}}$ | 15 |  |
| :--- | :--- | :--- |
| $T_{\mathrm{j}}$ | 150 |  |
| $T_{\text {stg }}$ | -40 to 125 | V <br>  <br>  <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> th SA |
| 90 | $\mathrm{~K} / \mathrm{W}$ |  |

## Operating range

Supply voltage range
Frequency range
Ambient temperature range
$R_{\mathrm{th}} \mathrm{SA}$

| $V_{\mathrm{s}}$ | 4 to 15 |
| :--- | :--- |
| $\mathrm{f}_{\mathrm{i}}$ | 0 to 35 |
| $T_{\text {amb }}$ | -25 to 85 |

Characteristics ( $V_{\mathrm{S}}=12 \mathrm{~V}, \mathrm{Q}$ approx. $35, \mathrm{f}_{\text {mod }}=1 \mathrm{kHz}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ )

Current consumption
AF output voltage
$\left(f_{1}=10.7 \mathrm{MHz}, \Delta f= \pm 50 \mathrm{kHz}, V_{1}=10 \mathrm{mV}\right.$ )
Total harmonic distortion
( $f_{1}=10.7 \mathrm{MHz}, \Delta f= \pm 50 \mathrm{kHz}, V_{1}=10 \mathrm{mV}$ )
Deviation of AF output voltage
$\left(V_{S}=15 \mathrm{~V} \rightarrow 4 \mathrm{~V}, \mathrm{f}_{\mathrm{I}}=10.7 \mathrm{MHz}\right.$,
$\Delta f= \pm 50 \mathrm{kHz}$ )
Input voltage for limiting
( $f_{i}=10.7 \mathrm{MHz}, \Delta f= \pm 50 \mathrm{kHz}$ )
IF voltage gain ( $f_{i}=10.7 \mathrm{MHz}$ )
IF output voltage for limiting (each output)
Input impedance $f_{1}=10.7 \mathrm{MHz}$
$f_{i}=455 \mathrm{kHz}$
Output resistance (pin 8)
Voltage drop at AF ballast resistance AM suppression

|  | min | typ | max |  |
| :--- | :--- | :--- | :--- | :--- |
|  | 4.0 | 5.4 | 6.8 | mA |
| $I_{\mathrm{S}}$ |  |  |  |  |
| $V_{\mathrm{q} \text { rms }}$ | 100 | 170 |  | mV |
| THD |  | 0.55 | 1.0 | $\%$ |
|  |  |  |  |  |
| $\Delta V_{\mathrm{q}}$ |  | 1.5 |  | dB |
|  |  |  |  |  |
| $V_{\mathrm{llim}}$ |  | 30 | 60 | $\mu \mathrm{~V}$ |
|  |  |  |  |  |
| $\mathrm{G}_{\mathrm{v}}$ |  | 68 |  | dB |
|  |  |  |  |  |
| $V_{\mathrm{qPp}}$ |  | 130 |  | mV |
| $Z_{\mathrm{i}}$ |  | $20 / 2$ |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{\mathrm{i}}$ |  | $50 / 4$ |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $R_{\mathrm{q}}$ | 3.5 | 5 | 8.5 | $\mathrm{k} \Omega$ |
| $V_{11-8}$ |  | 1.5 |  | V |
| $\mathrm{a}_{\mathrm{AM}}$ |  | 60 |  | dB |

$$
\left(V_{1}=10 \mathrm{mV}, \Delta f= \pm 50 \mathrm{kHz}, m=30 \%\right)
$$

All connections mentioned in the index refer to S 041 P (e.g. $V_{11}$ )

## Test circuit




## Application circuit for 10.7 MHz (FM IF)

 and 455 kHz (narrow-band FM)

Data in parentheses for 455 kHz (narrow-band FM)

| Coils | 10.7 MHz | 455 kHz |
| :--- | :--- | :--- |
| $L_{1}$ | 15 turns $/ 0.15$ CuLS | 71.5 turns $/ 12 \times 0,04$ CuLS |
| $L_{2}$ | 12 turns $/ 0.25 \mathrm{CuLS}$ | 71.5 turns/12 0.04 CuLS |
| Coil set | D 41-2165 | D 41-2393 of Messrs. Vogt |

Current consumption versus supply voltage


DC output voltage difference versus supply voltage (without signal)
v


AF output voltage and total harmonic distortion versus supply voltage
$t_{i}=10.7 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$
$\mathrm{mV} \boldsymbol{f}_{\text {mod }}=1 \mathrm{kHz} ; Q$ approx. 35


Input voltage for limiting versus supply voltage
$f_{i}=10.7 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$



AF output voltage and total
harmonic distortion versus $\mathbf{Q}$-factor
$V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{f}_{\mathrm{i}}=10.7 \mathrm{MHz}$,
$\Delta f= \pm 50 \mathrm{kHz}, f_{\text {mod }}=1 \mathrm{kHz}$


## SIEMENS

## S 042 P Mixer

Symmetrical mixer for frequencies up to 200 MHz . It can be driven by an external source or by the built-in oscillator. The input signals are suppressed at the outputs. In addition to the usual mixer applications in receivers, converters, and demodulators for AM ard FM, the S 042 P can also be used as electronic polarity switches, multipliers, etc.

## Features

- Versatile application

Wide range of supply voltage

- Few external components
- High conversion transconductance
- Low noise figure


## Maximum ratings

Supply voltage
Junction temperature
Storage temperature range
Thermal resistance (system-air) S 042 P :

## Operating range

Supply voltage range
Ambient temperature range

| $V_{S}$ | 15 | $V$ |
| :--- | :--- | :--- |
| $T_{1}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 |  |
| $R_{\text {th SA }} \mathrm{C}$ |  |  |
| K/W |  |  |

Characteristics ( $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ )

Current consumption
Output current
Output current difference
Supply current
Power gain
$\left(f_{i}=100 \mathrm{MHz}, f_{\mathrm{OSC}}=110.7 \mathrm{MHz}\right.$ )
Breakdown voltage

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}=I_{2}+I_{3}+I_{5}$ | 1.4 | 2.15 | 2.9 | mA |
| $I_{2}=I_{3}$ | 0.36 | 0.52 | 0.68 | mA |
| $I_{3}-I_{2}$ | -60 |  | 60 | mA |
| $I_{5}$ | 0.7 | 1.1 | 1.6 | mA |
| $\mathrm{G}_{\mathrm{p}}$ | 25 | 16.5 |  | dB |
| $V_{2}, V_{3}$ |  |  | V |  |
| $C_{2-\mathrm{M}}, \mathrm{C}_{3-\mathrm{M}}$ |  |  |  |  |
| $S=\frac{I_{2}}{V_{7}-V_{8}}=\frac{I_{3}}{V_{7}-V_{8}}$ |  | 5 | pF |  |
| NF |  | 7 | mS |  |

All onnectins mentioned in the index refer to S 042 P (e.g. $I_{2}$ )

## Test ircuit



Connections in parentheses apply to S 042 E

## Circuit diagram



A galvanic connection between pins 7 and 8 and pins 11 and 13 through coupling windings is recommended.
Between pins 10 and 14 (ground) and between pins 12 and 14, one resistance each of at least $220 \Omega$ may be connected to increase the currents and thus the conversion transconductance. Pins 10 and 12 may be connected through any impedance. In case of a direct connection between pins 10 and 12, the resistance from this pin to 14 may be at least $100 \Omega$. Depending on the layout, a capacitor ( 10 to 50 pF ) may be required between pins 7 and 8 to prevent oscillations in the VHF band.


Output current versus supply voltage


Power gain versus
supply voltage


## Application circuits

VHF mixer with inductive tuning


Mixer for short-wave application in self-oscillating operation


Mixer for remote control receivers without oscillator


For overtone crystals an adequate inductance is recommended between pins 10 and 12 to avoid oscillations to the fundamental tone.

Differential amplifier with internal neutralization, also suited for use as limiter for frequencies up to 50 MHz or at higher currents up to 100 MHz


## SDA 2121 <br> CMOS PLL with I2C Bus for AM/FM Receivers

- High Input Sensitivity
( $50 \mathrm{mV}_{\text {rms }}$ on FM and $10 \mathrm{mV}_{\text {rms }}$ on AM )
- High Input Frequencies ( 150 MHz on FM and 35 MHz on AM)
- Extremely Fast Phase Detector with Very Short Anti-Backlash Pulses
- $1^{2} C$ Bus
- Large Divider Rations:
- 16 Bit N Divider
- 16 Bit R Divider
- Divider Factor Without Vacancy OSC $_{\text {IN }}$ 2-65535
AM ${ }^{\text {IN }}$ 2-65535
FMIN/2 2-65535
- Adjustable Raster Width ( $<1 \mathrm{KHz}$ for AM, $<12.5 \mathrm{KHz}$ for FM)*
- Two-Pin Oscillator Provides Connection of a Piezoelectric Crystal for Reference Frequency Generation
- Switchable Phase Detector Polarity
- Switchable Phase Detector Current ( $0.25 / 1 \mathrm{~mA}$ )
- One Phase Detector Output Each for FM and AM with the Corresponding Analog Phase Detector Outputs
- Open Drain Band Selection Outputs for 10V
*Raster width = Input Frequency/Divider Factor [On FMIN input frequency/2 is to be used due to the prescaler]


## Pin Configuration



0097-4

The SDA 2121 is an integrated circuit in CMOS technology which has been especially designed for application in radio equipment. It serves as a PLL for frequency synthesis concepts.


## Circuit Description

The SDA 2121 is a complex PLL component in CMOS technology for processor controlled frequency synthesis.

Function and dividing ratios are selected via an 12 C bus interface (licensed by Philips) at pins SCL, SDA and $A 0$. The chip address is set via address input AO. Thus it is possible to address two components via the $I^{2} C$ bus. The reference frequency can be applied at input OSC IN or it can be gererated internally by a piezoelectric crystal. Its maximum value is

15 MHz . The VCO frequency is applied at input FM or AM respectively. Its maximum value is 150 MHz at the FM input and 35 MHz at the AM input. The FM input signal is divided by two by an asynchronous prescaler.

Outputs PDFM and PDAM supply the phase detector signal with especially short anti-backlash pulses to neutralize even the smallest phase deviations. Polarity and current of the PD outputs can be switched. The component also has corresponding analog phase detector outputs. A lock-detect output (LD) and a port output (PRT) are provided on the 20pin version.

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Input Voltage $\left(\mathrm{V}_{\mathrm{I}}\right) \ldots \ldots \ldots \ldots-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Power Dissipation per
Output $\left(\mathrm{P}_{\mathrm{Q}}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . 10 mW
Total Power Dissipation ( $P_{\text {tot }}$ ) . . . . . . . . . . . . 300 mW
Storage Temperature (Ts) $\ldots . .-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Output Voltage Band Selection
Outputs ( $\mathrm{V}_{\mathrm{QH}}$ )
10.5 V

## Operating Range

Within the functional range, the integrated circuit operates as described; deviations from the characteristics data are possible.

| Pos | Parameter | Symbol | Limits |  |  | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |,

Test Conditions for pos. 2
$-V_{D D}=5.5 \mathrm{~V}$
$-T_{A}=25^{\circ} \mathrm{C}$

- Outputs not connected
- No test operation
- Max. permissible operating frequency on AM, FM, OSC ${ }_{\text {IN }}$
$-V_{\text {IFM }}, V_{\text {IAM }}, V_{\text {IOSCIN }}$ minimal
- Minimal divider ratios
- PLL in in-lock condition

Test conditions for pos. 3
$-V_{D D}=5.5 \mathrm{~V}$
$-T_{A}=25^{\circ} \mathrm{C}$

- $F M, A M, O S C_{I N}$ on $V_{D D}$
- Outputs not connected
- No test operation


## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}$ and the listed supply voltage. (All voltages referenced to GND.)

| Pos | Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Input Signals SCL, SDA, A0 |  |  |  |  |  |  |  |
| 1 | H Input Voltage | $\mathrm{V}_{\text {IH }}$ |  | $0.7 \times V_{D D}$ |  | $V_{D D}$ | V |
| 2 | L Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | 0 |  | $0.3 \times V_{D D}$ | V |
| 3 | Input Capacitance | $\mathrm{Cl}_{1}$ |  |  |  | 10 | pF |
| 4 | Input Current | 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Input Signal OSC $_{\text {IN }}$ |  |  |  |  |  |  |  |
| 9 | Input Frequency | f | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  |  | 15 | MHz |
| 10 | Input Voltage | $\mathrm{V}_{1}$ | (Sine Wave) | 100 |  |  | mV rms |
| 11 | Input Capacitance | $\mathrm{C}_{1}$ |  |  |  | 10 | pF |
| 12 | Input Current | 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{A}$ |

Characteristics (Continued)
The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}$ and the listed supply voltage. (All voltages referenced to GND.)

| Pos | Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Input Signal AM |  |  |  |  |  |  |  |
| 13 | Input Frequency | $f$ | $V_{D D}=4.5 \mathrm{~V}$ |  |  | 35 | MHz |
| 14 | Input Voltage | $V_{1}$ | (Sine Wave) | 10 |  |  | $\mathrm{m} \mathrm{V}_{\mathrm{rms}}$ |
| 15 | Input Capacitance | $\mathrm{Cl}_{1}$ |  |  |  | 10 | pF |
| 16 | Input Current | 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Input Signal FM |  |  |  |  |  |  |  |
| 17 | Input Frequency | $f$ | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  |  | 150 | MHz |
| 18 | Input Voltage | $\mathrm{V}_{1}$ | (Sine Wave) | 50 |  |  | $\mathrm{m} \mathrm{V}_{\mathrm{rms}}$ |
| 19 | Input Capacitance | $\mathrm{Cl}_{1}$ |  |  |  | 10 | pF |
| 20 | Input Current | 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output Signal PDFM (Tristate Output) |  |  |  |  |  |  |  |
| 21 | PD Current "High" | $\mathrm{I}_{0}$ | $V_{D D}=5 \mathrm{~V}$ |  | $\pm 1$ |  | mA |
| 22 | PD Current "Low" | $\mathrm{I}_{0}$ | $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ |  | $\pm 0.25$ |  | mA |
| 23 | PD Current "Tristate" | $\mathrm{I}_{\mathrm{Q}}$ |  |  | $\pm 50$ |  | nA |
| Output Signal PDAM (Tristate Output) |  |  |  |  |  |  |  |
| 24 | PD Current "High" | 10 | $V_{D D}=5 \mathrm{~V}$ |  | $\pm 1$ |  | mA |
| 25 | PD Current "Low" | 10 | $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ |  | $\pm 0.25$ |  | mA |
| 26 | PD Current "Tristate" | 10 |  |  | $\pm 50$ |  | nA |
| Output Signal PDAMA, PDFMA (Analog Output) |  |  |  |  |  |  |  |
| 27 | H Output Current | $\mathrm{I}_{\text {QH }}$ | $V_{P D}=V_{D D}$ |  | 1 | 2 | mA |
| 28 | L Output Current | $\mathrm{I}_{\text {QL }}$ | $V_{P D}=G N D$ | 0.1 | 0.5 |  | mA |
|  |  |  |  |  |  |  |  |

Characteristics (Continued)
The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}$ and the listed supply voltage. (All voltages referenced to GND.)

| Pos | Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Output Signal FVN, FRN (Open Drain Outputs, Active only in Test Operation) |  |  |  |  |  |  |  |
| 29 | L Output Voltage | $\mathrm{V}_{\text {QL }}$ |  |  | * |  | V |
| 30 | H Output Voltage | $\mathrm{V}_{\text {QH }}$ |  |  | * |  | V |
| 31 | Fall Time | $\mathrm{t}_{\text {QF }}$ |  |  | * |  | ns |
| 32 | Rise Time | $\mathrm{t}_{\mathrm{QR}}$ |  |  | * |  | ns |
| Output Signal LD (Open Drain Output) |  |  |  |  |  |  |  |
| 33 | L Output Signal | $\mathrm{V}_{\text {QL }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{QL}}=3 \mathrm{~mA} \\ & V_{D D}=5 \mathrm{~V} \\ & C L=20 \mathrm{pF} \end{aligned}$ | , |  | 0.4 | V |
| 34 | L Output Pulse Width | taWL |  |  | * |  | ns |
| 0097-2 |  |  |  |  |  |  |  |
| Output Signal PRT |  |  |  |  |  |  |  |
| 35 | H Output Voltage | $\mathrm{V}_{\text {QH }}$ | $\mathrm{I}_{\mathrm{QH}}=0.5 \mathrm{~mA}$ | $V_{D D}-0.4$ |  |  | V |
| 36 | L Output Voltage | $\mathrm{V}_{\text {QL }}$ | $\mathrm{I}_{\mathrm{QL}}=0.5 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output Signal OSCOUT |  |  |  |  |  |  |  |
| 37 | H Output Voltage | $\mathrm{V}_{\text {QL }}$ |  |  | * |  |  |
| 38 | L Output Voltage | $\mathrm{V}_{\mathrm{QL}}$ |  |  | * |  |  |
| Output Signal BW 1, 2, 3 and FM (Open Drain Band Selection Outputs) |  |  |  |  |  |  |  |
| 39 | L Output Voltage | $\mathrm{V}_{\mathrm{QL}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{QL}}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
| Output Signal SDA |  |  |  |  |  |  |  |
| 40 | L Output Voltage | $V_{Q L}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{QL}}=3 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{CL}=400 \mathrm{pF} \end{aligned}$ | - |  | 0.4 | V |

[^16]

## Status Programming Table

| Bit | Parameter | Status Bit |  |
| :--- | :--- | :--- | :--- |
|  |  | 0 |  |
| 1 | PRT | L | $H$ |
| 2 | BW1 | $L$ | $H$ |
| 3 | BW2 | L | $H$ |
| 4 | BW3 | FM | $H$ |
| 5 | FM analog/test | L(FM operation) | H (AM operation)* |
| 6 | PD analog | Test** |  |
| 7 | PD polarity | neg. | pos. |
| 8 | PD current | 0.25 mA | 1 mA (AM or FM operation) |

"When the band selection output FM is switched from " H " to " L " via bit 5 (FM), operation is switched from AM to FM PDAM is in tristate and vice versa
**In test operation PDFMA and PDAMA outputs are switched as FVN and FRN outputs respectively

## 12C Transfer Protocol

 are identical, the respective chip is selected.


${ }^{12}$ C Bus Timing, PRT

0097-9

| Parameter | Symbol | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Clock Frequency | fSCL | 0 | 100 | KHz |
| Hold Time Data to SCLLow | $\mathrm{t}_{\text {HD }}$ DAT | 0 |  | $\mu \mathrm{s}$ |
| Inactive Time Prior to Next Transfer | $\mathrm{t}_{\text {BUF }}$ | 4.7 | - | $\mu \mathrm{s}$ |
| Hold Time During Start Condition (First CLOCK Pulse is Generated after This Time Period) | $t_{\text {HD }}$ STA | 4.0 | - | $\mu \mathrm{S}$ |
| LOW Clock Phase | tLow | 4.7 | - | $\mu \mathrm{s}$ |
| HIGH Clock Phase | $\mathrm{t}_{\text {HIGH }}$ | 4.0 | - | $\mu \mathrm{S}$ |
| Set-Up Time for DATA | $\mathrm{t}_{\text {SU; DAT }}$ | 250 | - | ns |
| Rise Time for SDA and SCL Signal | $t_{\text {R }}$ | - | 1 | $\mu \mathrm{s}$ |
| Fall Time for SDA and SCL Signal | $\mathrm{t}_{\text {F }}$ | - | 300 | ns |
| Set-Up Time for SCL Clock during Stop Condition | tsu; STO | 4.7 | - | $\mu \mathrm{S}$ |
| PRT Delay Time Relative to Stop Condition | ${ }^{\text {t DPRT }}$ | - | 500 | $\mu \mathrm{S}$ |

All values are referenced to specified input levels $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$.

Pulse Diagram: Phase Detector/Lock Detector


## Ordering Information

| Type | Order No. | Package |
| :---: | :---: | :---: |
| SDA 2121 | Q67100-H8621 | DIP 20 |

## SIEMENS

## TCA 440 <br> AM Receiver Circuit

AM receiver circuit for LW, MW, and SW in battery and line operated radio receivers. It includes an RF prestage with AGC, a balanced mixer, separate oscillator, and an IF amplifier with AGC. Because of its internal stabilization, all characteristics are largely independent of the supply voltage. For use in high quality radio sets the TDA 4001 should be preferred to the TCA 440.

## Features

- Separately controlled prestage
- Multiplicative push-pull mixer with separate oscillator
- High large signal capability from 4.5 V supply voltage on
- 100 dB feedback control range in 5 stages
- Direct connection for tuning meter
- Few external components


## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 15 | V |
| :--- | :--- | :--- | :--- |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ <br> Junction temperature <br>  <br> Thermal resistance (system-air) |
| $T_{\mathrm{j}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | $R_{\text {th }}$ | 120 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

| Supply voltage | $V_{\mathrm{S}}$ | 4.5 to 15 | V <br> Ambient temperature |
| :--- | :--- | :--- | :--- |
| $T_{\mathrm{A}}$ | -15 to 80 | ${ }^{\circ} \mathrm{C}$ |  |

## Characteristics

$V_{\mathrm{S}}=9 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C} ; f_{\mathrm{iRF}}=600 \mathrm{kHz} ; f_{\text {mod }}=1 \mathrm{kHz}$
Total current consumption

| RF level deviation for | $\Delta V_{A F}=6 \mathrm{~dB}$ |
| :--- | :--- |
| $m=80 \%$ | $\Delta V_{A F}=10 \mathrm{~dB}$ |

AF output voltage for $V_{\text {isf }}$
(symm. measured at 1-2)
for $m=80 \%$
for $m=30 \%$

$$
\begin{aligned}
& V_{\mathrm{IFF}}=20 \mu \mathrm{~V} \\
& V_{\mathrm{IFF}}=1 \mathrm{mV} \\
& V_{\mathrm{IRF}}=500 \mathrm{mV}
\end{aligned}
$$

$$
\begin{aligned}
& V_{\mathrm{iRF}}=20 \mu \mathrm{~V} \\
& V_{\mathrm{iRF}}=1 \mathrm{mV} \\
& V_{\mathrm{iRF}}=500 \mathrm{mV}
\end{aligned}
$$

Input sensitivity
(measured at $60 \Omega, f_{\text {RF }}=1 \mathrm{MHz}, m=30 \% / 0 \%, R_{G}=540 \Omega$ )
at signal-to-noıse ratıo $\frac{S+N}{N}=6 \mathrm{~dB}$
(in acc. with DIN 45405)

$$
\begin{aligned}
& \frac{S+N}{N}=26 \mathrm{~dB} \\
& \frac{S+N}{N}=58 \mathrm{~dB}
\end{aligned}
$$

| $I_{\mathrm{S}}$ $\Delta G_{\text {RF }}$ $\Delta G_{\text {RF }}$ | $\begin{array}{l\|l} 10.5 \\ 65 \\ 80 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| :---: | :---: | :---: |
| $V_{\text {AFrms }}$ | 140 | mV |
| $V_{\text {Afrms }}$ | 260 | mV |
| $V_{\text {AFrms }}$ | 350 | mV |
| $V_{\text {AFrms }}$ | 50 | mV |
| $V_{\text {AF rms }}$ | 100 | mV |
| $V_{\text {AFrms }}$ | 130 | mV |
| $V_{\text {IRF }}$ | 1 | $\mu \mathrm{V}$ |
| $V_{\text {IRF }}$ | 7 | $\mu \mathrm{V}$ |
| $V_{\text {IRF }}$ | 1 | mV |

## RF stage

Input frequency range
Output frequency $f_{\text {IF }}=f_{\text {OSC }}-f_{\text {IRF }}$
Control range
Input voltage (for $600 \mathrm{kHz}, \mathrm{m}=80 \%$ )
for overdrive ( $T H D_{A F}=10 \%$ ),
symmetrically measured at pins 1 and 2
(mean carrier .value)
IF suppression between 1-2 and 15
RF input impedance
a) unsymmetrical coupling at $G_{\text {RF max }}$
at $G_{\text {RF min }}$
b) symmetrical coupling at $G_{\text {RF max }}$ at $G_{\text {RF min }}$
Mixer output impedance
(pins 15 or 16)

## IF stage

| Input frequency range | $f_{\text {ilf }}$ | 0 to 2 | MHz |
| :---: | :---: | :---: | :---: |
| Control range at 460 kHz | $\Delta G_{v}$ | 62 | dB |
| Input voltage (mean carrier value) <br> at $G_{\text {min }}$ for overdrive <br> $\left(T H D_{\mathrm{AF}}=10 \%\right)$, measured at pin 12 <br> ( $60 \Omega$ to ground, $f_{\text {IIF }}=460 \mathrm{kHz}, m=80 \% ; f_{\text {mod }}=1 \mathrm{kHz}$ ) | $V_{\text {IFrms }}$ | 200 | mV |
| AF output voltage for $V_{\text {ilf }}$ at $60 \bigcirc(\operatorname{pin} 12)$ |  |  |  |
| $V_{\text {IIF }}=30 \mu \mathrm{~V}, \quad m=80 \% ; f_{\text {mod }}=1 \mathrm{kHz}$ | $V_{7 \text { AFrms }}$ | 50 | mV |
| $V_{\text {iIF }}=3 \mathrm{mV}, \quad m=80 \% ; f_{\text {mod }}=1 \mathrm{kHz}$ | $V_{7 \text { AFrms }}$ | 200 | mV |
| $V_{\text {IIF }}=3 \mathrm{mV}, \quad m=30 \% ; f_{\text {mod }}=1 \mathrm{kHz}$ | $V_{7 \text { AFrms }}$ | 70 | mV |
| $V_{\text {IIF }}=200 \mu \mathrm{~V} ; m=30 \%, f_{\text {IF }}=455 \mathrm{kHz} ; f_{\text {GAF }}=1 \mathrm{kHz}$ | $V_{7 \text { AFrms }}$ | 35 to 60 | mV |
| IF input impedance (unsymm. coupling) | $z_{i}$ | 3/3 | k $\Omega / \mathrm{pF}$ |
| IF output impedance | $Z_{\text {a } 7}$ | 200/8 | $\mathrm{k} \Omega / \mathrm{pF}$ |

## Tuning meter

Recommended instruments: $500 \mu \mathrm{~A}\left(R_{\mathrm{i}}=800 \mathrm{k} \Omega\right)$

$$
\text { or } 300 \mu \mathrm{~A}\left(R_{\mathrm{i}}=1.5 \mathrm{k} \Omega\right)
$$

The IC offers a tuning meter voltage of $600 \mathrm{mV}_{\mathrm{EMF}}$ max. with a source impedance of approx. $400 \Omega$.

Measurement circuit for output voltage


## Circuit diagram



## Block diagram





## Prestage control TCA 440



The input ist not power matched and can be driven with a higher resistance. The selected $V_{i}$ ensures a constant $V_{15}$ ( 50 mV peak-to-peak).

## IF control



The selected $V_{\text {IF }}\left(469 \mathrm{kHz} ; m=80 \% ; f_{\mathrm{mod}}=1 \mathrm{kHz}\right.$ ) ensures a constant $V_{\mathrm{AF}}(200 \mathrm{mV}$, rms).

AF output voltage versus RF input voltage


## Example for medium wave applications



Total harmonic distortion versus detuning (parameter: modulation frequency)
$V_{S}=9 \mathrm{~V}$
$f_{\text {iRF }}=1 \mathrm{MHz}$
$f_{\text {OSC }}=1.455 \mathrm{MHz} \pm \Delta f$
$f_{\text {IF }}=455 \mathrm{kHz}$
$m=30 \%$
$V_{\text {iRF }}=20 \mathrm{mV}_{\mathrm{rms}}$


Total harmonic distortion versus detuning (parameter: RF input voltage)



Signal-to-noise ratio versus RF input voltage switching position (2)


Signal-to-noise ratio versus RF input voltage (parameter is generator impedance) switching position (1)


## Application example for MW

Prestage control is derived from IF control

$L_{1} 105$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{2} \quad 7$ turns $\quad 0.10 \mathrm{CuL}$
$L_{3} 80$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{4} 35$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{5} 15$ turns $\quad 0.10 \mathrm{CuL}$
$L_{8} 20$ turns $12 \times 0.04 \mathrm{Cu}$ LS
Lg 50 turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{10} 22$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{11} 400$ turns $\quad 0.04 \mathrm{CuL}$

## Test figures for application example for MW

Total harmonic distortion and AF output voltage

## versus RF input voltage

measured symmetrically at pins 1 and 2
$f_{i}=1 \mathrm{MHz}, f_{\text {mod }}=1 \mathrm{kHz}, f_{\mathrm{iF}}=455 \mathrm{kHz}, V_{\mathrm{S}}=9 \mathrm{~V}$


## Application example for MW using BB 113 varicap diodes



## Conversion transconductance versus oscillator voltage



## Measured values for application example for MW using diode BB 113

AF output voltage and total harmonic distortion versus RF input voltage
$f_{\mathrm{i}}=1 \mathrm{MHz} ; f_{\text {mod }}=1 \mathrm{kHz} ; f_{\mathrm{IF}}=455 \mathrm{kHz}$
$V_{\mathrm{S}}=9 \mathrm{~V} ; V_{\text {ifF }}$ symmetrically measured at pins 1 and 2


Tuning meter voltage versus IF control voltage (parameter: impedance of tuning meter)


Example for moving coil instruments

| $R_{\mathrm{i}}$ | Full-service deflection |
| :--- | :--- |
| $1.5 \mathrm{k} \Omega$ | $100 \mu \mathrm{~A}$ |
| $1.5 \mathrm{k} \Omega$ | $170 \mu \mathrm{~A}$ |
| $2 \mathrm{k} \Omega$ | $200 \mu \mathrm{~A}$ |
| $350 \Omega$ | $500 \mu \mathrm{~A}$ |

## SIEMENS

## TDA 1037 <br> AF Power Amplifier IC with Thermal Shutdown

AF power amplifier designed for a wide range of supply voltages to enable versatile application in entertainment electronics. The amplifier operates in the push-pull B mode and is available in the SIP 9 package. The integrated shutdown protects the IC from overheating.

## Features

- Wide supply voltage range: 4 V to 28 V
- High output power up to 8 W
- Large output current up to 2.5 A
- Simple mounting


## Maximum ratings

Supply voltage $\quad$| $R_{L} \geq 16 \Omega$ |  |
| :--- | :--- |
|  | $R_{L} \geq 8 \Omega$ |
|  | $R_{L} \geq 4 \Omega$ |

Output peak current (not repetitive)
Output current (repetitive)
Junction temperature ${ }^{1}$ )
Storage temperature range

| $V_{\mathrm{s}}$ | 30 |
| :--- | :--- |
| $V_{\mathrm{s}}$ | 24 |
| $V_{\mathrm{s}}$ | 20 |
| $I_{\mathrm{a}}$ | 3.5 |
| $I_{\mathrm{a}}$ | 2.5 |
| $T_{\mathrm{I}}$ | 150 |
| $T_{\text {stg }}$ | -40 to 125 |


$|$| V |
| :--- |
| V |
| V |
| A |
| A |
| ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |

Thermal resistance
junction-case
system-air

| $R_{\text {thJc }}$ | 12 <br> $R_{\text {th SA }}$ | 70 |
| :--- | :--- | :--- |

## Operating range

Supply voltage
Ambient temperature

| $V_{S}$ |
| :--- | :--- | :--- |
| $T_{A}$ |\(\left|\begin{array}{l}4 to 28 <br>

-25 to 85\end{array} \quad\right|\)| o |
| :--- |
| ${ }^{\circ} \mathrm{C}$ |

[^17]
## Characteristics

with reference to test circuit

1. $V_{\mathrm{S}}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega ; \mathrm{C}_{1}=1000 \mu \mathrm{~F} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Quiescent output voltage
Quiescent drain current
Input DC current
Output power $\quad$ THD $=1 \%$

$$
T H D=10 \%
$$

Voltage gain (closed loop)
Voltage gain (open loop)
Total harmonic distortion ( $P_{q}=0.05$ to 2.5 W )
Noise voltage referred to input ( $\mathrm{f}_{\mathrm{i}}=3 \mathrm{~Hz}$ to 20 kHz )
Disturbance voltage in acc. with
DIN 45405 referred to input
Hum suppression ( $f_{\text {hum }}=100 \mathrm{~Hz}$ )
Frequency range ( -3 dB )

$$
\begin{aligned}
& \mathrm{C}_{4}=560 \mathrm{pF} \\
& \mathrm{C}_{4}=1000 \mathrm{pF}
\end{aligned}
$$

Input resistance

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {a } 2}$ | 5.4 | 6.0 | 6.6 | V |
| $I_{3}+I_{4}$ |  | 12 | 20 | mA |
| $I_{18}$ |  | 0.4 | 4 | $\mu \mathrm{A}$ |
| $\mathrm{P}_{\mathrm{q}}$ | 2.5 | 3.5 |  | W |
| $P_{q}$ | 3.5 | 4.5 |  | W |
| $G_{v}$ | 37 | 40 | 43 | dB |
| $\mathrm{G}_{\mathrm{vo}}$ |  | 80 |  | dB |
| THD |  | 0.2 |  | \% |
| $V_{n}$ |  | 3.8 | 10 | $\mu V_{s}$ |
| $V_{\text {d }}$ |  | 2.5 |  | $\mu \mathrm{V}$ |
| $\mathrm{a}_{\text {hum }}$ |  | 48 |  | dB |
| $f$ | 40 |  | 20,000 | Hz |
| $f$ | 40 |  | 10,000 | Hz |
| $R_{\text {i }}$ | 1 | 5 |  | $\mathrm{M} \Omega$ |

2. $V_{\mathrm{S}}=24 \mathrm{~V} ; R_{\mathrm{L}}=16 \Omega ; \mathrm{C}_{1}=220 \mu \mathrm{~F} ; \mathrm{t}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Quiescent output voltage
Quiescent drain current
Input DC current

Output power | THD |
| :--- |$=1 \%$

$$
T H D=10 \%
$$

Voltage gain (closed loop)
Voltage gain (open loop)
Total harmonic distortion ( $P_{\mathrm{q}}=0.05$ to 3 W )
Noise voltage with reference to input $f_{i}=3 \mathrm{~Hz}$ to 20 kHz
Disturbance voltage in acc. with
DIN 45405 referred to input
Hum suppression ( $f_{\text {hum }}=100 \mathrm{~Hz}$ )
Frequency range ( -3 dB )

$$
\begin{aligned}
& \mathrm{C}_{4}=560 \mathrm{pF} \\
& \mathrm{C}_{4}=1000 \mathrm{pF}
\end{aligned}
$$

Input resistance

| $V_{\text {a } 2}$ | 11 | 12 | 13 | V |
| :---: | :---: | :---: | :---: | :---: |
| $I_{3}+I_{4}$ |  | 18 | 30 | mA |
| $\mathrm{I}_{\mathrm{i}}$ |  | 0.8 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{P}_{\mathrm{q}}$ |  | 3.5 |  | W |
| $\mathrm{P}_{\mathrm{q}}$ | 4.5 | 5.0 |  | W |
| $\mathrm{G}_{V}$ | 37 | 40 | 43 | dB |
| $\mathrm{G}_{\mathrm{vo}}$ |  | 80 |  | dB |
| THD |  | 0.2 | 0.5 | \% |
| $V_{n}$ |  | 5 | 15 | $\mu V_{S}$ |
| $V_{\text {d }}$ |  | 3.8 |  | $\mu \mathrm{V}$ |
| $a_{\text {hum }}$ |  | 40 |  | dB |
| $t$ | 40 |  | 20,000 | Hz |
| f | 40 |  | 10,000 | Hz |
| $\boldsymbol{R}_{\text {i8 }}$ | 1 | 5 |  | $\mathrm{M} \Omega$ |

## Circuit diagram



Measurement circuit


S Closed for Noise Measurement

## Application circuit



| $V_{\mathrm{S}}$ | 12 V | 18 V | 24 V |
| :--- | :--- | :--- | :--- |
| $R_{\mathrm{L}}$ | $4 \Omega$ | $8 \Omega$ | $16 \Omega$ |
| $\mathrm{C}_{1}$ | $1000 \mu \mathrm{~F}$ | $470 \mu \mathrm{~F}$ | $220 \mu \mathrm{~F}$ |


| $f_{\max }$ | 10 kHz | 20 kHz |
| :--- | :--- | :--- |
| $C_{4}$ | 1000 pF | 560 pF |

Output power versus supply voltage $T H D=10 \% ; R_{\mathrm{L}}=4,8,16 \Omega ; f=1 \mathrm{kHz}$


Total power dissipation and efficiency versus output power
$T H D=10 \% ; f=1 \mathrm{kHz}$


Max. power dissipation versus supply voltage at sine-shaped driving


Quiescent drain current, quiescent current of output transistors, quiescent output voltage versus supply voltage

Hum suppression versus feedback resistance
$f_{\text {hum }}=100 \mathrm{~Hz} ; \mathrm{C}_{5}=100 \mu \mathrm{~F}$
a: input short-circuited
b: input open


Max. total power dissipation versus ambient temperature


Total harmonic distortion versus output power
$f=1 \mathrm{kHz}$


Total harmonic distortion versus frequency


## Voltage gain versus frequency

$V_{\mathrm{S}}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega$


Bandwidth $C_{3}$ versus feedback resistance
$V_{\mathrm{S}}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega, \mathrm{G}_{\mathrm{V}}=40 \mathrm{~dB}$
$C_{1}=5 \cdot C_{4}$


Output power and voltage gain versus
feedback resistance and input voltage
$V_{\mathrm{S}}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega ; f=1 \mathrm{kHz}$


Output power versus feedback resistance and input voltage $V_{\mathrm{S}}=24 \mathrm{~V} ; R_{\mathrm{L}}=16 \Omega ; f=1 \mathrm{kHz}$


## TDA 2025

50 Watt Power Amplifier


The TDA 2025 is a 20W to 50W watt power amplifier for Automotive and Entertainment applications featuring full protection from external thermal and electrical malfunctions.

The IC combines 2 complete power amplifiers configured as a class A-B bridge. The integrated resistor network in the positive and negative feedback loops set the gain for each amplifier to 30 dB . The inputs for the inverting and non-inverting gain (pre-amp) stages are tied in parallel resulting in a full bridge configuration with 36 dB of gain and superior "switch-on"'/"switch-off" characteristics.

The output power drivers are designed to drive either $4 \Omega\left(V_{S}<24 \mathrm{~V}\right)$ or $8 \Omega\left(V_{S}<45 \mathrm{~V}\right)$ speakers at currents up to 4A.

An internal hum suppression circuit using an external capacitor is also available at pin 5 with $100 \mu \mathrm{~F}$ at 3 V used as a typical value.

The output driver stages are short circuit protected to both ground and $V_{S}$, and an internal thermal "fuse" circuit protects the output stage against thermal damage.

An internal DC protection circuit prevents speaker overload if one output is shorted to ground.

Block Diagram


## Absolute Maximum Ratings*

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) $\qquad$
Output Current $\left(l_{1}, 7\right) \ldots \ldots . . . .$. . . . 4.0 A to +4.0 A
Input Voltage (Pin 5) ( $\mathrm{V}_{5}$ ) ............ -0.3 V to 6.0 V
Input Voltage (Pin 2) $\left(\mathrm{V}_{2}\right) \ldots \ldots . . . . .$.
Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $\ldots \ldots \ldots \ldots \ldots \ldots+150^{\circ} \mathrm{C}$
Storage Temperature ( $T_{\text {stg }}$ ) $\ldots . .-50^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Caution

Exceeding absolute maximum ratings may result in irreversible damage to the integrated circuit.

Recommended Operating Range

| Parameter | Symbol | Conditions | Limits |  | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | ${ }^{2}$ Max |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  | 8 | 42 | V |
| Case Temperature | $\mathrm{T}_{\mathrm{C}}$ | $\mathrm{PV}_{\mathrm{V}}=25 \mathrm{~W}$ | -25 | +75 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance | $\mathrm{R}_{\text {thSC }}$ |  |  | 3 | $\mathrm{~K} / \mathrm{W}$ |

## Characteristics

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Quiescent Current | Is | S3 Open |  | 40 | 60 | mA |
| Differential Output | $V_{D}$ |  |  | $\pm 0.5$ |  | V |
| Input Impedance | $\mathrm{R}_{\mathrm{j}}$ |  |  | 10 |  | $\mathrm{k} \Omega$ |
| Output Power | $\mathrm{P}_{\mathrm{q}}$ | $\begin{aligned} & V_{S}=14.4 V ; \\ & R_{L}=4 \Omega ; T H D=1 \% \\ & \hline \end{aligned}$ | 12 | 15 |  | W |
|  | $\mathrm{P}_{\mathrm{q}}$ | $\begin{aligned} & V_{S}=14.4 \mathrm{~V} ; \\ & R_{\mathrm{L}}=4 \Omega ; \mathrm{THD}=10 \% \\ & \hline \end{aligned}$ | 18 | 20 |  | W |
|  | $\mathrm{Pq}_{\mathrm{q}}$ | $\begin{aligned} & V_{S}=32 V ; \\ & R_{L}=8 \Omega ; T H D=1 \% \end{aligned}$ | 36 | 40 |  | W |
|  | $\mathrm{P}_{\mathrm{q}}$ | $\begin{aligned} & V_{S}=32 V ; \\ & R_{L}=8 \Omega ; T H D=10 \% \\ & \hline \end{aligned}$ | 45 | 50 |  | W |
| Hum Suppression | asVR | S1 pos. 2, S2 closed | 37 | 40 |  | dB |
| Supply Current | Is | $\mathrm{P}_{\mathrm{q}}=50 \mathrm{~W}, \mathrm{f}=1 \mathrm{KHz}$ |  | 2.3 |  | A |
| Efficiency | $n$ | $\mathrm{P}_{\mathrm{q}}=50 \mathrm{~W}, \mathrm{f}=1 \mathrm{KHz}$ |  | 70 |  | \% |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{P}_{\mathrm{q}}=0.1 \mathrm{~W} \text { to } 30 \mathrm{~W}, \\ & \mathrm{f}=40 \mathrm{~Hz} \text { to } 15 \mathrm{KHz} \end{aligned}$ |  | 0.2 |  | \% |
| Power Bandwidth | B | $\mathrm{P}_{\mathrm{q}}=30 \mathrm{~W},-3 \mathrm{~dB}$ at 1 KHz | 20 Hz to 50 KHz |  |  |  |
| Noise | $V_{n}$ | DIN 45405, S2 Closed |  | 5 |  | $\mu \mathrm{V}$ |
| Voltage Gain | $A_{V}$ | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{P}_{\mathrm{q}}^{\prime}=10 \mathrm{~W}$ | 34 | 36 | 38 | dB |
| Output Protection (Activation Level) | $V_{1(7)}$ | Pin 1 or 7 shorted to GND and $V_{S}>10 \mathrm{~V}$ |  | 0.25 | 0.5 | V |

The Characteristics listed above are ensured over the operating range of the TDA 2025. Typical Characteristics specify mean values expected over the production spread. Typical characteristics apply to $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ at mean supply voltage unless otherwise stated.

## Test Circuit



0096-3

Typical Application


0096-4

TDA 2025
Performance Characteristics
Test Conditions: Frequency $=1 \mathrm{KHz}$, Load Resistance $=4 \Omega$

| $\mathbf{V}_{\mathbf{s}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{8}}(\mathbf{A})$ | $\mathbf{P}_{\mathbf{v}}(\mathbf{W})$ | $\mathbf{P}_{\mathbf{q}}(\mathbf{W})$ | $\mathbf{n}(\%)$ | $\mathbf{T H D}(\%)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8.06 | 0.453 | 2.64 | 3.65 | 28 | 0.10 |
| 8.02 | 0.801 | 3.24 | 6.42 | 50 | 0.59 |
| 8.02 | 0.835 | 3.23 | 6.69 | 52 | 0.99 |
| 8.01 | 0.940 | 3.19 | 7.53 | 58 | 5.01 |
| 8.00 | 0.997 | 3.20 | 7.98 | 60 | 10.02 |
| 14.46 | 1.448 | 10.43 | 20.93 | 50 | 0.12 |
| 14.44 | 1.630 | 10.12 | 23.53 | 57 | 0.59 |
| 14.43 | 1.677 | 10.10 | 24.20 | 58 | 0.99 |
| 14.42 | 1.830 | 9.81 | 26.38 | 63 | 5.00 |
| 14.40 | 1.942 | 9.66 | 27.98 | 65 | 10.01 |
| 22.15 | 1.742 | 23.60 | 38.59 | 39 | 0.11 |
| 22.09 | 2.316 | 24.39 | 51.17 | 52 | 0.59 |
| 22.09 | 2.368 | 24.31 | 52.31 | 54 | 0.99 |
| 22.07 | 2.562 | 24.10 | 56.54 | 57 | 4.99 |
| 22.05 | 2.725 | 24.02 | 60.10 | 60 | 10.01 |

Note:
$V_{S}=24 V$ Max. with $R_{L}=4 \Omega$.
Test Conditions: Frequency $=1 \mathrm{KHz}$, Load Resistance $=8 \Omega$

| $\mathbf{V}_{\mathbf{s}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{s}}(\mathbf{A})$ | $\mathbf{P}_{\mathbf{V}}(\mathbf{W})$ | $\mathbf{P}_{\mathbf{q}}(\mathbf{W})$ | $\mathbf{n}(\%)$ | $\mathbf{T H D}(\%)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 28.06 | 1.512 | 19.93 | 42.43 | 53 | 0.05 |
| 28.03 | 1.735 | 18.66 | 42.64 | 62 | 0.12 |
| 28.02 | 1.880 | 17.33 | 52.68 | 67 | 0.99 |
| 28.00 | 2.016 | 16.21 | 56.44 | 71 | 5.00 |
| 27.99 | 2.135 | 15.33 | 59.76 | 74 | 10.01 |
| 32.15 | 1.613 | 26.87 | 51.86 | 48 | 0.04 |
| 32.12 | 1.888 | 25.62 | 60.63 | 58 | 0.10 |
| 32.09 | 2.140 | 23.08 | 68.66 | 66 | 0.99 |
| 32.07 | 2.281 | 21.75 | 73.15 | 70 | 5.00 |
| 32.06 | 2.423 | 20.56 | 77.67 | 74 | 10.00 |
| 36.15 | 1.787 | 34.57 | 64.62 | 46 | 0.05 |
| 36.12 | 2.033 | 33.47 | 73.45 | 54 | 0.10 |
| 36.09 | 2.357 | 29.90 | 85.06 | 65 | 0.99 |
| 36.07 | 2.510 | 28.20 | 90.53 | 69 | 4.99 |
| 36.06 | 2.667 | 26.70 | 96.18 | 72 | 9.99 |

## Note:

$V_{S}=45 \mathrm{~V}$ Max. with $R_{\mathrm{L}}=8 \Omega$.


THD vs Output Power


Efficiency vs Output Power


Supply Current vs Output Power


Quiescent Current vs Power Supply Voltage


Output Power vs Power Supply Voltage


Hum Suppression vs
Frequency


Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TDA 2025 | Q67000-A8186 | TO220/7 |

## SIEMENS

## TDA 4010 <br> AM Receiver for AM Stereo

Compare to TDA 4001 the TDA 4010 is an extended AM-receiver. This type is suitable for applications in car radios.

The IF-output $V_{\text {IQF }}$ is at pin 15.

## Features

- Internal demodulation
- Search tuning stop signal
- Low total harmonic distortion
- Minimal IF leakage at the AF output
- 2-stage ingrated low pass
- Standard IF-output


## Function description

The monolithic integrated bipolar receiver has been designed to convert, amplify and demodulate AM - signals. In addition, the component provides a search tuning pulse.

The search tuning stop pulses are processed from the input signal.
The standard AM-IF signal is available at the output of the IR-receiver.

## Circuit description

The impedance converter forwards the input signal $V_{\text {iRF }}$ to the symmetrical double balanced mixer. Subsequently the signal is converted to IF with the amplitude-controlled oscillator. An external filter forwards the IF signal to the controlled IF amplifier. The amplifier IF signal and the carrier signal will be converted to AF in the subsequent synchronous demodulator. The 2-stage low pass filter forwards the available AF to the AF output.

Via an additional limiter amplifier (LA), the AF uses the carrier signal to control the coincidence demodulator (CD). The output signal of the coincidence demodulator provides the stop pulse during exact tuning and sufficient field strength.

## Maximum Ratings

Maximum ratings cannot be exceeded without causing irreversible damage to the integrated ciruit.

| Pos. | Maximum rating for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | Symbol | min | max | dim | remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating voltage | $V_{s}$ |  | 15.6 | V |  |
| 2 | Current consumption | Is |  | 33.0 | mA |  |
| 3 | Junction temperature | $T_{\text {j }}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| 4 | Storage temperature | Ts | -40 | + 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Therm | al resistance |  |  |  |  |  |
| 5 6 | chip ambient chip package | $R_{\text {thsu }}$ $R_{\text {thSG }}$ |  | 78 | K/W |  |

## Functional Range

Within the functional range, the integrated circuit operates as described; deviations from the characteristic data are possible.

| Pos. | Maximum rating for <br> $T_{\text {amb }}=25^{\circ} \mathrm{C}$ | Symbol | $\min$ | $\max$ | $\operatorname{dim}$ | remarks |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | Operating voltage | $V_{\text {Batt }}$ | 7 | 15 | V |  |
| 2 | Temperature range | $\Delta \delta$ | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $t_{a m b}=25^{\circ} \mathrm{C}$ and the listed supply voltage.

| Pos. | Parameter | Symbo | I Test conditions | Test circuit | Min | Typ | Max | Dim |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage Ambient temperature |  |  | $\begin{aligned} & V_{\mathrm{S}}=12 \mathrm{~V} \\ & T_{\mathrm{V}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| 1 | Current consumption |  |  |  |  | 15 |  | mA |
| 2 R | Reference voltage | $V_{\text {StAB }}$ |  |  |  | 4.8 |  | V |
| 31 | IF-output voltage | $V_{\text {qNF }}$ | $\begin{aligned} & m=0.8 \\ & m=0.3 \end{aligned}$ |  |  | 800 |  | mV eff |
| 4 | Total harmonic |  | k | $\mathrm{m}=0.8$ |  |  |  | 2\% |
|  |  |  | $\mathrm{m}=0.3$ |  |  |  | 1 | \% |
| 5 | IF-output voltage | $V_{\text {qNF }}$ | $20 \cdot \lg \left(V_{\mathrm{GNF}} / 30 \mathrm{mV}\right.$ : $V_{\mathrm{GNF}} / 1 \mathrm{mV}$ |  |  |  | +3 | dB |
| 61 | Input sensitivity | $V_{\text {iHF }}$ | $\begin{aligned} & V_{\mathrm{qNF}} \text { for } V_{\mathrm{IHF}}= \\ & 1 \mathrm{mV}-3 \mathrm{~dB} \end{aligned}$ |  |  | 30 |  | $\mu \mathrm{V}_{\text {eff }}$ |
| r | Signal-to-noise ratio | $\frac{S+N}{N}$ | $\begin{aligned} & m=0.3 \\ & V_{\mathrm{IHF}}=10 \mu V_{\text {eff }} \end{aligned}$ |  |  | 6 |  | dB |
|  | Signal-to-noise | $\mathrm{S}+\mathrm{N}$ | $\mathrm{m}=0.3 \mathrm{~V}_{\mathrm{iHF}}=1 \mathrm{mV}$ |  |  | 46 |  | dB |
| 9 | Oscillator voltage | Vosc |  |  |  | 100 |  | mV ss |
| 10 | Counteroutputvoltag | $V_{\text {gz }}$ |  |  |  |  | 100 | mV ss |
| 11 | Control range $\left(\Delta V_{\mathrm{qIF}}=6 \mathrm{~dB}\right)$ | a |  |  |  | 60 |  | dB |
| 12 | 3dB limit frequency of the integrated TP | $f_{g}$ |  |  |  | 5 |  | kHz |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $t_{\text {amb }}=25^{\circ} \mathrm{C}$ and the listed supply voltage.

| Pos. Parameter | Symbo | Test conditions | Test circuit | Min | Typ | Max | Dim |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage Ambient temperature |  | $\begin{aligned} & V_{\mathrm{S}}=12 \mathrm{~V} \\ & T_{\mathrm{V}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| 13 IR-suppression | $A_{\text {IF }}$ |  |  |  | 40 |  | dB |
| 14 Conversion gain | $V_{\text {m }}$ |  |  |  | 30 |  | dB |
| 15 IF-output Pin 15 | $V_{\text {qiF }}$ |  |  |  | 10 |  | meff |
| 16 AFC-Offset current without signal | $I_{\text {AFC }}$ |  |  |  | $\pm 10$ |  | $\mu \mathrm{A}$ |
| 17 AFC-Offset current over control range | $\Delta I_{\text {AFC }}$ |  |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 18 AFC-current | $I_{\text {AFC }}$ | $f_{\text {iHF }}=1 \mathrm{MHz} \pm 3 \mathrm{kHz}$ |  |  |  | $\pm 80$ | $\mu \mathrm{A}$ |
| 19 SLS-output voltage | $V_{12}$ | $f_{\text {ZF }}=455 \mathrm{kHz}$ |  |  |  | 0.4 | V |
| 20 SLS-output voltage | $V_{12}$ | $F_{\mathrm{ZF}}=0 \mathrm{~V}$ |  | 11 |  |  | V |
| 21 SLS-output voltage | $V_{12}$ | $f_{\text {ZF }}>455 \mathrm{kHz}+3 \mathrm{kHz}$ |  | 11 |  |  | C |
| 22 SLS-output voltage | $V_{12}$ | $f_{\text {ZF }}>455 \mathrm{kHz}-3 \mathrm{kHz}$ |  | 11 |  |  | V |
| 23 Input impedance | $Z_{\text {iHF }}$ | Pin 3, 4 |  |  | 10/1.5 |  | k $\Omega / / \mathrm{pF}$ |
| 24 Input impedance | $Z_{\text {iHF }}$ | Pin 18 |  |  | 3.3/1.5 |  | $\mathrm{k} \Omega / / \mathrm{pF}$ |



## Pin configuration

| Pin-Nr. | pin function |
| :---: | :--- |
| 1 | Ground |
| 2 | Mixer output, IF-circuit |
| 3 | RF-input |
| 4 | RF-input |
| 5 | VStap |
| 6 | Oscillator |
| 7 | Supply voltage |
| 8 | counter output |
| 9 | FM-Demodulator circuit IF-circuit |
| 10 | FM-Demodulator circuit IF-circuit |
| 11 | AFC-output |
| 12 | Search tuning stop output |
| 13 | AF-output |
| 14 | IF-time constant |
| 15 | min. IF-output |
| 16 | IF-AP follow up device |
| 17 | IF-AP follow up device |
| 18 | IF-input |




## TDA 4210-3 <br> FM IF IC with Search Tuning Stop Pulse, <br> Field Strength Indicator, Mute Setting and Multipath Detector

The TDA 4210-3 has been designed as FM IF component with a special demodulator for application in car radios. The sensitivity level of the input amplifier can be adjusted for applications with search tuning mode. In addition, a search tuning stop pulse is generated. Moreover, the included multipath identification circuit activates an interference suppression circuit in case of multipath interference. The TDA 4210-3 is especially suitable for application in car radios and home receivers which require a search tuning stop pulse and include an interference suppression circuit.

## Features

- Multipath identification circuit
- 7-stage limiter amplifier
- Product demodulator
- AFC output
- Field strength dependent volume control
- Generation of search tuning stop pulse
- Adjustable limiter threshold
- Adjustable muting depth


## Circuit description

The integrated circuit includes a 7-stage limiter amplifier with demodulator and noncontrolled AF output. The limiter threshold can be raised by approx. 44 dB by means of external circuitry. Within this range the AF output signal can be continuously attenuated by max. 39 dB to eliminate the usually occurring noise products.

To suppress variable interference products, e.g. multipath interference, the TDA 4210-3 includes an identification circuit with an externally adjustable time constant.

Also included are a field strength output, an AFC output, as well as an open collector output. The latter will be activated at the zero crossing of the detector S-curve.

## Maximum ratings

Ground
MUTE input
Muting depth
AF output
Search tuning stop signal output
AFC output
Reference voltage output
Phase shift
Phase shift
Field strength
Identification output
Demodulator time constant
Supply voltage
Identification input
Limiter threshold
Operating point feedback
IF input
Junction temperature Storage temperature range

## Operating range

Supply voltage
IF section demodulator
Overall frequency
$\mathrm{AF}\left(\mathrm{V}_{\mathrm{GAF}}=1 \mathrm{~dB}\right)$
Ambient temperature

| $V_{1}$ | 0 | V |
| :---: | :---: | :---: |
| $V_{2}$ | $v_{\text {s }}$ | V |
| $V_{3}$ | $V_{s}$ | V |
| $V_{4}$ | $v_{s}$ | v |
| $I_{5}$ | 5 | mA |
| $V_{6}$ | $V_{\text {s }}$ | V |
| $I_{7}$ | 5 | mA |
| $V_{8}$ | $v_{\text {s }}$ | v |
| $V_{9}$ | $v_{s}$ | V |
| $I_{10}$ | 5 | mA |
| $I_{11}$ | 5 | mA |
| $V_{12}$ | $v_{\text {s }}$ | V |
| $v_{s}$ | 18 | V |
| $V_{14}$ | $V_{8}$ | v |
| $V_{15}$ | $V_{8}$ | V |
| $V_{16,17}$ | $V_{8}$ | V |
| $V_{18}$ | $V_{8}$ | $\checkmark$ |
| $T_{j}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=8.5 \mathrm{~V} ; V_{\mathrm{iIFrms}}=10 \mathrm{mV} ; f_{\mathrm{iIF}}=10.7 \mathrm{MHz} ; \Delta f= \pm 75 \mathrm{kHz} ; f_{\mathrm{mod}}=1 \mathrm{kHz} ; Q_{\mathrm{B}} \approx 20 ; T_{\mathrm{A}}=25^{\circ} \mathrm{C} ;$ adjustment when $I_{7}=0$; test circuit 1


Additional data with respect to application
(data does not apply to series measurement)
DC voltage AF output
Internal DC current of
emitter follower output
Input resistance for
demodulator circuit
Search tuning stop "low"
Search tuning stop "high"

| $V_{\mathrm{q} 5}$ | 2.8 | 3.8 | 4.8 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{4}$ | O |  |  |  |  |
| $R_{9-10}$ |  | 0.75 | 1 |  | mA |
|  |  |  |  |  |  |
| $V_{6}$ | 27 | 35 |  | $\mathrm{k} \Omega$ |  |
| $V_{6}$ |  |  |  |  |  |

## Pin description

| Pin | Function |
| :---: | :---: |
| 1 | Ground: capacitors for operating point feedback, $V_{\mathrm{S}}$, and $V_{\text {REF }}$ decoupling are to be connected directly to pin 1 |
| 2 | Mute input for (usually derived from field strength output voltage) dc voltage which attenuates the AF output voltage by the set muting depth (pin 4). Max. attenuation when $V_{2}=0 \mathrm{~V}$, no attenuation when $V_{2} \geq 0.75 \mathrm{~V}$ |
| 3 | Muting depth adjustment: by connecting a resistor to ground the requested muting depth can be set. Maximal attenuation of AF output voltage with $R=0$ (approx. 39 dB ), minimal attenuation with $R=\infty$ (approx. 7 dB ) |
| 4 | AF output for demodulated FM-IF |
| 5 | Search tuning stop (ST) output is connected when the input field strength exceeds the search tuning stop pulse threshold and the input frequency lies within the search tuning stop pulse window. |
| 6 | AFC output: push-pull current output, referenced via a resistor connected to a fixed voltage source (e.g. $V_{\text {REF }}$ ). The voltage generated at the resistor is in proportion to the deviation from the nominal input frequency and can be applied for retuning purposes. |
| 7 | Reference voltage: should be RF decoupled to pin 1. The AFC resistor and the potentiometer for the limiter threshold are referenced to $V_{\text {REF }}$. |
| 8/9 | Demodulator tank circuit: driven via two integrated capacitors (approx. $40 \mathrm{pF} \pm 25 \%$ ). The circuit voltage should be approx. 200 mV (peak-to-peak) |
| 10 | Field strength output: supplies a dc voltage proportional to the input level, which quickly adjusts to changes in the input voltage |
| 11 | Identification output: designed as an open NPN collector output, which connects an additional time constant in parallel to pin 2 during multipath interference, or activates another circuit to suppress variable interference. |
| 12 | Demodulator time constant: determines the response and hold time of the identification circuit. |
| 13 | Supply voltage: to be RF decoupled to pin 1 |
| 14 | Identification input: high impedance input ( $R_{\mathrm{i}} \sim 10 \mathrm{k} \Omega$ ). This input receives variable interference forwarded on the field strength voltage via a high-pass filter. |
| 15 | Input for setting limiter threshold: with a potential between $V_{\text {REF }}$ and 0 V , the limiter threshold can be varied by approx. 44 dB . |
| 16/17 | Operating point feedback to be RF decoupled. For efficient push-push suppression, pin 16 should be blocked against pin 17 and latter to ground (pin 1). |
| 18 | IF input: frequency modulated IF voltage is injected at pin 18. |

## Block diagram



8

## Measurement circuit



## SIEMENS

## TDA 4930

## Stereo/Bridge AF Amplifier $2 \times 10$ W/20 W

The TDA 4930 can be applied as a class B stereo amplifier or mono amplifier in bridge configuration for AF signals. In addition, the component is provided with a protective circuitry against overtemperature and overload.

## Features

- Universal application as stereo amplifier or mono amplifier in bridge configuration
- Wide supply voltage range
- Minimum of external components
- Outputs AC and DC short-circuit resistant


## Maximum ratings

Supply voltage
Output peak current
Input voltage range
Junction temperature
Storage temperature range
Thermal resistance (system-case)

## Operating range

Supply voltage
$R_{\mathrm{L}} \geq 8 \Omega$
$R_{\mathrm{L}}=4 \Omega$
Case temperature
$P_{V}=10 \mathrm{~W}$

| $V_{\mathrm{S}}$ | 32 | V |
| :--- | :--- | :--- |
| $I_{1} ; I_{9 \mathrm{pp}}$ | 2.5 | A |
| $V_{2} ; V_{3} ; V_{7}$ | -0.3 to $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th Jc }}$ | 6 | $\mathrm{~K} / \mathrm{W}$ |


|  | 8 to 26 | $V$ |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 8 | V |
| $V_{\mathrm{S}}$ | 8 to 22 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=19 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Quiescent current $\left(V_{i}=0\right)$
Output voltage ( $V_{1}=0$ )
Input resistance ${ }^{1 \text { 1 }}$
Output power ( $f=1 \mathrm{kHz}$ )

- stereo operation
$T H D=1 \%$
$T H D=10 \%$
- bridge operation
$T H D=1 \%$
$T H D=10 \%$
Line hum suppression ${ }^{2}$
$t_{\mathrm{r}}=100 \mathrm{~Hz} ; \mathrm{V}_{\mathrm{r}}=0.5 \mathrm{~V}$
Current consumption
$P_{9}=P_{1}=10 \mathrm{~W} ; \mathrm{f}_{1}=1 \mathrm{kHz}$
Efficiency
$P_{9}=P_{1}=10 \mathrm{~W} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$
Total harmonic distortion
$P_{9 / 1}=0.05$ to 6 W
$\mathrm{f}_{\mathrm{i}}=40 \mathrm{~Hz}$ to 15 kHz
Cross-talk rejection
$f_{i}=1 \mathrm{kHz} ; P_{9}$ or $P_{1}=10 \mathrm{~W}$ Transmission range ${ }^{3}$ )
Disturbance voltage ( $B=30 \mathrm{~Hz}$ to 20 kHz )
in acc. with DIN 45405 referred to input ${ }^{4}$
Noise voltage (CCIR filter)
in accordance with DIN 45405
referred to the input ${ }^{4}$ )
Difference in transmission measure
$P_{9}=P_{1}=7 \mathrm{~W}$
$f_{i}=40 \mathrm{~Hz}$ to 20 kHz
Voltage gain stereo
Voltage gain bridge configuration
DC output voltage at
active DC protection
if $S 1 / 9$ is closed; $V_{S} \geq 10 \mathrm{~V}$

|  | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{5}$ | 1 |  | 30 | 60 | mA |
| $V_{\text {q9; }}$ | 1 | 9 | 9.5 | 10 | V |
| $\mathrm{R}_{\mathrm{i} 7 \text {; } 3}$ | 1 |  | 20 |  | k $\Omega$ |
| $\mathrm{P}_{\mathrm{q} 9 ; 1}$ | 1 | 7 | 8 |  | W |
| $\mathrm{P}_{\mathrm{q} 9 ; 1}$ | 1 | 9 | 10 |  | W |
| $\mathrm{P}_{\mathrm{q} 9 ; 1}$ | 2 | 14 | 16 |  | W |
| $P_{\mathrm{q} 9 ; 1}$ | 2 | 18 | 20 |  | W |
| $a_{\text {hum }}$ | 1 | 40 | 46 |  | dB |
| $I_{5}$ | 1 |  | 1.5 |  | A |
| $\eta$ | 1 |  | 70 |  | \% |
| THD | 1 |  | 0.2 | 0.5 | \% |
| $a_{\text {cr }}$ | 1 |  | 50 |  | dB |
| $B$ | 1 | 40 | 60 kHz |  |  |
| $V_{d}$ | 1 |  |  |  | $\mu \mathrm{V}$ |
| $V_{n}$ | 1 |  | 15 |  | $\mu \mathrm{V}_{\text {S }}$ |
| $\Delta G_{V}$ | 1 |  |  | 1 | dB |
| $\mathrm{G}_{V}$ |  |  | 30 |  | dB |
| $\mathrm{G}_{\mathrm{v}}$ | 2 |  | 36 |  | dB |
| $V_{\text {q9; }}$ | 2 |  | 0.15 | 0.30 | V |

[^18]
## Circuit description

The IC contains 2 complete amplifiers and can be used for a wide variety of applications with a minimum of external circuitry.

The TDA 4930 can be applied as stereo amplifier or amplifier in bridge configuration for operating voltages ranging between 8 V and 26 V , with speakerload impedance from 1 to $16 \Omega$.
The prestages are differential amplifiers with strong negative feedback. Internal frequency compensation in the driver amplifier limits the gain-bandwidth product to 4.5 MHz .

The power output stages are comprised of quasi PNP transistors (small saturation voltage).
Each power element is equipped with an independent protective circuit, rendering the outputs of the amplifiers AC and DC short-circuit resistant.
A DC protective circuit of the outputs prevents overloading of the loudspeakers, if ground connections become apparent during bridge operations. To avoid overheating, a temperature fuse affecting both amplifiers prevents current supply to the power output stages during inadmissibly high chip temperatures.
As a special economic feature, the negative feedback resistances for $G_{v}=30 \mathrm{~dB}$ and the input voltage reference divider have been integrated.

## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | Output right channel <br> Inverting input right channel <br> (more than $22 \mathrm{k} \Omega$ |
| 2 | Non-inverting input right channel |
| 3 | GND |
| 4 | $+V_{\mathrm{s}}$ |
| 5 | GND |
| 6 | Non-inverting input left channel |
| 7 | Line hum suppression right and left channel |
| 8 | Output left channel |

## Block diagram



## Test and measurement circuit

## 1. Stereo operation



## Test and measurement circuit

## 2. Bridge operation



## Application circuit

## 1. Stereo operation

| $V_{\mathrm{S}}$ | 19 V | 26 V |
| :---: | :---: | :---: |
| $R_{\mathrm{L}}$ | $4 \Omega$ | $8 \Omega$ |
| $C_{\mathrm{L}}$ | $1000 \mu \mathrm{~F}$ | $470 \mu \mathrm{~F}$ |

## Layout/Plug-in location plan



## Application circuit

2. Bridge operation (only one channel)

| $V_{\mathrm{S}}$ | 19 V | 26 V |
| :---: | :---: | :---: |
| $R_{\mathrm{L}}$ | $8 \Omega$ | $16 \Omega$ |

Layout/Plug-in location plan

Quiescent current versus supply voltage


Stereo operation
Output power versus
W supply voltage


Typical operating range of the final transistors adjusted by internal protective circuits
A (SOA = Safe Operating Area)


## Stereo operation

Output power versus

## W supply voltage



Bridge operation
Output power versus
$W$ supply voltage


## Stereo operation

Total harmonic distortion versus \% output power


## Stereo operation

Total harmonic distortion
\% versus output power



Power dissipation (each channel) W versus output power

## Stereo operation

Power dissipation (each channel) W versus output power



## Stereo operation

Power dissipation (each channel)
W



hum suppression versus frequency


## SIEMENS

## TDA 4935 <br> Stereo/Bridge AF Amplifier $2 \times 15$ W/30 W

The TDA 4935 can be applied as a class B stereo amplifier or mono amplifier in bridge configuration for AF signals. In addition, the component is provided with a protective circuitry against overtemperature and overload.

## Features

- Universal application as stereo amplifier or mono amplifier in bridge configuration
- Wide supply voltage range
- Minimum of external components


## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 32 | V |
| :--- | :--- | :--- | :--- |
| Output peak current | $I_{1} ; I_{9}$ | 2.8 | A |
| Input voltage range | $V_{2} ; V_{3} ; V_{7}$ | -0.3 to $\mathrm{V}_{\mathrm{S}}$ | $\mathrm{V}^{\circ}$ |
| Junction temperature | $T_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | $R_{\text {th Jc }}$ | 4 |
| Thermal resistance_(system-case) |  |  |  |

## Operating range

Supply voltage
$R_{L} \geq 8 \Omega$
$R_{\mathrm{L}}=4 \Omega$
Case temperature

| $V_{S}$ |  |  |
| :--- | :--- | :--- |
| $V_{S}$ | 8 to 30 | $V$ |
| $V_{S}$ | 8 to 24 | $V$ |
| $T_{C}$ | -20 to 85 | ${ }^{\circ} \mathrm{C}$ | $P_{\mathrm{V}}=15 \mathrm{~W}$

## Characteristics

$V_{\mathrm{S}}=24 \mathrm{~V} ; T_{\mathrm{C}}=25^{\circ} \mathrm{C}$

Quiescent current $V_{i}=0$
Output voltage

$$
\dot{v}_{1}=0
$$

Input resistance ${ }^{1)}$
Output power
$f=1 \mathrm{kHz}$

- stereo operation

$$
\begin{aligned}
& T H D=1 \% \\
& T H D=10 \%
\end{aligned}
$$

- bridge operation

$$
\begin{aligned}
& T H D=1 \% \\
& T H D=10 \%
\end{aligned}
$$

Line hum suppression ${ }^{2)}$

$$
f_{R}=100 \mathrm{~Hz} ; V_{R}=0.5 \mathrm{~V}
$$

Current consumption

$$
P_{9}=P_{1}=15 \mathrm{~W} ; f_{i}=1 \mathrm{kHz}
$$

Efficiency
$P_{9}=P_{1}=10 \mathrm{~W} ; f_{\mathrm{i}}=1 \mathrm{kHz}$
Total harmonic distortion

$$
P_{9 / 1}=0.05-10 \mathrm{~W}
$$

$$
f_{i}=40 \mathrm{~Hz} \text { to } 15 \mathrm{kHz}
$$

Cross-talk rejection
$f_{i}=1 \mathrm{kHz}$;
$P_{9}$ or $P_{1}=15 \mathrm{~W}$
Transmission range ${ }^{3)}$
Disturbance voltage ( $\mathrm{B}=30 \mathrm{~Hz}$ to 20 kHz )
in acc. with DIN 45405
referred to input ${ }^{4)}$
Noise voltage (CCIR filter)
in acc. with DIN 45405
referred to the input ${ }^{4}$ )
Difference in transmission measure

$$
P_{9}=P_{1}=10 \mathrm{~W}
$$

$f_{i}=40 \mathrm{~Hz}$ to 20 kHz
Voltage gain
stereo
bridge configuration

|  | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{5}$ | 1 |  | 40 | 80 | mA |
| $V_{\text {q } 1 ; 9}$ | 1 | 11 | 12 | 13 | V |
| $\mathrm{R}_{\mathbf{i 3} ; 7}$ | 1 |  | '20 |  | k $\Omega$ |
| $\mathrm{P}_{\mathrm{a} 1 ; 9}$ | 1 | 10 | 12 |  | W |
| $P_{\text {q1; }}$ | 1 | 13 | 15 |  | W |
| $\mathrm{P}_{\mathrm{q} 1 ; 9}$ | 2 | 20 | 24 |  | W |
| $P_{\mathrm{q} 1 ; 9}$ | 2 | 26 | 30 |  | W |
| $a_{\text {num }}$ | 1 | 40 | 46 |  | dB |
| $I_{5}$ | 1 |  | 1.8 |  | A |
| $\eta$ | 1 |  | 70 |  | \% |
| THD | 1 |  | 0.2 | 0.5 | \% |
| $a_{\text {cr }}$ | 1 |  | 50 |  | dB |
| $\begin{aligned} & B \\ & V_{d} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 40 Hz to 60 kHz 5 |  |  | $\mu \mathrm{V}$ |
| $V_{n}$ | 1 |  | 15 |  | $\mu V_{s}$ |
| $\Delta G_{v}$ | 1 |  |  | 1 | dB |
| $G_{v}$ | , |  | 30 |  | dB |
| $G_{V}$ | 2 |  | 36 |  | dB |

[^19]
## Circuit description

The IC contains 2 complete amplifiers and can be used for a wide variety of applications with a minimum of external circuitry.
The TDA 4935 can be applied as stereo amplifier or amplifier in bridge configuration for operating voltages ranging between 8 V and 26 V .
The prestages are differential amplifiers with strong negative feedback. Internal frequency compensation in the driver amplifier limits the gain-bandwidth product to 4.5 MHz .

The power output stages are comprised of quasi PNP transistors (small saturation voltage).
To avoid overheating, a temperature fuse affecting both amplifiers prevents current supply to the power output stages during inadmissibly high chip temperatures.
As a special economic feature, the negative feedback resistances for $G_{v}=30 \mathrm{~dB}$ and the input voltage reference divider have been integrated.

## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | Output right channel <br> Inverting input right channel <br> 2 |
| (more than $22 \mathrm{k} \Omega$ ) |  |
| 3 | Non-inverting input right channel |
| 4 | GND |
| 5 | $+V_{\mathrm{s}}$ |
| 6 | GND |
| 7 | Non-inverting input left channel |
| 8 | Line hum suppression right and left channel |
| 9 | Output left channel |

## Block diagram



Test and measurement circuit

1. Stereo operation


## Test and measurement circuit

## 2. Bridge operation



## Application circult

## 1. Stereo operation



## Layout/Plug-in location plan



## Application circuit

## 2. Bridge operation (only one channel)



Layout/Plug-in location plan


Quiescent current versus
mA supply voltage


Bridge operation
Output power versus
W supply voltage


## Stereo operation

## Output power versus

$W$ supply voltage


## Stereo operation

Total harmonic distortion \% versus output power



Stereo operation
Efficiency versus output


## Stereo operation

Power dissipation (each channel) W versus supply voltage


Stereo operation
Total harmonic distortion
\% versus frequency




Cross-talk rejection dB versus frequency


## SIEMENS

## TUA 1574 <br> FM Tuner IC

The TUA 1574 has been designed as monolithic integrated tuner with strictly symmetrical RF parts for use in car radios and home receivers. In addition the IC provides a pre-stage control by means of narrow and wideband information and IF post amplification.

## Features

- double-balanced mixer
- AGC generation
- strictly symmetrical RF parts
- Stand-by switch
- decoupled counter output


## Description of function and applications

## Description of functions:

The TUA 1574 has been designed as a monolithic integrated tuner with strictly symmetrical RF parts for use in car radios and home receivers. In addition the IC rovides a pre-stage control by means of narrow and wideband information and an IF post amplificication.

- double-balanced mixer
- AGC generation
- strictly symmetrical RF parts
- stand-by switch
- decoupled counter output


## Description of applications:

The TUA 1574 is especially suitable for use in car radios and home receivers with pre-stage control and distributed IF selection.

## Description of circuitry:

The integrated circuit includes an oscillator with symmetrical input, buffered output and a double balanced mixer for frequency conversion. The resulting IF is post-amplified in a linear IF driver. The AGC stage integrated for pre-stage control generates combined wide and narrowband information. The IC also includes a reference voltage source and a stand-by switch.

## Maximum Ratings

Exceeded maximum ratings cause irreversible damage to the IC.

| Pos. | Maximum rating for <br> ambient temperature | Symbol | $\min$ | $\max$ | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ |  |  |  |  |$\quad$|  |  |  |  |
| :--- | :--- | :--- | :--- |
| 1 | Supply voltage | $V_{15}$ | -0.3 |
| 2 | Mixer | $V_{16}, V_{17}$ |  |
| 3 | Stand-by switch | $V_{11}$ | -0.3 |
| 4 | Reference voltage | $V_{5}$ | -0.3 |

5 Currents: all pins are short-circuit protected against ground.

## Functional Range

Within the functional range, the IC operates as described; deviations from the characteristic data are possible.

| Pos. | functional range | Symbol | $\min$ | $\max$ | unit |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 1 | Supply voltage | $V_{15}$ | 7 | 12 | V |
| 2 | Ambient temperature | $T_{\text {amb }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $t_{a m b}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}{ }^{5} 8.5 \mathrm{~V}$.

| Pos. | Parameter | Symbol | Measurement circuit | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Current Consumption (without mixer) | $I_{15}$ |  | 14 | 23 | 28 | mA |
| 2 | Reference voltage |  |  |  | 4.2 |  | V |
| Mixer |  |  |  |  |  |  |  |
| 3 | Third order | $I_{\text {P3 }}$ |  |  | 115 |  | $\mathrm{dB} / \mu \mathrm{V}$ |
| 4 | Noise figure | $F$ |  |  | 11 |  | dB |
| 5 | Mixer gain | V |  |  | 14 |  | dB |
| Oscillator |  |  |  |  |  |  |  |
| 6 | DC characteristics | $V_{7}, V_{8}$ |  |  | 1.3 |  | V |
| 7 | DC characteristics | $U_{6}$ |  |  | 2 |  | V |
| 8 | Interference | $\Delta f$ |  |  | 2.2 |  | Hz |
| 9 | Output signal $75 \Omega$ |  |  | 25 |  | MV ${ }_{\text {eff }}$ |  |
| 10 | Output signal open | $V_{9}$ |  |  | 110 | $m V_{\text {eff }}$ |  |
| 11 | Output impedance | $\mathrm{R}_{9}$ |  |  | 2.9 |  | k $\Omega$ |
| Control voltage generation |  |  |  |  |  |  |  |
| 12 | Control voltage for prestage | $V_{18}$ | 0.5 |  | (VP-0.3) | 0.3 | V |
| 13 | Output current $\left(V_{3}=0 \text { or } V_{12}=550 \mathrm{~V}\right.$ $\text { and } \left.V_{18}=V_{P / 2}\right)$ | $-I_{18}$ |  |  | 50 |  | $\mu \mathrm{A}$ |
| 14 | Output current $\left(V_{3}=2 \mathrm{~V} \text { and } V_{12}=1 \mathrm{~V}\right)$ | $I_{18}$ |  |  | 2.. 5 | mA |  |
| 15 | Narrowband-control threshold when $\left.V_{3}=2 \mathrm{~V}\right)$ | $V_{12}$ |  |  | 500 |  | mV |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $t_{a m b}=25^{\circ} \mathrm{C}$ and $\mathrm{V}^{5} 8.5 \mathrm{~V}$.

| Pos. | Parameter | Symbol | Measurement circuit | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | Wideband control threshold when $V_{12}=0.7 \mathrm{~V}$ |  | $V$ iHF EMK2 |  | 19 |  | mV |
| Linear IF amplifier |  |  |  |  |  |  |  |
| 17 | Input DC voltage | $V_{13,14}$ |  |  | 1.2 |  | V |
| 18 | Output DC voltage | $V_{10}$ |  |  | 3.5 |  | V |
| 19 | Input resistance | $R_{13}$ |  |  | 300 |  | $\Omega$ |
| 20 | Input capacitance | $C_{113}$ |  |  | 13 |  | pF |
| 21 | Output impedance | $R_{10}$ |  |  | 300 |  | $\Omega$ |
| 22 | Output capacitance | $C_{10}$ |  |  | 3 |  | pF |
| 23 | Voltage gain | $G_{V}$ |  |  | 30 |  | dB |
| 24 | Noise figure at $R_{S}=300 \Omega$ | $F$ |  |  | 6.5 |  | dB |
| 25 | Reference voltage | $V_{5}$ |  |  | 4.2 |  | V |
| 26 | Stand-by | $V_{11}$ |  |  | 3.3...VS |  | V |

Block diagram


## Pin functions

Pin 1/2: RF input for mixer:
low impedance (basic circuitry) input directly to the mixer pair.
Pin 3: Input for wideband information:
RF signal is present after pre-stage selection. Strong adjacent channel transmitter activates control.

## Pin 4: Ground:

Decoupling should be referenced to this pin.
Pin 5: Reference voltage:
To be decouple to pin 4.

## Pin 6/7/8: Oscillator:

3 point oscillator with low levels especially for tuning vector diodes.
Pin 9: Decoupled oscillator output:
Buffered output specially designed for synthesizer.
Pin 10: Output IR driver:
Output with $300 \Omega$ corresponding to impedance of conventional IF ceramic filters.
Pin 11: Stand-by switch:
The tuner is activated when this pin is tied to ground.
Pin 12: Input for narrowband information:
Field strength information of inband signal is forwarded to this pin for use in prestage control.
Pin 13/14: IF driver input:
IF signal is forwarded to mixer via selection.
Pin 15: Supply voltage:
Pin should be RF decoupled against pin 4.
Pin 16/17: Mixer output:
Symmetrical open collector output.
Pin 18: Coutput:
Output can be used as current output (pin diodes)
or as voltage output (for bipolar and/or field effect transistors.

Application circuit


## SAE 0530, SAE 0531 <br> Programmable Digital Timer

SAE 0530 for 50 Hz frequency
SAE 0531 for 60 Hz frequency

- Direct Operation with AC or DC Supply Possible
- 50 Hz or 60 Hz Supply Frequency as Time, Base
- Triac Triggering with Voltage

Synchronization for Resistive Loads, or with Current Synchronization for Inductive and Capacitive Loads

| Pin Configuration |  | Pin Definitions |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Pin | Symbol | Function |
| (Top View) |  | 1 | 0 | Circuit-Ground |
|  |  | 2 | N | Line Voltage via Series Resistor |
| $\bigcirc$ |  | 3 | S | Start |
| 15 | -18 | 4 | FC | Function Changeover |
| $2 \square$ | 17 | 5 | A | Base Time |
| 35 | $\square^{16}$ | 6 | B | Base Time |
| 4 B | $\mathrm{P}^{15}$ | 7 | C | Base Time |
| 5 | $\square^{14}$ | 8 | R | Reset |
| 65 | $\square^{13}$ | 9 | D | Base Time Unit $\times 1$ |
| 75 | $\square_{12}$ | 10 | E | Base Time Unit $\times 2$ |
| $8 \square$ | $\square_{11}$ | 11 | F | Base Time Unit $\times 4$ |
| 9 | $\square_{10}$ | 12 | G | Base Time Unit $\times 8$ |
|  | 0150-16 | 13 | H | Base Time Unit $\times 16$ |
|  |  | 14 | 1 | Base Time Unit $\times 32$ |
|  |  | 15 | TC | Triac Operation Mode Setting |
|  |  | 16 | T | Triac Triggering |
|  |  | 17 | TS | Triac Synchronization |
|  |  | 18 | $\mathrm{V}_{\mathrm{S}}$ | Positive Supply Voltage |

The digital timer SAE 0530/SAE 0531 can be programmed for delay times between 1 s and 31.5 hrs . It is suited for triggering of triacs, transistors and relays. The IC can be operated direct from mains or DC-supply and requires 50 Hz (SAE 0530) or 60 Hz (SAE 0531) as time base.

Two operational modes are possible with these timers: "momentary switching" and "switch-off delay" (according to DIN 46 120). In the first mode, a rising edge at the start input activates the triac and starts the timing period. In the switch-off delay mode, the rising edge at the start input activates the triac; but the falling edge starts the timing period.

The versatile IC SAE 0530/SAE 0531 covers a great variety of applications, e.g. electronic timers, cooking equipment control, espresso machines, hand-driers, coin-operated machines and slot machines, stairwell light time switches, industrial controls, developing systems for photographic labs, automatic starters (e.g. for oil heating systems), and operating-hour counters.

## Functional Description

Through division of the mains frequency by factors $1: 50(1: 60)^{*}, 1: 60,1: 10$, and $1: 3$, the basis for 8 timing periods is created. This timing period is selected via inputs $A, B$ and $C$, according to the following truth table:

| Timing Range | A | B | C | Basic <br> Timing Unit | Max. Time at 50(60)* Hz Line |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | L | L | L | 1 s | 63s (ca. 1 min.$)$ |
| 2 | L | L | H | 3 s | 189s (ca. 3 min .) |
| 3 | L | H | L | 10s | 630 s ( 10.5 min .) |
| 4 | L | H | H | 30s | 1890s ( 31.5 min .) |
| 5 | H | L | L | 1 min . | 63 min . (ca. 1 hr ) |
| 6 | H | L | H | 3 min . | $189 \mathrm{min}$. (ca. 3 hrs ) |
| 7 | H | H | L | 10 min . | 630 min . (10.5 hrs) |
| 8 | H | H | H | 30 min . | 1890 min. (31.5 hrs) |

## Note:

L and H potentials are referred to terminal 0 , e.g. $\mathrm{L}=0$, $\mathrm{H}=\mathrm{V}_{\mathrm{S}}$.

The time basis of the set period is multiplied by the corresponding value in the flipflops $1,2,4,8,16,32$. The flipflops are connected to pins $D, E, F, G, H, I$ so that each pin has the value corresponding to the connected flipflop. The delay time at output $T$ results from connecting a terminal between D and I with terminal $R$ and may be calculated with the formula: Delay time $=$ base time $\times$ value of flipflop D $\ldots$. I. Should several of the pins $D$ to I be connected to R, the corresponding delay times are added.

## Example:

Mains frequency $=50(60)^{*} \mathrm{~Hz}$; set range 1 (base time $=1 \mathrm{~s}$ ); $\mathrm{D}, \mathrm{F}$ and I are connected to R (value $=$ 37): resulting delay time is 37 seconds.

The timer allows two operation modes which are set through pin FC (function changeover):

1. The "momentary switching function" in accordance with DIN 46120.
The triac at pin $T$ turns "on" with the rising edge at the start input $S$ and turns "off" when the set time has passed, independent of the start pulse length.
2. The "switch-off-delay" in accordance with DIN 46120.

The triac turns "on" with the rising edge at S . The falling edge at $S$ starts the timing period. The triac remains in on-state until the set period has passed.

## Function Changeover:

| FC | Operation Mode |
| :---: | :--- |
| L | Momentary Switch Function <br> H |

To protect the start input $S$ against external interference and contact bounce, it has a dead time of between 20 and 40 ms ( $1 / 60 \mathrm{~s}$ to $1 / 30 \mathrm{~s}$ )* for positive switching edge, depending on the phase of the $50(60)^{*} \mathrm{~Hz}$ line. Both operation modes are retriggerable during the timing period.

## Circuit Description

Reset during a timing period is accomplished by interrupting the connection to R , or by applying a high potential to R , or by turning on and off $\mathrm{V}_{\mathrm{S}}$. The reset input $R$ has a dead time of $40 \mathrm{~ms}(1 / 30 \mathrm{~s})^{*}$.

## Application Note

If $R$ is connected to one of the pins $D$ through I via a multiposition switch, and if during the changeover a reset of the timing period is to be avoided, a suitable capacitor is required between R and 0 , if the interruption is $>40 \mathrm{~ms}(1 / 30 \mathrm{~s})^{*}$.

With connection of the supply voltage, the circuit is automatically reset. A timing period does not commence if 0 potential is applied to S .

## Triac Stage

Pin TS (triac synchronization) is the input of a zero voltage switch and serves to synchronize the output T (open collector) with the load voltage or the load current.

With $\mathrm{V}_{\mathrm{S}}<3 \mathrm{~V}$, the output current is disconnected.
The input TC has a double function:

- To change TS over to voltage synchronization.
- To adjust the triac trigger pulse width (by connecting a capacitor $C_{e}$ to TC) in case of current synchronization.

Three operation modes are possible by varying the connection of the pins TC and/or TS:

## Operation Mode 1:

TC to $V_{S}: \quad$ Output $T$ is connected to the zero voltage switch. T operates when $\mathrm{V}_{\mathrm{S}}-1.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{TS}} \leq \mathrm{V}_{\mathrm{S}}+1.3 \mathrm{~V}$.
Is utilized in case of voltage synchronization; see application circuit 1 (operation with resistive loads) and pulse diagram.

## Note:

*Valid for 60 Hz version.

## Operation Mode 2:

TC via $C_{e}$ to $Q$ : Output $T$ is connected to the zero voltage switch via a monoflop. If $\mathrm{V}_{\mathrm{S}}-1.3 \mathrm{~V}$ is fallen below or $\mathrm{V}_{\mathrm{S}}$ +1.3 V exceeded at $T S$, the output $T$ releases a triac gate trigger pulse determined by $\mathrm{C}_{\mathrm{e}}$.
Is utilized in case of current synchronization; see application circuit 2 and pulse diagram.

## Operation Mode 3:

TC and TS to $\mathrm{V}_{\mathrm{S}}$ : Output T conducts after release of start pulse.
Is utilized for any load in case of continuous triac triggering (e.g. low performance), or if any other load is to be operated instead of the triac (see application circuits $3,4,5)$.

## Operation with Line Voltage

A series resistor $\mathrm{R}_{S}$ and a charging capacitor $\mathrm{C}_{\mathrm{ch}}$ serve for line voltage supply. If a diode is connected in series with R (anode to $N$ ), the rms current consumption is halved. The series resistor may also be an RC combination (see application circuit 6).

## Operation with DC Voltage

This IC can also be operated with DC voltage or current (see application circuits 4 and 5).

## Dimensioning the Application Circuits

The following formulas give reference values for operation with sine-shaped DC voltages of $50(60)^{*} \mathrm{~Hz}$. The triac is always triggered with negative gate current.
$\begin{aligned} & \text { Trigger Pulse } \\ & \text { Length } \mathrm{Z}: \mathrm{Z}\end{aligned}=\frac{5(4.18)^{*} \times \text { Holding Current }}{\mathrm{rms} \text { Load Current }}[\mathrm{ms}]$;
Applies to $Z \leq 1 \mathrm{~ms}$

## Note:

*Valid for 60 Hz version.
$R_{G}=\frac{V_{S}-V_{T L}-\text { Gate Trigger Voltage }}{\text { Gate Trigger Current }}$
$R_{V}=\frac{0.5 \times \text { rms Line Voltage } \times-V_{S}}{I_{S}+\text { Average Gate Trigger Current }}$ (With or Without Diode D)

Average Gate Trigger Current $=0.1(0.12)^{*} \times$ Gate Trigger Current $\times \mathrm{Z}$ ( Z in ms )

Power Dissipation at $\mathrm{RS}_{\mathrm{S}}=\frac{(\text { (rms Line Voltage) })^{2}}{\mathrm{R}_{\mathrm{S}}}{ }_{\text {(Without Diode D) }}$
Power Dissipation at $\mathrm{R}_{\mathrm{S}}=0.5 \frac{(\mathrm{rms} \text { Line Voltage) })^{2}}{\mathrm{R}_{\mathrm{S}}}$
(With Diode D)
$C_{L}=\frac{20(17)^{*} \times \mathrm{rms} \text { Line Voltage }}{R_{S}}[\mu \mathrm{~F}, \mathrm{~V}, \mathrm{k} \Omega]$
(Residual AC Voltage at $\mathrm{V}_{\mathrm{S}} \leq 0.5 \mathrm{~V}_{\mathrm{SS}}$ )

## Note for $\mathrm{C}_{\mathrm{L}}$ :

If short-term line failures are to be compensated, $\mathrm{C}_{\mathrm{L}}$ has to be accordingly larger. (Approx. $1000 \mu \mathrm{~F}$ for $\leq$ $5 s$ line failure.)

## Note:

*Valid for 60 Hz Version.

Application Circuit 1 (Voltage Synchronization for Resistive Load)

$$
\begin{aligned}
\mathrm{R}_{\text {Syn }} & =\frac{0.22(0.27)^{*} \times \mathrm{Z} \times \mathrm{rms} \text { Line Voltage }-1.3}{0.04} \\
& \geq \frac{\text { Peak Line Voltage }}{4}[\mathrm{k} \Omega, \mathrm{~V}, \mathrm{~ms}] \\
& \left(\text { Valid for } Z^{4} \leq 1.5 \mathrm{~ms}\right)
\end{aligned}
$$

## Notes for Application Circuit 1

An average ITS of 0.04 mA was inserted into the formulas approximating RSYNC. As ITS + and ITScontain production deviations, utilizing the determined RSYNC requires certain tolerances to be taken into account for pulse length $Z$.

To minimize the effect of these tolerances, a resistor may be connected between VS and TS, which generates a constant current of $\frac{V_{T S}}{R}$ to be added to $I_{T S}$.

However, a TC of $-4 \mathrm{mV} / \mathrm{K}$ should be noted.

## Note:

*Valid for 60 Hz version.

## Application Circuit 2 (Current Synchronization)

$\mathrm{C}_{\mathrm{e}}=22 \times \mathrm{Z}[\mathrm{nF}, \mathrm{ms}]$
RSYNC $\geq \frac{\text { Max. On }- \text { State Voltage }-1.3}{I_{\text {TSmin }}}[\mathrm{k} \Omega, \mathrm{V}, \mathrm{mA}]$
$R_{\text {SYNC }} \geq \frac{\text { Peak Line voltage }}{4}[k \Omega, V]$
$\mathrm{R}_{\text {SYNC }} \leq \frac{\text { GateTrigger Voltage }-1.3}{I_{\text {TSmax }}}[\mathrm{k} \Omega, \mathrm{V}, \mathrm{mA}]$

## Notes for Application Circuit 2

In this circuit, an even shorter pulse length than determined for $Z$ is sufficient to trigger the triac. This is possible by the trigger pulse being automatically repeated until the holding current is reached. Overdimensioning of $Z$ for safety reasons is, therefore, not necessary. The disadvantage of multiple trigger pulses, however, is a somewhat larger interference band during the triggering.

The interference band and/or the interference amplitude generated also depend on the amount of the gate trigger voltage necessary to trigger the triac after each current zero passage. That voltage is determined by the size of RSYNC and should not be more than 20 V .

## Application Circuit 4

$\mathrm{R}_{\mathrm{N}} \approx 15 \times \mathrm{AC}$ Voltage $50(60)^{*} \mathrm{~Hz}\left[k \Omega, \mathrm{~V}_{\text {eff }}\right]$

## Application Circuit 5

$\mathrm{R}_{\mathrm{N}}$ see above. The $A C$ voltage for the timing base must be greater than (supply voltage -4.8 V ).
$R_{0}=\frac{+ \text { Supply Voltage }-6.8 \mathrm{~V}}{I_{\mathrm{S}}+I_{R 1}} I_{R 1}=I_{B(T Q)}+I_{R 2}$
$\mathrm{R}_{1}=\frac{6.8 \mathrm{~V}-\mathrm{V}_{\mathrm{TL}}-\mathrm{V}_{\mathrm{B}(\mathrm{TQ})}}{\mathrm{I}_{\mathrm{R} 1}}=\mathrm{I}_{\mathrm{R} 2} \approx 0.05 \mathrm{I}_{\mathrm{B}(\mathrm{TQ})}$
$R_{2}=\frac{V_{B(T Q)}}{I_{\mathrm{R} 2}}$

## Application Circuit 6

$C_{S} \approx \frac{4(3.3)^{*}}{R_{S}}[\mu \mathrm{~F}, \mathrm{k} \Omega]$
$\mathrm{R}_{\mathrm{SS}}=0.2 \times \mathrm{R}_{\mathrm{S}}$
To limit the inrush current, RsS has to be $\geq 0.2$ Rs. $_{\text {. }}$. Otherwise, the circuit may be damaged.

Note:
*Valid for 60 Hz version.

## Application Circuit 3

Dimensioning of $\mathrm{R}_{\mathrm{S}}, \mathrm{R}_{\mathrm{G}}$ and $\mathrm{C}_{\mathrm{ch}}$ as described at the beginning of this section.

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Max. ratings for case temperature $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Parameter | Symbol | Limits |  | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :--- |
|  |  |  | Min |  |  |

## Absolute Maximum Ratings* (Continued)

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Max. ratings for case temperature $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Parameter | Symbol | Limits |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Voltage at D, E, F, G, H, I | $\mathrm{V}_{\mathrm{D}}$ | -0.3 | 7.5 | V | D... I Off-State |
| Voltage at N , with N Utilized as Clock Input | $\mathrm{V}_{\text {NT }}$ | -0.3 | $\mathrm{V}_{\mathrm{S}}$ | V |  |
| Voltage at T | $\mathrm{V}_{\mathrm{T}}$ | -0.3 | 7.5 | V |  |
| Voltage at TC | $\mathrm{V}_{\text {TC }}$ | -0.3 | $\mathrm{V}_{\mathrm{S}}$ | V |  |
| Current in D, E, F, G, H, I | $1{ }^{\text {d }}$ |  | 0.5 | mA | D... I On-State |
| Continuous Current in $T$ | $\mathrm{I}_{T}$ |  | 100 | mA |  |
| Peak Current in T | ITS |  | 150 | mA | $1 \mathrm{~ms} / 10 \mathrm{~ms}$ Duty Cycle |
| Current at TS | ITS | -4 | +4 | mA |  |
| Junction Temperature | $\mathrm{T}_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Ṫhermal Resistance: System Air | $\mathrm{R}_{\text {thSA }}$ |  | 70 | K/W |  |

All the voltages refer to pin 0 , unless otherwise specified.

## Operating Range

Within the functional range, the IC operates as described; deviations from the characteristic data are possible.

| Parameter | Symbol | Limits |  | Units | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  | $5.5(8.2)$ | V | $*$ |
| DC Supply at $\mathrm{N}(\mathrm{rms})^{* *}$ | $-\mathrm{I}_{\mathrm{N}}$ | 2.5 | 18 | mA | $*$ |
| AC Supply at N(rms)** | $\mathrm{I}_{\text {Neff }}$ | 5 | 35 | mA | $*$ |
| Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |  |

## Notes:

*The operating voltage should not exceed 5.5 V when AC voltage is impressed. The IC can also be operated with AC or DC current. In case current is impressed at N the $\mathrm{V}_{\mathrm{S}}$ is limited between 6 V and 8.2 V (typ. 7.5V). The IC functions, however, up to 4.5 V .
${ }^{* *}$ Only the supply current for the IC, i.e. without triac gate current. The rms gate current flows additionally through N .

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $4.5 \leq \mathrm{V}_{\mathrm{S}} \leq 5.5(7.5)^{*} \mathrm{~V}$; $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$.

| Parameter | Symbol | Conditions | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Supply Current | Is | $\mathrm{V}_{\text {Input }}$ S $=0 \mathrm{~V}$ |  |  | 1.5 | 2.5 | mA |
| $\mathrm{V}_{\mathrm{S}}$ with Impressed Current at N :* <br> $V_{S}$ Impressed AC* <br> $V_{S}$ Impressed DC | $\begin{aligned} & \mathrm{V}_{\mathrm{S}} \\ & \mathrm{~V}_{\mathrm{S}} \end{aligned}$ | $\begin{aligned} I_{\text {Neff }} & =5 \mathrm{~mA} \\ -I_{\mathrm{N}} & =2.5 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 8.2 \\ & 8.2 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { v } \end{aligned}$ |
| Switching Threshold at: A, B, C, S, FU, R | $\mathrm{V}_{\text {A }}$ |  |  | 1.1 | 1.8 | 2.2 | V |
| H-Switching Threshold at $\mathrm{N}^{* *}$ | $\mathrm{V}_{\mathrm{N}}$ |  |  |  | 2 | 2.4 | V |
| L-Switching Threshold at $\mathrm{N}^{* *}$ | $\mathrm{V}_{\mathrm{N}}$ |  |  | 0.8 | 1.1 |  | V |
| Switching Threshold at TC | $\mathrm{V}_{\text {TC }}$ |  |  |  | 3.4 | 4.5 | V |
| Switching Threshold at TS (For Voltages > V ${ }_{\mathrm{S}}$ ) | $\mathrm{V}_{\text {TS }+}$ |  |  |  | $\mathrm{V}_{\mathrm{S}}+1.3$ |  | V |
| Switching Threshold at TS (For Voltages < $\mathrm{V}_{\mathrm{S}}$ ) | $\mathrm{V}_{\text {TS }-}$ |  |  |  | $V_{S}-1.3$ |  | V |
| L-Input Current at: A, B, C, FC, R | $-I_{A}$ | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}$ |  |  | 20 | 30 | $\mu \mathrm{A}$ |
| L-Input at S | -l InS | $V_{\text {Input }}=0 \mathrm{~V}$ |  |  | 60 | 90 | $\mu \mathrm{A}$ |
| L-Input Current at ${ }^{* *}$ | $-I_{N}$ | $\mathrm{V}_{\mathrm{N}}=0 \mathrm{~V}$ |  |  | 40 | 60 | $\mu \mathrm{A}$ |
| H-Input Current at: A, B, C, S, FU, R | $\mathrm{I}_{\mathrm{A}}$ | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{S}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| H-Input Current at $\mathrm{N}^{* *}$ | $\mathrm{I}_{\mathrm{N}}$ | $\mathrm{V}_{\mathrm{N}}=\mathrm{V}_{\mathrm{S}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| H-Input Current at TC | $\mathrm{I}_{\text {TC }}$ | $4.5 \leq \mathrm{V}_{\mathrm{TC}} \leq \mathrm{V}_{\mathrm{S}}$ |  |  | 20 | 40 | $\mu \mathrm{A}$ |
| Positive Switching Current at TS | ITS+ |  |  | 20 | 40 | 80 | $\mu \mathrm{A}$ |
| Negative Switching Current at TS | ITS- |  |  | 20 | 40 | 80 | $\mu \mathrm{A}$ |
| L-Voltage at D, E, F, G, H, I | $V_{D}$ | $\mathrm{I}_{\mathrm{D}}=0.5 \mathrm{~mA}$ |  |  | 0.2 | 0.4 | V |
| H-Reverse Current at D, E, F, G, H, I | $\mathrm{I}_{\mathrm{D}}$. |  |  |  |  | 1 | $\mu \mathrm{A}$ |
| L-Output Voltage at T | $\begin{aligned} & \mathrm{V}_{\mathrm{O}} \\ & \mathrm{v}_{\mathrm{O}} \\ & \mathrm{~V}_{\mathrm{O}} \end{aligned}$ | $\begin{aligned} I_{T} & =1 \mathrm{~mA} \\ I_{T} & =10 \mathrm{~mA} \\ I_{T} & =100 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{gathered} 0.7 \\ 0.8 \\ 1 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.1 \\ & 1.2 \\ & 1.5 \end{aligned}$ | V |

## Notes:

*With current impressed at N
**For N as clock input

## Application Circuits

## Operation with Resistive Load



0150-2


Application Circuits (Continued)

## Operation with Any Load and Continuous Triac Triggering



0150-4

## Operation with 5V DC Voltage



## SAE 0530, SAE 0531

## Application Circuits (Continued)

## Pulse Generator



0150-6


0150-7
$\mathrm{t}_{1}$ (Pulse Width) $=40 \mathrm{~ms}(1 / 30 \mathrm{~s})^{*}$
$\mathrm{t}_{2}$ (Selected Time) $=15 \mathrm{~s}$

## Notes:

*Valid for 60 Hz version.
The pulse width $\mathrm{t}_{1}$ is determined by the clock frequency at clock input N :
$t_{1}=2 / f=2 / 50(2 / 60)^{*}=40 \mathrm{~ms}(1 / 30 \mathrm{~s})^{*}$
Direct after switch on the pulse width $t_{1}$ and the first time period $t_{2}$ can be shorter by $20 \mathrm{~ms}(1 / 60 \mathrm{~s})^{*}$ depending on the phase of 50 Hz or 60 Hz clock input.
The output $T$ is conducting after switch on and remains on L-potential throughout the operating time.

Time Control for Bathroom Ventilator Motor, (Adjustable to 3, 6 or 12 minutes ventilation)


Application Description of a Ventilator Motor Control:
The ventilator is activated with the light switch and automatically switches the motor off after a programmable time delay of 3,6 or 12 minutes after the light switch is turned off.
(We don't take any responsibility for the component values in this application.)
*Valid for 60 Hz version.

Diagrams
Pulse diagrams of the two operation modes set with pin FC:


Diagrams (Continued)
Pulse Diagrams of the two operation modes set with pin FC (Continued)

*Valid for 60 Hz version.

## Pulse Diagrams for Triac Operation Modes 1 and 2

Operation Mode 1 Voltage Synchronization with Resistive Loads (TC to $\mathrm{V}_{\mathrm{S}}$ )


Operation Mode 2 Current Synchronization with Nonresistive Loads (Capacitance $\mathrm{C}_{\boldsymbol{e}}$ to TC)


Appendix

## Internal Connection of the Input, Output and Supply Pins






0150-14


0150-15

Comparison of the Different Timers

| Characteristics | Type | SAB 0529 | SAE 0530 | SAE 0531 |
| :--- | :---: | :---: | :---: | :---: |
| Package |  | DIP 18, SO 20 | DIP 18, SO 20 | DIP 18, SO 20 |
|  |  | Same Pin Configuration |  |  |
| Mains Frequency |  | 50 Hz | 50 Hz | 60 Hz |
| Temperature Range |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Switch in Delay at S |  | For Leading Edge | For Leading as Well as Trailing Edge |  |
| Switch in Delay at R |  | No |  | Yes |
| Start Response after <br> Connecting $\mathrm{V}_{\mathrm{S}}$ | $\mathrm{S}=\mathrm{L}$ | No Start |  | No Start |
|  | $\mathrm{S}=\mathrm{H}$ | Undefined |  | Timer Starts |

Comparison of the Different Timers (Continued)

| Characteristics | Type | SAB 0529 | SAE 0530 | SAE 0531 |
| :--- | :---: | :---: | :---: | :---: |
| Integrated Pull-Up <br> Resistance at S |  | No |  | Yes |
| Switching Threshold at <br> A, B, C, S, FU, R |  | 0.6 V |  | 1.8 V |
| Switching Threshold at N |  | 1.2 V |  | $1,1 / 2 \mathrm{~V}$, <br> Hysteresis of 0.9V |
| State of Pins D to I after Reset |  | L |  | H |
| Output Voltage at T by 100 mA |  | 1.8 V |  | 1 V |
| Operation as Pulse Generator |  | With External <br> Components |  | Without External <br> Components |

## Note:

For other minor deviation please see max. ratings and characteristics of the components.

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SAE 0530 | Q 67000-H8403 | DIP 18 |
| SAE 0531 | Q 67000-H8431 | DIP 18 |

# SAE 81 C 52 <br> $256 \times 8$-Bit Static CMOS RAM NMOS-Compatible 

## Preliminary data

| Type | Ordering code | Package |
| :--- | :--- | :--- |
| SAE 81C52 P | Q67100-H8003 | DIP 16 |
| SAE 81C52 G | Q67100-H8004 | SO-20 |

The SAB 81 C 52 P is a CMOS silicon gate, static random access memory (RAM), organized as 256 words by 8 bits. The multiplexed address and data bus allows to interface directly to 8-bit NMOS microprocessors/microcomputers without any timing or level problems, e.g. the families SAB 8085, SAB 8088, SAB 8048, SAB 8051, and SAB 80515.

All inputs and outputs are fully compatible with NMOS circuits, except CS 1. Data retention is given up to $V_{D D} \geq 1.0 \mathrm{~V}$. The SAB 81 C 52 P has three different inputs for two chip select modes which allow to inhibit either the address/data lines (AD O...AD 7) and the control lines ( $\overline{W R}, \overline{R D}, A L E, C S 2, \overline{C S} 3$ ), or only the control lines $\overline{R D}, \overline{W R}$.
The power consumption is max. $5.5 \mu \mathrm{~W}$ in standby mode and max. 2.75 mW in operation. In standby mode, the power consumption will not increase if the control inputs are on undefined potential.

## Features

- $256 \times 8$-bit organization
- standby mode
- compatible with the $\mu \mathrm{C} / \mu \mathrm{P}$ families $\operatorname{SAB} 8085$, SAB 8088, SAB 8048, SAB 8051, the new SAB 80515, etc.
- very low power dissipation
- data retention up to $V_{D D}=1 \mathrm{~V}$
- three different chip select inputs for two chip select modes
- no increasing power consumption in standby mode if the control inputs are on undefined potential
- Temperature range: $\mathrm{SAB} 81 \mathrm{C} 52 \quad 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

SAE $81 \mathrm{C} 52-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ *)

- Package: DIP 16 or SO-20

[^20]Pin configurations
(top view)
SAB 81 C 52 P
SAE 81 C52 P


SAE 81 C 52 G


Pin designation


Logic symbol


Truth table

| CS 1 | CS 2 | $\overline{\mathrm{CS}} 3$ | ALE | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | AD Ø... AD 7 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| L | 米 | * | * | 米 | * | floating (tristate) | standby |
| H | X | X | H | H | H | addresses to memory | store addresses |
| H | H | L | L | L | H | data from memory | read |
| H | H | L | L | H | L | data to memory | write |
| H | L | X | L | X | X | floating (tristate) | none |
| H | X | H | L | X | X | floating (tristate) | none |

*: Level $=V_{\mathrm{SS}} \ldots V_{\mathrm{DD}}$
X: Level = LOW or HIGH

## Block diagram



## Maximum ratings

Maximum ratings are absolute limits. The integrated circuit may be destroyed if only a single value is exceeded.

Supply voltage reffered to GND ( $V_{\mathrm{ss}}$ )
All input and output voltages
Total power dissipation
Power dissipation for each output
Junction temperature
Storage temperature
Thermal resistance

| $\cdot V_{\mathrm{DD}}$ | -0.3 to 6 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{IM}}$ | $V_{\mathrm{SS}}-0.3$ | V |
| $P_{\text {tot }}$ | $V_{\mathrm{DD}}+0.3$ | V |
| $P_{\mathrm{Q}}$ | 50 | mW |
| $T_{\mathrm{J}}$ | 125 | mW |
| $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 70 | $\mathrm{C} / \mathrm{W}$ |

## Operating range

In the operating range, the functions shown in the circuit description will be fulfilled. Deviations from the electrical characteristics may be possible.

| Supply voltage | $V_{\mathrm{s}}$ | 4.5 to 5.5 | V |
| :--- | :--- | :--- | :--- |
| Ambient temperature: $\mathrm{SAE} \mathrm{81C52}$ | $T_{\text {amb }}$ | -40 to $85^{*}$ ) | ${ }^{\circ} \mathrm{C}$ |
| SAB 81C52 | $T_{\text {amb }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^21]
## Electrical Characteristics

The electrical characteristics include the guaranteed tolerance of the values which the IC stays within for the specified operating range.
The typical characteristics are average values which can be expected from production. Unless otherwise specified, the typical characteristics apply to $T_{\text {amb }}$ and the specified supply voltage.

## DC characteristics

SAE 81C52: $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$;
SAB 81C52: $T_{\text {amb }}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$;
$V_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, V_{\mathrm{SS}}=0 \mathrm{~V}$

Standby supply current
Supply current
Standby voltage for data retention
L input current (for each input)
Output leakage current
L input voltage
Hinput voltage
L output voltage
H output voltage
L input voltage CS1
H input voltage CS1

|  | Test conditions | min. | max. |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{DD}}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{DD}}$ | $f=1 \mathrm{MHz}$ |  | 500 | $\mu \mathrm{~A}$ |
| $V_{\mathrm{DD}}$ |  | 1.0 |  | V |
| $I_{\mathrm{IL}}$ | $V_{1}=0$ to $V_{\mathrm{DD}}$ |  | 1 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{QIK}}$ | $V_{\mathrm{Q}}=0$ to $V_{\mathrm{DD}}$ |  | 1 | $\mu \mathrm{~A}$ |
|  | tristate |  |  |  |
| $V_{\mathrm{IL}}$ | except CS1 | 2.2 | 0.8 | V |
| $V_{1 \mathrm{H}}$ | except |  |  |  |
| $V_{\mathrm{QL}}$ | $I_{\mathrm{QL}}=1 \mathrm{~mA}$ |  | 0.4 | V |
| $V_{\mathrm{OH}}$ | $I_{\mathrm{QH}}=1 \mathrm{~mA}$ | 2.6 |  | V |
| $V_{\mathrm{IL}}$ |  |  | 1 | V |
| $V_{\mathrm{IH}}$ |  |  |  |  |

AC characteristics
SAE 81C52: $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}{ }^{*}$ );
SAB 81C52: $T_{\text {amb }}=50^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$;
ALE pulse width
ALE LOW to $\overline{\text { RD }}$ LOW
$\overline{\text { RD }}$ HIGH to ALE HIGH
ALE LOW to WR LOW
WR HIGH to ALE HIGH
Address setup before ALE
Address hold after ALE
$\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ pulse width
Data setup before $\overline{\mathrm{WR}}$
Data hold after $\overline{W R}$
Data hold after $\overline{\mathrm{RD}}$
Chip select $(2,3)$ before $\overline{R D}, \overline{W R}$
Chip select $(2,3)$ after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$
Chip select 1 before ALE
Chip select 1 after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$
Output delay time
Input capacitance against $V_{\text {ss }}$ (for each input)

|  | min. | max. |  |
| :--- | ---: | ---: | :--- |
| $t_{\mathrm{LHLL}}$ | 100 |  | ns |
| $t_{\mathrm{LLRL}}$ | 50 |  | ns |
| $t_{\mathrm{RHLL}}$ | 30 |  | ns |
| $t_{\mathrm{LLWL}}$ | 50 |  | ns |
| $t_{\mathrm{WHLL}}$ | 30 |  | ns |
| $t_{\mathrm{AVLL}}$ | 25 |  | ns |
| $t_{\mathrm{LLLAX}}$ | 20 |  | ns |
| $t_{\mathrm{WLWH}}$ | 250 |  | ns |
| $t_{\mathrm{QVWH}}$ | 100 |  | ns |
| $t_{\mathrm{WHOX}}$ | 30 |  | ns |
| $t_{\mathrm{RHDX}}$ |  | 90 | ns |
| $t_{\mathrm{CS}}$ | 50 |  | ns |
| $t_{\mathrm{Sc}}$ | 50 |  | ns |
| $t_{\mathrm{CSLH}}$ | 20 |  | ns |
| $t_{\mathrm{CSWH}}$ | 50 |  | ns |
| $t_{\mathrm{RLLV}}$ |  | 200 | ns |
| $c_{\mathrm{I}}$ |  | 10 | pF |

[^22]Timing diagram


## Application circuit

SAB 81C52 P with the $\mu \mathrm{C}$ SAB 8051


## SAE 81C54 <br> CMOS Static RAM

- $512 \times 8$-Bit Organization
- Multiplexed Address and Data Bus
- Tri-State Address/Data Lines
- On-Chip Address Register
- Very Low Power Consumption

Standby $1 \mu \mathrm{~A}$ at 6 V

- Two Chip Select
- Wide Supply Voltage Range: 2.5V to 6V
- Data Retention 1.0V
- Package: DIP 16, SO-20


The SAE 81 C54 is a 4096 -bit static random access memory (RAM) organized as 512 words by 8 bits, manufactured using advanced CMOS technology. The multiplexed address and data bus allows direct interface with 8 -bit organized processors and microcomputers, for example with SAB 8085, SAB 8086, SAB 8088, SAB 8048, SAB 0C48, SAB 8051 and SAB 80C482. Low standby power dissipation ( $<1 \mu \mathrm{~A}$ ) minimizes system power requirements.

Block Diagram


0114-3

## Logic Symbol



## Absolute Maximum Ratings*

Ambient Temperature
under Bias $\left(T_{A}\right) \ldots \ldots . . . . . .$.
Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) $\ldots . . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to GND (VSS) (V) . . . . . . . . . . . . OV to 7V
Total Power Dissipation ( $\mathrm{P}_{\text {tot }}$ ) . . . . . . . . . . . . . 250 mW
All Input and Output Voltage . -0.8 V to $\mathrm{V}_{\mathrm{DD}}+0.8 \mathrm{~V}$

Truth Table for Control and Data Bus Pin Status

| CS/ | CS | RD/ | WR/ | AD 0-AD 7 During <br> Data Portion <br> of Cycle | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | Floating | No Function <br> X |
| L | X | X | Floating | No Function |  |
| L | H | L | H | Data from Memory | Read |
| L | H | H | L | Data to Memory | Write |

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. Characteristics $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}^{*} ;\left(\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}\right.$ to $\left.6 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Standby Supply Current | IDD |  |  |  | 1 | $\mu \mathrm{A}$ |
| Operating Supply Current | IDD | 100 kHz ALE |  | 500 |  | $\mu \mathrm{A}$ |
| Operating Supply Voltage | $V_{D D}$ |  | 2.5 |  | 6 | V |
| Standby Voltage | $V_{D D}$ | for Data Retention | 1.0 |  | 6 | V |
| Input Current | ILL | $\mathrm{VI}=0 \mathrm{~V}$ to 6 V |  |  | 1 | $\mu \mathrm{A}$ |
| Output Leakage Current | loL | $\mathrm{V} 0=0 \mathrm{~V}$ to 6 V High Impedance |  |  | 1 | $\mu \mathrm{A}$ |
| L Input Voltage ( $\mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ ) | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.8 |  | 0.6 | V |
| L Input Voltage ( $\mathrm{V}_{\mathrm{DD}}>4.5 \mathrm{~V}$ ) | $\mathrm{V}_{\text {IL }}$ |  | -0.8 |  | 0.8 | V |
| H Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.6 \times V_{D D}$ |  | $V_{D D}+0.8$ | V |
| H Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $V_{D D}=5 \mathrm{~V}$ | 2.0 |  | $V_{D D}+0.8$ | V |
| L Output Voltage $\left(\mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| L Output Voltage $\left(V_{D D}>4.5 \mathrm{~V}\right)$ | VOL | $\mathrm{lOL}=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| H Output Voltage ( $\mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{lOH}=1 \mathrm{~mA}$ | $0.75 \times \mathrm{V}_{\mathrm{DD}}$ |  |  | V |
| H Output Voltage ( $\mathrm{V}_{\mathrm{DD}}>4.5 \mathrm{~V}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}}=2 \mathrm{~mA}$ | $0.75 \times \mathrm{V}_{\mathrm{DD}}$ | - |  | V |

A.C. Characteristics $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| ALE Pulse Width | tLL | 60 |  |  | ns |
| Address Set-Up before ALE | $t_{\text {AL }}$ | 10 |  |  | ns |
| Address Hold from ALE | tLA | 45 |  |  | ns |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ Pulse Width | tcc | 150 |  |  | ns |
| Data Set-Up before $\overline{W R}$ | tbw | 100 |  |  | ns |
| Data Hold after $\overline{\mathrm{WR}}$ | two | 25 |  |  | ns |
| Data Hold after $\overline{\mathrm{RD}}$ | $t_{\text {DR }}$ | 0 |  | 95 | ns |
| $\overline{\mathrm{RD}}$ to Data Out Access Time | $\mathrm{t}_{\mathrm{RD}}$ |  |  | 150 | ns |
| Address Float to $\overline{\mathrm{RD}}$ | $t_{\text {AFC }}$ | 0 |  |  | ns |
| CS before ALE | $\mathrm{t}_{\mathrm{CS}}$ | 30 |  |  | ns |
| CS After $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ | tsc | 30 |  |  | ns |
| ALE to $\overline{\mathrm{RD}}$ - $\overline{\mathrm{WR}}$ control | tLC | 100 |  |  | ns |
| $\overline{\text { RD-WR }}$ Control to ALE High | $t_{\text {cL }}$ | 30 |  |  | ns |

## Timing Waveforms



## Write



## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SAE 81C54 P | Q67100-H8486 | DIP 16 |
| SAE 81C54 G | Q67100-H8487 | SO-20 |

## SIEMENS

## SAE 81 C 80 <br> Dual Port RAM

## Preliminary Data

| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| SAE 81C80 | Q67100-H8390 | PLCC 44 |

The SAE 81 C 80 dual port RAM (DPR) is a CMOS memory IC with two processor interfaces and a capacity of 504 bytes. It enables the exchange of data between two processors without handshake signals and without wait states. Eight scheduling registers support the management of data areas or external resources.

## Features

- ACMOS technology
- All functions fully static
- SAB 8048/8051/80515 and 8096 compatible
- Memory capacity 504 bytes and 8 scheduling registers
- On-chip oscillator with separate clock output
- 3 loadable counters for processor monitoring or as longterm counters
- Hardware watchdog
- Both processors can operate fully asynchronously
- Data retention down to 1 V
- TTL-, NMOS- and CMOS-compatible
- Extended temperature range from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Package: PLCC 44

Pin Configuration


## Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 7 | AD10 | $)$ |
| 8 | AD11 | , |
| 9 | AD12 |  |
| 10 | AD13 | \} Data and address bus port 1 |
| 11 | AD14 |  |
| 12 | AD15 |  |
| 13 | AD16 | $\int$ |
| 14 | AD17 |  |
| 6 | A18 | Address 8 port 1 |
| 37 | AD20 |  |
| 36 | AD21 | T |
| 35 | AD22 | - |
| 34 | AD23 | \} Data and address bus port 2 |
| 33 | AD24 | \} |
| 32 | AD25 |  |
| 31 | AD26 | , |
| 30 | AD27 | , |
| 38 | A28 | Address 8 port 2 |

## Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 15 | ALE1 | Address latch enable port 1 |
| 29 | ALE2 | Address latch enable port 2 <br> These signals serve to separate data from addresses on the bus. The address is stored on the falling edge of the signal. |
| 5 | $\overline{\mathrm{RD} 1}$ | Read signal port 1 (active low) |
| 39 | $\overline{\mathrm{RD} 2}$ | Read signal port 2 (active low) |
| 4 | WR1 | Write signal port 1 (active low) |
| 40 | WR2 | Write signal port 2 (active low) |
| 3 | CS1 | Chip select port 1 |
| 2 | $\overline{\mathrm{CS1}}$ | Chip select port 1 (active low) |
| 41 | CS2 | Chip select port 2 <br> Chip select port 2 (active low) |
| 42 | $\overline{\mathrm{CS} 2}$ | The chip select inputs select a port when both inputs have active level. |
| 27 | $\overline{\text { RES }}$ | Reset input <br> Resets the IC to a defined start state. Simultaneously, the outputs $\overline{\mathrm{WDO}}, \overline{\mathrm{WD1}}, \overline{\mathrm{WD} 2}, \overline{\mathrm{WD3}}$ are switched to low for the duration of the reset pulse. <br> The oscillator is not affected. |
| 28 | $\overline{P D}$ | Power down. <br> Disables all inputs and the oscillator |
| 44 | $V_{\text {ss }}$ | Negative supply voltage |
| 1 | $V_{\text {D }}$ | Positive supply voltage |
| 43 | $V_{\text {BATt }}$ | Connection for battery (negative pole, positive pole of the battery must be connected to $V_{D D}$ ) |
| 19 | XTAL1 | Quartz connection (must be open for external clock supply) |
| 20 | XTAL2 | Quartz connection or external clock supply |
| 21 | CLKO | Clock output |
| 22 | $\overline{\text { WDO }}$ | Oscillator watchdog (open drain output) High indicates that oscillator is in operation |
| 16 | $\overline{\text { WD1 }}$ | (Open drain output) |
| 17 | $\overline{\text { WD2 }}$ | (Open drain output) $\}$ outputs of the 3 timers |
| 18 | WD3 | (Open drain output) |
| 26 | TS3 | Hardware signal to start timer B |
| 23 | INT1 | (Open drain output, active low) |
| 24 | INT2 | (Open drain output, active low) |
| 25 | $\overline{\text { INT3 }}$ | (Open drain output, active low) <br> Outputs that can be controlled via the port, for example, to generate an interrupt at one of the processors. |

## Functional Description

## Dual Port RAM

The dual port RAM has a capacity of 504 bytes, which can be accessed by both processors. The memory locations are selected via a multiplexed address and data bus and two chip select inputs. The $\overline{R D}$ and $\overline{W R}$ inputs define the direction of data transfer. During simultaneous access to the same memory location, no undefined states occur, especially not in such cases, when both processors write to the same memory location. Depending on the internal status of the access control, and of the real physical sequence, the value of one of the ports will be stored. Even during simultaneous reading of and writing to the same memory location, there will be no mixing of data, i.e. either the old data or the new data will be read.

## Interrupt Outputs

The dual port RAM has three outputs that can be directly set and reset by writing to an address (table 1). The interrupt outputs are located in the same address range as the scheduling registers. However, only bit 2 and bit 3 are relevant for the interrupt outputs.
In order not to affect the scheduling registers, at least one of the bits 0 or 1 should not be " 0 ". The function of the outputs is shown in the diagram to follow.

| RES | Bit 3 | Bit 2 | Output |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | no change |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | undefined |
| 0 | - | - | 1 |

## Reset

The reset is necessary to set the DPR control circuits into a defined start state. During a reset, the timer mode registers are loaded with the value $0000 \mathrm{XXXO}_{8}$ (for timers 1 and 2 ), or with $00000 \mathrm{XXO}_{8}$ (for timer 3). The INT outputs are set to " 1 ".
While the reset input is low, outputs $\overline{\mathrm{WD1}}, \overline{\mathrm{WD2}}$ and $\overline{\mathrm{WD} 3}$ are set low. After the reset pulse these outputs are high.
A reset is also necessary when the DPR is activated again from the power down mode. The contents of the RAM and the oscillator are not affected by the reset.

## Power Down

When the power down pin is activated, all inputs and the oscillator are disabled, so that any levels are allowed at the remaining inputs.

## Battery Connection

An external battery can be connected to pin $V_{\text {BATt. }}$. The negative pole connects to pin $V_{\text {BATT }}$, the positive pole to $V_{D D}$. During failure of the normal supply voltage at $V_{D D}$ the RAM will be automatically supplied from the battery so that the RAM contents are saved. All other information is lost. If no battery is used, $V_{\text {BATT }}$ must be connected to $V_{D D}$.

## Scheduling Register

Special circuits within the dual port RAM prevent a mixing of data from the two ports. With continuous data over several bytes, it is possible that old and new data is read at one port if the other port writes to the same memory region at the same time. In order to avoid this conflict, the dual port RAM has 8 scheduling registers. Any of these registers can be used by a processor to indicate that it is accessing a data region assigned to this register. In order to make the operation with these registers as simple as possible, they have special features:
They are 2 bit registers (bit 0 , bit 1 of the byte). Bit 0 indicates who "owns" the register and bit 1 indicates that it is occupied. The appropriate bits are already set during a reading of these registers, and the processor receives the correct values (fig. 1). Reset is achieved by writing the value "XXXXXX $11_{\mathrm{B}}$ ". If a read access is attempted from both ports simultaneously, port 1 is given priority and port 2 receives the corresponding message.
The assignment of the scheduling registers to a location in the RAM is done by software. This means, the user is completely flexible in the assignment of the registers. It is, for example, also possible to use these registers as access management for external resources.
The addresses of the scheduling registers are listed in table 1. The unused six bits will read all " 0 ".

## Status Diagram of the Scheduling Registers



Figure 1

## Oscillator Watchdog

This output provides a means to control the oscillator circuit and the crystal. Whenever the clock frequency drops below a threshold of approx. 100 kHz , this output switches to low.

## Timer

The three timers are 24-bit counters with a clock frequency of $f_{\mathrm{CLK}} / 6$. Each of the counters can be set by writing to 3 specific RAM addresses. The value is simultaneously stored in the RAM and in a buffer register of the timer. When writing to the low byte, all three bytes are transferred to the reload register. The value in the reload register is maintained in all modes until the corresponding low byte is written again. The counters are down counters. The counters can be started by setting bit 7 in the corresponding TMR. Additionally, counter 3 can be started by an external trigger signal (TS 3). Each counter can be configured by a timer mode register (TMR). The meaning of the bits of the TMR is described below.
Bit 0: Protects the reload register against overwriting.
Application: After writing to the reload register, the parallel RAM region can be used after the timer is started - by writing to the corresponding protection bit without influencing the reload register (reset state $=0$ ).
Bit 4: $\quad$ Serves to switch output signal polarity (reset state $=0$ ) Bit $4=0$; idle state 1 , active 0 Bit $4=1$; idle state 0 , active 1
Bit 5: $\quad$ Selects the mode (reset state $=0$ ):
Bit $5=0$ single shot, i.e. when the counter is started, the output signal goes active. After zero is reached, the output signal returns to idle. To generate another count period, the timer must be started again. During this, the values from the reload register are loaded into the counter.
Bit $5=1$ auto-reload, i.e. the value of the reload register is loaded into the counter when the counter is started. When reaching zero, the counter outputs a pulse $(\sim 4 \mu s)$ and reloads the old value automatically, starting the process again, so that a frequency can be adjusted with a 24 -bit resolution. If a new start pulse occurs during the counting period (even without "STOP"), no pulse is output and the counter is reloaded.
Bit 6: In the reload mode the timer can be stopped by setting this bit. (During a new start the contents of the counter are lost, but not the contents of the reload register).
Bit 7: Setting this bit starts the counter.

## Only for Timer 1 and 2

Bit 1-3: In conjunction with bit 0 serve to switch the watchdog mode on or off.

## Only for Timer 3

Bit 1-2: Reserved (must always be 0 for proper operation)
Bit 3: Switches all 3 timers to test mode, i.e. only the upper 12 bits are used to generate the output signal. (Reset state $=0$ ).

## SAE 81 C 80

## Watchdog Mode

A special mode is provided for timers 1 and 2, which can be used to monitor the two processors that are connected. For this mode, an additional register (address see table 1) - referred to as control register (CR) in the following - is used per timer. Watchdog mode is enabled by loading the TMR with the value " $101 \mathrm{X1111}{ }_{\mathrm{B}}$ ", bit 4 being used to freely select the polarity of the output signal. This mode operates in a similar manner as the auto-reload mode, except that in this case, neither the contents of the reload register nor the TMR can be changed.
In the watchdog mode the timer can only be restarted (and thus suppressing the output pulse) when first $055_{H}$ and then $0 A A_{H}$ is written into the control register. There is no time limit between these two write accesses, however no other value must be written into the timer mode register nor into the control register between these two operations, otherwise the sequence must be started again.
In order to reset the timer into the normal mode, the following sequence must be performed. First the value $055_{\mathrm{H}}$ must be written into the control register, then the value $011 \times 0000_{\mathrm{B}}$ into the TMR, and finally the value $O A A_{H}$ into the control register. The same condition applies for this sequence; if any other value is written into one of the two registers, the total operation must be started over again. There is no time limit between the accesses.
The appendix shows the operation of the timer in watchdog mode as an example program for the 8051.

Figure 2: Bit Assignment of the Timer Mode Registers for Timer 1 and Timer 2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Software <br> start $(=1)$ | Timer <br> stop $(=1)$ <br> for <br> auto-reload | Mode <br> (auto-reload <br> $=1$ <br> single shot <br> $=0)$ | Polarity of <br> the output <br> pulse <br> (high $=0)$ | Only for <br> watchdog <br> mode <br> (normal <br> mode $=0)$ | Only for <br> watchdog <br> mode <br> (normal <br> mode $=0)$ | Only for <br> watchdog <br> mode <br> (normal <br> mode $=0)$ | Protection (=1) <br> write <br> protects the <br> reload <br> register |

Figure 3: Bit Assignment of the Timer Mode Register for Timer 3

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Software <br> start $(=1)$ | Timer <br> stop $(=1)$ <br> for <br> auto-reload | Mode <br> (auto-reload <br> $=1$ <br> single shot <br> $=0)$ | Polarity of <br> the output <br> pulse <br> (high $=0)$ | Test $(=1)$ <br> switches <br> timer into <br> test mode | Reserved <br> $($ normal <br> mode $=0)$ | Reserved <br> $($ normal <br> mode $=0)$ | Protection $(=1)$ <br> write <br> protects the <br> reload <br> register |

Address Assignment of the DPR Registers (Preliminary)

| Register |  | Address |
| :---: | :---: | :---: |
| Scheduling register | 1 | $1 \mathrm{~F} 8_{\mathrm{H}}$ |
| Scheduling register | 2 | $1 \mathrm{F9} \mathrm{H}_{\mathrm{H}}$ |
| Scheduling register | 3 | $1 \mathrm{FA}_{\mathrm{H}}$ |
| Scheduling register | 4 | $1 \mathrm{FB}_{\mathrm{H}}$ |
| Scheduling register | 5 | $1 \mathrm{FC}_{\text {H }}$ |
| Scheduling register | 6 | $1 \mathrm{FD}_{\text {H }}$ |
| Scheduling register | 7 | $1 \mathrm{FE}_{H}$ |
| Scheduling register | 8 | $1 \mathrm{FF}_{\mathrm{H}}$ |
| Timer mode register | 1 | $1 E 0_{H}$ |
| Timer mode register | 2 | $\mathrm{1E4}_{\text {H }}$ |
| Timer mode register | 3 | $1 \mathrm{E8} \mathrm{H}$ |
| High byte timer | 1 | $1 \mathrm{E} 3_{\mathrm{H}}$ |
| Medium byte timer | 1 | $1 \mathrm{E} 2_{\mathrm{H}}$ |
| Low byte timer | 1 | $1 \mathrm{E} 1_{\mathrm{H}}$ |
| High byte timer | 2 | $1 E 7_{H}$ |
| Medium byte timer | 2 | $1 \mathrm{E} 6_{\mathrm{H}}$ |
| Low byte timer | 2 | $1 \mathrm{E} 5_{\text {H }}$ |
| High byte timer | 3 | $1 \mathrm{~EB}_{\mathrm{H}}$ |
| Medium byte timer | 3 | $1 E A_{H}$ |
| Low byte timer | 3 | $1 \mathrm{E} 9_{\mathrm{H}}$ |
| Control register timer | 1 | $1 \mathrm{EC}_{\text {H }}$ |
| Control register timer | 2 | $1 \mathrm{ED}_{\text {H }}$ |
| Interrupt output | 1 | $1 \mathrm{~F} 8_{\mathrm{H}}$ |
| Interrupt output | 2 | $1 \mathrm{F9} \mathrm{H}_{\mathrm{H}}$ |
| Interrupt output | 3 | $1 \mathrm{FA}_{\text {H }}$ |

Table 1


## Maximum Ratings

$T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

|  |  | min. | typ. | max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage | $V_{D D}$ | -0.3 |  | 6 | V |
| Input voltage | $V_{R}$ | -0.3 |  | $V_{D D}+0.3$ | V |
| Power dissipation per output | $P_{Q}$ |  |  | 50 | mW |
| Total power dissipation | $P_{\text {tot }}$ |  |  | 500 | mW |
| Storage temperature | $\tau_{\text {stg }}$ | -50 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

## Operating Range

Supply voltage Supply current (without output loading)

Operating frequency
Ambient temperature
Standby current
Data retention voltage
Battery voltage
(referred to $V_{D D}$ ) (with sufficiently low internal impedance)

| $V_{\text {DD }}$ $I_{\text {DD }}$ | 4.5 | 5 | $\begin{aligned} & 5.5 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| $f_{\text {s }}$ |  |  | 12 | MHz |
| $T_{\text {A }}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $I_{\text {DD }}, I_{\text {BATT }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $V_{\text {DR }}$ | 1 |  |  | V |
| $V_{\text {BATT }}$ | -1 |  | -3 | V |

## Maximum Ratings

Maximum ratings are absolute ratings. Exceeding even one of them may result in the destruction of the integrated circuit. All voltages refer to $V_{S S}$.

## Operating Range

Within the operating range the functions mentioned in the circuit description will be fulfilled. Deviations from the characteristics are possible. All voltages refer to $V_{\mathrm{SS}}$.

## Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  |
| :--- |
| All input signals |
| $H$ input voltage |
| $L$ input voltage |

$L$ input voltage Input capacitance Input current
Output signals
AD10-17, AD20-27
H output voltage
$I_{\mathrm{Q}}=0.5 \mathrm{~mA}$
L output voltage
$I_{\mathrm{Q}}=1.6 \mathrm{~mA}$
Output signals
WD1, $\overline{\text { WD2 }}, \overline{\text { WD3 }}, \overline{\text { WDO }}$
(Open-drain outputs)
L output voltages
$I_{\mathrm{Q}}=1.6 \mathrm{~mA}$
Output signal CLKO
H output voltage
$I_{\mathrm{QH}}=0.5 \mathrm{~mA}$
L output voltage
$I_{Q L}=1.6 \mathrm{~mA}$
Load capacitance

|  | min. | max. | Unit |
| :--- | :--- | :--- | :--- |
| $V_{I H}$ |  |  |  |
| $V_{\mathrm{IL}}$ | 0.2 | $V_{\mathrm{DD}}$ | $V$ |
| $\mathrm{C}_{\mathrm{I}}$ |  | 0.8 | V |
| $I_{\mathrm{I}}$ |  | 10 | pF |
|  |  |  | $\mu \mathrm{A}$ |
| $V_{\mathrm{QH}}$ | 2.4 | $V_{\mathrm{DD}}$ | V |
| $V_{\mathrm{QL}}$ | $V_{\mathrm{SS}}$ | 0.4 | V |
|  |  |  |  |
| $V_{\mathrm{QL}}$ | $V_{\mathrm{SS}}$ | 0.4 | V |
| $V_{\mathrm{QH}}$ | 2.4 | $V_{\mathrm{DD}}$ | V |
| $V_{\mathrm{QL}}$ | $V_{\mathrm{SS}}$ | 0.4 | V |
| $C_{\mathrm{L}}$ |  | 80 | pF |

## DC Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and mean supply voltage. All voltages refer to $V_{\mathrm{Ss}}$.

## AC Characteristics

$T_{A}=25^{\circ} \mathrm{C}$

|  |  | min. | max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ALE pulse width | $t_{\text {LHLL }}$ | 60 |  | ns |
| Address setup to ALE low | $t_{\text {AVLL }}$ | 30 |  | ns |
| Address hold time after ALE Jow | $t_{\text {LLAX }}$ | 40 |  | ns |
| $\overline{\mathrm{RD}}$ pulse width | $t_{\text {RLRH }}$ | 2 Tosc +20 |  | ns |
| $\overline{\text { WR pulse width }}$ | $t_{\text {WLWH }}$ | $2 \mathrm{~T}_{\text {Osc }}+20$ |  | ns |
| ALE low to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ active | $t_{\text {LLWL }}$ | 60 |  | ns |
| $\overline{R D}$ active valid data out (chip select active) | $t_{\text {RLDV }}$ |  | $2 \mathrm{~T}_{\text {OSc }}$ | ns |
| Data hold after $\overline{\mathrm{RD}}$ inactive | $t_{\text {RHDX }}$ |  | 30 | ns |
| ALE low to valid data out | $t_{\text {LLDV }}$ |  | $3 \mathrm{~T}_{\text {OSC }}+20$ | ns |
| Valid data in after $\overline{W R}$ low | $t_{\text {DVWL }}$ | $1 / 2 \mathrm{~T}_{\text {OSC }}$ | $2 \mathrm{Tosc}^{*}$ ) | ns |
| WR low to ALE high | $t_{\text {WLLL }}$ | $3 \mathrm{~T}_{\text {OSC }}$ |  | ns |
| Data setup before $\overline{W R}$ high | $t_{\text {QVWH }}$ | 30 |  | ns |
| Data hold after WR high | $t_{\text {WHQX }}$ | 40 |  | ns |
| Delay $\overline{\mathrm{RD}}$ low to both chip selects active | $t_{\text {RLCH }}$ |  | 40 | ns |
| Delay $\overline{W R}$ low to both chip selects active | $t_{\text {WLCH }}$ |  | 40 | ns |
| Chip-select setup to $\overline{R D}$ | $t_{\text {CLRL }}$ | 0 |  | ns |
| Chip-select setup to WR | $t_{\text {CLWL }}$ | 0 |  | ns |
| Active pulse width of timer outputs | $t_{\text {ACT }}$ | 48 Tosc |  | ns |
| Pulse width TS 3 | $t_{\text {THTL }}$ | $2 \mathrm{~T}_{\text {Osc }}$ |  | ns |
| Oscillator pulse width | $t_{\text {OSC }}$ | 83 |  | ns |
| High time | $t_{\text {OSCH }}$ | 25 |  | ns |
| Low time | $t_{\text {OSCL }}$ | 25 |  | ns |
| Rise time | $t_{r}$ |  | 40 | ns |
| Fall time | $t_{f}$ |  | 40 | ns |

[^23]
## Pulse Diagrams

Read Cycle


Write Cycle


## Pulse Diagram

Oscillator
תiturrvitrravin

Timer

Single Shot Mode (TMR = "82 ${ }_{H} "$. High Byte $=$ Medium Byte $=" 00_{H}{ }^{\prime \prime}$, Low Byte="02 ${ }_{H}$ ")


Auto Reload Mode (TMR $=$ " $60_{H}$ ", High Byte $=$ Medium Byte $=" 00_{H} "$, Low 3yte= "05u")


Timer Start



## 8051 - Program for Timer Operation in Watchdog Mode

| HBYTE | EQU | 1E3H | : Address high byte reload register |
| :--- | :--- | :--- | :--- |
| TMR | EQU | 1E0H | : Address timer mode register |
| KR | EQU | $1 E C H$ | : Address control register |
| REST1 | EQU | 055 H | : 1 value to restart timer |
| REST2 | EQU | OAAH | : 2 value to restart timer |
| WDAUS | EQU | 060 H | : Value to switch off watchdog mode |

: Load reload register
MOV DPTR, \# HBYTE
CLR A
MOVX @ DPTR,A
DEC DPL
MOV A, \# OFFH
MOVX © DPTR,A
DEC DPL
MOVX © DPTR,A
: Switch on watchdog mode and start timer
MOV A, \# OAFH
DEC
DPL
MOVX @ DPTR,A
: Reset timer

| MOV | DPTR,\# KR |
| :--- | :--- |
| MOV | A,\# REST1 |
| MOVX | @ DPTR,A |
| MOV | A, \#REST2 |
| MOVX | @DPTR,A |

: Switch off watchdog mode and stop timer
MOV DPTR, \# KR
MOV A, \#REST1
MOVX @ DPTR,A
MOV A, \#WDAUS
MOV DPTR, \#TMR
MOVX @ DPTR,A
MOV A,\#REST2
MOV DPTR, \# KR
MOVX @ DPTR,A
;
END

## SIEMENS

## SDA 2208-2

IR Remote Control
Transmitter with IR Diode Driver
The SDA 2208 is designed as a remote control transmitter for direct driving of infrared transmitter diodes. The instructions are generated by an input matrix (i.e. keyboard) in the form of biphase codes. Distributed over 8 levels, there are a max. of 512 instructions available.

## Maximum ratings

Supply voltage range
Matrix rows
Matrix calumns
Programming pin (PPIN)
Oscillator input (CLKI)
Infrared output (IRA)
inhibited
in operation
Junction temperature
Storage temperature range
Thermal resistance
(system-air)

## Operating range

Supply voltage
Ambient temperature
Oscillator frequency

## Characteristics

$$
V_{\mathrm{S}}=7 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}
$$

Current consumption*) transmitting phase
standby mode
Output current IRA $2 \mathrm{~V}<\mathrm{V}_{2}<6 \mathrm{~V}$

Connecting resistance
(row-column or column-PPIN)

[^24]
## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | GND |
| 2 | Output IRA |
| 3 | Supply voltage $V_{S}$ |
| 4 | R2 |
| 5 | R7 |
| 6 | R1 |
| 7 | R6 |
| 8 | R8 |
| 9 | R4 |
| 10 | R3 |
| 11 | R5 |
| 12 | PPIN |
| 13 | CH |
| 14 | CE |
| 15 | CB |
| 16 | CC |
| 17 | CG |
| 18 | CD |
| 19 | CF |
| 20 | Oscillator input CLKI |

## Description of functions

## Voltage supply

Voltage consumption ceases in the quiescent state and is activated subsequent to connecting the component's matrix. When the matrix is disconnected, the IC automatically completes the message and returns into the quiescent state.

## Clock input

The clock input is equipped with a ceramic resonator. This resonator oscillates with its parallel resonace. In addition, the clock signal can be injected at pin CLK I. The oscillator can be also operated by using an LC circuit with an isolating capacitor.

## Input matrix

The matrix is comprised of 8 rows and 8 columns. Column $A$ is used as supply voltage $V_{s}$. In order to transmit a message, the respective rows and columns have to be connected. The sender is switched on and a message is output. The length of the message depends on the duration of the matrix connection. A message is comprised of a start instruction, a variable number of information instructions (depending on the duration of the matrix connection) and an end instruction.

## Programming via PPIN

The programming pin is used to provide access to all instruction sets or 512 instructions since the $8 \times 8$ matrix limits the use to one instruction set or 64 different instructions. By subdividing the instruction sets into 8 levels of 64 instructions each, a specific level can be selected by either keeping the PPIN open or by combining it with one of the seven column inputs (SPB to SPH). When connecting PPIN with one column alone, the standby supply current $I_{\mathrm{S}}$ does not increase.

## Safety features against incorrect operation

As a prerequisite for an error-free message output with at least one information instruction, the matrix connection has to be free of interferences and its clock-frequency-dependent, minimal duration should be approx. 60 ms at a clock frequency of 500 kHz . The applied integrated circuit is equipped with a preventive mechanism (key bouncing) against erroneous outputs, which automatically resets the circuit during each detected interference. Equally, operating errors caused by connecting more than one row and one column are detected. The message will be ended through continuous transmitting of end instructions. Operating errors can be cancelled only by disconnecting all matrix connections. The level selection key (PPIN function) will be effective only if it is pressed prior to or simultaneously with the matrix key. Also, a simultaneous pressing of several selection keys has the same effect on the message as an erroneous matrix operation. The protective mechanism becomes effective at $V_{S} \geq 6 \mathrm{~V}$.

## Composition of a message

Subsequent to switch-on, the instruction No. 511 (10-bit word length with start bit) is output as start instruction to indicate to the receiver the onset of transmission. Depending on the duration of the matrix connection, a series of identical instructions will follow. If a message is ended by disconnecting the matrix connection, not more than one additional information instruction will be issued to be followed immediately by the end instruction. This end instruction is identical with the start instruction.

## Instruction structure

Each instruction consists of a presignal, an infrared pause, a start bit and 9 information bits. During the duration of the presignal ( $256 / f C L K$ ), the receiver performs a simple amplitude adjustment of the input amplifier.
The infrared pause appears between the end of the presignal and the onset of the start bit. Again, the receiver is provided with enough time to recognize transmission distortions based on the limits of the transmission range.

The start bit has been permanently programmed as :1: and is used as synchronization support for the receiver.
The bit structure has been illustrated in the pulse diagram.

## Output driver stage

The fully integrated driver stage enables the direct connection of the infrared transmitter diodes to the infrared output IRA. The diode current is maintained at a constant level within a defined range to stabilize the transmitting power of the infrared diodes.

## Pulse diagrams

## Basic operating process


for 500 kHz
$\mathrm{b}=60.928 \mathrm{~ms}$
$\mathrm{c}=26.624 \mathrm{~ms}$
$\mathrm{d}=177.664 \mathrm{~ms}$
a) bounce
b) minimum key operating time to complete message with one information instruction
c) delay between the on-set of interference-free matrix connection and begin of message transmission
d) message with one information instruction
e) message with several identical information instruction

## Composition of message


for 500 kHz
$a=c=f=13.312 \mathrm{~ms}$
$b=19.968 \mathrm{~ms}$
$\mathrm{d}=\mathrm{e}=177.76 \mathrm{~ms}$
a) start instruction 10 bits
b) time interval between start and information instruction
c) information instruction 10 bits
d) time interval between identical information instruction
e) time interval between information and end instruction
f) end instruction 10 bits

The timespan of an interference-free matrix connection determines the number of identical information instructions.

## Pulse diagrams

Instruction structure in biphase code


Time duration single bit e: $\quad 512 / f_{\text {CLK }}$
presignal V: $\quad 256 / f_{\text {CLK }}$
infrared pause: $5 \times 256 / f_{\text {CLK }}$
start bit $S$ is always 1
bits A to I are addressable

Structure of the modulated half bit (as well as the presignal)

$a=c=4 / f_{\text {CLK }}$
b $=16 / f_{\text {CLK }}$
$d=256 / f_{\text {CLK }}$
16 pulses per half bit

The $H$ signal indicates a constant current source at $Q_{I R A}$. The infrared transmitter diode is then active.

## Block diagram



Since the infrared transmitter diodes have to be driven with pulse currents of approx. 1 A , the following has to be complied with during the layout of the PC board:

1) The smoothing capacitor between $V_{S}$ and ground should be located as closely as possible to the pins of the IC.
2) The supply line to the transmitter diodes is not to cause cross-talk in the key matrix.
3) No residual currents are to flow over the connection ceramic oscillator/ground pin.

Truth table

| No. of the instruction | Matrix connection row - column | Binary code IRA information instruction ABCDEFGHI |
| :---: | :---: | :---: |
| 0 | 1A | 000000000 |
| 1 | 1B | 100000000 |
| 2 | 1C | 010000000 |
| 3 | 1D | 110000000 |
| 4 | 1E | 001000000 |
| 5 | 1F | 101000000 |
| 6 | 1G | 011000000 |
| 7 | 1H | 111000000 |
| 8 | 2A | 000100000 |
| 9 | 2B | 100100000 |
| 10 | 2C | 010100000 |
| 11 | 2D | 110100000 |
| 12 | 2E | 001100000 |
| 13 | 2F | 101100000 |
| 14 | 2G | 011100000 |
| 15 | 2H | 111100000 |
| 16 | 3A | 000010000 |
| 17 | 3B | 100010000 |
| 18 | 3C | 010010000 |
| 19 | 3D | 110010000 |
| 20 | 3E | 001010000 |
| 21 | 3F | 101010000 |
| 22 | 3G | 011010000 |
| 23 | 3 H | 111010000 |
| 24 | 4A | 000110000 |
| 25 | 4B | 100110000 |
| 26 | 4C | 010110000 |
| 27 | 4D | 110110000 |
| 28 | 4E | 001110000 |
| 29 | 4F | 101110000 |
| 30 | 4G | 0111110000 |
| 31 | 4H | 1111110000 |
| 32 | 5A | 000001000 |
| 33 | 5B | 100001000 |
| 34 | 5C | 010001000 |
| 35 | 5D | 110001000 |
| 36 | 5E | 001001000 |
| 37 | 5F | 101001000 |
| 38 | 5G | 011001000 |
| 39 | 5 H | 111001000 |
| 40 | 6A | 000101000 |

Truth table (cont'd)

| No. of the instruction | Matrix connection row - column | Binary code IRA information instruction ABCDEFGHI |
| :---: | :---: | :---: |
| 41 | 6B | 100101000 |
| 42 | 6C | 010101000 |
| 43 | 6D | 110101000 |
| 44 | 6E | 001101000 |
| 45 | 6F | 101101000 |
| 46 | 6G | 011101000 |
| 47 | 6 H | 111101000 |
| 48 | 7A | 000011000 |
| 49 | 7B | 100011000 |
| 50 | 7C | 010011000 |
| 51 | 7D | 110011000 |
| 52 | 7E | 001011000 |
| 53 | 7F | 101011000 |
| 54 | 7G | 011011000 |
| 55 | 7H | 111011000 |
| 56 | 8A | 000111000 |
| 57 | 8B | 100111000 |
| 58 | 8C | 010111000 |
| 59 | 8D | 110111000 |
| 60 | 8E | 0011111000 |
| 61 | 8F | 101111000 |
| 62 | 8G | 0111111000 |
| 63 | 8H | 111111000 |


|  | G | H | I |
| :--- | :--- | :--- | :--- |
|  | Instruction 0 to 63: PPIN free | 0 | 0 |
| 0 |  |  |  |
| Instruction 64 to 127: PPIN connected with CB | 1 | 0 | 0 |
| Instruction 128 to 191: PPIN connected with CC | 0 | 1 | 0 |
| Instruction 192 to 255: PPIN connected with CD | 1 | 1 | 0 |
| Instruction 256 to 319: PPIN connected with CE | 0 | 0 | 1 |
| Instruction 320 to 383: PPIN connected with CF | 1 | 0 | 1 |
| Instruction 384 to 447: PPIN connected with CG | 0 | 1 | 1 |
| Instruction 448 to 511: PPIN connected withCH | 1 | 1 | 1 |

In every instruction set, the assignment instruction - matrix connection (row - column) is analogous to the group 0 to 63 .

## Example:

Instruction 64 is generated, when PPIN is connected with CB, and R1 with CA.

## SDA 3208

## Infrared Transmitter

- CMOS-Silicon Gate Technology
- Supply Voltage 3.0V-5.5V
- Standby Current $<1 \mu \mathrm{~A}$
- Number of Commands: 25600 Commands Distributed over 8 System Levels with 16 Addresses Each and 200 Commands per Address
- On-Chip Key Debouncing Circuitry
- Protection against Erroneous Operation
- Two Separate Outputs for Modulated and Unmodulated Signals
- Single Pin Oscillator for Connecting a Ceramic Resonator or LC Resonant Circuitry
- High Transmit Reliability Due to Bi-Phase Encoding


The integrated circuit has been designed as remote-controlled transmitter using bi-phase encoding and an onchip driver circuitry.

An additional output transmits the command encoding without carrier signals for e.g. direct transmission to a line. The command information is established via a $10 \times 13$ input matrix. In addition to four freely-selectable identification bits ( $\mathrm{SH}, \mathrm{S} 1-\mathrm{S} 3$ ), a maximum of 14 different addresses with 100 commands each are possible. Two different operating modes can be selected via a programming input.

## Block Diagram



## Circuit Description

## Supply Voltage

The current consumption of the component is $<1 \mu \mathrm{~A}$ during the quiescent state. The circuit is activated and transmits a telegram according to the keyboard matrix input signal and the programming pin configuration.

## Clock Input

A ceramic resonator has been connected to the clock input. The ceramic resonator oscillates at its parallel resonance. In addition, a clock signal present at PIN CLCK can be injected via a coupling capacitor. The oscillator can also be operated with an LC circuit, a serial capacitor, or dc decoupling.

## Programming via PRG

Since the IC is normally operated via the input-matrix only, the programming mode should be considered as means to define the basic operating mode of the transmitter.

There are two possibilities:

## 1. Input PRG strapped to LOW

This configuration represents the standard operating mode. In order to transmit a telegram, the address as well as a command key should be ac-
tivated. As an alternative, the address can be hard-wired via a switch. The command key must be depressed to enable the address matrix. The circuit takes on current and the key debounce function goes into effect for the matrix keys of the address and command matrix.
2. Input PRG strapped to HIGH

This configuration is defined as latch mode. In this case, a telegram is transmitted by simply activating one of the matrix keys. When depressing an address key, the circuitry transmits the requested address together with the command code 255 (according to the shift key depressed in the identification bit matrix). The two command codes cannot be set via the command matrix. The requested address is also stored in the circuitry. When the command keys are subsequently depressed, the command codes are always transmitted together with the internally stored address. The address can be changed by depressing a new address key. No telegram is transmitted when the address and command key are simultaneously depressed. However, since the matrix fields are activated, the quiescent current increases.

## Command Matrix

This matrix comprises 10 rows (Z1-Z10) and 10 columns (SA-SJ), whereby $S A=V_{D D}$. The matrix operating mode is valid when a row is connected to a column. 100 different command codes can be realized. The length of a telegram depends on the duration of a valid matrix connection. The telegram com-
prises a start command, a varying number of information commands (depending on the duration of the matrix connection) and an end command.

## Address Coding Matrix

The $8 \times 2$ address coding matrix comprises columns A through $H$ and program rows PP1 and PP2. The 4 address bits G-7J are programmed via this address coding matrix. In the standard mode (PRG = LOW), the rows and columns of the address coding matrix can be permanently connected (without increasing the standby current), since an additional command matrix key has to be depressed to activate the transmitter.

## Identification Bit Matrix

The 4 point matrix comprises 4 columns SG-SI and the programming row PP3. Both, the single or multiple operating mode for this matrix directly effect the 4 allocated command bits S1-S3 and SH.

## Protection Against Erroneous Operation

In order to prevent accidental telegrams, the circuitry includes the following lock-out features:

1. To avoid the use of expensive bounce-free matrix keys, a debouncing circuitry was integrated which resets the internal sequence control within the first 18 ms (for $\mathrm{f}_{\mathrm{CL}}=500 \mathrm{kHz}$ ) in the case of faulty matrix connections. Command encoding is therefore only performed after satisfactory rowcolumn connections.
2. Simultaneous multiple operations in the command or address coding matrix are recognized as erroneous operations. The end command is output continuously until all keys contributing to the erroneous operation are released. However, multiple operations can be executed in the identification bit matrix without resulting in an erroneous operating status, if the columns have been decoupled by means of diodes.
3. In the standard operating mode (PRG = LOW), a telegram is transmitted only when establishing connection in both the command and the address coding matrix.

The telegram is not transmitted by just activating the command matrix, although the standby current increases noticeably.

## Telegram Structure

After switch-on, the start command is output (address 15 , command 254, all identification bits +1 ) to indicate the beginning of information transfer to the receiver. The command output is followed by a number of identical information commands, the number of which depends on the duration of the matrix connection. If a telegram is ended by terminating the matrix connection, a maximum of 1 additional information command will output followed by an end command. The end command is identical to the start command.

## Command Structure

Each command comprises a pilot signal, an infrared interval, 1 start bit, 7 command bits, 1 shift bit, 4 address bits, and 3 freely-selectable identification bits (the shift bit is part of the 4 freely-selectable bits of the identification bit matrix).

The pilot has a duration of $256 / \mathrm{fCL}$ and allows for easy control of the input amplifier level in the receiver section. The infrared interval lies between the end of the pilot signal and the beginning of the start bit and enables the receiver to recognize interferences when reaching the limit of the transmission range. The start bit is permanently set to log. " 1 " and functions as synchronization support for the receiver. The bit structure is shown in the pulse diagram.

## Output Stages

The control signal for an IR driver stage (with pnp driver transistor) is present at output IRA. The signal is modulated with the frequency fCLK/128 and the pulse duty factor 1:4.

The unmodulated binary signal (envelope) is supplied at the second output BDA for e.g. direct transmission to a line (quiescent level is HIGH).

## Absolute Maximum Ratings*

Maximum ratings cannot be exceeded without causing irreversible damage to the integrated circuit.
Maximum Rating for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Pos | Parameter | Symbol | Limits |  | Units |
| :---: | :--- | :--- | :--- | :---: | :---: |
|  |  |  | Min | Max |  |
| 1 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -50 | +125 | ${ }^{\circ} \mathrm{C}$ |
| 2 | Total Power Dissipation | $\mathrm{P}_{\text {tot }}$ |  | 500 | mW |
| 3 | Power Dissipation per Output | $\mathrm{P}_{\mathrm{Q}}$ |  | 50 | mW |
| 4 | Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 5 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 6 | V |

## Functional Range

Within the functional range, the integrated circuit operates as described; deviations from the characteristic data are possible.

| Pos | Parameter | Symbol | Limits |  | Units |
| :---: | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 3.0 | 5.5 | V |
| 2 | Operating Frequency | $\mathrm{f}_{\mathrm{CL}}$ | 160 | 560 | KHz |
| 3 | Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}$ and the listed supply voltage.

| Pos | Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| 1 | Current Consumption without IR Output Stage | ${ }^{\text {IDDB }}$ |  |  | 1.5 | 10 | mA |
| 2 | Leakage Current in Standby Mode | ldds | . | 0 | 1 | 1 | $\mu \mathrm{A}$ |
| 3 | Output Current at IRA | $\begin{aligned} & \mathrm{I}_{\mathrm{QL}} \\ & \mathrm{I}_{\mathrm{QH}} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{Q L}=V_{D D}-1 V \\ & V_{Q H}=V_{D D}-0.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4 \\ 200 \end{gathered}$ | $\begin{gathered} 6 \\ 1000 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| 4 | Output Current at BDA | $\begin{aligned} & \mathrm{I}_{\mathrm{QL}} \\ & \mathrm{I}_{\mathrm{QH}} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{Q L}=0.5 \mathrm{~V} \\ & V_{Q H}=V_{D D}-0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 6 \\ & 4 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| 5 | Connection Resistance Row-Column or Column-PRG | $\mathrm{R}_{\mathrm{c}}$ |  | 0 |  | 1000 | $\Omega(1)$ |
| 6 | Load Capacitance of Row and Column Pins (Z1-10, SA-SJ, PP1/2, PRG) | $\mathrm{C}_{\mathrm{L}}$ |  | 0 |  | 20 | pF |

## Note:

1. When applying the muptiple operating mode in the identification bit matrix, the columns involved should be decoupled by diodes to prevent error recognition. The anodes should be tied to PP3.

Code-Table for the Command Bit

| Row | Column | Bit ABCDEFX | Command No. | Row | Column | Bit ABCDEFX | Command No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | A | 0000000 | 0 | 6 | A | 0001010 | 40 |
| 1 | B | 1000000 | 1 | 6 | B | 1001010 | 41 |
| 1 | C | 0100000 | 2 | 6 | C | 0101010 | 42 |
| 1 | D | 1100000 | 3 | 6 | D | 1101010 | 43 |
| 1 | E | 0010000 | 4 | 6 | E | 0011010 | 44 |
| 1 | F | 1010000 | 5 | 6 | F | 1011010 | 45 |
| 1 | G | 0110000 | 6 | 6 | G | 0111010 | 46 |
| 1 | H | 1110000 | 7 | 6 | H | 1111010 | 47 |
| 1 | 1 | 0000101 | 80 | 6 | 1 | 0101101 | 90 |
| 1 | J | 1000101 | 81 | 6 | $J$ | 1101101 | 91 |
| 2 | A | 0001000 | 8 | 7 | A | 0000110 | 48 |
| 2 | B | 1001000 | 9 | 7 | B | 1000110 | 49 |
| 2 | C | 0101000 | 10 | 7 | C | 0100110 | 50 |
| 2 | D | 1101000 | 11 | 7 | D | 1100110 | 51 |
| 2 | E | 0011000 | 12 | 7 | E | 0010110 | 52 |
| 2 | F | 1011000 | 13 | 7 | F | 1010110 | 53 |
| 2 | G | 0111000 | 14 | 7 | G | 0110110 | 54 |
| 2 | H | 1111000 | 15 | 7 | H | 1110110 | 55 |
| 2 | 1 | 0100101 | 82 | 7 | 1 | 0011101 | 92 |
| 2 | $J$ | 1100101 | 83 | 7 | $J$ | 1011101 | 93 |
| 3 | A | 0000100 | 16 | 8 | A | 0001110 | 56 |
| 3 | B | 1000100 | 17 | 8 | B | 1001110 | 57 |
| 3 | C | 0100100 | 18 | 8 | C | 0101110 | 58 |
| 3 | D | 1100100 | 19 | 8 | D | 1101110 | 59 |
| 3 | E | 0010100 | 20 | 8 | E | 0011110 | 60 |
| 3 | F | 1010100 | 21 | 8 | F | 1011110 | 61 |
| 3 | G | 0110100 | 22 | 8 | G | 0111110 | 62 |
| 3 | H | 1110100 | 23 | 8 | H | 1111110 | 63 |
| 3 | 1 | 0010101 | 84 | 8 | I | 0111101 | 94 |
| 3 | $J$ | 1010101 | 85 | 8 | $J$ | 1111101 | 95 |
| 4 | A | 0001100 | 24 | 9 | A | 0000001 | 64 |
| 4 | B | 1001100 | 25 | 9 | B | 1000001 | 65 |
| 4 | C | 0101100 | 26 | 9 | C | 0100001 | 66 |
| 4 | D | 1101100 | 27 | 9 | D | 1100001 | 67 |
| 4 | E | 0011100 | 28 | 9 | E | 0010001 | 68 |
| 4 | F | 1011100 | 29 | 9 | F | 1010001 | 69 |
| 4 | G. | 0111100 | 30 | 9 | G | 0110001 | 70 |
| 4 | H | 1111100 | 31 | 9 | H | 1110001 | 71 |
| 4 | I | 0110101 | 86 | 9 | 1 | 0000011 | 96 |
| 4 | $J$ | 1110101 | 87 | 9 | $J$ | 1000011 | 97 |
| 5 | A | 0000010 | 32 | 10 | A | 0001001 | 72 |
| 5 | B | 1000010 | 33 | 10 | B | 1001001 | 73 |
| 5 | C | 0100010 | 34 | 10 | C | 0101001 | 74 |
| 5 | D | 1100010 | 35 | 10 | D | 1101001 | 75 |
| 5 | E | 0010010 | 36 | 10 | E | 0011001 | 76 |
| 5 | F | 1010010 | 37 | 10 | F | 1011001 | 77 |
| 5 | G | 0110010 | 38 | 10 | G | 0111001 | 78 |
| 5 | H | 1110010 | 39 | 10 | H | 1111001 | 79 |
| 5 | 1 | 0001101 | 88 | 10 | 1 | 0100011 | 98 |
| 5 | $J$ | 1001101 | 89 | 10 | $J$ | 1100011 | 99 |

Code-Table for the Address Bit

| Connection |  | Bit Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Row | Column | G | H | I | J |
| PP1 | A | 0 | 0 | 0 | 0 |
| PP1 | B | 1 | 0 | 0 | 0 |
| PP1 | C | 0 | 1 | 0 | 0 |
| PP1 | D | 1 | 1 | 0 | 0 |
| PP1 | E | 0 | 0 | 1 | 0 |
| PP1 | F | 1 | 0 | 1 | 0 |
| PP1 | G | 0 | 1 | 1 | 0 |
| PP1 | H | 1 | 1 | 1 | 0 |
| PP2 | A | 0 | 0 | 0 | 1 |
| PP2 | B | 1 | 0 | 0 | 1 |
| PP2 | C | 0 | 1 | 0 | 1 |
| PP2 | D | 1 | 1 | 0 | 1 |
| PP2 | E | 0 | 0 | 1 | 1 |
| PP2 | F | 1 | 0 | 1 | 1 |
| PP2 | G | 0 | 1 | 1 | 1 |
| PP2 | H | 1 | 1 | 1 | 1 |

Code-Table for the Identification Bit (S1-S3, SH) (by Permitted Multiple Operation)

| Connection |  |  |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PP3- } \\ & \text { SPG } \end{aligned}$ | $\begin{aligned} & \text { PP3- } \\ & \text { SPH } \end{aligned}$ | PP3SPI | $\begin{aligned} & \text { PP3- } \\ & \text { SPJ } \end{aligned}$ | S1 | S2 | S3 | SH |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Application Diagram



## Pin Description

| Symbol | Description |
| :--- | :--- |
| VSS | Ground |
| V DD | Positive supply voltage as well as column SA |
| SPB to SPJ | Column outputs for command, address coding, and identification bit matrix |
| Z1 to Z10 | Row inputs for command matrix |
| PP1 and PP2 | Row inputs for address coding matrix |
| PP3 | Row inputs for identification bit matrix |
| PRG | Programming pin for selecting the latch mode (PRG = High) or standard mode (PRG = Low) |
| CLCK | Oscillator input/output for connecting a ceramic resonator or injecting an external clock |
| BDA | Data output; the binary signal (envelope) of the telegram is present at the output without a <br> 30 kHz carrier (the transmit diodes are destroyed when the output is connected to the IR <br> output stage). |
| IRA | Output for driving an IR output stage with a pnp driver transistor |

Measurement Circuit


## Basic Operating Sequence

Matrix conection:


Times for:
$\mathrm{f}_{\mathrm{CL}}=500 \mathrm{kHz}$
$\mathrm{b} \approx 62 \mathrm{~ms}$
$c \approx 19 \mathrm{~ms}$
$d \approx 180 \mathrm{~ms}$
a) Key bouncing
b) Minimum time key must be depressed to complete telegram with one information command
c) Satisfactory matrix connection required for transmitting a telegram
d) Telegram with one information command
e) Telegram with several identical information commands

## Telegram Structure



Times for:
$\mathrm{f}_{\mathrm{CL}}=500 \mathrm{kHz}$
a) Start command 16 -Bit
b) Time interval between start and information command
$a=c=f \approx 19.5 \mathrm{~ms}$
c) Information command 16 -Bit
$b \approx 14 \mathrm{~ms}$
d) Time interval between information command/information command
$\mathrm{d}=\mathrm{e} \approx 110 \mathrm{~ms}$
e) Time interval between information command and end command
f) End command 16-Bit

The number of identical information commands depends on the duration of the interference-free matrix connection.

## Command Structure in Bi-Phase Code (Example is Based on an Information Command)



Time Duration:
Single Bit e: $\quad 512 /$ fCLK
Pilot Signal V: $\quad 256 /$ fCLK
Infrared Interval: $5 \times 256 /$ fclk

## Structure of Modulated Half Bit (as Well as Pilot Signal)



[^25]L-Signal indicates a current source at IRA

## Ordering Information

| Type | Order Number | Package |
| :---: | :---: | :---: |
| SDA 3208 | Q67100-A8095 | DIP 28 |

## SLE 5001, SLE 5002 Universal IR Locking System

## Pin Configuration



Micropack Package


0153-3

The CMOS components SLE 5001 and SLE 5002 are designed as transmitter and receiver for a universally applicable locking system. This system has been developed to minimize external components, offer maximum security and provide high user comfort.

By using a micropack package for the transmitter, it is possible to reduce its dimensions to the size of mechanical keys.

The data from the transmitter to the receiver is transferred by means of infrared light. Depending on the hardware periphery, the data can also be transferred via RF or ultrasound.

By pressing a key for a short time (approximately $100 \mu s$ ) the door locking system is triggered on or off. For application in vehicles as remote controlled central power locking systems the following additional features are possible:

Control of glove compartment, sun roof, windows, trunk and driver seat as well as rear mirror position.
The information flow from the transmitter to the receiver is based on a code scrambling technique. When synchronized, this method offers the user a high level of security.

## Description of System

Depending on the configuration of several optional inputs and the peripheral hardware of the SLE 5001/5002, the following operating modes are available.

- Locking system with uni-directional synchronization and hardwired matrix as basic code memory
- Locking system with uni-directional synchronization and E2PROM SDE 2506 as basic code memory
- Locking system with dialog synchronization and hardwired matrix as basic code memory
- Locking system with dialog synchronization and E2PROM SDE 2506 as basic code memory


## Code Replacement

A new code is used for each opening/locking process. After receiving a valid code, the lock is automatically set to the next code to be transmitted by the key. As a result, the code received a moment ago by the lock causes all previous codes to become ineffective, including secretly recorded codes.

The code sequence differs for each key/lock combination. The code sequence is mathematically derived from a number, characteristic for the combination in question, that is, from a "basic code". In principle, this method corresponds to the configuration of key notches and tumblers in mechanical systems. The "basic code" is stored in a hardwired matrix or in a non-volatile E2PROM.

## Programming of the "Basic Code" and "Key Number"

## a) With a Hardwired Matrix

Each matrix, both in the transmitter and receiver, must have the same knots. Minimum is one knot. Each matrix input may have only one knot (electrical connection).

## b) With EEPROM SDE 2506

For programming the EEPROM a programming device is necessary for sending the data and the cycle. With this device it is possible to program the EEPROM. A description of this device is available.

In addition, a sample and hold range " N " = 9 has been defined to the effect that the lock does not only accept the actual code but also a number " N " of successively transmitted codes. This means that 8 successive codes can be transmitted without influencing synchronization. The synchronization established between a lock and each key fitting this lock must be ensured independent of all other invalid keys which fit the lock. Five different keys for one lock are possible. To this end, the status of the code sequence of each key fitting the lock is stored in the lock. Each key has been assigned with a number which is transmitted together with the code.

Depending on the hardware periphery and the level of security required, there are two possibilities of recovering lost synchronization. For both methods synchronization is initiated by depressing the transmit key for approximately 5 seconds. During this time 9 pulses are sent out at the output "MonitorLED".

## a) Uni-Directional Method

This method uses the "basic code" as the only fixed common characteristic for the lock/key combination. Synchronization is reestablished by deriving a "reset code" from the basic code. However, in view of secret recording (electronic wax impression) this method is not without risk since the reset code forms a sequence with the next code which opens the lock.

## b) Dialog Method

This type of synchronization provides the user with a high level of security. However, an additional transmitter/receiver is required. Although their low output


0153-1
this inconvenience is alleviated by the fact that this type of synchronization is rarely necessary (e.g., when changing batteries).

## Synchronization Process

Initially, the key should be located close to the lock (several cm ). The dialog begins when the key transmits an initiation code to the lock. The lock acknowledges the code with a random number which is linked to the basic code in the lock and key. The key transmits the resulting identification number to the lock where the number is compared to the one computed by the lock. If the two numbers correspond, the lock is activated, reestablishing synchronization.

Since the key has to accurately acknowledge the particular random number transmitted at that moment by the lock, it cannot be activated by secretly recorded dialogs. It can be seen, the dialog method constitutes a high level of security which cannot be attained with the uni-directional method. Anyone attempting to misuse the opening/locking system is faced with the difficulty of solving the "basic code" and an unknown, complicated mathematical law.

## Transmitter (Key)

The basic version of the transmitter comprises the SLE 5001, a basic code memory and an IR transmit stage with the IR transmitter diode SFH 484.

An additional IR receiver (with limited output power) is required for dialog synchronization. For monitoring the function 3 pulses are sent out on the output "Monitor-LED".

## Receiver (Lock)

The receiver comprises the SLE 5002, the IR preamplifier TDE 4061 and a low-power IR receiver for dialog synchronization.

The basic code is stored in either a hardwired matrix or in the EPPROM SDE 2506.

Following outputs (active low) are available:
\(\left.$$
\begin{array}{ll}\begin{array}{l}1 \times \text { Close } \\
1 \times \text { Open } \\
5 \times \text { Key No. (1, 2, 3, 4, 5) }\end{array}
$$ <br>

1 \times Trigger Pulse\end{array}\right\}\)\begin{tabular}{l}
Duration Approx. <br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>

| Duration: 20 ms, |
| :--- |
| Delay: 20 ms |

\end{tabular}

$1 \times$ Error Indicator (Blink Signal):
a) Data line low (short circuit against ground); intermitted 4 blink signals with 0.5 seconds duration and 4 seconds break.
b) More than one knot in a hardwired matrix input of the receiver occurs a constant blink signal with a break of 1 second.
c) More than one knot in a hardwired matrix input of the transmitter occurs a constant signal 4 periods long like a).

## Description of the Data Transfer

(Figure 2)
One full IR transmit cycle comprises 4 bytes and 4 synchronization pulses. Each byte is preceded by a synchronization pulse. The transmitted byte is stored during the delay time ( 1.5 ms ) following each byte transfer. The individual data bits are modulated with a carrier frequency of 125 kHz and transmitted as infrared light pulses by a transmit diode (SFH 484). Each data bit consists of 12 IR pulses of $2.4 \mu \mathrm{~s}$ duration and has a peak current of approximately 2A. Since the next bit will be transmitted after approximately 1.5 ms , the resulting maximum peak current is approximately 38 mA . $12 \times$ $2.4 \mu \mathrm{~s} / 1500 \mu \mathrm{~s}) \times 2000 \mathrm{~mA}$. The bit transmission is ended with a logic " 0 ". Under worst case conditions (all bits " 1 ") a battery of $2 \mathrm{~mA}(12 \times 2.4 \mu \mathrm{~s} \times$ $2000 \mathrm{~mA} \times 36$ ) is required for transmitting a 4 byte data word.

The infrared pulses emitted by the transmit diode are converted into current pulses by the IR receive diode SFH 205. The IR pre-amplifier amplifies and demodulates the received signal. Figure 3 shows a possible discrete solution for this purpose.

However the application of the TDE 4061 provides the highest level of integration. The demodulator is integrated, and the TDE 4061 can be connected directly to the receiver SLE 5002.

The processed data word is forwarded to the receiver in the lock and compared to the valid code in the sample and hold (9) range. If the data word and the stored code correspond, the lock is either open end or locked.

## Absolute Maximum Ratings*

Ambient Temperature..........$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature $\ldots \ldots . . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Power Consumption ................................ 1 W
Input/Output Voltages ....... -0.8 V to $\mathrm{V}_{\mathrm{DD}}+0.8 \mathrm{~V}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Specifications

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{D D}$ | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, 2.5 \mathrm{~V}$ to 6 V |  |  |  |  |
| Current Consumption | IDD | $\begin{aligned} & 3 \mathrm{MHz}, 5 \mathrm{~V} \\ & 1 \mathrm{MHz}, 5 \mathrm{~V} \\ & 500 \mathrm{kHz}, 5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V} \\ & 4.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\mathrm{DD}} \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 0.7 \end{aligned}$ | 1.4 | $\begin{aligned} & 3.75 \\ & 0.9 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Standby | IdDS | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IL}} \leq 0.4 \mathrm{~V} \\ & 4.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{H}} \leq \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |  | 1 | 2 | $\mu \mathrm{A}$ |
| Input Level Low | $V_{\text {IL }}$ |  | -0.5 |  | 0.75 | V |
| Input Level High | $\mathrm{V}_{\mathrm{H}}$ |  | $0.7 \times V_{D D}$ |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Output Level Low | $\mathrm{V}_{\text {OL }}$ | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  |  | 0.45 | V |
| Output Level High | VOH | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | $0.75 \times V_{\text {DD }}$ |  |  | V |

## Infrared Code Transmission


b) Synchronization dialog

max. 40 cm
a) Remote Control for Lock (Locking \& Unlocking)
b) Dialog for Synchronization of Remote Control

Figure 1


Figure 2

## Discrete IR Pre-Amplifier Application



Figure 3

## Application Circuit with Hardwired Matrix as Basic Code Memory



Transmitter (Key) SLE 5001
*The IR receiver can be omitted for uni-directional synchronization. Not used pin's remain unconnected.

## Application Circuitry with E2PROM SDE 2506 as Basic Code Memory


*The IR receiver can be omitted for uni-directional synchronization. Not used pins remain unconnected.

## Application Circuit with Hardwire Matrix as Basic Code Memory



Receiver (Lock) SLE 5002
0153-10
*Dialog-synchronization
Dialog unit can be omitted for uni-directional synchronization.
Not used pins remain unconnected.

Application Circuitry with E2PROM as Basic Code Memory


Transmitter (Lock) SLE 5002
*The IR receiver can be omitted for uni-directional synchronization. Not used pins remain unconnected.

## Ordering Information

| Type | Function | Ordering Code | Package |
| :--- | :--- | :--- | :--- |
| SLE 5001 | Transmitter | Q 67100-H 8532 | DIP 40 |
| SLE 5001 K | Transmitter | Q 67100-H 8533 | Micropack |
| SLE 5001 W | Transmitter | Q 67100-H 8534 | PLCC 44 |
| SLE 5002 | Receiver | Q 67100-H 8529 | DIP 40 |
| SLE 5002 K | Receiver | Q 67100-H 8530 | Micropack |
| SLE 5002 W | Receiver | Q 67100-H 8531 | PLCC 44 |

## SIEMENS

## TDA 4050 B <br> Infrared Preamplifier

The TDA 4050 B is suitable for use as infrared preamplifier in remote control facilities for radio and TV sets.
The IC includes a controlled driver stage with subsequent amplifier stage as well as an amplifier for the threshold value. The circuit is largely balanced.

## Features

- Internal AGC
- Superior large signal stability
- Short-circuit proof signal output
- Simple connection for an active band filter
- Few external components


## Maximum ratings

Supply voltage Junction temperature
Storage temperature range
Thermal resistance (system-air)

| $V_{\mathrm{s}}$ | $161)$ | V |
| :--- | :--- | :--- |
| $T_{\mathrm{T}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ | 140 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range Input frequency range

| $V_{\mathrm{S}}$ | to 16 <br> $T_{\text {amb }}$ | 0 to 70 |
| :--- | :--- | :--- |
| $f_{\mathrm{i}}$ | 0 to 100 | ${ }^{\circ} \mathrm{C}$ |
| CHz |  |  |

[^26]Characteristics $\left(V_{S}=15 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \boldsymbol{f}_{\mathrm{R}}=31 \mathrm{kHz}\right)$ referred to measurement circuit

Current consumption ( $R_{\mathrm{L}} \geqq 10 \mathrm{k} \Omega$ )
Input voltage for control start Input voltage for output signal

Filter output voltage (in control range)
Gain
Gain
Total control range
Control voltage without input signal
Control voltage ( $\mathrm{V}_{8 \mathrm{rms}}=100 \mu \mathrm{~V}$ )
Control voltage ( $v_{8 \mathrm{rms}}=10 \mathrm{mV}$ )
Control voltage ( $\mathrm{v}_{8 \mathrm{rms}}=1 \mathrm{~V}$ )
Operating points
Output current ( $V_{3}=V_{\mathrm{S}}$ )
Output dc voltage for $L$ level
Output dc voltage for H level
Charge current

$$
\left(v_{8 \mathrm{rms}}=100 \mathrm{mV} ; V_{2}=1.6 \mathrm{~V}\right)
$$

Discharge current
( $V_{8 \mathrm{rms}}$ from 1 mV to 0 )
( $T=50 \mathrm{~ms}$ )
Input resistance
Output resistance
Rated resistance of the double-T
network at pin 4 (unbalanced to ground)

|  | .min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{6}$ | 6 | 9 | 12 | mA |
| $V_{8 \text { rms }}$ |  | 50 |  | $\mu \mathrm{V}$ |
| $v_{\text {grms }}$ |  |  | 85 | $\mu \mathrm{V}$ |
| $v_{4 \mathrm{rms}}$ | 350 | 450 | 550 | mV |
| $\mathrm{G}_{4 / 8}$ | 74 | 77 | 85 | dB |
| $\mathrm{G}_{3 / 4}$ |  | 21 |  | dB |
| $\Delta G$ | 74 | 77 | 85 | dB |
| $V_{2}$ | 1325 | 1425 | 1525 | mV |
| $V_{2}$ | 1.5 |  | 2.1 | mV |
| $V_{2}$ | 1.9 |  | 2.45 | V |
| $V_{2}$ | 2.1 |  | 2.6 | V |
| $V_{4 / 5 / 7}$ $I_{3}$ | 2.2 | 20 | 2.8 | V mA |
| $V_{3 L}$ |  | 150 | 500 | mV |
| $V_{3 H}$ | 14.6 |  |  | V |
| $-I_{2}$ | 0.4 |  | 1.0 | mA |
| $I_{2}$ | 0.4 |  | 3.0 | $\mu \mathrm{A}$ |
| $R_{\text {i }}$ |  | 1.8 |  | k $\Omega$ |
| $\mathrm{R}_{\mathrm{q} 3}$ |  | 10 |  | k $\Omega$ |
| $\mathrm{R}_{4}$ | 2 |  |  | $\mathrm{k} \Omega$ |

## Pin configuration

| Pin No. | Function |
| :--- | :--- |
| 1 | Ground |
| 2 | Connection for capacitance for prestage control |
| 3 | Output threshold amplifier |
| 4 | Output active filter |
| 5 | Input active filter |
| 6 | Supply voltage, positive |
| 7 | Unlocking of operating point control |
| 8 | Signal input |




## Application circuit II

without coil


## Notes

Circuit I uses an LC resonant circuit and is of superior quality due to its high selectivity feature (approx. 3 kHz bandwidth at -3 dB ).
Circuit 2 offers the lower cost solution without coil incl. broadband input selection. Higher requirements as to steady radiation and large signal stability can be met by means of resistor-diode-resistor connection (RDR).

## TD 4060/TDE 4060/TDE 4060 G Infrared Signal Receiver

- Only 5V Supply Voltage
- Supply Current Max. 0.6 mA
- DIP 8 or SO 8 Package
- Simplified Bandpass Circuitry without External Inductance
- Extended Temperature Range $-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ (TDE 4060)


The digital signals transmitted to an infrared receiving diode must be amplified. The application range of the TVA 4060 designed for this purpose covers the entire area of infrared signal transmission. The IC is therefore especially suitable for use in radio, TV, video as well as automobile electronics.

Through the application of a high-speed bipolar circuitry, high frequencies are processed at low curent consumption. The number of external components used with older versions has also been reduced.

## Block Diagram



0075-4

## Description of Functions and Applications

## Dimension and Structure

The IC can be used in all infrared systems. Depending on the chosen carrier frequency, several optimal applications are possible.

## Infrared Receiver Diode

This diode, together with the cathode, leads, for example, to the supply voltage of the IC. This means that any interference of this line is delivered to the input infra by the junction capacitance of the diode. Therefore, we recommend to put an RC low pass between the plus supply and the cathode of the diode.


## Input Infra

This input is high-impedance and requires only nanoampere driving currents. Therefore, we recommend to put the anode of the IR diode directly at the input.

## Capacitance $\mathbf{C S}_{\mathbf{S}}$

This capacitance $C_{S}$ causes the preamplifier to become an RC-high pass filter; moreover, it also works in connection with $\mathrm{C}_{\text {reg }}$ and the double T-element. The transient response in particular is influenced by the application used. When working with standard IR systems the following values should be observed:
Carrier Frequency Approx. $30 \mathrm{KHz}: \mathrm{C}_{\mathrm{S}}=100 \mathrm{nF}$ Carrier Frequency Approx. $120 \mathrm{KHz}: \mathrm{C}_{\mathrm{S}}=10 \mathrm{nF}$

## Capacitance Creg

It is possible to control the gain of the preamplifier: the higher the IF input signal the higher the gain con-
trol. The time constant is determined by $\mathrm{C}_{\text {reg. }}$. If a biphase code is used (i.e. TV sets), we recommend to have 470 nF . If signal codes, which do not have any presignals for regulation, are used, $\mathrm{C}_{\text {reg }}$ can be decreased to 10 nF . It may happen that the IC oscillates if low capacitances are used.

## Double-T-Element at RC1 and RC2

The double-T-Filter solution has proven to be the best one. The junction frequency is calculated according to the formula


The junction frequency has to be identical with the carrier frequency of the IR signal. This can be obtained by different combinations of $R+C$. The maximum value for $R$ should not exceed $100 \mathrm{k} \Omega$; otherwise the voltage drop at the DC current path circuit would be too large. If an oscillation occurs, it may be reduced by a lower resistance $R$ for amplifying the circuit.

## Output

The output is an open collector. If the transistor is conducted, the maximum collector current is 1 mA . We recommend to keep the collector current as small as possible since it may happen that the circuitry oscillates due to a direct feedback of the input and output. If the collector current does not exceed $200 \mu \mathrm{~A}$, it is very unlikely that the circuitry oscil-lates-even in case of a poor p.c. board layout.

## In General

The pin connection has been chosen because it keeps a crosstalk, which may occur between critical pins, as small as possible. This fact should be taken into consideration of when any layout is developed. Perhaps the supply voltage has to be blocked with a capacitance, primarily due to the current deviation, which is generated by the output.

## Application Circuit

## Application Example

TV remote control with mit biphase code.
Carrier frequency approx. 30 KHz ; output signal non-demodulated.


0075-3

## Measurement Circuit

The infrared diode receives the signal as well as the infrared spectrum of emitted daylight, the 100 Hz line noise of light bulbs and portions from the spectrum of fluorescent lights.

The current sink, shown in the block diagram, drains the unwanted low frequency diode currents and, at the same time, stabilizes the operating point at the input of the low-noise preamplifiers to approximately 1.4 V .

In the low-noise preamplifier the signal is sufficiently amplified to provide the bandpass filter with a suitable amplitude. The gain of the low-noise preamplifier is regulated in accordance with the input amplitude. When the signal amplitude is larger than the interference amplitude (e.g. of fluorescent light), this
type of gain control prevents that the interference amplitude alone overdrives the amplifier and the useful signal is "swallowed". It is therefore possible (with limited sensitivity) to evaluate distorted signals as well.

The bandpass filter improves the signal-to-noise ratio of the signal. The edge jitter of the output signal is therefore reduced. The external RC combination should include band trap characteristics and a DC current path. The cut-off frequency of the external RC combination is identical with the carrier frequency of the useful signal.

The driver includes an open collector output. The output is in high without an input signal.

The modulated signals will not be demodulated at the output.

Absolute Maximum Ratings*
"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings cannot be exceeded without causing irreversible damage to the integrated circuit.

| Position | $\begin{gathered} \text { Parameter } \\ \text { Maximum Rating for } T_{A}=25^{\circ} \mathrm{C} \end{gathered}$ | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 1 | Supply Voltage | $V_{S}$ |  | -0.3 | 7 | V |
| 2 | Input Infra | Infra |  |  | 10 | mA |
| 3 | $\mathrm{C}_{\mathrm{S}}, \mathrm{C}_{\text {reg }}$ | ICs, Creg |  |  | 10 | mA |
| 4 | RC1, RC2 | $\mathrm{V}_{\mathrm{RC} 1, \mathrm{RC} 2}$ |  | -0.3 | $U_{S}$ | V |
| 5 | Output | $\mathrm{V}_{\mathrm{Q}}$ |  | -0.3 | 7 | V |
|  |  | 10 |  | 0 | 3 | mA |
| 6 | Thermal Resistance System-Casing | $\mathrm{R}_{\text {thSU }}$ | DIP 8 |  | 100 | K/W |
|  |  |  | SO 8 |  | 200 | K/W |
| 7 | Storage Temperature | TS |  | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |

Range of Functions
Within the functional range, the integrated circuit operates as described; deviations from the characteristic data are possible.

| Positlon | Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 1 | Supply Voltage | $U_{S}$ |  | -4.0 | 6.5 | V |
| 2 | Current Sink Input Infra | İSink |  | 0 | 2.0 | mA |
| 3 | Input Voltage | $V_{\text {Infra }}$ | $Z_{\text {iGen }}<100 \Omega$ | 0.6 | 600 | mV eff |
| 4 | Frequency Range (for Modulation) |  |  | 20 | 200 | KHz |
| 5 | Ambient Temperature | $\mathrm{T}_{\text {A }}$ | TDA 4060 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | TDE 4060 | -40 | +110 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}$ and the listed supply voltage.

| Position | Parameter | Symbol | Conditions | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| Supply Voltage Ambient Temperature |  |  | $\begin{aligned} & V_{S}=5 V \\ & T_{A}=+25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| 1 | Current Consumption | Is |  |  |  |  | 600 | $\mu \mathrm{A}$ |
| 2 | Input Sensitivity by Assured Signal at the Output | I nfra | Diode DC Current $l_{\text {Diode }}<1 \mu \mathrm{~A}$ |  |  | 1.3 |  | $n A_{s s}$ |
|  |  |  | $l_{\text {Diode }}<10 \mu \mathrm{~A}$ |  |  | 3.4 |  | $n A^{\prime} \mathrm{ss}$ |
|  |  |  | $l_{\text {Diode }}<30 \mu \mathrm{~A}$ |  | 6.0 . |  |  | $n A_{s s}$ |
|  |  |  | $\mathrm{I}_{\text {Diode }}<100 \mu \mathrm{~A}$ |  | 12 |  |  | $n A_{S S}$ |
|  |  |  | $l_{\text {Diode }}<1000 \mu \mathrm{~A}$ |  | 15 |  |  | $n A_{S S}$ |
| 3 | Output Current (Output High) | $\mathrm{I}_{0}$ | $0<\mathrm{V}_{\mathrm{Q}}<7 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| 4 | Output Current (Output Low) | $U_{Q}$ | $0<\mathrm{I}_{\mathrm{Q}}<1 \mathrm{~mA}$ |  |  |  | 0.4 | V |

## Measurement Circuit



## Application Circuit



## Measurement Circuit

The infrared diode receives the signal as well as the infrared spectrum of emitted daylight, the 100 Hz line noise of light bulbs and portions from the spectrum of fluorescent lights.

The current sink, shown in the block diagram, drains the unwanted low frequency diode currents and, at the same time, stabilizes the operating point at the input of the low-noise preamplifiers to approximately 1.4 V .

In the low-noise preamplifier the signal is sufficiently amplified to provide the bandpass filter with a suitable amplitude. The gain of the low-noise preamplifier is regulated in accordance with the input amplitude. When the signal amplitude is larger than the interference amplitude (e.g. of fluorescent light), this type of gain control prevents that the interference amplitude alone overdrives the amplifier and the useful signal is "swallowed". It is therefore possible (with limited sensitivity) to evaluate distorted signals as well.

The bandpass filter improves the signal-to-noise ratio of the signal. The edge jitter of the output signal is therefore reduced. The external RC combination should include band trap characteristics and a DC current path. The cut-off frequency of the external RC combination is identical with the carrier frequency of the useful signal.

The driver includes an open collector output. The output is in high without an input signal.

The modulated signals will not be demodulated at the output.

Ordering Information

| Type | Order No. | Package |
| :---: | :---: | :--- |
| TDA 4060 | Q 67000-A 8050 | DIP 8 |
| TDE 4060 | Q 67000-A 8134 | DIP 8 |
| TDE 4060 G | Q 67000-A 8135 | SO 8 |

## TDA 4061/TDE 4061/TDE 4061 G Infrared Signal Receiver

- Only 5V Supply Voltage
- Supply Current Max. 0.6 mA
- Extended Temperature Range
$-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ (TDE 4061)
- Simplified Bandpass Circuitry without External Inductance
- DIP 14 or SO 14 Package

| Pin Conflguration |  |  |  |  |  |  | Pin Definitions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Pin | Function |
| Output | N.C | RC1 | RC2 | $\mathrm{cs}_{5}$ | $\mathrm{NC}$. | $c_{0}$ | 1 | Ground N.C. |
| 14 | 13 | 12 | 11 | 10 | 9 | 8 | 3 | $\mathrm{C}_{\text {reg }}$ |
| $\square$ |  |  |  |  |  |  | 4 | $\mathrm{V}_{\text {S }}$ (Supply) |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 5 | Input Infra |
| $\perp$ | N.c. | $\mathrm{Crag}^{\text {ceg }}$ | $\mathrm{v}_{5}$ | Input | NC . | DiND | 6 | N.C. |
|  |  | . |  |  |  |  | 8 | $C_{D}$ |
|  |  |  |  |  |  |  | 9 | N.C. |
|  |  |  |  |  |  |  | 10 | $\mathrm{C}_{\text {S }}$ |
|  |  |  |  |  |  |  | 11 | RC2 |
|  |  |  |  |  |  |  | 12 | RC1 |
|  |  |  |  |  |  |  | 13 | N.C. |
|  |  |  |  |  |  |  | 14 | Output |

The digital signals transmitted to an infrared receiving diode must be amplified and demodulated. The application range of the TDA 4060 designed for this purpose covers the entire area of infrared signal transmission. The IC is therefore especially suitable for use in radio, TV, video and automobile electronics.

Through the application of a high-speed bipolar circuitry, high frequencies are processed at low current consumption. The number of external components used with older versions has also been reduced.

## Description of Functions, Applications and Circuitry

## Dimension and Structure

The IC can be used in all infrared systems. Depending on the chosen carrier frequency, several optimal applications are possible.

## Infrared Receiver Diode

This diode, together with the cathode, leads, for example, to the supply voltage of the IC. This means that any interference of this line is delivered to the input infra by the junction capacitance of the diode. Therefore, we recommend to put an RC low pass between the plus supply voltage and the cathode of the diode.


## Input Infra

This input is high-impedance and requires only nanoampere driving currents. Therefore, we recommend to put the anode of the IR diode directly at the input.

## Capacitance $\mathbf{C S}_{\mathbf{S}}$

This capacitance $C_{S}$ causes the preamplifier to become an RC-high pass filter; moreover, it also works in connection with $\mathrm{C}_{\text {reg }}$ and the double T-element. The transient response in particular is influenced by the application used. When working with standard IR systems the following values should be observed:
Carrier Frequency Approx. $30 \mathrm{KHz}: \mathrm{C}_{\mathrm{s}}=100 \mathrm{nF}$ Carrier Frequency Approx. $120 \mathrm{KHz}: \mathrm{CS}_{\mathrm{S}}=10 \mathrm{nF}$

## Capacitance $\mathrm{C}_{\text {reg }}$

It is possible to control the gain of the preamplifier: the higher the IF input signal the higher the gain control. The time constant is determined by $\mathrm{C}_{\text {reg. }}$. If a
biphase code is used (i.e. TV sets), we recommend to have 470 nF . If signal codes, which do not have any presignals for regulation, are used, $\mathrm{C}_{\text {reg }}$ can be decreased to 10 nF . It may happen that the IC oscillates if low capacitances are used.

## Double-T-Element at RC1 and RC2

The double-T-Filter solution has proven to be the best one. The junction frequency is calculated according to the formula:


The junction frequency has to be identical with the carrier frequency of the IR signal. This can be obtained by different combinations of $R+C$. The maximum value for $R$ should not exceed $100 \mathrm{k} \Omega$; otherwise the voltage drop at the DC current path would be too large. If an oscillation occurs, it may be reduced by a lower resistance $R$ for amplifying the circuit.

## Demodulator Capacitance $\mathbf{C}_{\mathbf{D}}$

If the signal between the input and the output is wanted to be the same one, pin $C_{D}$ and D/ND should not be connected. The signal has to be modulated if the triggering of the input signal is not wanted to appear at the output. Pin D/ND has to be grounded for that, and moreover, $C_{D}$ has to be connected with a capacitance. Capacitance values between 100 pF and 1 nF are recommended-depending on the code transmitted.

## Output

The output is an open collector. If the transistor is conducted, the maximum collector current is 1 mA . We recommend to keep the collector current as small as possible since it may happen that the circuitry oscillates due to a direct feedback of the input

## Application Example

Electrical door key.
Carrier frequency approx. 120 KHz ; output signal demodulated.


0076-3
and output. If the collector current does not exceed $200 \mu \mathrm{~A}$, it is very unlikely that the circuitry oscil-lates-even in case of a poor p.c. board layout.

## In General

The pin connection has been chosen because it keeps a crosstalk, which may occur between critical pins, as small as possible. This fact should be taken into consideration when any layout is developed. Perhaps the supply voltage has to be blocked with a capacitance, primarily due to the current deviation, which is generated by the output.

## Description of Circuitry

The infrared diode receives the signal as well as the infrared spectrum of emitted daylight, the 100 Hz line noise of light bulbs and portions from the spectrum of fluorescent lights.

The current sink shown in the block diagram drains the unwanted low frequency diode currents and, at the same time, stabilizes the operating point at the input of the low-noise preamplifiers to approx. 1.4V.

In the low-noise preamplifier the signal is sufficiently amplified to provide the band passfilter with a suit-
able amplitude. The gain of the low-noise preamplifier is regulated in accordance with the input amplitude. When the signal amplitude is larger than the interference amplitude (e.g. of fluorescent light), this type of gain control prevents that the interference amplitude alone overdrives the amplifier and the useful signal is "swallowed". It is therefore possible (with limited sensitivity) to evaluate distorted signals as well.

The bandpass filter improves the signal-to-noise ratio of the signal. The edge jitter of the output signal is therefore reduced. The external RC combination should include band trap characteristics and a DC current path. The cut-off frequency of the external RC combination is identical with the carrier frequency of the useful signal.

The driver includes an open collector output. The output is in high without an input signal.

It is possible to select between demodulated or nondemodulated output signals. The selection "demod-ulated-non demodulated" is programmed via the input D/ND. When the input D/ND is not connected, the non-demodulated signal is present at the output. The pin capacitor $C_{D}$ is left open. For generating demodulated signals, D/ND should be tied to ground and pin " $\mathrm{C}_{\mathrm{D}}$ " connected.

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Position | $\begin{gathered} \text { Parameter } \\ \text { Maximum Rating for } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 1 | Supply Voltage | $\mathrm{V}_{S}$ |  | -0.3 | 7 | V |
| 2 | Input Infra | $I_{\text {Infa }}$ |  |  | 10 | mA |
| 3 | $\mathrm{C}_{\mathrm{s}}, \mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\text {reg }}$ | ICs, Cd, Creg |  |  | 10 | mA |
| 4 | D/ND | $V_{\text {D/ND }}$ |  | -0.3 | $\mathrm{V}_{\text {S }}$ | V |
| 5 | RC1, RC2 | $\mathrm{V}_{\mathrm{RC} 1, \mathrm{RC} 2}$ |  | -0.3 | $\mathrm{V}_{\mathrm{S}}$ | V |
| 6 | Output | $\mathrm{V}_{\mathrm{Q}}$ |  | -0.3 | 7 | V |
|  |  | $\mathrm{I}_{\mathrm{Q}}$ |  | 0 | 3 | mA |
| 7 | Thermal Resistance System-Casing | $\mathrm{R}_{\text {thSC }}$ | DIP 14 |  | 65 | K/W |
|  |  |  | SO 14 |  | 125 | K/W |
| 8 | Storage Temperature | TS |  | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Functional Range

Within the functional range, the integrated circuit operates as described; deviations from the characteristic data are possible.

| Position | Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 1 | Supply Voltage | $\mathrm{V}_{\text {S }}$ |  | 4.0 | 6.5 | V |
| 2 | Current Sink Input Infra | $I_{\text {Sink }}$ |  | 0 | 2.0 | mA |
| 3 | Input Voltage | $\mathrm{V}_{\text {Infra }}$ | $\mathrm{Z}_{\mathrm{iG} \text { en }}<100 \Omega$ | 0.6 | 600 | $\mathrm{m} \mathrm{V}_{\text {rms }}$ |
| 4 | Frequency Range (for Modulation) |  |  | 20 | 200 | KHz |
| 5 | Ambient Temperature | $\mathrm{T}_{\text {A }}$ | TDA 4061 | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | TDE 4061 | -40 | +110 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $T_{A}=25^{\circ} \mathrm{C}$ and the listed supply voltage.

*Normally, the pin D/ND is not connected, for "output non-demodulated", this means $\mathrm{I}_{\mathrm{D} / \mathrm{ND}}=0$.

## Block Diagram



## Ordering Information

| Type | Order No. | Package |
| :--- | :---: | :---: |
| TDA 4061 | Q 67000-A 8124 | DIP 14 |
| TDE 4061 | Q 67000-A 8136 | DIP 14 |
| TDE 4061 G | Q 67000-A 8137 | SO 14 |



Application Circuit


## SIEMENS

## UAA 170 <br> LED Driver for Light Spot Displays

IC for driving 16 light emitting diodes. Depending on the input voltage, the individual LEDs are driven within one row in form of a light spot. The UAA 170 provides a linear relation between control voltage and the driven LED.
By using an appropriate circuitry, the brightness of the LEDs can be varied and the crossing over of the light spot can be set between "smooth" and "abrupt". By connecting two ICs in parallel, up to 30 LEDs can be driven.

## Maximum ratings

Supply voltage
Input voltages
Load current
Junction temperature
Storage temperature range
Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | 18 | V |
| :--- | :--- | :--- |
| $V_{11}, V_{12}, V_{13}$ | 6 | V |
| $I_{14}$ | 5 | mA |
| $T_{T_{\mathrm{t}}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ | 90 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range (LED red) ${ }^{1}$ )
Ambient temperature range

| $V_{\mathrm{S}}$ | 11 to 18 |  |
| :--- | :--- | :--- |
| $T_{\text {amb }}$ | -25 to 85 | V |
|  |  |  |

[^27]Characteristics ( $V_{\mathrm{S}}=12 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

Current consumption ( $I_{14}=0 ; I_{16}=0$ )
Control input current Reference input current

Voltage difference
Voltage difference for
smooth light transition
Voltage difference for abrupt light transition
Voltage difference
Stabilized voltage $I_{14}=300 \mu \mathrm{~A}$

$$
I_{14}=5 \mathrm{~mA}
$$

Reference input voltage
Tolerance of forward voltages of LEDs, mutually Output current for LEDs

|  | min | typ | max |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ | 2 | 4 | 10 | mA |
| $I_{11}$ | -2 |  |  | $\mu \mathrm{~A}$ |
| $I_{12}, I_{13}$ | -2 |  |  | $\mu \mathrm{~A}$ |
| $\Delta V_{12 / 13}$ | 1.4 |  | 6 | V |
| $\Delta V_{12 / 13}$ | 1.4 |  |  | V |
| $\Delta V_{12 / 13}$ | 4 |  |  | V |
| $\Delta V_{12 / 13}$ | 4 |  |  | V |
| $V_{14}$ |  | 5 | 6 | V |
| $V_{14}$ | 4.5 |  |  | V |
| $V_{\text {ref } \max }$ | 1.4 |  | 6 | V |
| $V_{\text {refmin }}$ | 0 |  | 4.6 | V |
| $\Delta V_{\mathrm{D}}$ |  |  | 0.5 | V |
| $\Sigma I_{\mathrm{D}}$ |  | 25 |  | mA |

## Test circuit



## Scale display with light emitting diodes

Scale displays by means of a wandering light spot are particularly suitable for indicating approximate values. Applications of this kind are level sensors, VU-meters, tachometers, radio scales etc. When applying the displays in measuring equipment, multicolored light emitting diodes can be used as range limitation. Ring scales are obtained by a circular arrangement of the diodes. The IC UAA 170 has especially been developed for driving a scale of 16 LEDs.
The input voltages at pins 11,12 and 13 are freely selectable between 0 and 6 V . Any kind of adjustment becomes possible by suitable voltage drivers. The $D C$ value $V_{\text {control }}$ is always assigned to a certain spot of the diode chain.
The voltage difference between pins 12 and 13 thereby corresponds to the possible indication range. $\Delta V_{12 / 13}$ defines at the same time the light transition between two diodes. With $\Delta V_{12 / 13}$ approx. 1.4 V , the light point glides smoothly along the scale. With increasing voltage difference, the passage becomes more abrupt. With $\Delta V_{12 / 13}$ approx. 4 V , the light point jumps from diode to diode.
Input voltages beyond the selected indication range cause the diodes D1 or D16 respectively, to light up, identifying only that the range has been exceeded.

## Block diagram



## Indication for smooth transition UAA 170



Indication for abrupt transition UAA 170


## Brightness control



Pins 14, 15, and 16 serve to determine the diode current. Corresponding to the desired light intensity, the forward current of the diodes is linearly variable in the range $I_{f}$ approx. 0 to 50 mA . The resistance at pin 15 defines the adjusting range. The resistances between pin 14 and 16 determine the current.
With the aid of a phototransistor, such as BP 101, the light intensity of the LEDs can be adjusted to the light fluctuations of the environment.

Diode current versus base emitter resistance $V_{\mathrm{S}}=12 \mathrm{~V}$; $T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; $V_{14}=5.4 \mathrm{~V}$; red LEDs


## Operation of less than 16 LEDs

Control of 9 LEDs


## Control of 11 LEDs



## Application circuit for the control of 30 LEDs with $2 \times$ UAA 170

Range of control voltage $V_{\text {control }}=0$ to 5 V
Voltage difference $V_{12 / 13}=2 \times 1.2 \mathrm{~V}=2.4 \mathrm{~V}$
Since the diodes D16 or D17 are permanently lit when the maximum or minimum voltages $V_{13}$ or $V_{12}$ adjusted by $R_{3}, R_{4}, R_{5}$, are exceeded or fall short the diodes should be covered, if necessary.


The figure shows an expansion of the circuit to 30 diodes with 2 ICs UAA 170. The diodes D16 or D17 light permanently, when the reciprocal absolute ratings are exceeded. They should be covered. The reference voltage $\Delta V_{12 / 13}=2 \times 1.2=2.4 \mathrm{~V}$ is derived from a stabilized dc voltage of typ. 5 V available at pin 14. A resistance of $6.2 \mathrm{k} \Omega$ provides an overlapping of the ranges in order to ensure a smooth transition from D15 to D18. The control voltage $V_{\text {control }}$ is forwarded in a parallel mode to pins 11 via a divider $R_{1}: R_{2}$. The voltage divider is to be dimensioned according to the desired input voltage. With a divider current of $I=100 \mu \mathrm{~A}$ and a control voltage of $V_{\text {control }}=10 \mathrm{~V}$, the following is valid:
$R_{2}=\frac{\Delta V_{12 / 13}}{I}=\frac{2.4}{0.1}=24 \mathrm{k} \Omega$ and
$R_{1}=\frac{V_{\text {control }}-\Delta V_{12 / 13}}{I}=\frac{7.6}{0.1}=76 \mathrm{k} \Omega$
The nearest standard value is $R_{1}=75 \mathrm{k} \Omega$. The voltage difference for switching an incremental step is then $\Delta V_{\text {control }}=\frac{10 \mathrm{~V}}{30}=0.16 \mathrm{~V}$.

## SIEMENS

## UAA 180 <br> LED Driver for Light Band Displays

Integrated circuit for driving 12 light emitting diodes. Corresponding to the input voltage the LEDs forming a light band are controlled similar to a thermometer scale.
By using an appropriate circuitry the brightness of the LEDs can be varied and the light passage between two adjacent LEDs can be arranged between "smooth" and "abrupt".

## Maximum ratings

Supply voltage
Input voltage

Storage temperature range Junction temperature

Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | 18 | V |
| :--- | :--- | :--- |
| $V_{3}$ | 6 | V |
| $V_{16}$ | 6 | V |
| $V_{17}$ | 6 | V |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 78 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply'voltage range
Ambient temperature range

| $V_{\mathrm{s}}$ | 10 to 18 | $\begin{array}{l}\mathrm{V} \\ T_{\text {amb }}\end{array}$ |
| :--- | :--- | :--- |
| -25 to 85 | ${ }^{\circ} \mathrm{C}$ |  |

Characteristics ( $\left.V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

Current consumption ( $I_{2}=0$ )
(without LED current)
Input currents
( $V_{3}-V_{16}<2 \mathrm{~V}$ )
Voltage difference for smooth light transition Voltage difference for abrupt light transition Diode current per diode Tolerance of LED forward voltages

|  | min | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{18}$ |  | 5.5 | 8.2 | mA |
| $I_{3}$ |  | 0.3 | 1 | $\mu \mathrm{~A}$ |
| $I_{16}$ |  | 0.3 | 1 | $\mu \mathrm{~A}$ |
| $I_{17}$ |  | 0.3 | 1 | $\mu \mathrm{~A}$ |
| $V_{16 / 3}$ | 1 |  |  | V |
| $V_{16 / 3}$ | 4 |  |  | V |
| $I_{\mathrm{D}}$ |  | 10 |  | mA |
| $\Delta V_{\mathrm{D}}$ |  |  | 1 | V |

## Measurement circuit


$P_{1}$ light band test
$P_{2}$ brightness test

## Scale display with light emitting diodes

Scale displays by means of a growing light band are particularly suitable for the measuring of approximate values. Applications of this kind are level sensors, VU meters, tachometers, field strength indicators etc. When applying the displays in measuring equipment, multicolored LEDs can be used as range limitation.
The voltage difference between pins 16 and 3 thereby corresponds to the possible indication range. $\Delta V_{16 / 3}$ defines at the same time the light passage between two diodes. With $\Delta \mathrm{V}_{16 / 3} \geqq 1 \mathrm{~V}$, the light band glides smoothly along the scale. With increasing voltage difference, the passage becomes more abrupt. With $\Delta \mathrm{V}_{16 / 3}$ approx. 4 V , the light band jumps from diode to diode.
Each quartet must consist of identical diodes in order to maintain its functional characteristics. It is therefore possible to design the first and third quartet as diodes emitting the color red and the second quartet as diodes emitting the color green to delineate a certain operational area.
Pin 2 serves to determine the diode current. Corresponding to the desired light intensity, the forward current of the diodes is variably linear in the range $I_{f}$ approx. 0 to 10 mA .
Application circuit 1 shows the possibility of designing this resistance, adjustable by means of a phototransistor BP 101, in order to adapt the light intensity to changing ambient brightness. The adjusting range of the diode current lies between $I_{f}$ approx. 5 mA (BP 101 not lit) and $I_{\mathrm{f}}$ approx. 10 mA (BP 101 fully lit). If pin 2 is open the diode current is 10 mA .

## Block diagram



## Application circuit 1



Depending on the actual maximum ratings, the resistances $R_{1}$ to $R_{7}$ can be varied widely as follows:
$R_{3}=820 \Omega$
$R_{4}=56 \mathrm{k} \Omega$
$R_{5}=220 \mathrm{k} \Omega$
$R_{6}=2.2 \mathrm{k} \Omega \ldots 100 \mathrm{k} \Omega$
If a quartet does not need the full number of display diodes and if the first wired diodes ' shall be left luminous at full driving, bridges have to be inserted replacing the missing LEDs. Otherwise the first diodes of the quartet switch off when their display range is exceeded.

## Application circuit 2

for cascading several UAA 180 ICs (up to 7)


## Application circuit 3

for field strength indication


TDA 4601, TDA 4601 D Control ICs for Switched-Mode Power Supplies

- Direct Control of the Switching Transistor
- Low Start-Up Current
- Reversing Linear Overload Characteristic
- Base Current Drive Proportional to Collector Current
- Protective Circuit for Case of Disturbance

| Pin Configurations SIP 9 | DIP 18 |  | Pin Descriptions |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pin | Function |
|  | TDA4601D |  | $\begin{gathered} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 7 \\ 8 \\ 9 \\ 90-18 \end{gathered}$ | $V_{\text {REF }}$ Output <br> Zero Passage Identification <br> Input Control Amplifier, Overload Amplifier <br> Collector Current Simulation <br> Connection for Additional Protective Circuit <br> Ground (Rigidly Connected to Substrate <br> Mounting Plate) <br> DC Output for.Charging Coupling Capacitor <br> Pulse Output-Driving of Switching <br> Transistor <br> Supply Voltage <br> Ground (TDA 4601 D) |

The integrated circuit TDA 4601/D is designed for driving, controlling and protecting the switching transistor in self-oscillating flyback converter power supplies as well as for protecting the overall power supply unit. In case of disturbance the rise of the secondary voltage is prevented. In addition to the IC's application range including TV receivers, video tape recorders, hifi devices and active loud speakers, it can also be used in power supply units for professional applications due to its wide control range and high voltage stability during increased load changes.

## Block Diagram



## Circuit Description

The TDA 4601 is designed for driving, controlling and protecting the switching transistor in flyback converter power supplies during start-up, normal and overload operations as well as during disturbed operation. In case of disturbance the drive of the switching transistor is inhibited and a secondary voltage rise is prevented.

## I. Start-Up

The start-up procedures (on-mode) include three consecutive operating phases as follows:

## 1. Build-Up of Internal Reference Voltage

The internal reference voltage supplies the voltage regulator and effects charging of the coupling electrolytic capacitor connected to the switching transistor. Current consumption will remain at $\mathrm{l}_{9}<$ 3.2 mA with a supply voltage up to $\mathrm{V}_{9}$ approx. 12 V .
2. Enabling of Internal Voltage-Reference Voltage $\mathrm{V}_{1}=\mathbf{4 V}$
Simultaneously with $V_{9}$ reaching approx. 12V, an internal voltage becomes available, providing all component elements, with the exception of the control logic, with a thermally stable and over-load-resistant current supply.

## 3. Enabling of Control Logic

In conjunction with the generation of the reference voltage, the current supply for the control logic is activated by means of an additional stabilization circuit. The integrated circuit is then ready for operation.

The above described start-up phases are necessary for ensuring the charging of the coupling electrolytic capacitor, which in turn supplies the switching transistor. Only then is it possible to ensure that the transistor switches accurately.

## II. Normal Operating Mode/Control Operating Mode

At the input of pin 2 the zero passage of the frequency provided by the feedback coil is registered and forwarded to the control logic. Pin 3 (control input, overload and standby identification) receives the rectified amplitude fluctuations of the feedback coil. The control amplifier operates with an input voltage of approx. 2 V and a current of approx. 1.4 mA . Depending on the internal voltage reference, the overload identification limits in conjunction with collector current simulator pin 4 the operating range of the control amplifier. The collector current is simulated by an external RC combination present at pin 4 and internally set threshold voltages. The largest possible collector current applicable with the switching transistor (point of return) increases in proportion to the increased capacitance ( 10 nF ). Thus the required operating range of the control amplifier is established. The range of control lies between a DC voltage clamped at 2 V and a sawtooth-shaped rising AC voltage, which can vary up to a max. amplitude of 4 V (reference voltage). During secondary load reduction to approx. 20W, the switching frequency is increased (approx. 50 kHz ) at an almost constant pulse duty factor (1:3). During additional secondary load decreases to approx. 1W, the switching frequency increases to approx. 70 kHz and pulse duty factor to approx. 1:11. At the same time collector peak current is reduced to <1A.

The output levels of the control amplifier as well as those of the overload identification and collector current simulator are compared in the trigger and forwarded to the control logic. Via pin 5 it is possible to externally inhibit the operations of the IC. The output at pin 8 will be inhibited when voltages of $\leq \frac{V_{\text {REF }}}{2}-0.1 \mathrm{~V}$ are present at pin 5 .

Flipflops for controlling the base current amplifier and the base current shut-down are set in the control logic depending on the start-up circuit, the zero passage identification as well as enabling by the trigger. The base current amplifier forwards the saw-tooth-shaped $\mathrm{V}_{4}$ voltage to the output of pin 8. A current feedback with an external resistor ( $\mathrm{R}=$ $0.68 \Omega$ ) is present between pin 8 and pin 7. The applied value of the resistor determines the max. amplitude of the base driving current for the switching transistor.

## III. Protective Operating Mode

The base current shut-down activated by the control logic clamps the output of pin 7 to 1.6 V . As a result, the drive of the switching transistor is inhibited. This protective measure is enabled if the supply voltage at pin 9 reaches a value 56.7 V or if voltages of $\leq \frac{V_{\text {REF }}}{2}-0.1 \mathrm{~V}$ are present at pin 5 .

In case of short-circuits occurring in the secondary windings of the switched-mode power supply, the integrated circuit continuously monitors the fault conditions. During secondary, completely load-free operation only a small pulse duty factor is set. As a result the total power consumption of the power supply is held at $N=6 \mathrm{~W} \ldots 10 \mathrm{~W}$ during both operating modes. After the output has been inhibited for a voltage supply of 56.7 V , the reference voltage ( 4 V ) is switched off if the voltage supply is further reduced by $\Delta V_{9}=0.6 \mathrm{~V}$.

## Protective Operating Mode at Pin 5 in Case of Disturbance

The protection against disturbance such as primary undervoltages and/or secondary over voltages (e.g., by changing the component parameters for the switched-mode power supply) is realized as follows: *In application circuit 1; $10 \mathrm{k} \Omega / 3 \mathrm{~W}$.

## Protective Operating Mode with Continuous Fault Condition Monitoring

In case of disturbance the output pulses at pin 8 are inhibited by falling below the protective threshold $\mathrm{V}_{5}$, with a typical value of $V_{1} / 2$. As a result current consumption is reduced ( $\mathrm{l}_{9} \geq 14 \mathrm{~mA}$ at $\mathrm{V}_{9}=10 \mathrm{~V}$ ).

With a corresponding high-impedance start-up resistor*, supply voltage $\mathrm{V}_{9}$ will fall below the minimum shut-down threshold (5.7V) for reference voltage $\mathrm{V}_{1}$. $\mathrm{V}_{1}$ will be switched off and current consumption is further reduced to $\mathrm{l}_{9} \leq 3.2 \mathrm{~mA}$ at $\mathrm{V}_{9} \leq 10 \mathrm{~V}$.

Because of these reductions in current consumption, the supply voltage can rise again to reach the switch-on threshold of $V_{9} \geq 12.3 \mathrm{~V}$. The protective threshold at pin 5 is released and the power supply is again ready for operation.

In case of continuing problems of disturbance ( $V_{5} \leq$ $\mathrm{V}_{1} / 2-0.1 \mathrm{~V}$ ) the switch-on mode is interrupted by the periodic protective operating mode described above, i.e., pin 8 is inhibited and $V_{9}$ is falling, etc.

## IV. Switch-On in the Wide Range Power Supply (90 Vac to $\mathbf{2 7 0}$ Vac) <br> (Application Circuit 2)

Self-oscillating flyback converters designed as wide range power supplies require a power source independent of the rectified line voltage for TDA 4601. Therefore the winding polarity of winding 11/13 corresponds to the secondary side of the flyback converter transformer. Start-up is not as smooth as with an immediately available supply voltage, because TDA 4601 has to be supplied by the start-up circuit until the entire secondary load has been charged. This leads to long switch-on times, especially li low line voltages are applied.

However, the switch-on time can be shortened by applying the special start-up circuit (dotted line). The uncontrolled phase of feedback control winding $15 / 9$ is used for activating purposes. Subsequent to activation, the transistor T1 begins to block when winding 11/13 generates the current supply for TDA 4601. Therefore, the control circuit cannot be influenced during operation.

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage ( $\mathrm{V}_{9}$ )
. OV to 20 V

## Voltages

Reference Output $\left(\mathrm{V}_{1}\right) \ldots \ldots \ldots \ldots . . . . \mathrm{V}$ to +6 V
Zero Passage Identification $\left(\mathrm{V}_{2}\right) \ldots \ldots . . . . .-0.6 \mathrm{~V}$ to +0.6 V

Collector Current


Base Current Cut-Off Point $\left(V_{7}\right) \ldots \ldots . . . . . \mathrm{OV}^{\text {to }} \mathrm{V}_{9}$
Base Current Amplifier


## Currents

Zero Passage
Identification $\left(\mathrm{l}_{2}\right) \ldots \ldots \ldots \ldots-5 \mathrm{~mA}$ to +5 mA
Control Amplifier $\left(\mathrm{l}_{3}\right) \ldots \ldots \ldots . .3 \mathrm{~mA}$ to +3 mA
Collector Current
Simulation $\left(\mathrm{l}_{4}\right) \ldots \ldots \ldots \ldots \ldots . .0 \mathrm{~mA}$ to +5 mA

Blocking Input ( $\mathrm{l}_{\mathrm{i} 5}$ ) $\ldots \ldots . . . . . . . . .0 \mathrm{~mA}$ to +5 mA
Base Current Cut-Off
Point ( $\left.\mathrm{Iq}_{\mathrm{q}}\right) \ldots \ldots \ldots \ldots \ldots \ldots . . .1 \mathrm{~F}$ to +1.5 A

Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) . . . . . . . . . . . . . . . . . . . 125 ${ }^{\circ} \mathrm{C}$
Storage Temperature
Range ( $\mathrm{T}_{\text {stg }}$ ) $\ldots \ldots \ldots \ldots \ldots . .40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistances
System-Air TDA 4601 ( $\mathrm{R}_{\text {thSA }}$ ) . . . . . . . . . . 70 K/W
System-Case TDA 4601 ( $\mathrm{R}_{\text {thSC }}$ ).......... $15 \mathrm{~K} / \mathrm{W}$
System-Air ${ }^{(1)}$ TDA $4601 \mathrm{D}\left(\mathrm{R}_{\text {thSA }}\right) \ldots . . .66 \mathrm{~K} / \mathrm{W}$
System-Air(1) TDA 4601 D ( $\mathrm{R}_{\text {thSA1 }}$ ) . . . . . $44 \mathrm{~K} / \mathrm{W}$

## Operating Range

Supply Voltage $\left(\mathrm{V}_{9}\right) \ldots \ldots \ldots \ldots . .+7.8 \mathrm{~V}$ to +18 V
Case Temperature TDA 4601
( $\mathrm{T}_{\mathrm{C}}$ ) . $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Ambient Temperature ${ }^{(3)}$
TDA $4601 \mathrm{D}\left(\mathrm{T}_{\mathrm{A}}\right)$
$.0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## Notes:

1. Case soldered on PC board without cooling surface.
2. Case soldered on PC board with copper-clad $35 \mu \mathrm{~m}$ layer, cooling surface $25 \mathrm{~cm}^{2}$.
3. $\mathrm{R}_{\text {thSA }}=44 \mathrm{~K} / \mathrm{W}$ and $\mathrm{Pv}_{\mathrm{V}}=1 \mathrm{~W}$.

Characteristics $T_{A}=25^{\circ} \mathrm{C}$; according to measurement circuit 1 and diagram

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Start Operation |  |  |  |  |  |
|  |  |  |  |  |  |
| ( $V_{1}$ not yet Switched On) |  |  |  |  |  |
| $\mathrm{V}_{9}=2 \mathrm{~V}$ | 19 | , |  | 0.5 | mA |
| $\mathrm{V}_{9}=5 \mathrm{~V}$ | 19 |  | 1.5 | 2.0 | mA |
| $\mathrm{V}_{9}=10 \mathrm{~V}$ | 19 |  | 2.4 | 3.2 | mA |
| Switching Point for $\mathrm{V}_{1}$ | $\mathrm{V}_{9}$ | 11.0 | 11.8 | 12.3 | V |
| Normal Operation$\mathrm{V}_{9}=10 \mathrm{~V} ; \mathrm{V}_{\text {cont }}=-10 \mathrm{~V} ; \mathrm{V}_{\text {clock }}= \pm 5.0 \mathrm{~V} ; \mathrm{f}=20 \mathrm{kHz} ; \text { Duty Cycle 1:2 after Switch-On }$ |  |  |  |  |  |
| Current Consumption |  |  |  |  |  |
| $\mathrm{V}_{\text {cont }}=-10 \mathrm{~V}$ | 19 | 110 | 135 | 160 | mA |
| $\mathrm{V}_{\text {cont }}=0 \mathrm{~V}$ | 19 | 50 | 75 | 100 | mA |
| Reference Voltage |  |  |  |  |  |
| $\mathrm{l}_{1}<0.1 \mathrm{~mA}$ | $V_{1}$ | 4.0 | 4.2 | 4.5 | V |
| $\mathrm{I}_{1}=5 \mathrm{~mA}$ | $V_{1}$ | 4.0 | 4.2 | 4.4 | V |
| Temperature Coefficient of Reference Voltage | $\mathrm{TC}_{1}$ |  | $10^{-3}$ |  | 1/K |

Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; according to measurement circuit 1 and diagram (Continued)

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Normal Operation (Continued)$\mathrm{V}_{9}=10 \mathrm{~V} ; \mathrm{V}_{\text {cont }}=-10 \mathrm{~V} ; \mathrm{V}_{\text {clock }}= \pm 5.0 \mathrm{~V} ; \mathrm{f}=20 \mathrm{kHz} ; \text { Duty Cycle 1:2 after Switch-On }$ |  |  |  |  |  |
| Control Voltage $\mathrm{V}_{\text {cont }}=0 \mathrm{~V}$ | $V_{3}$ | 2.3 | 2.6 | 2.9 | V |
| Collector Current Simulation Voltage $\begin{aligned} & \mathrm{V}_{\text {cont }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {cont }}=0 \mathrm{~V} /-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{4^{*}} \\ & \Delta V_{4}{ }^{*} \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 0.3 \end{aligned}$ | 2.2 0.4 | $\begin{aligned} & 2.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Clamping Voltage | $V_{5}$ | 6.0 | 7.0 | 8.0 | V |
| Output Voltages $\begin{aligned} & V_{\text {cont }}=0 \mathrm{~V} \\ & V_{\text {cont }}=0 \mathrm{~V} \\ & V_{\text {cont }}=0 \mathrm{~V} /-10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{q} 7^{*}} \\ & \mathrm{~V}_{\mathrm{q} 8^{*}} \\ & \Delta \mathrm{~V}_{\mathrm{q}} \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.7 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 3.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Feedback Voltage | $\mathrm{V}_{2}$ |  | 0.2 |  | V |
| Protective Operation $\mathrm{V}_{9}=10 \mathrm{~V} ; \mathrm{V}_{\text {cont }}=-10 \mathrm{~V} ; \mathrm{V}_{\text {clock }}= \pm 0.5 \mathrm{~V} ; \mathrm{f}=20 \mathrm{kHz}$; Duty Cycle 1:2 |  |  |  |  |  |
| Current Consumption $V_{5}<1.9 \mathrm{~V}$ | 19 | 14 | 22 | 28 | mA |
| Switch-Off Voltage $V_{5}<1.9 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{q} 7}$ | 1.3 | 1.5 | 1.8 | V |
| Switch-Off Voltage $V_{5}<1.9 \mathrm{~V}$ | $V_{4}$ | 1.8 | 2.1 | 2.5 | V |
| Blocking Input Blocking Voltage $\mathrm{V}_{\text {cont }}=0 \mathrm{~V}$ | $V_{5}$ | $\frac{V_{1}}{2}-0.1$ | $\frac{V_{1}}{2}$ |  | V |
| Supply Voltage Blocked for $\mathrm{V}_{8}$ $\mathrm{V}_{\text {cont }}=0 \mathrm{~V}$ | $\mathrm{V}_{9}$ | 6.7 | 7.4 | 7.8 | V |
| $\mathrm{V}_{1}$ Off (with Further Reduction of $\mathrm{V}_{9}$ ) | $\Delta \mathrm{V}_{9}$ | 0.3 | 0.6 | 1.0 | V |

## Note:

*DC component only

Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; according to measurement circuit 2

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Switching Time (Secondary Voltage) | $\mathrm{t}_{\text {on }}$ |  | 350 | 450 | ms |
| $\begin{aligned} & \text { Voltage Variation } \quad \text { S3 = Closed } \\ & \Delta N_{3}=20 \mathrm{~W} \end{aligned}$ | $\Delta V_{2 s e c}$ |  | 100 | 500 | mV |
| Voltage Deviation S2 = Closed $\Delta N_{2}=15 \mathrm{~W}$ | $\Delta V_{2 s e c}$ |  | 500 | 1000 | mV |
| Standby Operation S1 = Open Secondary Useful Load $=3 \mathrm{~W}$ | $\begin{aligned} & \Delta V_{2 s e c} \\ & f \\ & N_{\text {primary }} \end{aligned}$ | 70 | $\begin{aligned} & 20 \\ & 75 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 12 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{kHz} \\ \mathrm{VA} \end{gathered}$ |

The cooling conditions have to be optimized with regard to maximum ratings ( $T_{c} ; T_{j} ; R_{t h S c} ; R_{t h S A}$ ).


## Test and Measurement Circuit 2



0094-5

## Notes on application circuit 1

## Protective Circuit Against Secondary Voltage Rise even in Case of Disturbance

During standby this circuit type is necessary only under certain conditions. If switch S1 is open and the secondary side is loaded with no more than 1W to 5 W , a secondary voltage overshoot of approx. $20 \%$ will occur.

In case of disturbance (e.g., if the potentiometer is loosely contacted resulting in $10 \mathrm{k} \Omega(2)$, if the capacitor exhibits a $1 \mu \mathrm{~F}$ loss in capacitance, or if the $2 \mathrm{k} \Omega$ resistor increases to a high-impedance value of $32 \mathrm{k} \Omega$ ), the protective effect of the standard turn-off is not active before the point of return has been reached. The result is that during disturbance energy
is pumped into the secondary side, which will not ease off before reaching the point of return and, in the worst case, entails an instantaneous doubling of the voltage to 300 V (endangering the secondary electrolytic capacitors).

This additional protective circuit, which identifies the energy surge as voltage overshoot, is directly active at control winding $9 / 15$. Through the $56 \Omega$ resistor and the 1 N4001 rectifier the negative portion is deducted and stored in the 10 nF capacitor. If the amplitude exceeds the voltage of $Z$ diode BZX 83/39, pin 5 is drawn below the turn-off threshold, inhibiting further control pulses at pin 8. During disturbance conditions the voltage overshoot on the secondary side will assume maximum values of approx. $30 \%$.

## Supplements to Test and Measurement Circuit 2



Application Circult 2 Wide Range from 80 Vac to 270 Vac


Notes on application circuit 2

## Wide Range SMPS

Filtering of the rectified AC voltage has been increased up to $470 \mu \mathrm{~F}$ to ensure an constant and hum-free supply at $\mathrm{V}_{\text {line }}=80 \mathrm{Vac}$. The stabilized phase is tapped for supplying the IC. In order to ensure good start-up conditions for the SMPS in the low voltage range, the non-stabilized phase of winding $13 / 15$ is used as a starting aid (BD 139), which is turned off after start-up by means of $Z$ diode C12.

In comparison to the 22 Vac standard circuit, however, the collector-emitter circuit had to be altered to improve the switching behavior of BU 208 for the
entire voltage range ( 80 Vac to 270 Vac ). Diode BY 231 is necessary to prevent inverse operation of BU 208 and may be integrated for switching times with a secondary power <75W (BU 208 D).

Compared to the IC TDA 4600-2, the TDA 4601 has been improved in turn-off during undervoltage at pin 5 . The TDA 4601 is additionally provided with a differential amplifier input at pin 5 enabling precise turn-off at the output of pin 8 accompanied by hysteresis. For wide range SMPS, TDA 4601 is recommendable instead of TDA 4600-2. If a constant quality standard like that of the standard circuit is to be maintained, wide range SMPS ( 80 Vac to 270 Vac ) with secondary power of 120 W can only be implemented at the expense of time.

## Further Application Circuits

## Application Circuit 3



Notes on application circuit 3

## Fully Insulated, Clamp-Contacted PTC Thermistor Suitable for SMPS Applications at Increased Start-Up Currents

The newly developed PTC thermistor Q63100-P2462-J29 is designed for applications in SMPS as well as in various other electronic circuits, which, for example, receive the supply voltage directly from the rectified line voltage and require an increased current during turn-on. Used in the flyback converter
power supply of TV sets, an application proved millions of times over, the new PTC thermistor in the auxiliary circuit branch has resulted in a power saving of no less than 2 W . This increase in efficiency has a highly favorable effect on the standby operation of TV sets.

The required turn-on current needs only 6 s to 8 s until the operating temperature of the PTC thermistor is reached. Low thermal capacitance of the PTC thermistor allows the circuit to be operated again after no more than 2 s . Another positive feature is the improved short-circuit strength. The clamp contacts
permit more or less unlimited switching operations and thus guarantee high reliability. A flame-retardant plastic package and small dimensions are additional advantages of this newly developed PTC thermistor.

## Technical Data

Breakdown Voltage at
Resistance at $T_{A}=25^{\circ} \mathrm{C}\left(R_{25}\right)$ ..... $5 \mathrm{k} \Omega$
Resistance Tolerance ( $\Delta \mathrm{R}_{25}$ ) ..... 25\%
Trip Current (Typ) ( $\mathrm{I}_{\mathrm{K}}$ ) ..... 20 mA
Leakage Current at $\mathrm{V}_{\mathrm{A} \max }\left(\mathrm{I}_{1 \mathrm{~K}}\right)$ ..... 2 mA
Max. Application Voltage ( $\mathrm{V}_{\mathrm{op} \text { max } \mathrm{rms}}$ ) ..... 265V
Reference Temperature (typ) ( $T_{\text {ref }}$ ) ..... $190^{\circ} \mathrm{C}$
Temperature Coefficient (typ) (TC) ..... 26 \%/K
Max. Operating Current ( $I_{\max }$ ) ..... 0.1A
Storage Temperature Range ( $\mathrm{T}_{\text {stg }}$ ) ..... $-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Thermal Resistance

Standardized, ambient-related thermal resistance $R_{\text {thJA1 }}$ lateral length I of a square copper-clad cooling area ( $35 \mu \mathrm{~m}$ copper cladding).
$R_{\text {thJA }}(1=0)=60 \mathrm{~K} / \mathrm{W}$
$\mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
$P_{d}=1 W$
PC board in vertical position
Circuit in vertical position Still air


## Application Circult 4



0094-13

Notes on application circuit 4

## Improved Load Control and Short-Circuit Characteristics

Turn-on is the same as for circuit 3.
To make the price more attractive, switching transistor BU 508 A was selected.

To ensure optimum standby conditions, the capacitance between pins 2 and 3 was increased to 100 pF .

Z diode C 6.2 transfers control voltage $\Delta \mathrm{V}_{\text {cont }}$ directly to pin 3 resulting in improved load control.

Design and coupling conditions of various flyback transformers were sometimes a reason for overshoot spectra, which, despite the RC attenuating element $33 \Omega \times 22 \mathrm{nF}$ and the $10 \mathrm{k} \Omega$ resistor, even penetrated across feedback winding $9 / 15$ to the zero passage indicator input (pin 2) and activated double and multiple pulses in the IC. Double and multiple pulses, however, lead to magnetic saturation in the flyback transformer and thus increase the risk of damaging the switched-mode power supply.

These overshoots are produced in particular when high power is being carried, this occuring in the vicinity of the point of return. The switched-mode power supply, however, reduces its own power to a minimum for all cases of overload or short-circuit. A series resonant circuit, whose resonance corresponds

## Application Circuit 5



0094-14
to the transformer's self-oscillation, was created through combination of the $4.7 \mu \mathrm{H}$ inductance and the 22 nF capacitance. This resonant circuit shortcircuits overshoots via a $33 \Omega$ resistor.

$$
\left(f=\frac{1}{2 \pi \sqrt{L C}} \approx 500 \mathrm{kHz}\right)
$$

Notes on application circuit 5

## Highly Stable Secondary Side

Power supplies for commercial purposes require highly constant low voltages and high currents which, on the basis of the flyback converter principle, can be realized only under certain conditions,
but, on the other hand, are implemented for economical reasons. An electrically isolated flyback converter with a highly stable secondary side must receive the control information from this secondary side. There are only two possibilities of meeting this requirement: either through a transformer which is magnetically isolated from the flyback converter or by means of an optocoupler. The development of CNY 17 has enabled the manufacture of a component suitable for electrical isolation and characterized by high reliability and long-term stability.

IC TDA 4601 D is the successor of the TDA 4600 D . It is compatible with its predecessor in all operational functions and in the control of a self-oscillating flyback converter. Pin 3 is the input for the control information, where the latter is compared with the

reference voltage prevailing at pin 1 and the control information from the optocoupler and subsequently transformed into a frequency/pulse width control.

The previous feedback and control information winding is not necessary. The feedback information (zero passage) is obtained from winding $3 / 4$-supply winding. The time constant chain $330 \Omega / 3.3 \mathrm{nF}$ and $330 \Omega / 2.2 \mathrm{nF}$ was implemented in series with $150 \mu \mathrm{H}$ to prevent interference at pin 2. The LC element forms a series resonant circuit for overshoots of the flyback converter and short-circuits them.

Notes on application circuit 6

## Wide Range Plug SMPS up to 30W

Due to their volume and weight, plug SMPS were so far limited to a restricted primary voltage and a secondary power of no more than 6 W .

The line-isolated wide range flyback converter presented here has a variable frequency and is capable of producing a secondary power of 30 W . It is characterized by a compact design with an approx. weight of 400 g . The entire line voltage range of 90 Vac to 260 Vac is stabilized by to $\pm 1.5 \%$ on the secondary side. Load fluctuations between 0.1A and 2.0A are regulated to within $5 \%$. The output (secondary side) is overload, short-circuit, and open-loop-proof.

## Application Circuit 7



0094-16

Notes on application circuit 7

## Wide Range-SMPS with Reducing Peak Collector Current ICBU 208 for Rising Line Voltage (Variable Point of Return)

Wide range SMPS have to be dimensioned at line voltages of 90 Vac to 260 Vac . The difference between the maximum collector current $I_{C}$ BU 208 max and the largest possible limit current $I_{C}$ BU 208 limit which causes magnetic saturation of the flyback transformer and flows through the primary inductance winding $5 / 7$ is to be determined at $\mathrm{Vac}_{\text {min }}$ ( $\mathrm{IC}_{\mathrm{C}}$ BU 308 limit $\geq 1.2 \times I_{C}$ BU 208 max). Then, the transmissible power of the flyback transformer and its value at $\mathrm{Vac}_{\text {max }}$ is to be determined. In the standard
circuit the collector current $I_{\text {CBU }} 208$ max is almost constant at the point of return independently of the line voltage. The transmissible power on the secondary side, however, increases at the point of return in proportion to the rising rectified line voltage applied (Figures 1 and 2).

In the wide range SMPS a line voltage ratio of $270 / 90=3 / 1$ is obtained causing doubling of the transmissible power on the secondary side, i.e., in the wide range SMPS a flyback transformer had to be implemented that was much too large.

The point of return protecting the SMPS against overloads or short circuits, is derived from the time constant at pin $4 . \tau_{4}=270 \mathrm{k} \Omega \times 4.7 \mathrm{nF}$. Thus, the largest possible pulse width is determined.

With the introduction of the $33 \mathrm{k} \Omega$ resistor this time constant is reduced as a function of the control voltage applied to winding 13/15, rectified by diode BY 360 and filtered by the $1 \mu \mathrm{~F}$ capacitance, which means that the pulse time becomes shorter. By means of the Z diode C18 the line voltage level can be defined at which the influence of the time constant correction becomes noticeable. The change in the rectified voltage of winding $13 / 15$ is proportional to the change in the rectified line voltage.

At the point of return $I_{C}$ BU 208 the peak collector current has been reduced with the aid of the given values from 5.2 A at 90 Vac to 3.3 A at 270 Vac . The transmissible power at the point of return remains stable between 125 Vac and 270 Vac due to the set activation point of the point of return correction (unbroken curve in Figure 2).

## Load Characteristic



0094-17
Figure 1


Figure 2

## Ordering Information

| Type | Ordering Code | Package |
| :--- | :---: | :--- |
| TDA 4601 | Q67000-A2379 | SIP 9 |
| TDA 4601D | Q67000-A2390 | DIP 18 L9 (Pin 6 <br> and Pins 10 to 18 <br> Grounded) |

## TDA 4605 <br> SMPS IC for Control of SIPMOS Transistors

- Direct Control of the Switching Transistor
- Reversing Linear Overload Characteristic


This IC is designed for controlling an MOS power transistor and performing all necessary protective and control functions in self-oscillating flyback converter power supplies. Owing to the IC's outstanding voltage stability, which is maintained even at substantial fluctuations, the IC is suited for consumer as well as for industrial applications.

## Block Diagram



0095-1

## Functional Description

The power transistor and primary winding of the flyback transformer, which are connected in series, receive direct supply of the input voltage. During the on-phase of the transistor, energy is stored in the primary winding and during the off-phase it is released to the consumer via the secondary winding. The IC controls the power transistor in such a way that the secondary voltages are kept at constant values independently of input or load changes. The control information required is obtained from the input voltage during the on-phase and from a control winding (secondary winding) during the off-phase. Load differences are compensated by altering the frequency, input voltage fluctuations are additionally counteracted by altering the pulse duty factor. This results in the following load-dependent modes of the SMPS:

- Open-loop or Output voltage slightly above set small load: value
- Control: Load-independent output voltage
- Overload: In case of overload or short-circuit, the secondary voltage is decreased from the point of return as a function of the load current, following a reversing characteristic

Typical values of pulse duty factor v , switching frequency $f$ and duration of primary phase $t$ of the power transistor:

| Mode | $\mathbf{v}$ | $\mathbf{f / K H z}$ | $\mathbf{t} / \boldsymbol{\mu s}$ |
| :--- | :---: | :---: | :---: |
| Open-Loop | 0.1 | 150 | 0.7 |
| Small Load (5W) | 0.33 | 80 | 2.5 |
| Control Mode (30W-100W) | 0.33 | 40 | 5.6 |
| Reversing Point 150W | $<0.5$ | 20 | $<25$ |
| Short-Circuit | 0.02 | 1.5 | $<15$ |

## Description of Operation

A flyback converter designed for color TV sets, applicable between 30W and 120W and for line voltages ranging from 90 V to 140 V , is shown in one of the following figures. On the subsequent pages the major pulses can be found.

The line voltage is rectified by bridge rectifier Gr1 and smoothed by $\mathrm{C}_{3}$.

During start-up the IC current is supplied via resistors $\mathrm{R}_{2}$ and $\mathrm{R}_{3}$, and in the post-transient condition it is additionally supplied via winding $13 / 11$ and rectifier D3. The size of filter capacitor $\mathrm{C}_{6}$ determines the turn-on behavior.

Switching transistor T1 is a BUZ 45. Parallel capacitance $\mathrm{C}_{9}$ and primary winding 1/7 form a resonant circuit, thus limiting the frequency and amplitude of drain-source voltage overshoots during turn-off of T1. Self-oscillation is attenuated by $\mathrm{R}_{14}$. Diode D5 limits positive overshoots. $\mathrm{R}_{12}$ prevents static charging of the gate of T1. D1 improves the turn-off be-
havior. The current rise in T1 is determined by the inductance of the primary winding. This sawtoothshaped rise is simulated at network $\mathrm{R}_{7} \mathrm{C}_{4}$ and applied to pin 2 of the IC.

Depending on the dimensioning of the primary inductance, timing element $\mathrm{R}_{7} \mathrm{C}_{4}$ is to be adapted to the current rise angle in T1. Thus, during the onphase, the IC receives the control information in the form of the simulated energy content of the primary winding at pin 2 as a function of line voltage versus time.

The control deviation at pin 1 is recorded by control winding $9 / 15$. This measure requires fixed coupling with the secondary winding $2 / 16$. The control winding is also used for feedback and permits self-oscillation of the parallel circuit $\mathrm{C}_{9}$ /primary inductance if the power transistor is inhibited. Thus, the maximum possible open-loop frequency is determined.

The control voltage required for pin 1 is rectified by diode D4 and smoothed by capacitor $\mathrm{C}_{7}$. Furthermore, $\mathrm{R}_{13}$ and $\mathrm{C}_{8}$ form a timing element, which serves for filtering fast changes in the control voltage, i.e. the final element does not become active until several periods have occurred. By means of the voltage divider formed of resistors $R_{8}, R_{9}, R_{10}$, the secondary voltage can be set. Reason: in the IC the control voltage produced at pin 1 is compared with a stable, internal reference voltage.

According to the result of this comparison, frequency and pulse duty factor are corrected until the secondary voltage selected by $\mathrm{R}_{10}$ has established itself. For all operating modes of the SMPS, the zero passages of the voltage at the control winding contain information on pulse duty factor and switching frequency of the switching transistor T1, or the open-loop frequency. Conditioning of the corresponding signal at pin 8 is performed by series resistor R11 and by integrated limiter diodes.

An SMPS based on these principles would have a point of return dependent on the line voltage. With respect to the distance to the saturation point, the transformer must be dimensioned for maximum power, i.e. for maximum line voltage and the power then occurring at the point of return.

In order to keep the size of the transformer as small as possible, the IC makes the point of return largely independent of the rectified line voltage. If necessary, the reverse point correction of the IC can be altered by a network from pin 7 to ground. The information on the line voltage is applied to pin 3 . Before the line voltage falls below its minimum value, the SMPS must be turned off by the IC in order to obtain defined turn-off conditions.

During undervoltage, the information required for turn-off is applied to pin 3 via the resistive divider $\mathrm{R}_{4} / \mathrm{R}_{5}$. On the secondary side the output voltages $\mathrm{V}_{1 \text { sec }}$ to $\mathrm{V}_{4}$ sec are available. If the secondary side is further deloaded, standby is set automatically. Resistor $R_{15}$ forms a basic load of voltage $V_{1 \text { sec }}$ and contributes to maintaining standby conditions ( $\mathrm{V}_{\text {sec }}$ rise $20 \%$ ). Capacitors $\mathrm{C}_{10}$ and $\mathrm{C}_{13}$ prevent spikes generated by reversing the rectifiers D7 through D9. The secondary voltages are smoothed by charging electrolytic capacitors $\mathrm{C}_{14}$ through $\mathrm{C}_{17}$.

### 1.0 Start-up Behavior

In Figure 1, the start-up behavior of the application circuit is illustrated for a line voltage that is barely above the value for undervoltage.

After application of the line voltage at the point in time $\mathrm{t}_{0}$, the following voltages build up:
$-V_{6}$ according to the halfwave charge across $R_{2}$ and $\mathrm{R}_{3}$
$-V_{2}$ to $V_{2 \text { max }}$ (typ. 6.2V)
$-V_{3}$ to the value given by divider $R_{4} / R_{5}$.
The current consumption of the IC in this mode of operation is smaller than 1.5 mA . When $\mathrm{V}_{6}$ reaches the threshold $\mathrm{V}_{6 E}$ (time $\mathrm{t}_{1}$ ), the IC turns on the internal reference voltage. The current consumption increases to typically 12 mA . The primary-current voltage transformer reduces $\mathrm{V}_{2}$ to $\mathrm{V}_{2 B}$ and between time $t_{5}$ and $t_{6}$ the start-pulse generator will produce the start pulse. The feedback at pin 8 starts the next pulse and so on. All pulses, including the start pulse, are controlled in width by the control voltage at pin 1. Upon turn-on this corresponds to the case of short-circuit, i.e. $\mathrm{V}_{1}=\mathrm{OV}$. Thus, the IC starts with "short-circuit pulses" that widen according to the feed-back control voltage. The IC operates in the point of return. Afterwards the peak values rapidly drop to $\mathrm{V}_{2}$ because the IC is operating in the control range. The control loop is stabilized. If voltage $\mathrm{V}_{6}$ falls below the output threshold $\mathrm{V}_{6 \text { min }}$ before the point of return is reached, the start will be interrupted (pin 5 goes Low). The IC remains turned on, so $\mathrm{V}_{6}$ drops further to $\mathrm{V}_{6 \mathrm{~A}}$. Then the IC turns off, $\mathrm{V}_{6}$ can build up again (time $\mathrm{t}_{4}$ ) and a new turn-on attempt begins at time $\mathrm{t}_{1}$. If the rectified line AC voltage (primary voltage) breaks down because of the load, $\mathrm{V}_{3}$ can, as happens at time $t_{3}$, fall below $V_{3 A}$ (turn-on attempt with undervoltage). The primary-voltage monitoring then clamps $V_{3}$ to $V_{3 S}$ until the IC turns off $\left(V_{6}<V_{6 A}\right)$. Then a new turn-on attempt is started at time $t_{1}$.

### 2.0 Control, Overload and OpenCircuit Behavior

When the IC has started up, it operates in the control range. The voltage on pin 1 is typically 400 mV .

When the output is loaded, the control amplifier permits wider charge pulses $\left(\mathrm{V}_{5}=\mathrm{H}\right)$. The peak value of the voltage at pin 2 increases to $\mathrm{V}_{25}$ max. If the secondary load is increased further, the overload amplifier will start to reduce the pulse width. Because the change in pulse width reverses, this is called the point of return of the power supply. The IC supply voltage $\mathrm{V}_{6}$ is directly proportional to the secondary voltage, so it breaks down according to the overload control response. If $\mathrm{V}_{6}$ falls below the value $\mathrm{V}_{6 \text { min, }}$, the IC will go into sampling operation. The time constant of the halfwave start-up is relatively large, so the short-circuit power remains small. The
overload amplifier reduces to the pulse width $t_{\text {psh }}$. This pulse width must remain possible so that the IC can start without any problems from the virtual shortcircuit, i.e. the turn-on with $\mathrm{V}_{1}=0$.

If the load is reduced on the secondary side, the charge pulses $\left(\mathrm{V}_{5}=\mathrm{H}\right)$ become narrower. The frequency increases up to the natural frequency of the system. If the load is reduced further, the secondary voltages build up to $V_{6}$. At $V_{6}=V_{6}$ max the logic is blocked. The IC goes into sampling operation. Thus the circuit is absolutely open-circuit-proof.

### 3.0 Overtemperature Response

An integrated temperature cutout blocks the logic if the chip temperature becomes inadmissibly high. The IC automatically samples the temperature and starts as soon as it drops to an admissible level.

## Absolute Maximum Ratings*

"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameter | Symbol | Limits |  | Units | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Voltages |  |  |  |  |  |
| Pin 1 | $\mathrm{V}_{1}$ | -0.3 | +3 | V |  |
| Pin 2 | $\mathrm{V}_{2}$ | -0.3 |  | V |  |
| Pin 3 | $V_{3}$ | -0.3 |  | V |  |
| Pin 5 | $\mathrm{V}_{5}$ | -0.3 | $\mathrm{V}_{6}$ | v |  |
| Pin 6 | $\mathrm{V}_{6}$ | -0.3 | +20 | V | Supply Voltage |
| Pin 7 | $\mathrm{V}_{7}$ | -0.3 |  | V |  |
| Pin 8 | $\mathrm{V}_{8}$ | -0.3 |  | V |  |
| Currents |  |  |  |  |  |
| Pin 1 | $\mathrm{I}_{1}$ | -3 | +1 | mA |  |
| Pin 2 | $\mathrm{I}_{2}$ | -3 | +3 | mA |  |
| Pin 3 | ${ }_{3}$ | -3 | +3 | mA |  |
| Pin 4 | $\mathrm{I}_{4}$ | -1.5 |  | A | $\mathrm{t}_{\mathrm{p}} \leq 50 \mu \mathrm{~s} ; \boldsymbol{\nu} \leq 0.5$ |
| Pin 5 | 15 | -1.5 | +1.5 | A | $\mathrm{t}_{\mathrm{p}} \leq 50 \mu \mathrm{~S} ; \nu \leq 0.5$ |
| Pin 6 | 16 | -0.01 | +1.5 | A | $\mathrm{t}_{\mathrm{p}} \leq 50 \mu \mathrm{~s} ; \nu \leq 0.5$ |
| Pin 7 | 17 | -3 | +1 | mA | - |
| Pin 8 | 18 | -3 | +3 | mA |  |
| Junction Temperature | TJ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Thermal Resistances Junction-Air Junction-Case Measured at Pin 4 | $\begin{aligned} & \mathbf{R}_{\mathrm{t} t \mathrm{JJA}} \\ & \mathrm{R}_{\mathrm{th}} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 70 \end{aligned}$ | $\begin{aligned} & \text { K/W } \\ & \text { K/W } \end{aligned}$ |  |
| Operating Range |  |  |  |  |  |
| Supply Voltage | $V_{6}$ | 7.5 | 15 | V |  |
| Case Temperature | Tc | -20 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Measurement Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Start-Up Hysteresis |  |  |  |  |  |  |
| Start-Up Current Consumption $V_{6}=5 \mathrm{~V}$ | $\mathrm{I}_{6 / 5}$ | 1 |  | 0.5 | 0.75 | mA |
| Start-Up Current Consumption $V_{6}=8 \mathrm{~V}$ | $\mathrm{I}_{6 / 8}$ | 1 |  | 1 | 1.5 | mA |
| Turn-On Voltage | $V_{6 E}$ | 1 | 11 | 12 | 13 | V |
| Turn-Off Voltage | $\mathrm{V}_{6 A}$ | 1 | 6 | 6.5 | 7 | V |
| Turn-On Current $V_{6}=V_{6 E}$ | $\mathrm{I}_{6 \mathrm{E}}$ | 1 |  | 12 | 16 | mA |
| Turn-Off Current $V_{6}=V_{6 A}$ | $\mathrm{I}_{6} \mathrm{~A}$ | 1 |  | 10 |  | mA |
| ```Voltage Limiter (}\mp@subsup{V}{6}{}=10\textrm{V},\mathrm{ IC Turned Off) at Pin 2(V6}<\mp@subsup{V}{6E}{} I2 = 1 mA``` | $V_{4 \text { max }}$ | 1 | 5.6 | 6.6 | 7.6 | V |
| ```Voltage Limiter (}\mp@subsup{V}{6}{}=10\textrm{V},\mathrm{ IC Turned Off) at Pin 3( }\mp@subsup{V}{6}{}<\mp@subsup{V}{6E}{*} I}=1\textrm{mA``` | $V_{5 \text { max }}$ | 1 | 5.6 | 6.6 | 7.6 | V |

## Control Range

| Control Input Voltage | $V_{1 \text { cont }}$ | 2 |  | 400 |  | mV |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Gain in Control Range <br> $G_{\text {cont }}=\frac{d\left(V_{2 S}-V_{2 B}\right)}{d V_{1}}$ | $G_{\text {cont }}$ | 2 |  | -400 |  | mV |

## Primary-Current Simulation Voltage

| Basic Value | $V_{2 B}$ | 2 |  | 1 |  | $V$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum Peak Value <br> $G_{1}=V_{\text {1cont }}\left(2 \mathrm{~V} / \mathrm{V}_{\text {cont }}\right)$ | $\mathrm{V}_{2 S} \max$ | 2 |  | 3 |  | V |

## Overload and Short-Circuit Operation

| Overload Range Upper Limit | $\mathrm{V}_{1 \mathrm{U}}$ | 2 |  | 400 |  | mV |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Overload Range Lower Limit | $\mathrm{V}_{1 \mathrm{~L}}$ | 2 |  | 150 | mV |  |
| Gain in Overload Range <br> $\mathrm{G}_{\text {over }}=\frac{\mathrm{d}\left(\mathrm{V}_{2 S}-\mathrm{V}_{2 \mathrm{~B}}\right)}{\mathrm{dV}}$ | $\mathrm{G}_{\text {over }}$ | 2 |  | 2 |  |  |
| Input Voltage in Overload Range <br> $\mathrm{V}_{\text {cont }}=3.5 \mathrm{~V}$ | $\mathrm{~V}_{1}$ | 2 |  | 360 |  | mV |
| Input <br> Current in Short-Circuit Operation <br> $\mathrm{V}_{\text {cont }}=0 \mathrm{~V}$ | $\mathrm{I}_{1}$ | 2 |  | -140 |  | $\mu \mathrm{~A}$ |

Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Measurement Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Overload and Short-Circuit Operation (Continued) |  |  |  |  |  |  |
| Peak Value in Overload Range $V_{\text {cont }}=3.5 \mathrm{~V}$ | $\mathrm{V}_{\text {2over }}$ | 2 |  | 3.0 |  | V |
| Peak Value in Short-Circuit Operation $\mathrm{V}_{\text {cont }}=0 \mathrm{~V}$ | $\mathrm{V}_{2 \mathrm{sh}}$ | 2 |  | 2.7 |  | V |
| Output Pulse Width in Overload Range $V_{\text {cont }}=3.5 \mathrm{~V}$ | $t_{\text {p over }}$ | 2 |  | 8.5 |  | $\mu \mathrm{S}$ |
| Output Pulse Width in Short-Circuit Operation $v_{\text {cont }}=0 \mathrm{~V}$ | $\mathrm{t}_{\mathrm{psh}}$ | 2 |  | 7.5 |  | $\mu \mathrm{S}$ |
| Current Consumption in Overload Range $V_{\text {cont }}=3.5 \mathrm{~V}$ | $I_{6}$ | 2 |  | 12 |  | mA |
| Current Consumption in Short-Circuit Operation $\mathrm{V}_{\text {cont }}=0 \mathrm{~V}$ | $\mathrm{I}_{6}$ | 2 |  | 10 |  | mA |
| Generally Valid Data ( $\mathrm{V}_{6}=10 \mathrm{~V}$ ) |  |  |  |  |  |  |
| Point-of-Return Correction |  |  |  |  |  |  |
| Point-of-Return Correction Voltage $V_{3}=5 \mathrm{~V} ; \mathrm{V}_{2}=0 \mathrm{~V}$ | $V_{7}$ | 2 |  | 5 |  | V |
| Point-of-Return Correction Current $V_{3}=5 \mathrm{~V} ; \mathrm{V}_{2}=0 \mathrm{~V}$ | $\mathrm{V}_{4}$ | 1 |  | -460 |  | $\mu \mathrm{A}$ |

## Zero-Passage Detector Voltage

| Positive Value | $\mathrm{V}_{\mathrm{BP}}$ | 2 |  | 0.7 |  | V |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Negative Value | $\mathrm{V}_{8 \mathrm{~N}}$ | 2 |  | -0.2 |  | V |
| Delay between $\mathrm{V}_{8}$ and $\mathrm{V}_{2}$ | $\mathrm{t}_{\mathrm{d} 4}$ | 2 |  | 2 |  | $\mu \mathrm{~s}$ |
| Output-Stage Data |  |  |  |  |  |  |
| Saturation Voltages | $\mathrm{V}_{\text {satu }}$ | 1 |  | 2 |  | V |
| S in Setting 1 of Upper Transistor <br> $\mathrm{I}_{5}=-1.5 \mathrm{~A}$ | $\mathrm{~V}_{\text {satL }}$ | 1 |  | 2 |  | V |
| S in Setting 1 of Lower Transistor <br> $\mathrm{I}_{5}=+1.5 \mathrm{~A}$ |  |  |  |  |  |  |

## Slew Rate of Output Voltage

| Rising Edge <br> $\mathrm{V}_{\text {cont }}=3.5 \mathrm{~V}$ | $+\mathrm{dV}_{5} / \mathrm{dt}$ | 2 |  | 10 |  | $\mathrm{~V} / \mu \mathrm{s}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge <br> $\mathrm{V}_{\text {cont }}=3.5 \mathrm{~V}$ | -dV 5 dt | 2 |  | 50 |  | $\mathrm{~V} / \mu \mathrm{s}$ |

Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Measurement Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Protective Circuits |  |  |  |  |  |  |
| 1. Undervoltage protection for $\mathrm{V}_{6}$ : <br> Voltage on Pin $5=\mathrm{V}_{5 \text { min }}$ <br> When $\mathrm{V}_{6}<\mathrm{V}_{6 \text { min }}$ <br> (With $V_{6 \text { min }}=V_{6 A}+\Delta V_{6}$ ) | $\Delta \mathrm{V}_{6}$ | 2 | 0.3 | 0.5 | 1 | V |
| 2. Overvoltage Protection for $V_{6}$ : Voltage on Pin $5=V_{5 \text { min }}$ When $\mathrm{V}_{6}<\mathrm{V}_{6 \text { min }}$ | $\mathrm{V}_{6 \text { max }}$ |  | 14 | 15 | 16 | V |
| 3. Undervoltage Protection for $\mathrm{V}_{\text {line }}$ : Voltage on Pin $5=V_{5 \text { min }}$ When $V_{3}>V_{3 A}, V_{2}{ }^{\prime \prime}=0 \mathrm{~V}$ | $\mathrm{V}_{3}$ | 1 |  | 1 |  | V |
| 4. Overtemperature: Chip Temperature at Which IC Switches $\mathrm{V}_{5}$ to $\mathrm{V}_{5 \text { min }}$ | $\mathrm{T}_{J}$ | 2 |  | 125 |  | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Voltage on Pin } 3 \text { after Response } \\ & \text { of Protective Function } \\ & \left(\mathrm{V}_{3} \text { is Clamped Until } \mathrm{V}_{6}<\mathrm{V}_{6 \mathrm{~A}}\right. \text { ) } \\ & \mathrm{I}_{3}=3 \mathrm{~mA} \end{aligned}$ | $V_{3}$ | 1 |  | 0.2 | 0.4 | V |
| Sampling Current Consumption $V_{3}=V_{2}=0 V$ | $I_{6}$ | 1 |  | 12 |  | mA |
| Normal Operation $\left(V_{\text {line }}=220 \mathrm{~V} ; \mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3, \mathrm{~S} 4 \text { closed }\right)$ <br> 1. Secondary Voltage <br> 2. Secondary Voltage <br> 3. Secondary Voltage <br> 4. Secondary Voltage | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~S}} \\ & \mathrm{~V}_{2 S} \\ & \mathrm{~V}_{3 \mathrm{~S}} \\ & \mathrm{~V}_{4 \mathrm{~S}} \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & 95 \\ & 26 \\ & 15 \\ & 8.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Turn-On Time for Secondary Voltages | $\mathrm{t}_{\text {on }}$ | 3 |  | 120 |  | ms |
| Voltage Alteration between S5 Open and S5 Closed | $\Delta \mathrm{V}_{1} \mathrm{~S}$ | 3 |  | 100 | 500 | mV |
| Load Variation Cross-Talk <br> Voltage Alteration between S6 Open and S6 Closed | $\Delta \mathrm{V}_{1} \mathrm{~S}$ | 3 |  | 500 | 1000 | mV |
| Standby Operation $\left(V_{\text {line }}=220 \mathrm{~V} ; P_{\text {sec }} \leq 2 W\right)$ <br> Voltage Build-Up <br> Frequency <br> Power Consumption Point-of-Return Stability | $\begin{aligned} & \delta \mathrm{V}_{1} \mathrm{~S} \\ & \mathrm{f} \\ & \mathrm{P}_{\text {prim }} \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \\ & 3 \end{aligned}$ | 75 | $\begin{aligned} & 20 \\ & 80 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ | $\begin{gathered} \text { V } \\ \text { KHz } \\ \text { VA } \end{gathered}$ |
| Maximum Secondary Current (secondary point of return) S1 Closed $\mathrm{I}_{1 \text { Smax }}$ is set with $\mathrm{R}_{17}$ $\mathrm{V}_{1 \mathrm{~S}}=85 \mathrm{~V}$ | $I_{\text {ISmax }}$ | 3 |  | 1.85 |  | A |
| Relative Alteration of $\mathrm{I}_{1 \text { Smax }}$ $80 \mathrm{~V}<V_{\text {line }}<140 \mathrm{~V}$ | $\Delta l_{1 S m a x}$ | 3 |  |  | $\pm 10$ | \% |

Measurement Circuit 1


0095-2

## Measurement Circuit 2



Measurement Circuit 3


## Application Circuit




Figure 1


Figure 2

## 1. Start-Up Hysteresis


2. Operation in Measurement Circuit 2


0095-9

Frequency f versus
$\mathrm{kHz}_{\mathbf{z}}$ secondary power $\mathrm{P}_{1 S}$


Efficiency $\eta$ versus



## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TDA 4605 | Q67000-A8078 | DIP 8 |

## TDA 4814 A <br> IC for Active Line Filters

| Pin Configuration |  | n Definitions |  |
| :---: | :---: | :---: | :---: |
| (Top View) | Pin | Symbol | Function |
| Os | 1 | Os | Ground |
|  | 2 | QD | Driver Output |
|  | 3 | $\mathrm{V}_{\mathrm{s}}$ | Supply voltage |
|  | 4 | - I COMP | Negative Comparator Input |
|  | 5 | +I Op Amp/V ${ }_{\text {REF }}$ | Positive Input Op Amp/V ${ }_{\text {REF }}$ |
|  | 6 | ISTART | Start Input |
|  | 7 | N.C. | Not Connected |
|  | 8 | Q START | Start Output |
|  | 9 | QSTOP | Stop Output |
|  | 10 | I STOP | Stop Input |
|  | 11 | I M1 | Multiplier Input |
|  | 12 | -10P Amp | Negative Input Op Amp |
|  | 13 | Q Op Amp/I M2 | Op Amp Output/Multiplier Input 2 |
|  | 14 | I DET | Detector Input |

This device contains the components for designing a switched-mode power supply with sinusoidal line-current consumption. Sinusoidal line current is drawn from the supply network in particular when there is high power consumption. One possible application is in electronic ballasts for fluorescent lamps, especially when a large number of these lamps are concentrated on one supply point. This IC is additionally suitable for general driving of switched-mode power supplies. The possibility for regulating the output voltage will enable operation on different line voltages ( $110 \mathrm{Vac} / 220 \mathrm{Vac}$ ) without any switchover.

A monitoring circuit makes it possible to control various turn-on and turn-off functions of different units of equipment.

## Circuit Description

The IC switches from standby to full current consumption when the turn-on threshold on $\mathrm{V}_{\mathrm{S}}$ is exceeded. Turn-off is controlled by hysteresis. The integrated $Z$ diode limits the voltage on $\mathrm{V}_{\mathrm{S}}$ when impressed current is fed.

The operational amplifier (op amp) can be wired as a control amplifier. It will then compare the divided output voltage $\mathrm{V}_{\mathrm{Q}}$ to a reference voltage $\mathrm{V}_{\text {REF }}$ that is stable with temperature. The output voltage of the op amp that is produced in this way is multiplied by a sine-magnitude voltage in the multiplier ( M ). At the output of the latter a sine-magnitude voltage then appears that is variable in amplitude. This nominal voltage is applied to the plus input of the comparator. The nominal voltage at the multiplier output can then be compared via the comparator to a voltage derived from the actual line current. The output of the comparator feeds the reference signal via a logic circuit to the driver that switches the SIPMOS transistor. No current gaps may appear in the choke, otherwise the line current would no longer be sinusoidal. To achieve that, the detector input I DET senses when the choke current has fallen to zero after turn-off of the SIPMOS transistor. This ensures that the SIPMOS transistor does not turn on too early and that no current gaps occur.

When the detector input I DET is on High potential, the SIPMOS driver $Q$ is blocked. At the same time the flipflop can be set by the comparator.

When I DET is Low, the Q output is enabled and can be disabled again by the comparator by resetting the flipflop.

Consequently the choke is always currentless when the SIPMOS transistor turns on and no current gaps appear in the choke.

## Driver Output Q for SIPMOS Transistors

The output driver is designed as a push-pull stage. There is a resistor of $10 \Omega$ in series with the output for the purpose of current limiting. Between $Q$ and ground there is a resistor of $10 \mathrm{k} \Omega$. This keeps the SIPMOS transistor reliably turned off during standby.

The Q output is additionally connected to the supply voltage $\mathrm{V}_{\mathrm{S}}$ and to ground by way of diodes.

When the supply voltage to the switched-mode power supply is turned on, the diode towards $V_{S}$ conducts the capacitive displacement currents from the gate of the SIPMOS transistor into the smoothing capacitor on $\mathrm{V}_{\mathrm{S}}$. The voltage $\mathrm{V}_{\mathrm{S}}$ may not exceed 0.7 V if the SIPMOS transistor is to remain turned off.

The diode towards ground clamps negative voltages on Q to -0.7 V . Capacitive currents produced by voltage incursion on the drain of the SIPMOS transistor are thus able to flow away unhindered.

## Reference Voltage (VEF)

The reference-voltage source is highly stable with temperature. It can be used if additional, external components are wired.

## Monitoring Circuit (I START, I STOP, Q START, Q STOP)

The monitoring circuit guarantees the secure operation of a unit of equipment. Any circuitry that is shut down because of a fault, for instance, cannot be started up again until the monitoring start (I START/ Q START) has turned on and a positive voltage pulse has been impressed on Q START.

If there is a defect present, the monitoring stop (I STOP/Q STOP) will turn on and shut down either the entire unit or simply the circuitry that has to be protected. No restart is then possible until the hold current impressed on I START or I STOP has been interrupted (e.g., by a power-down).

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ | . $\mathrm{V}_{\mathrm{Z}}=\mathrm{Z}$ Voltage | -0.3 | $\mathrm{V}_{\mathrm{Z}}$ | V |
| Inputs |  |  |  |  |  |
| Comparator | $\begin{aligned} & \mathrm{V}_{1 \text { COMP }} \\ & \mathrm{V}_{- \text {ICOMP }} \end{aligned}$ |  | $\begin{array}{r} -0.3 \\ -0.3 \\ \hline \end{array}$ | $\begin{aligned} & 33 \\ & 33 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Op Amp | $V_{1 \text { Op Amp }}$ $\mathrm{V}_{-10 \mathrm{p} \text { Amp }}$ |  | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{~V} \end{aligned}$ |
| Multiplier M1 | $\mathrm{V}_{\mathrm{M} 1}$ |  | -0.3 | 33 | V |
| Output Op Amp | $\mathrm{V}_{\text {Q op Amp }} / \mathrm{l}_{\text {M2 }}$ |  | -0.3 | 6 | V |
| Z Current $\mathrm{V}_{\text {S }}$ GND | Iz | Observe $\mathrm{P}_{\text {max }}$ | 0 | 300 | mA |
| Driver Output | $\mathrm{V}_{\mathrm{Q}}$ |  | -0.3 | $\mathrm{V}_{\mathrm{S}}$ | V |
| Q Clamping Diodes | $\mathrm{I}_{\mathrm{QD}}$ | $\begin{aligned} & V_{Q}>V_{S} \text { or } \\ & V_{Q}<-0.3 V \end{aligned}$ | -10 | 10 | mA |
| Input START <br> STOP | $V_{\text {I StaRT }}$ <br> $V_{\text {I STOP }}$ | See Characteristics See Characteristics | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & 25 \\ & 33 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Output START <br> STOP | $V_{\text {Q Start }}$ $V_{\text {Q STOP }}$ |  | $\begin{aligned} & -10 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & 3 \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Detector Input | $V_{\text {IDET }}$ |  | 0.9 | 6 | V |
| Detector Clamping Diodes | $V_{\text {I DET }}$ | $\begin{aligned} & V_{\text {IDET }}>6 \mathrm{~V} \text { or } \\ & V_{\text {IDET }}<0.9 \mathrm{~V} \end{aligned}$ | -10 | 10 | mA |
| Capacitance at I START to Ground | $\mathrm{C}_{\text {ISTART }}$ |  |  | 150 | $\mu \mathrm{F}$ |
| Junction Temperature | $\mathrm{T}_{\mathrm{j}}$ |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance System-Air | $\mathrm{R}_{\mathrm{th}} \mathrm{SA}$ |  |  | 65 | K/W |
| Operating Range |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ | Values for $\mathrm{V}_{\mathrm{S}} \mathrm{ON}^{\mathrm{N}} \mathrm{V}_{\mathrm{Z}}$ <br> See Characteristics | $\mathrm{V}_{\text {SON }}$ | $\mathrm{V}_{\mathrm{z}}$ | V |
| Z Current | Iz | Observe $\mathrm{P}_{\text {max }}$ | 0 | 200 | mA |
| Driver Current | $I_{\text {QD }}$ |  | $-300$ | $+300$ | mA |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ |  | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |

Characteristics $\left(\mathrm{V}_{\mathrm{SON}}{ }^{*}<\mathrm{V}_{\mathrm{S}}<\mathrm{V}_{\mathrm{Z}} ;-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Current Consumption |  |  |  |  |  |
| Without Load on Driver Q and $V_{\text {REF }}$; Low $\begin{aligned} & 0 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<\mathrm{V}_{\mathrm{SON}} \\ & \mathrm{~V}_{\mathrm{SON}}<\mathrm{V}_{\mathrm{S}}<\mathrm{V}_{\mathrm{Z}} \end{aligned}$ | Is | 2.5 | 5 | $\begin{aligned} & 0.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Load on QD with SIPMOS gate; Dynamic Operation 50 kHz $V_{S}=12 \mathrm{~V}$; Load on $\mathrm{Q}=10 \mathrm{nF}$ | Is |  |  | 15 | mA |
| Hysteresis on $\mathrm{V}_{\mathbf{S}}$ |  |  |  |  |  |
| Turn-On Threshold for $\mathrm{V}_{\mathrm{S}}$ Rising | $\mathrm{V}_{\text {hy }} \mathrm{H}$ | 9.6 | 10.4 | 11.2 | V |
| Switching Hysteresis | $\mathrm{V}_{\text {S }}$ y | 1.0 |  | 1.7 | V |
| Comparator (COMP) |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{10}$ | -10 |  | $+10$ | mV |
| Input Current | $-I_{1}$ |  |  | 2 | $\mu \mathrm{A}$ |
| Common-Mode Input Voltage Range | $\mathrm{V}_{1 \mathrm{C}}$ | 0 |  | 3.5 | V |
| Operational Amplifier (Op Amp) |  |  |  |  |  |
| Open-Loop Voltage Gain | Gvo | 60 | 80 |  | dB |
| Input Offset Voltage | $\mathrm{V}_{10}$ | -30 |  | -10 | mV |
| Input Current | $-11$ |  |  | 2 | $\mu \mathrm{A}$ |
| Common-Mode Input Voltage Range | $V_{1 C}$ | 0 |  | 3.5 | V |
| Output Current | $\mathrm{I}_{\text {O Op Amp }}$ | -3 |  | +1.5 | mA |
| Output Voltage | $\mathrm{V}_{\text {Q Op Amp }}$ | 1.2 |  | 4 | V |
| Transition Frequency | ${ }_{\text {f }}$ |  | 2 |  | MHz |
| Transition Phase | $\phi_{T}$ |  | 120 |  | degrees |
| Output Driver (QD) |  |  |  |  |  |
| Output Voltage High $\mathrm{l}_{\mathrm{Q}}=-10 \mathrm{~mA}$ | $\mathrm{V}_{\text {OH }}$ | 5 |  |  | V |
| Output Voltage Low $\mathrm{I}_{\mathrm{Q}}=+10 \mathrm{~mA}$ | $V_{Q L}$ |  |  | 1 | V |
| Output Current <br> Rising Edge $C_{L}=10 \mathrm{nF}$ <br> Falling Edge $\mathrm{C}_{\mathrm{L}}=10 \mathrm{nF}$ | $\begin{aligned} & -1_{Q} \\ & 10 \end{aligned}$ | $\begin{aligned} & 200 \\ & 250 \end{aligned}$ | $\begin{aligned} & 300 \\ & 350 \end{aligned}$ | $\begin{aligned} & 400 \\ & 450 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

TDA 4814 A
Characteristics $\left(\mathrm{V}_{\mathrm{SON}}{ }^{*}<\mathrm{V}_{\mathrm{S}}<\mathrm{V}_{\mathrm{Z}} ;-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}\right.$ ) (Continued)

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Reference-Voltage Source |  |  |  |  |  |
| Voltage $0<I_{\text {REF }}<3 \mathrm{~mA}$ | $\mathrm{V}_{\text {REF }}$ | 1.8 | 2 | 2.2 | V |
| Load Current | $-L_{L}$ | 0 |  | 3 | mA |
| Voltage Change $\begin{aligned} & 10 \mathrm{~V}<V_{S}<V_{Z} \\ & 0 \mathrm{~mA}<I_{\text {REF }}<3 \mathrm{~mA} \end{aligned}$ | $\Delta V_{\text {REF }}$ |  |  | $\begin{gathered} 5 \\ 20 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Temperature Response | $\Delta \mathrm{V}_{\text {REF }} / \Delta T$ | -0.5 |  | +0.5 | mV/K |
| Z-Diode ( $\mathbf{V}_{\mathbf{S}}$-GND) |  |  |  |  |  |
| $\begin{aligned} & Z \text { Voltage } \\ & I_{Z}=200 \mathrm{~mA} \\ & \text { Observe } \mathrm{P}_{\text {max }} \end{aligned}$ | $V_{Z}$ | 13 | 15.5 | 17 | V |
| Multiplier (M1)(1) |  |  |  |  |  |
| Quadrant for Input Voltages |  |  | 1 |  | qu. |
| Input Voltage M1 | $\mathrm{V}_{\mathrm{M} 1}$ | 0 |  | 1 | V |
| Reference Level for M1 | $\mathrm{V}_{\text {REF }}$ M1 |  | 0 |  | V |
| Input Voltage M2 | $\mathrm{V}_{\mathrm{M} 2}$ | $\mathrm{V}_{\text {REF }}$ |  | $\mathrm{V}_{\text {REF }}+1$ | V |
| Reference Level for M2 | $V_{\text {REF M2 }}$ |  | $V_{\text {REF }}$ |  | V |
| Input Current M1, M2 | $-11$ | 0 |  | 2 | $\mu \mathrm{A}$ |
| Coefficient for OutputVoltage Source | $\mathrm{C}_{Q}$ | 0.4 | 0.6 | 0.8 | I/V |
| Temperature Response of Output-Voltage Coefficient | $\Delta T C / C_{Q}$ | -0.3 | -0.1 | 0.1 | \%/K |
| Monitoring Circuit |  |  |  |  |  |
| Input I START Turn-On Voltage Turn-On Current Turn-Off Voltage Turn-Off Current | V Ion Start I Ionstart $V_{\text {I OFF Start }}$ lioff start | $\begin{gathered} 17 \\ 50 \\ 2 \\ 70 \\ \hline \end{gathered}$ | $\begin{aligned} & 22 \\ & 90 \\ & 3.5 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{gathered} 26 \\ 130 \\ 5 \\ 150 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| Input I STOP** Turn-On Voltage Turn-On Current Turn-Off Voltage Turn-Off Current | VIONSTOP I Ion Stop $V_{\text {I OFF STOP }}$ II OFF STOP | $\begin{gathered} 27 \\ 100 \\ 4.5 \\ 175 \end{gathered}$ | $\begin{gathered} 30 \\ 150 \\ 6.5 \\ 250 \\ \hline \end{gathered}$ | $\begin{gathered} 33 \\ 200 \\ 8.5 \\ 320 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| ```Transfer I START-Q START Output Current on Q START V START }=15\textrm{V} VQSTART }=2\textrm{V``` | -lostart | 400 | 600 | 800 | mA |

**The turn-on voltage of ISTOP exceeds the turn-on voltage of IsTART by at least 3 V .

Characteristics $\left(\mathrm{V}_{\mathrm{SON}}{ }^{*}<\mathrm{V}_{\mathrm{S}}<\mathrm{V}_{\mathrm{Z}} ;-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}\right)$ (Continued)

| Parameter | Symbol | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Monitoring Circuit (Continued) |  |  |  |  |  |
| ```Transfer I STOP - Q STOP Output Current on Q STOP ISTOP = 1.5 mA; VSTOP = 18V; V ISTOP = 0.4 mA; VSTOP }\approx7\textrm{V VQSTOP = 1.2V``` | - IQ Stop | $0.9$ <br> 90 | $\begin{aligned} & 1.2 \\ & 150 \end{aligned}$ |  | mA <br> $\mu \mathrm{A}$ |
| Detector (IDET) |  |  |  |  |  |
| Upper Switching Voltage for Voltage Rising (H) | $\mathrm{V}_{\text {DET }}$ | 1 | 1.3 | 1.6 | V |
| Lower Switching Voltage for Voltage Falling (L) | $V_{\text {DET }}$ | 0.95 |  |  | V |
| Switching Hysteresis | $\mathrm{V}_{\text {S }} \mathrm{y}$ | 50 |  | 300 | mV |
| Input Current $0.9 \mathrm{~V}<\mathrm{V}_{\mathrm{DET}}<6 \mathrm{~V}$ | - IdET |  | 5 |  | $\mu \mathrm{A}$ |
| Clamping-Diode Current $\mathrm{V}_{\text {DET }}>6 \mathrm{~V}$ or $\mathrm{V}_{\text {DET }}<0.9 \mathrm{~V}$ | IDET | -3 |  | 3 | mA |
| Delay Times |  |  |  |  |  |
| Input Comparator $\rightarrow Q^{(2)}$ | t |  | 200 | 500 | ns |

## Notes:

1. Calculation of the output voltage $\mathrm{V}_{\mathrm{QM}}: \mathrm{V}_{\mathrm{QM}}=\mathrm{C} \bullet \mathrm{V}_{\mathrm{M} 1}{ }^{*} \bullet \mathrm{~V}_{\mathrm{M} 2}{ }^{*}$ in V . The voltages of $\mathrm{V}_{\mathrm{M} 1}{ }^{*}$ and $\mathrm{V}_{\mathrm{M} 2}{ }^{*}$ are referred to the particular reference level.
2. Step functions at comparator input $\Delta V_{\text {COMP }}=-100 \mathrm{mV} \rightarrow \Delta \mathrm{V}_{\text {COMP }}=+100 \mathrm{mV}$.
*V $V_{\text {SN }}$ means that $\mathrm{V}_{\mathrm{SH}}$ has been exceeded but that the voltage is still greater than $\mathrm{V}_{\mathrm{SL}}$.

## Use and Advantages of IC TDA 4814 in Switched Mode Power Supplies and Electronic Ballasts

### 1.0 Switched Mode Power Supplies

The "active harmonics filter" consists of a rectifier arrangement in a bridge circuit followed by an upconverter. Through a controller action it is possible to draw a virtually sinusoidal current from the singlephase line and produce a regulated dc voltage at the output.

In the case of an SMPS with conventional line rectification it is possible to achieve a power factor (ratio of active power to apparent power) of 0.5 to 0.7 . The active harmonics filter serves for improving the power factor, which reaches a value of almost 1 , and for reducing the load on the line produced by harmonics. The losses caused by the active harmonics filter
are more than compensated by the fact that a subsequent converter can constantly be operated at an optimal operating point because of the input control of the operating voltage.

The extra effort that is necessary, compared to an SMPS without an active harmonics filter, is made good upwards of about 500W by savings elsewhere (e.g., smaller smoothing capacitance and transistors of a higher resistance in the SMPS). With the wideranging power supplies that are in increasing demand, i.e., power supplies that can work on a line of 90 Vac through 240 Vac without any switching changes, the power pay-off limit reduces markedly.

### 2.0 Electronic Ballasts for Fluorescent Lamps

The VDE and the EVUs require of industrial consumers that these take "sinusoidal current" from the
line, i.e., exhibit a purely ohmic response. This is the case with incandescent lamps, cooker rings and heating fixtures.

In all electronic devices with rectification and a CR load the current drain is pulsed, i.e., afflicted by a large harmonic content and impermissible according to VDE. The reflected current ripple can interfere with installations for AF power-line carrier control for instance, i.e., lead to faulty switching. The harmonic content of the current consequently may not exceed certain values.

In the line current for a ballast operating with a stable fluorescent lamp must be such that the share of harmonics in relation to the fundamental does not exceed the values given in Table 1.

Table 1. Line-Current Harmonic Content According to VDE 0712, Part 2

| Harmonics | Admissible <br> Harmonic Content(1) <br> in \% |
| :---: | :---: |
| 3rd Harmonic | $25 \times \frac{\lambda}{0.9}$ |
| 5th Harmonic | 7 |
| 7th Harmonic | 4 |
| 9th Harmonic | 3 |
| 11th Harmonic | 2 |
| 13th Harmonic | 1 |
| and Higher |  |

## Note:

1. $\lambda$ is the power factor.

The values given here are achieved using the TDA 4814 A to drive a SIPMOS in an up-converter regulating circuit.

## Application Example

Electronic Ballast


Remark:
Kindly note that the SIEMENS AG holds patents on electronic ballasts for fluorescent lamps, published in "Siemens Energy and Automation', Vol. II, No. 2. March/April 1985.

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TDA 4814 A | Q67000-A8163 | P-DIP-14 |

## TDA 4917 A/TDA 4917 G <br> Monitoring IC for Power Supplies

- Monitors $5+2$ Independent Voltages
- Freely Selectable Tolerance Width of Five Input
- Overvoltage and Undervoltage Signaling
- Power-Fail Signal
- DIP 20 or SO 20 Package
- Three-Independent, Variable Timing Networks for Three Signaling Outputs
- Supply Undervoltage Monitoring
- AC Monitoring
- Balanced Reference-Voltage Source $2.5 \mathrm{~V} \pm 1 \%$


[^28]
## Circuit Description

The following circuit description is best understood by reference to the block diagram and timing diagrams.

PNP comparators K1 through K12 are internally connected with one input to $\mathrm{V}_{\text {REF1 }}$ or $\mathrm{V}_{\text {REF }}$ or ground. The other input is in each case brought out on a pin. K11 serves for monitoring the supply voltage of the circuit itself.

Overvoltages are to trigger different functions to undervoltages, so the comparators are routed by way of different logic circuits to the three outputs.

Three positive voltage levels, referred to ground, with magnitudes of more than 2.5 V can be detected for overvoltage. In the same way two negative voltages, referred to ground, can be monitored for overvoltage.

Of the voltages that are to be monitored for undervoltage, likewise three can be positive (switching threshold > 2.5 V ) and two can be negative, referred to ground.

Comparators K6 through K12 possess switching hysteresis on their inputs. The values for this hysteresis can be matched by the sum resistance of the external voltage divider to the particular monitoring function.

Three different signal delay times can be freely selected within wide limits by means of three external capacitors. The minimum delays that are possible are obtained if pins C1 through C3 remain unwired. When current sources - ISOURCE2, ISOURCE4 or Isources are active, the voltage on $\mathrm{C} 1, \mathrm{C} 2$ or C3 drops to approximately 50 mV .

The available outputs are "Overvoltage shutdown" (QovDx), "Undervoltage shutdown" (QuvDN) and "Power-fail" (QPFN). The "Power-fail" output (QPFN) is Low for supply undervoltage on the device.

With the command designations in the block diagram the code is as follows:

- X as final letter means effect for High level
- N as final letter means effect for Low level
-Curr- ${ }^{\text {.t }}$ sources produce current when driven High

Calculatic ${ }^{\text {n }}-1, \tau 2, \tau 3$ :

$$
\sigma_{1}[\cdot \mathrm{~s}]=\mathrm{C}_{\mathrm{n}}[\mathrm{nF}] \times 0.83
$$

Block Diagram


## Absolute Maximum Ratings*

"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Pos | Parameter | Symbol | Conditions | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| Maximum Ratings for Ambient Temperature $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| 1 | Input Comparator K1 through K12 | $\mathrm{V}_{\mathrm{IKn}}$ |  | -0.3 | 30 | V |
| 2 | Clamping Diodes on Inputs of K1 through K12 | $\mathrm{I}_{\mathrm{K}}$ | $-0.3 \mathrm{~V}>\mathrm{V}_{\mathrm{Kn}}$ | -1 |  | mA |
| 3 | Supply Voltage | $\mathrm{V}_{\mathrm{S}}$ |  | -0.3 | 30 | V |
| 4 | C1, C2, C3 | $V_{\text {C1, C2, C3 }}$ |  | -0.3 | 2.5 | V |
| 5 | Output Overvoltage QovDx | V QOVDX lQovDx | $\begin{aligned} & 0>\mathrm{I}_{\text {OVD }}>-70 \mathrm{~mA} \\ & -0.3 \mathrm{~V}>\mathrm{V}_{\mathrm{OVDX}}>\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -10 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{s}}+0.3 \mathrm{~V} \\ +10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| 6 | Output Undervoltage QuvDN | V QuvDN lQuvDN | $\begin{aligned} & 50 \mathrm{~mA}>\operatorname{lUVDN}>0 \\ & -0.3 \mathrm{~V}>\text { UUVDN }^{2} \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline-0.3 \\ -10 \\ \hline \end{array}$ | 30 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| 7 | Output Power-Fail QPFN | $V_{\text {QPFN }}$ IQPFN | $\begin{aligned} & 50 \mathrm{~mA}>\mathrm{I}_{\mathrm{PFN}}>-50 \mathrm{~mA} \\ & -0.3 \mathrm{~V}>\mathrm{V}_{\mathrm{PFN}}>\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -10 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V} \\ +10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |

## Operating Range

Within the operating range the functions stated in the circuit description are fuffilled. Here deviations from the characteristics are possible.

| Pos | Parameter |  | Symbol | Limits |  | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |

*Admissible by limiting useful life to $70,000 \mathrm{~h}$.

## Characteristics

The characteristics cover the variance of the values maintained by the integrated circuit at the stated supply voltage and ambient temperature. The typical values are average values that are expected from a manufacturing viewpoint.

| Pos | Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Supply Voltage $4.5 \mathrm{~V}<\mathrm{V}_{S}<30 \mathrm{~V}$ <br> Amblent Temperature $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| 1 | Current Drain | Is |  | 3.5 |  | 6.5 | mA |
|  |  |  |  |  |  |  |  |
| 2 | Input Current | 1 |  | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| 3 | Switching Voltage of $\mathrm{I}_{\mathrm{PO}}$, $\mathrm{I}_{\mathrm{PO} 2}$, $\mathrm{I}_{\mathrm{PO}}$, I IPU1, IPU2, IPU3, IPF | $\mathrm{v}_{\text {swp }}$ |  | $\begin{gathered} V_{\mathrm{REF} 1} \\ -10 \mathrm{mV} \\ \hline \end{gathered}$ |  | $\begin{gathered} V_{\text {REF1 }} \\ +10 \mathrm{mV} \\ \hline \end{gathered}$ | V |
| 4 | Switching Voltage of ${ }^{\mathrm{NO}_{1}}, \mathrm{I}_{\mathrm{NO} 2}$ | $U_{\text {swno }}$ |  | -10 | 0 | +10 | mV |
| 5 | Switching Voltage of $I_{N U 1,} I_{N U 2}$ | $\mathrm{V}_{\text {swnu }}$ |  | $\begin{gathered} V_{\text {REF2 }} \\ -10 \mathrm{mV} \\ \hline \end{gathered}$ |  | $\begin{gathered} V_{\text {REF2 }} \\ +10 \mathrm{mV} \\ \hline \end{gathered}$ | V |
| Voltage Supply on $\mathbf{V}_{\mathbf{S}}$ |  |  |  |  |  |  |  |
| 6 | Level on $V_{S}$ for Supply Undervoltage (Voltage Dropping) |  |  | 4.5 | 4.6 | 4.7 | V |
|  | Switching Hysteresis of Supply Undervoltage (on $\mathrm{V}_{\mathrm{S}}$ )* |  |  | 90 | 100 | 110 | mV |
| Switching Hysteresis |  |  |  |  |  |  |  |
| 7 | Comparators K6, K7, K8, K12 Hysteresis Current | $\begin{aligned} & \text { lhyh } \\ & \text { Ihyl } \end{aligned}$ | $\begin{aligned} & V(+K)<V_{\text {swp }} \\ & V(+K)>V_{\text {swp }} \end{aligned}$ | 7 | 10 | $\begin{array}{r} 13 \\ 0.1 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| 8 | Comparators K9, K10 Hysteresis Current | $\begin{aligned} & -I_{\text {hyh }} \\ & -I_{\text {hyl }} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}(-K)>\mathrm{V}_{\mathrm{swn}} \\ & \mathrm{~V}(-K)<\mathrm{V}_{\mathrm{swp}} \end{aligned}$ | 7 | 10 | $\begin{aligned} & 13 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |

## Delay $\tau 1$

| 9 | Charge Current on C1 <br> $\left(V_{C 1}\right.$ rising $)$ | -IC1ch |  | 2.1 | 3 | 3.9 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 10 | Discharge Current on C 1 <br> $\left(\mathrm{~V}_{\mathrm{C} 1}\right.$ Dropping $)$ | IC1dis |  | 7 | 10 | 13 | mA |

## Delay $\boldsymbol{\tau} 2$

| 11 | Charge Current on C2 <br> $\left(V_{\mathrm{C} 2}\right.$ Rising $)$ | - I 22 ch |  | 2.1 | 3 | 3.9 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 12 | Discharge Current on C2 <br> $\left(\mathrm{V}_{\mathrm{C} 2}\right.$ Dropping $)$ | IC2dis |  | 7 | 10 | 13 | mA |

*Set with K11

## TDA 4917 A/TDA 4917 G

Characteristics (Continued)
The characteristics cover the variance of the values maintained by the integrated circuit at the stated supply voltage and ambient temperature. The typical values are average values that are expected from a manufacturing viewpoint.

| Pos | Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| MONOFLOP $\boldsymbol{\tau} 3$ |  |  |  |  |  |  |  |
| 13 | Charge Current on C3 ( $\mathrm{V}_{\mathrm{C} 3}$ Rising) | $-l_{\text {- }}^{\text {c3ch }}$ |  | 2.1 | 3 | 3.9 | $\mu \mathrm{A}$ |
| 14 | Discharge Current on C3 ( $\mathrm{V}_{\mathrm{C} 3}$ Dropping) | ${ }^{\text {IC3dis }}$ |  | 7 | 10 | 13 | mA |
| OUTPUT OVERVOLTAGE (Qovdx) |  |  |  |  |  |  |  |
| 15 | Output High | -IovDx | $\begin{aligned} & V_{S}=5 V \\ & V_{\text {OVD }}=1 V \end{aligned}$ |  | 40 |  | mA |
| 16 | Output High | $\mathrm{V}_{\text {H }}$ OVDX | $-\mathrm{lovox}=10 \mathrm{~mA}$ |  | $\mathrm{V}_{S}-1$ |  | V |
| OUTPUT UNDERVOLTAGE (QuVDN) |  |  |  |  |  |  |  |
| 17 | Output Low | V ${ }_{\text {LuVDN }}$ | luVDN $=40 \mathrm{~mA}$ |  | 1.5 |  | V |
| OUTPUT POWER-FAIL (QPFN) |  |  |  |  |  |  |  |
| 18 | Output High | - IPFN | $\begin{aligned} & V_{S}=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {PFN }}=1 \mathrm{~V} \end{aligned}$ | 20 | 30 | 40 | mA |
| 19 | Output High* | $\mathrm{V}_{\mathrm{H} \text { PFN }}$ | $\begin{aligned} & -I_{\mathrm{PFN}}=10 \mathrm{~mA} \\ & -\mathrm{I}_{\mathrm{PFN}}=40 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline U_{S}-2.5 \\ U_{S}-1.5 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| 20 | Output Low | IPFN | $\mathrm{V}_{\text {PFN }}=3 \mathrm{~V}$ | 20 | 30 | 40 | mA |
| 21 | Output Low | V LPFN | $\begin{aligned} & l_{\text {PFN }}=10 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{PFN}}=1.6 \mathrm{~mA} \end{aligned}$ |  | 1.5 | 0.4 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| REFERENCE VOLTAGE 1 (V $\mathrm{VEFF}^{\text {) }}$ |  |  |  |  |  |  |  |
| 22 | Voltage** | $\mathrm{V}_{\text {REF1 }}$ | $\begin{aligned} & l_{\text {REF } 1}=1 \mathrm{~mA} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} \end{aligned}$ | 2.475 | 2.5 | 2.525 | V |
| 23 | Load Current | $-\mathrm{I}_{\text {REF } 1}$ |  | 0 |  | 3 | mA |
| 24 | Voltage Alteration | $\Delta \mathrm{V}_{\text {REF1 }}$ | $\begin{array}{\|l} \hline V_{S} \pm 20 \% \\ l_{\text {REF } 1} \pm 20 \% \\ \hline \end{array}$ |  |  | $\begin{gathered} 10 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| 25 | Temperature Response | $\Delta \mathrm{V}_{\text {REF } 1} / \Delta \mathrm{T}$ |  | -0.3 |  | +0.3 | mV/k |
| 26 | Shortcircuit Current (Admissable Sustained) | Isc | $\mathrm{V}_{\mathrm{REF} 1}=0 \mathrm{~V}$ |  | 10 |  | mA |
| REFERENCE VOLTAGE 2 (VREF2) |  |  |  |  |  |  |  |
| 27 | Voltage*** | $\mathrm{V}_{\text {REF2 }}$ | $\begin{aligned} & T_{a m b}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \\ & \mathrm{V}_{\text {REF } 1}=2.5 \mathrm{~V} \end{aligned}$ | 97 | 100 | 103 | mV |

*Max. 6.5V however
**When adjusted ( $\pm 1 \%$ ); without adjustment $\pm 6 \%$
${ }^{* * *} \mathrm{~V}_{\mathrm{REF} 2}$ is derived by voltage divider $(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2=25$ from $\mathrm{V}_{\mathrm{REF} 1}$.

## Diagram


*I ${ }_{\mathrm{NO}}$ and $\mathrm{I}_{\mathrm{NU}}$ are logically identical like $\mathrm{I}_{\mathrm{PO}}$ and $\mathrm{I}_{\mathrm{PU}}$, but have switching levels OV . During $\tau 1$ QuVDN cannot go low (turn-on procedure). $\tau 2$ suppresses undervoltage spikes.
$\tau 3$ ensures minimum duration of power-fail signal (QPFN).

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :--- | :--- |
| TDA 4917 A | Q67000-A8131 | P-DIP 20 |
| TDA 4917 G | Q67000-A8132 | SO 20 |

## TVA 4918 A; G <br> IC for Push-Pull Switched-Mode Power Supplies with SIPMOS Driver Output



This versatile switched-mode power supply control IC for the control of SIPMOS power transistors comprises digital and analog functions. These functions are required in the design of high quality flyback and forward converters in single-phase and push-pull operation in normal, half-bridge and full bridge circuits. The componett can also be used for single-ended voltage multipliers and speed-controlled motors. Malfunctions in the electrical operation of the switched-mode power supply are recognized by the comparators in the SMPS IC and activate protective functions.


## Circuit Description

The various functional units of the component and their interaction are described in the following.

## Supply Voltage $\mathbf{V}_{\mathbf{s}}$

The IC enables the two outputs not before the turnon threshold ( $\mathrm{V}_{\mathrm{S}} \mathrm{ON}$ ) at $\mathrm{V}_{\mathrm{S}}$ is exceeded. The duty cycle (active time/disable time) at the enabled outputs can then rise from zero to the value set with K 1 in the time specified by the soft start.

An undervoltage at the standby input cause the current consumption is to remain at the very low standby current level independent of the voltage $\mathrm{V}_{\mathrm{s}}$.

## Voltage Controlled Oscillator (VCO)

The VCO is connected with the capacitor $\mathrm{C}_{\top}$ and the resistor $R_{T}$. The charge current at $C_{T}$ flows continuously and is set with resistor $R_{T}$. The discharge current is active during the discharge of $\mathrm{C}_{\mathrm{T}}$ and is set internally.

In the typical mode of operation the duration of the rising edge is considerably greater than that of the falling edge. During the falling edge the VCO passes a trigger signal to the ramp generator thus discharging the ramp generator capacitance. Additionally, the trigger signal is routed to other parts of the IC.

## Ramp Generator

The ramp generator is controlled by the VCO and operates at the same frequency as the VCO. The duration of the ramp generator falling edge must be shorter than the VCO fall time. Only then do the ramp generator upper and lower switching levels reach their rated values.

To control the pulse width at the output, the voltage of the ramp generator rising edge is compared with an externally adjustable dc voltage at comparator K 1. The slope of the rising edge is adjusted via the current by means of $R_{R}$. This provides the possibility of an additional superimposed control of the output duty cycle. This control capability (feed-forward control) permits the compensation of known interference (e.g., input voltage ripple). A superimposed load current control (current mode control) however, can also be implemented.

## Push-Pull FlipFlop

The push-pull flipflop is switched by the falling edge of the VCO. This ensures that only one output of the two push-pull outputs is enabled at a time.

## Comparator K 1 (Duty Cycle Control)

The two plus inputs of the comparator are switched such that the lower plus level is always compared with the level of the minus input. As soon as the voltage of the rising sawtooth edge (minus input) exceeds the lower level of the two plus inputs, the currently active output is disabled via the turn-off flipflop. The "high"-duration of the respectively active output can thus be infinitely varied. As the frequency remains constant, this process corresponds to a change in duty cycle.

## Operational Amplifier (Op Amp)

The op amp is a high quality operational amplifier. It can be used in the control circuit to transmit the amplified variations of the voltage to be regulated to the free plus input of comparator K 1. A voltage change is thus converted to a duty cycle change.

## Turn-Off FlipFlop

The falling edge of the VCO causes a pulse at the turn-off flipflop set input. It can, however, only be actually set if no reset signal is pending. With the turn-off flipflop set, the two outputs are enabled and one of them can be active. Upon an error signal from K 5 or upon a turn-off signal from K 1 the flipflop disables the outputs.

## Z Diode

The $Z$ diode limits the voltage at capacitor $\mathrm{C}_{\text {soft }}$ start to a maximum of 5 V . The ramp generator voltage can reach 5.5 V . For an appropriate slope of the rising ramp generator edge, the duty cycle can be limited to a desired maximum value. This can be a possible advantage in flyback converter operation.

## Comparator K 2

The comparator has its switching threshold at 1.5 V at the plus input, and with its output sets the error flipflop if the voltage at capacitor $\mathrm{C}_{\text {soft }}$ start is below 1.5 V . The error flipflop, however, will only accept the set pulse if no reset pulse (error) is pending. This prevents a restart of the outputs as long as an error signal is pending.

## Soft Start

The lower of the two voltages at the K 1 plus in-puts-compared with the ramp generator voltageis a measure for the duty cycle at the output. At component turn-on, the voltage at capacitor $\mathrm{C}_{\text {soft start }}$ is equal to 0 V . As long as no error exists,
the capacitor will be charged to the maximum value of 5 V with a current of $6 \mu \mathrm{~A}$.

In the case of an error, $\mathrm{C}_{\text {soft start }}$ is discharged with a current of $2 \mu \mathrm{~A}$. The currently active output, however, is immediately disabled by the error flipflop. Below a charge voltage of 1.5 V , a set signal is pending at the error flipflop and the outputs are enabled if no reset signal is pending at the same time. As the minimum ramp generator voltage, however, is 1.8 V , the duty cycle at the outputs is actually only increased slowly and continuously after the voltage at $\mathrm{C}_{\text {soft }}$ start exceeds 1.8 V .

## Error FlipFlop

Error signals, routed to the error flipflop reset input, cause an immediate disabling of the output (low), and after elimination of the error, a restart of the component by soft start.

## Comparators K 3 (Overvoltage), $\mathbf{V}_{\text {REF }}$ Overcurrent, $\mathbf{V}_{\mathbf{S}}$ Undervoltage

These are error detectors that on error, cause the error flipflop to immediately disable the outputs. After elimination of the error, the duty cycle is raised again using the soft start. Upon overvoltage, a current is impressed at the input of K 3, that can be used to enable an adjustable hysteresis or a holding function.

## Comparator K 4 (Undervoltage)

Comparator K 4 switches with an adjustable hysteresis. The value of the hysteresis is derived from the internal resistance of the external control source and the current impressed internally at the input of K 4. In the undervoltage case, the set current flows into the component in the technical direction of current flow. In the error case (undervoltage), both outputs are disabled. The component restarts by soft start.

## Comparator K 5 (Dynamic Current Limiter)

K 5 serves to recognize overcurrents at the switching transistors. Both inputs of the comparator are externally accessible. After elimination of the error, the outputs are enabled with the VCO trigger pulse at the turn-off flipflop. The delay time between occurrence of an error and disabling of the outputs is only approximately 250 ns .

## Standby Input (I St)

This input switches with voltage and current hysteresis. The voltage levels for switching from standby to active operation can be set with an external voltage divider between $\mathrm{V}_{\mathrm{S}}$-standby input-ground.

## Reference Voltage (VREF)

The reference voltage source is a highly constant source with regard to its temperature behavior. It can be used for the external wiring of the op amp; the error comparators, the ramp generator, or other external components.

## SIPMOS Driver Output (QSIP)

The two outputs operate in the push-pull mode. They are active high. The duration during which one of the outputs is active, can be varied infinitely. The duration of the falling edge at the frequency generator is equal to the minimum duration during which both outputs are simultaneously low.

The output driver is designed as a push-pull stage. The output current is internally limited to the specified values.

A $10 \mathrm{k} \Omega$ resistor is connected between the output and ground. This resistor holds the SIPMOS transistor reliably disabled during standby operation (undervoltage at I St). Output Q SIP is connected with the supply voltage $V_{S}$ Q SIP and with ground via diodes. The diode connected to $\mathrm{V}_{\text {S O SIP }}$ routes the capacitive shift currents from the SIPMOS transistor gate to the filter capacitor at $\mathrm{V}_{\mathrm{S}_{\mathrm{Q}}}$ SIP during turning on the SMPS supply voltage. The voltage at $\mathrm{V}_{S}$ Q SIP can reach approximately 2.3 V without the SIPMOS transistor being turned on.

The diode connected to ground connects negative voltages at Q SIP to -0.7 V . This provides an unimpeded flow off of capacitive currents occuring during voltage breakdown at the SIPMOS transistor drain connection.

For supply voltages starting at approximately 2 V , both outputs are active low in the disabled state. The function of the diode connected to $\mathrm{V}_{\mathrm{S}}$ Q SIP is then taken over by the pull-down source.

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameter | Symbol | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Supply Voltage |  |  |  |  |
| Inputs K 1, Op Amp, K 3, K 4, K 5, I St | $\mathrm{v}_{\text {S }}$ | -0.3 | 33 | V |
| Frequency Generator (VCO) |  |  |  |  |
| Voltage at $\mathrm{R}_{\mathrm{T}} / \mathrm{C}_{\mathrm{T}}$ | $\mathrm{V}_{\text {CT },}, \mathrm{V}_{\mathrm{AT}}$ | -0.3 | 6 | V |
| $\mathrm{V}_{\text {CT }}>6 \mathrm{~V}$ | $\mathrm{I}_{\text {ct }}$ |  | 3 | mA |
| Ramp Generator |  |  |  |  |
| Voltage at $\mathrm{C}_{\mathrm{R}} / \mathrm{R}_{\mathrm{R}}$ | $\mathrm{V}_{\text {CR }}, \mathrm{V}_{\text {RR }}$ | -0.3 | 6 | V |
| Reference Voltage | $\mathrm{V}_{\text {REF }}$ | -0.3 | 6 | V |
| Output Op Amp | $V_{\text {Q op amp }}$ | -0.3 | 6 | V |
| Driver Output Q SIP | $\mathrm{V}_{\text {Q SIP }}{ }^{(1)}$ | -0.3 | 6 | V |
| $\begin{aligned} & \text { Q SIP Clamp Diodes at } Q \text { SIP } \\ & V_{\mathrm{QSIP}}>\mathrm{V}_{\mathrm{S}} \text { or } \mathrm{V}_{\mathrm{QSIP}}<-0.3 \mathrm{~V} \\ & \hline \end{aligned}$ | losip | -10 | 10 | mA |
| Soft Start | $\mathrm{V}_{\mathrm{C} \text { soft start }}$ | -0.3 | 6 | V |
| Junction Temperature | $\mathrm{T}_{\mathrm{j}}{ }^{(2)}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance TDA 4918 A (System-Air) TDA 4918 G | $\begin{aligned} & \mathbf{R}_{\text {th SA }} \\ & \mathrm{R}_{\mathrm{th} S \mathrm{~A}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 63 \\ & 90 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{K} / \mathrm{W} \\ & \mathrm{~K} / \mathrm{W} \\ & \hline \end{aligned}$ |
| Operating Range |  |  |  |  |
| Supply Voltage | $\mathrm{V}^{(3)}$ | $\mathrm{V}_{\text {SON }}$ | 30 | V |
| Frequency Generator (VCO) | fvco |  | 300 | KHz |
| Ramp Generator | $\mathrm{f}_{\text {R }}$ |  | 300 | KHz |
| Ambient Temperature | $\mathrm{T}_{\text {A }}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. With this, the maximum power dissipation or junction temperature must be taken into account!
2. At a planned maximum operating time of 70,000 hours a continuous maximum junction temperature of $150^{\circ} \mathrm{C}$ is permitted.
3. For $\mathrm{V}_{\mathrm{S}} \mathrm{ON}$ values refer to characteristic data.

Characteristics $\mathrm{V}_{\mathrm{SON}}{ }^{(1)}<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Current Consumption |  |  |  |  |  |  |
| Without Load at V REF Q OP, Q SIP 1, 2 | Is | $\mathrm{C}_{\mathrm{T}}=1 \mathrm{nF}$ Frequency Generator with 100 kHz |  |  | 20 | mA |
| Standby Operation | $\mathrm{I}_{\text {St }}$ |  |  |  | 3.5 | mA |
| Hysteresis at $\mathbf{V}_{\mathbf{S}}$ |  |  |  |  |  |  |
| Turn-On Threshold for $\mathrm{V}_{\mathrm{S}}$ Rising | $\mathrm{V}_{\text {SH }}$ | $V_{\text {On-THR }} \geq \mathrm{V}_{\text {On-THR }}$ |  | 8.3 | 9.6 | V |
| Turn-Off Threshold for $\mathrm{V}_{S}$ Falling | $\mathrm{V}_{S L}$ |  |  | 7.6 |  | V |
| Reference Voltage |  |  |  |  |  |  |
| Voltage | $\mathrm{V}_{\text {REF }}$ | $\begin{aligned} & I_{\text {REF }}=1 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}=15 \mathrm{~V} \\ & \hline \end{aligned}$ | 2.475 | 2.5 | 2.525 | V |
| Load Current | $-I_{\text {REF }}$ |  | 0 |  | 3 | mA |
| Voltage Change | $\Delta V_{\text {REF }}$ | $\mathrm{V}_{S} \pm 20 \%$ |  |  | 10 | mV |
| Voltage Change | $\Delta V_{\text {REF }}$ | $I_{\text {REF }} \pm 20 \%$ |  |  | 3 | mV |
| Temperature Response | $\Delta \mathrm{V}_{\text {REF }} / \Delta T$ |  | -0.3 |  | +0.3 | $\mathrm{mV} / \mathrm{K}$ |

Characteristics $\mathrm{V}_{\mathrm{SON}}{ }^{(1)}<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Reference Voltage (Continued) |  |  |  |  |  |  |
| Response Threshold for IREF Overcurrent | lov |  |  | 7 |  | mA |
| Short-Circuit Current | ISC | $V_{\text {REF }}=0 \mathrm{~V}$ |  | 10 |  | mA |
| Frequency Generator (VCO) |  |  |  |  |  |  |
| Frequency Range | fVCO |  |  |  | 300 | KHz |
| Frequency Change | $\Delta \mathrm{f} / \mathrm{fo}$ | $\mathrm{V}_{\mathrm{S}} \pm 20 \%$ |  |  | 1 | \% |
| Tolerance | $\Delta \mathrm{f} / \mathrm{fo}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{T}}=0.2 \mathrm{nF} \\ & \mathrm{R}_{\mathrm{T}}=50 \mathrm{k} \Omega \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -7 |  | +7 | \% |
| Charging Current for $\mathrm{C}_{\mathrm{T}}$ (perm) $=$ Current at Pin $\mathrm{R}_{T}$ | $I_{\text {RT }}$ | $\mathrm{I}_{\text {RT }}=\mathrm{V}_{\text {REF/RT }}$ | 0 |  | 1 | mA |
| Discharging Current for $\mathrm{C}_{T}$ | $I_{\text {dch }}$ | Internally Fixed |  | 2 |  | mA |
| $\mathrm{C}_{\text {T Range }}(2)$ |  |  |  |  | 1000 | nF |
| Upper Switching Threshold | $\mathrm{V}_{\mathrm{u}}$ |  |  | 5 |  | V |
| Lower Switching Threshold | $V_{1}$ |  |  | 2 |  | V |
| Ramp Generator |  |  |  |  |  |  |
| Frequency Range | $\mathrm{f}_{\mathrm{R}}$ |  |  |  | 300 | KHz |
| Maximum Voltage at $\mathrm{C}_{R}$ | $\mathrm{V}_{\text {CRH }}$ |  |  | 5.5 |  | V |
| Minimum Voltage at $\mathrm{C}_{\mathrm{R}}$ | $\mathrm{V}_{\text {CRL }}$ |  | 1.65 | 1.8 | 1.95 | V |
| Charging Current for $\mathrm{C}_{\mathrm{R}}$ (perm) $=$ Current at Pin $\mathrm{R}_{\mathrm{R}}$ | $I_{\text {ch }}$ | VRR Approx. 0.7V | 0 |  | 1 | mA |
| Discharging Current for $\mathrm{C}_{\mathrm{R}}$ | $I_{\text {dch }}$ | Internally Fixed |  | 3 |  | mA |
| Ratio $\mathrm{IRR}^{\text {/ }}$ CR charge |  | $\mathrm{I}_{\mathrm{RR}}=0.5 \mathrm{~mA}$ | 0.95 |  | 1.1 |  |
| Comparator K1 |  |  |  |  |  |  |
| Input Current | lıK1 |  |  |  | 2 | $\mu \mathrm{A}$ |
| Turn-Off Delay Time ${ }^{(3)}$ (Signal Transit Time Input K 1 to Q SIP) |  |  |  |  | 500 | ns |
| Common-Mode Input Voltage Range | $\mathrm{V}_{\text {IC }}$ |  | 0 |  | $\mathrm{V}_{\text {CRH }}$ | V |
| Operational Amplifier |  |  |  |  |  |  |
| Open-Loop Voltage Gain | Gvo |  | 60 | 80 |  | dB |
| Input Offset Voltage | $\mathrm{V}_{10}$ | Pin 10 n.c. | -10 |  | +10 | mV |
| Input Current | -İop amp |  |  |  | 2 | $\mu \mathrm{A}$ |
| Common-Mode Input Voltage Range | VIC |  | 0 |  | 4 | V |
| Output Current | $\mathrm{l}_{\text {Q opamp }}$ |  | 0 |  | 2 | mA |
| Output Voltage Range | $\mathrm{V}_{\text {Q op amp }}$ | $0 \mathrm{~mA}<\mathrm{l}_{\mathrm{Q}}<2 \mathrm{~mA}$ | 0.5 |  | $\mathrm{V}_{\text {CRH }}$ | V |
| Transition Frequency | $\mathrm{f}_{T}$ |  |  | 3 |  | MHz |
| Transition Phase | $\phi_{T}$ |  |  | 120 |  | degrees |

## Notes:

1. $V_{S}$ ON means that $V_{S H I G H}$ has been exceeded, while $V_{S}$ LOW has not yet been exceeded.
2. $\mathrm{C}_{\mathrm{T}}=0.2 \mathrm{nF}$ corresponds to a fall time of $0.2 \mu \mathrm{~S}( \pm 30 \%)$ if the discharge current largely exceeds the charge current. The fall time equals the minimum dead time at the output.
3. Step function $\Delta V=-100 \mathrm{mV} \Delta \mathrm{V}=+100 \mathrm{mV}$, for transit time from input comparator to Q SIP.

TDA 4918 A; G
Characteristics $\mathrm{V}_{\mathrm{SON}}{ }^{(1)}<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Operational Amplifier (Continued) |  |  |  |  |  |  |
| Temperature Coefficient of $\mathrm{V}_{10}$ | TC |  | -30 |  | +30 | $\mu \mathrm{V} / \mathrm{K}$ |
| Source Current at Q Op Amp | Iopamp | $0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Q}}<5.5 \mathrm{~V}$ |  | 120 |  | $\mu \mathrm{A}$ |
| Soft Start |  |  |  |  |  |  |
| Charging Current for $\mathrm{C}_{\text {soft start }}$ | $-l_{\text {ch }}$ |  |  | 6 |  | $\mu \mathrm{A}$ |
| Discharging Current for $\mathrm{C}_{\text {soft }}$ start | $I_{\text {dch }}$ |  |  | 2 |  | $\mu \mathrm{A}$ |
| Upper Limiting Voltage | $\mathrm{V}_{\text {lim }}$ |  |  | 5 |  | V |
| Switching Voltage of K 2 | $\mathrm{V}_{\mathrm{K} 2}$ |  |  | 1.5 |  | V |
| Dynamic Current Limitation K 5 |  |  |  |  |  |  |
| Input Current | -IIDYN |  |  |  | 2 | $\mu \mathrm{A}$ |
| Input Offset Voltage | $\mathrm{V}_{10}$ |  | -10 |  | +10 | mV |
| Common-Mode Input Voltage Range | $V_{\text {IC }}$ |  | 0 |  | $v_{S}-3$ | V |
| Turn-Off Delay Time ${ }^{(6)}$ | t | Rated Load 3 nF at Q SIP |  | 250 | 400 | ns |
| Undervoltage K 4 |  |  |  |  |  |  |
| Input Current at K 4 | -lı4 |  |  |  | 0.2 | $\mu \mathrm{A}$ |
| Switching Voltage at K 4 | $\mathrm{V}_{\text {SW }}$ |  | $\begin{gathered} V_{\text {REF }} \\ -10 \mathrm{mV} \end{gathered}$ |  | $\begin{gathered} V_{\mathrm{REF}} \\ +10 \mathrm{mV} \end{gathered}$ | V |
| Hysteresis Current | ${ }^{\mathrm{Hy} 4 \mathrm{H}}$ $\mathrm{H}_{\mathrm{Hy}}^{4 \mathrm{~L}}$ | $\begin{aligned} & V_{(+K 4)} V_{S W} \\ & V_{(+K 4)} V_{S W} \end{aligned}$ | 12 | 18 | $\begin{aligned} & 25 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Turn-Off Delay Time ${ }^{(5)}$ | t |  |  |  | 3 | $\mu \mathrm{s}$ |
| Overvoltage K 3 |  |  |  |  |  |  |
| Input Current | $-1 / \mathrm{K} 3$ |  |  |  | 0.2 | $\mu \mathrm{A}$ |
| Switching Voltage | $\mathrm{V}_{\text {Sw }}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{REF}} \\ -10 \mathrm{mV} \end{gathered}$ |  | $\begin{gathered} V_{\text {REF }} \\ +10 \mathrm{mV} \end{gathered}$ | V |
| Turn-Off Delay Time ${ }^{(5)}$ | t |  |  |  | 3 | $\mu \mathrm{s}$ |
| Hysteresis Current | $-{ }_{-1}$ <br> - - $_{\text {Hy }}$ 3L | $\begin{aligned} & V_{(-K 3)}>V_{S W} \\ & V_{(-K 3)}<V_{S W} \end{aligned}$ | 7 | 10 | $\begin{aligned} & 13 \\ & 0.1 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Output Driver Q SIP 1, 2 |  |  |  |  |  |  |
| Output Voltage High | $\mathrm{V}_{\text {QH }}$ | $\mathrm{l}_{\text {QSIP }}=-300 \mathrm{~mA}$ | $\mathrm{V}_{S}-3$ |  |  | V |
| Output Voltage Low | $V_{Q L}$ <br> $V_{Q L}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{QSIP}}=+300 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{QSIP}}=+10 \mathrm{~mA} \end{aligned}$ |  | - | $\begin{aligned} & 2.1 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Current(4) | $\begin{aligned} & \mathrm{I}_{\mathrm{QSIP}} \\ & -\mathrm{I}_{\mathrm{QSIP}} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 500 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & 700 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input Standby I St |  |  |  |  |  |  |
| Turn-On Threshold for $V_{1}$ St Rising | $\mathrm{V}_{\text {ISt }}$ | $\mathrm{V}_{\mathrm{S}}>\mathrm{V}_{\text {SON }}$ | 6.2 | 6.8 | 7.4 | V |
| Turn-Off Threshold for $V_{1}$ st Falling | $\mathrm{V}_{\text {I St }}$ |  | 5.6 | 6.2 | 6.8 | V |
| Hysteresis Current | $\begin{aligned} & -\mathrm{I}_{\mathrm{Hy} \mathrm{StH}} \\ & \mathrm{l}_{\mathrm{HyStL}} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{1 S t}>V_{1 S t H} \\ & V_{1 S t}<V_{1 S t} \end{aligned}$ | 35 | 50 | $\begin{gathered} 2 \\ 65 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |

## Notes:

4. Dynamic maximum current during rising of falling edge.
5. Step function $V_{R E F}=-100 \mathrm{mV} \mathrm{V}_{\text {REF }}=+100 \mathrm{mV}$ for transit time from
6. Step function $\Delta V=-100 \mathrm{mV} \Delta V=+100 \mathrm{mV}\}$ input comparator to $Q$ SIP.

Pulse Diagram


Ordering Information

| Type | Ordering Code | Package |
| :---: | :--- | :--- |
| TDA 4918 A | Q67000-A8021 | DIP 20 |
| TDA 4918 G | Q67000-A8142 | SO-20 |

TDA 4919 A; G
Bipolar IC for Single-Phase Switched-Mode
Power Supplies with SIPMOS Driver Output

| Pin Configuration |  |  | Pin Definitions |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pin | Function |
| (Top View) |  |  | 1 | GND Q SIP |
|  |  |  | 2 | N.C. |
|  |  |  | 3 | SIPMOS driver Q SIP |
| GNDOSIP 1 [H\| |  |  | 4 | Supply Voltage V ${ }_{\text {S Q SIP }}$ |
|  | T 20 | GND 0 V | 5 | Supply Voltage $V_{S}$ |
| N.C. 2 | $\square 19$ | O OpAmp/IK 1 | 6 | Soft Start $\mathrm{C}_{\text {soft start }}$ |
|  |  |  | 7 | $\mathrm{VCO} \mathrm{C}_{\mathrm{T}}$ |
| OSIP 3 [HI | ص 18 | $10 p A m p(-)$ | 8 | VCO $\mathrm{R}_{T}$ |
| $v_{\text {Sasip }} 4$ [回 | T 17 | 10pAmp ( + ) | 9 | Ramp Generator $\mathrm{C}_{\mathrm{R}}$ |
| $v_{s} 5 \square$ | $\square 16$ | - IoYn Ks | 10 | Input Standby I St |
| $C_{\text {soth tetl }} 6$ - | - 16 | $-I_{\text {OYN K5 }}$ | 11 | Reference Voltage $\mathrm{V}_{\text {REF }}$ |
|  | T 15 | + $I_{\text {DYN K5 }}$ | 12 | Input Overvoltage K 3 |
| $c_{T} 7$ [1] | D 14 | $R_{R}$ | 13 | 'Input Overvoltage K 4 |
| $\begin{array}{ccc} R_{T} & 8 & \square H \\ C_{R} & 9 & \square \\ I S t & 10 \square H \end{array}$ |  |  | 14 | Ramp Generator $\mathrm{R}_{\mathrm{R}}$ |
|  | 13 | luvK 4 | 15 | Input Dynamic Current Limitation K $5(+)$ |
|  | D 12 | lovk 3 | 16 | Input Dynamic Current Limitation K $5(-)$ |
|  | D 11 | $V_{\text {Ref }}$ | 17 | Input Operational Amplifier ( + ) |
|  |  |  | 18 | Input Operational Amplifier (-) |
|  |  | 0088-1 | 19 | Output Operational Amplifier/Input Comparator |
|  |  |  | 20 | GND OV |

This versatile single-phase switched-mode power supply control IC for the direct control of SIPMOS power transistors comprises digital and analog functions. These functions are required in the design of high quality flyback, forward, and choke converters with switching frequencies up to 300 kHz . The IC can also be used for single-ended voltage multipliers and speed-controlled motors. Malfunctions in the electrical operation of the switched-mode power supply are recognized by the comparators in the SMPS IC and activate protective functions.


## Circuit Description

The various functional units of the component and their interaction are described in the following.

## Supply Voltage $\mathbf{V}_{\mathbf{S}}$

The IC enables the output not before the turn-on threshold ( $\mathrm{V}_{\mathrm{S}}$ ON) at $\mathrm{V}_{\mathrm{S}}$ is exceeded. The duty cycle (active time/disable time) at the output can then rise from zero to the value set with K 1 in the time specified by the soft start.

An undervoltage at the standby input causes the current consumption Is to remain at the very low standby current level independent of the voltage $\mathrm{V}_{\mathrm{S}}$.

## Voltage Controlled Oscillator (VCO)

The VCO is connected with the capacitor $\mathrm{C}_{T}$ and the resistor $\mathrm{R}_{\mathrm{T}}$. The charge current at $\mathrm{C}_{\mathrm{T}}$ flows continuously and is set with resistor $R_{T}$. The discharge current is active during the discharge of $\mathrm{C}_{\mathrm{T}}$ and is set internally.

In the typical mode of operation the duration of the rising edge is considerably greater than that of the falling edge. During the falling edge the VCO passes a trigger signal to the ramp generator thus discharging the ramp generator capacitance. Additionally, the trigger signal is routed to other parts of the IC.

## Ramp Generator

The ramp generator is controlled by the VCO and operates at the same frequency as the VCO. The duration of the ramp generator falling edge must be shorter than the VCO fall time. Only then do the ramp generator upper and lower switching levels reach their rated values.

To control the pulse width at the output, the voltage of the ramp generator rising edge is compared with an externally adjustable dc voltage at comparator K 1 . The slope of the rising edge is adjusted via the current by means of $\mathrm{R}_{\mathrm{R}}$. This provides the possibility of an additional superimposed control of the output duty cycle. This control capability (feed-forward control) permits the compensation of known interference (e.g., input voltage ripple). A superimposed load current control (current mode control) however, can also be implemented.

## Comparator K 1 (Duty Cycle Control)

The two plus inputs of the comparator are switched such that the lower plus level is always compared with the level of the minus input. As soon as the voltage of the rising sawtooth edge (minus input) exceeds the lower level of the two plus inputs, the output is disabled via the turn-off flipflop. The "high"duration of the output can thus be infinitely varied. As the frequency remains constant, this process corresponds to a change in duty cycle.

## Operational Amplifier (Op Amp)

The op amp is a high quality operational amplifier. It can be used in the control circuit to transmit the amplified variations of the voltage to be regulated to the free plus input of comparator K 1. A voltage change is thus converted to a duty cycle change.

## Turn-Off FlipFlop

The falling edge of the VCO causes a pulse at the turn-off flipflop set input. It can, however, only be actually set if no reset signal is pending. With the turn-off flipflop set, the output is enabled and can be active. Upon an error signal from K 5 or upon a turnoff signal from K 1 the flipflop disables the output.

## Z Diode

The Z diode limits the voltage at capacitor $\mathrm{C}_{\text {soft }}$ start to a maximum of 5 V . The ramp generator voltage can reach 5.5 V . For an appropriate slope of the rising ramp generator edge, the duty cycle can be limited to a desired maximum value. This can be a possible advantage in flyback converter operation.

## Comparator K2

The comparator has its switching threshold at 1.5 V at the plus input, and with its output sets the error flipflop if the voltage at capacitor $\mathrm{C}_{\text {soft }}$ start is below 1.5 V . The error flipflop, however, will only accept the set pulse if no reset pulse (error) is pending. This prevents a restart of the outputs as long as an error signal is pending.

## Soft Start

The lower of the two voltages at the K 1 plus in-puts-compared with the ramp generator voltageis a measure for the duty cycle at the output. At
component turn-on, the voltage at capacitor $\mathrm{C}_{\text {soft start }}$ is equal to 0 V . As long as no error exists, the capacitor will be charged to the maximum value of 5 V with a current of $6 \mu \mathrm{~A}$.

In the case of an error, $\mathrm{C}_{\text {soft start }}$ is discharged with a current of $2 \mu \mathrm{~A}$. The output, however, is immediately disabled by the error flipflop. Below a charge voltage of 1.5 V , a set signal is pending at the error flipflop and the output is enabled if no reset signal is pending at the same time. As the minimum ramp generator voltage, however, is 1.8 V , the duty cycle at the outputs is actually only increased slowly and continuously after the voltage at $\mathrm{C}_{\text {soft }}$ start exceeds 1.8 V .

## Error FlipFlop

Error signals, routed to the error flipflop reset input, cause an immediate disabling of the output (low), and after elimination of the error, a restart of the component by soft start.

## Comparators K 3 (Overvoltage), $\mathbf{V}_{\text {REF }}$ Overcurrent, $\mathbf{V}_{\mathbf{S}}$ Undervoltage

These are error detectors that on error, cause the error flipflop to immediately disable the outputs. After elimination of the error, the duty cycle is raised again using the soft start. Upon overvoltage, a current is impressed at the inputs of K 3 and $K 4$, that can be used to enable an adjustable hysteresis or a holding function.

## Comparator K 4 (Undervoltage)

Comparator K 4 switches with an adjustable hysteresis. The value of the hysteresis is derived from the internal resistance of the external control source and the current impressed internally at the input of K 4. In the undervoltage case, the set current flows into the component in the technical direction of current flow. In the error case (undervoltage), both outputs are disabled. The component restarts by soft start.

## Comparator K 5 (Dynamic Current Limiter)

K 5 serves to recognize overcurrents at the switching transistor. Both inputs of the comparator are externally accessible. After elimination of the error, the output is enabled with the VCO trigger pulse at the turn-off flipflop. The delay time between occurrence of an error and disabling of the output is only approximately 250 ns.

## Standby Input (I St)

This input switches with voltage and current hysteresis. The voltage levels for switching from standby to active operation can be set with an external voltage divider between $\mathrm{V}_{\mathrm{S}}$-standby input-ground.

## Reference Voltage (VREF)

The reference voltage source is a highly constant source with regard to its temperature behavior. It can be used for the external wiring of the op amp; the error comparators, the ramp generator, or other external components.

## SIPMOS Driver Output (QSIP)

The output is active high. The duration during which the output is active, can be varied infinitely. The duration of the falling edge at the frequency generator is equal to the minimum duration during which output is low (dead time).

The output driver is designed as a push-pull stage. The output current is internally limited to the specified values.

A $10 \mathrm{k} \Omega$ resistor is connected between the output and ground. This resistor holds the SIPMOS transistor reliably disabled during standby operation (undervoltage at I St). Output Q SIP is connected with the supply voltage $V_{S}$ Q SIP and with ground via diodes. The diode connected to $V_{S}$ Q SIP routes the capacitive shift currents from the SIPMOS transistor gate to the filter capacitor at $V_{S ~ Q ~ S I P ~ d u r i n g ~ t u r n i n g ~ o n ~}^{\text {on }}$ the SmPS supply voltage. The voltage at $\mathrm{V}_{S}$ Q SIP can reach approximately 2.3 V without the SIPMOS transistor being turned on.

The diode connected to ground connects negative voltages at Q SIP to -0.7 V . This provides an unimpeded flow off of capacitive currents occuring during voltage breakdown at the SIPMOS transistor drain connection.

For supply voltages starting at approximately 2 V , the output is active low in the disabled state. The function of the diode connected to $\mathrm{V}_{\mathrm{S}}$ Q SIP is then taken over by the pull-down source.

## TDA 4919 A; G

## Absolute Maximum Ratings*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameter | Symbol | Limits |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Supply Voltage |  |  |  |  |
| Inputs K 1, Op Amp, K 3, K 4, K 5, I St | $\mathrm{V}_{\mathrm{S}}$ | -0.3 | 33 | V |
| Frequency Generator (VCO) |  |  |  |  |
| Voltage at $\mathrm{R}_{T} / \mathrm{C}_{\text {T }}$ | $\mathrm{V}_{\mathrm{CT}}, \mathrm{V}_{\mathrm{RT}}$ | -0.3 | 6 | V |
| $\mathrm{V}_{\mathrm{CT}}>6 \mathrm{~V}$ | $\mathrm{I}_{\text {CT }}$ |  | 3 | mA |
| Ramp Generator |  |  |  |  |
| Voltage at $\mathrm{C}_{\mathrm{R}} / \mathrm{R}_{\mathrm{R}}$ | $V_{C R}, V_{\text {RR }}$ | -0.3 | 6 | V |
| Reference Voltage | $V_{\text {REF }}$ | -0.3 | 6 | V |
| Output Op Amp | $V_{\text {Q op amp }}$ | -0.3 | 6 | V |
| $\mathrm{V}_{\text {Q op amp }}>6 \mathrm{~V}$ | $\mathrm{l}_{\text {Q op amp }}$ |  | 2 | mA |
| Driver Output Q SIP(1) | $\mathrm{V}_{\text {QSIP }}$ | $-0.3$ | $\mathrm{V}_{\text {S }}$ | V |
| Q SIP Clamp Diodes at Q SIP | $\mathrm{l}_{\text {Q SIP }}$ | -10 | 10 | mA |
|  |  |  |  |  |
| Soft Start | $\mathrm{V}_{\mathrm{C} \text { soft start }}$ | -0.3 | 6 | V |
| $\mathrm{V}_{\mathrm{C} \text { soft start }}>6 \mathrm{~V}$ | IC soft start |  | 100 | $\mu \mathrm{A}$ |
| Junction Temperature | $\mathrm{T}_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance (System-Air) TDA 4919 A TDA 4919 G | $\mathrm{R}_{\mathrm{th}} \mathrm{SA}$ $\mathrm{R}_{\text {th } \mathrm{SA}}$ |  | $\begin{aligned} & 63 \\ & 90 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { K/W } \\ & \text { K/W } \end{aligned}$ |
| Operating Range |  |  |  |  |
| Supply Voltage(2) | $\mathrm{V}_{\mathrm{S}}$ | $\mathrm{V}_{\text {S ON }}$ | 30 | V |
| Frequency Generator (VCO) | fvCo |  | 300 | KHz |
| Ramp Generator | $\mathrm{f}_{\mathrm{R}}$ |  | 300 | KHz |
| Ambient Temperature | $\mathrm{T}_{\text {A }}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. With this, the maximum power dissipation or junction temperature must be taken into account!
2. For $V_{S}$ ON values refer to characteristic data.

Characteristics $\mathrm{V}_{\mathrm{SON}}{ }^{(1)}<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Current Consumption |  |  |  |  |  |  |
| Without Load at $V_{\text {REF }}$ QOP, QSIP | Is | $\mathrm{C}_{\mathrm{T}}=1 \mathrm{nF}$ Frequency Generator with 100 kHz |  |  | 20 | mA |
| Standby Operation | ISt |  |  |  | 3.5 | mA |
| Hysteresis at $\mathbf{V}_{\mathbf{S}}$ |  |  |  |  |  |  |
| Turn-On Threshold for $\mathrm{V}_{S}$ Rising | $\mathrm{V}_{\text {SH }}$ | $V_{\text {On-THR }} \geq \mathrm{V}_{\text {On-THR }}$ H |  | 8.3 | 9.6 | V |
| Turn-Off Threshold for $\mathrm{V}_{S}$ Falling | $\mathrm{V}_{\text {SL }}$ |  |  | 7.6 |  | V |
| Reference Voltage |  |  |  |  |  |  |
| Voltage | $\mathrm{V}_{\text {REF }}$ | $\begin{aligned} & \mathrm{I}_{\text {REF }}=1 \mathrm{~mA} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{S}=15 \mathrm{~V} \\ & \hline \end{aligned}$ | 2.475 | 2.5 | 2.525 | V |
| Load Current | $-I_{\text {REF }}$ |  | 0 |  | 3 | mA |
| Voltage Change | $\Delta V_{\text {REF }}$ | $\mathrm{V}_{\text {S }} \pm 20 \%$ |  |  | 10 | mV |
| Voltage Change | $\Delta V_{\text {REF }}$ | $\mathrm{I}_{\text {REF }} \pm 20 \%$ |  |  | 3 | mV |

Characteristics $\mathrm{V}_{\mathrm{SON}}(1)<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Reference Voltage (Continued) |  |  |  |  |  |  |
| Temperature Response | $\Delta V_{\text {REF }} / \Delta T$ |  | -0.3 |  | +0.3 | $\mathrm{mV} / \mathrm{k}$ |
| Response Threshold for IREF Overcurrent | lov |  |  | 7 |  | mA |
| Short-Circuit Current | ISC | $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ |  | 10 |  | mA |
| Frequency Generator (VCO) |  |  |  |  |  |  |
| Frequency Range | fvco |  |  |  | 300 | kHz |
| Frequency Change | $\Delta \mathrm{f} / \mathrm{fo}$ | $\mathrm{V}_{\mathrm{S}} \pm 20 \%$ |  |  | 1 | \% |
| Tolerance | $\Delta f /$ fo | $\begin{aligned} & \mathrm{C}_{\mathrm{T}}=0.2 \mathrm{nF} \\ & \mathrm{R}_{\mathrm{T}}=50 \mathrm{k} \Omega \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -7 |  | +7 | \% |
| Charging Current for $\mathrm{C}_{\mathrm{T}}$ (perm) = Current at Pin $\mathrm{R}_{\mathrm{T}}$ | $I_{\text {RT }}$ | $\mathrm{I}_{\mathrm{RT}}=\mathrm{V}_{\text {REF/RT }}$ | 0 |  | 1 | mA |
| Discharging Current for $\mathrm{C}_{T}$ | $I_{\text {dch }}$ | Internally Fixed |  | 2 |  | mA |
| $\mathrm{C}_{\mathrm{T}}$ Range(2) |  |  |  |  | 1000 | nF |
| Upper Switching Threshold | $\mathrm{V}_{\mathrm{u}}$ |  |  | 5 |  | V |
| Lower Switching Threshold | $V_{1}$ |  |  | 2 |  | V |
| Ramp Generator |  |  |  |  |  |  |
| Frequency Range | $\mathrm{f}_{\mathrm{R}}$ |  |  |  | 300 | kHz |
| Maximum Voltage at $\mathrm{C}_{R}$ | $\mathrm{V}_{\text {CRH }}$ |  |  | 5.5 |  | V |
| Minimum Voltage at $\mathrm{C}_{\mathrm{R}}$ | $\mathrm{V}_{\text {CRL }}$ |  | 1.65 | 1.8 | 1.95 | V |
| Charging Current for $\mathrm{C}_{\mathrm{R}}$ (perm) $=$ Current at $\operatorname{Pin} R_{R}$ | ${ }_{\text {l }}^{\text {ch }}$ | VRR Approx. 0.7 V | 0 |  | 3 | mA |
| Discharging Current for $\mathrm{C}_{R}$ | $I_{\text {dch }}$ | Internally Fixed |  | 3 |  | mA |
| Ratio $\mathrm{IRR} / \mathrm{ICR}_{\text {charge }}$ |  | $\mathrm{IRR}=0.5 \mathrm{~mA}$ | 0.95 |  | 1.1 |  |
| Comparator K 1 |  |  |  |  |  |  |
| Input Current | IKK1 |  |  |  | 2 | $\mu \mathrm{A}$ |
| Turn-Off Delay Time ${ }^{(3)}$ (Signal Transit Time Input K 1 to Q SIP) |  |  |  |  | 500 | ns |
| Common-Mode Input Voltage Range | $V_{\text {IC }}$ |  | 0 |  | $\mathrm{V}_{\text {cRH }}$ | V |
| Operational Amplifier |  |  |  |  |  |  |
| Open-Loop Voltage Gain | Gvo |  | 60 | 80 |  | dB |
| Input Offset Voltage | $\mathrm{V}_{10}$ | Pin 10 n.c. | -10 |  | +10 | mV |
| Input Current | - 1 op amp |  |  |  | 2 | $\mu \mathrm{A}$ |
| Common-Mode Input Voltage Range | $\mathrm{V}_{\text {IC }}$ |  | 0 |  | 4 | V |
| Output Current | Q opamp |  | 0 |  | 2 | mA |
| Output Voltage Range | $\mathrm{V}_{\text {Q op amp }}$ | $0 \mathrm{~mA}<\mathrm{l}_{\mathrm{Q}}<2 \mathrm{~mA}$ | 0.5 |  | $\mathrm{V}_{\text {CRH }}$ | V |
| Transition Frequency | ${ }_{\text {f }}$ |  |  | 3 |  | MHz |
| Transition Phase | $\phi_{\text {T }}$ |  |  | 120 |  | degrees |

## Notes:

1. $V_{S}$ ON means that $V_{S \text { HIGH }}$ has been exceeded, while $V_{S}$ LOW has not yet been exceeded.
2. $\mathrm{C}_{\mathrm{T}}=0.2 \mathrm{nF}$ corresponds to a fall time of $0.2 \mu \mathrm{~s}( \pm 30 \%)$ if the discharge current largely exceeds the charge current. The fall time equals the minimum dead time at the output.
3. Step function $\Delta V=-100 \mathrm{mV} \sim \Delta V=+100 \mathrm{mV}$, for transit time from input comparator to Q SIP.

Characteristics $\mathrm{V}_{\mathrm{SON}}(1)<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Conditions | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Operational Amplifier (Continued) |  |  |  |  |  |  |
| Temperature Coefficient of $\mathrm{V}_{10}$ | TC |  | -30 |  | $+30$ | $\mu \mathrm{V} / \mathrm{K}$ |
| Source Current at Q Op Amp | Iop amp | $0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Q}}<5.5 \mathrm{~V}$ |  | 120 |  | $\mu \mathrm{A}$ |
| Soft Start |  |  |  |  |  |  |
| Charging Current for $\mathrm{C}_{\text {soft start }}$ | $-I_{\text {ch }}$ |  |  | 6 |  | $\mu \mathrm{A}$ |
| Discharging Current for $\mathrm{C}_{\text {soft }}$ start | $\mathrm{I}_{\text {dch }}$ |  |  | 2 |  | $\mu \mathrm{A}$ |
| Upper Limiting Voltage | $\mathrm{V}_{\text {lim }}$ |  |  | 5 |  | V |
| Switching Voltage of K 2 | $\mathrm{V}_{\mathrm{K} 2}$ |  |  | 1.5 |  | V |
| Dynamic Current Limitation K 5 |  |  |  |  |  |  |
| Input Current | -lidyn |  |  |  | 2 | $\mu \mathrm{A}$ |
| Input Offset Voltage | $\mathrm{V}_{10}$ |  | -10 |  | +10 | mV |
| Common-Mode Input Voltage Range | $\mathrm{V}_{1 \mathrm{C}}$ |  | 0 |  | $\mathrm{V}_{S}-3$ | V |
| Turn-Off Delay Time ${ }^{(6)}$ | t | Rated Load 3 nF at Q SIP |  | 250 | 400 | ns |
| Undervoltage K 4 |  |  |  |  |  |  |
| Input Current at K 4 | -lıK4 |  |  |  | 0.2 | $\mu \mathrm{A}$ |
| Switching Voltage at K 4 | $\mathrm{V}_{\mathrm{SW}}$ |  | $\begin{gathered} V_{\text {REF }} \\ -10 \mathrm{mV} \\ \hline \end{gathered}$ |  | $\begin{aligned} & V_{\text {REF }} \\ &+10 \mathrm{mV} \\ & \hline \end{aligned}$ | V |
| Hysteresis Current | l Hy 4 H <br> lhy 4 L | $\begin{aligned} & V_{(+K 4)} V_{S W} \\ & V_{(+K 4)} V_{S W} \end{aligned}$ | 12 | 18 | $\begin{aligned} & 25 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Turn-Off Delay Time ${ }^{(5)}$ | t |  |  |  | 3 | $\mu \mathrm{s}$ |
| Overvoltage K 3 |  |  |  |  |  |  |
| Input Current | $-1 / \mathrm{K} 3$ |  |  |  | 0.2 | $\mu \mathrm{A}$ |
| Switching Voltage | $\mathrm{V}_{\mathrm{SW}}$ |  | $\begin{gathered} V_{\mathrm{REF}} \\ -10 \mathrm{mV} \\ \hline \end{gathered}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{REF}} \\ +10 \mathrm{mV} \\ \hline \end{array}$ | V |
| Turn-Off Delay Time ${ }^{(5)}$ | t |  |  |  | 3 | $\mu \mathrm{s}$ |
| Hysteresis Current | $\begin{aligned} & -\mathrm{I}_{\mathrm{Hy} 3 \mathrm{H}} \\ & -\mathrm{I}_{\mathrm{Hy} 3 \mathrm{~L}} \end{aligned}$ | $\begin{aligned} & V_{(-K 3)}>V_{S W} \\ & V_{(-K 3)}<V_{S W} \end{aligned}$ | 7 | 10 | $\begin{aligned} & 13 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Output Driver Q SIP |  |  |  |  |  |  |
| Output Voltage High | $\mathrm{V}_{\mathrm{QH}}$ | $\mathrm{IQSIP}^{\text {a }}=-300 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{S}}-3$ |  |  | V |
| Output Voltage Low | $V_{Q L}$ <br> $V_{Q L}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{QSIP}}=+300 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{QSIP}}=+10 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 2.1 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Current | $\begin{aligned} & \hline \mathrm{IQSIP}^{2} \\ & -\mathrm{IQSIP}^{2} \\ & \hline \end{aligned}$ | $\mathrm{C}_{\text {QSIP }}=10 \mathrm{nF}$ |  | $\begin{aligned} & 500 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{aligned} & 700 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mathrm{mA}^{(4)} \\ & \mathrm{mA}(4) \end{aligned}$ |
| Input Standby I St |  |  |  |  |  |  |
| Turn-On Threshold for $V_{1}$ St Rising | $\mathrm{V}_{\text {ISt }}$ | $\mathrm{V}_{\mathrm{S}}>\mathrm{V}_{\text {S ON }}$ | 6.3 | 6.9 | 7.5 | V |
| Turn-Off Threshold for $V_{1} \mathrm{St}$ Falling | $\mathrm{V}_{\mathrm{IStL}}$ |  | 5.6 | 6.2 | 6.8 | V |
| Hysteresis Current | $\begin{aligned} & -I_{\mathrm{HyStH}} \\ & \mathrm{I}_{\mathrm{HyStL}} \end{aligned}$ | $\begin{aligned} & V_{1 S t}>V_{1 S t H} \\ & V_{1 S t}<V_{1 S t L} \end{aligned}$ | 35 | 50 | $\begin{gathered} 2 \\ 65 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

## Notes:

4. Dynamic maximum current during rising of falling edge.
5. Step function $V_{R E F}=-100 \mathrm{mV}$ V $\mathrm{V}_{\mathrm{REF}}=+100 \mathrm{mV}$ for transit time from
6. Step function $\Delta V=-100 \mathrm{mV} \Delta V=+100 \mathrm{mV} \quad\}_{\text {input comparator to } Q \text { SIP. }}$

## Pulse Diagram



## Ordering Information

| Type | Ordering Code | Package |
| :---: | :--- | :--- |
| TDA 4919 G | Q67000-A8018 | SO-20L |
| TDA 4919 A | Q67000-A8143 | P-DIP 20 |

## TLE 4950

## Current Monitoring IC

－Input Currents Max． $25 \mu \mathrm{~A}$ ，Meaning That Protective Resistors Can Be Connected in Series
－Effective Protection against Destruction by Voltage Surges in Automobiles
－Range of Supply Voltage 4.5 V to 32 V
－DIP 14 or SO 14 Package（TLE 4950 T）

Input－Voltage Range Up to 32V， Independent of Supply Voltage
－Switching Threshold of Comparators Dependent on Supply Voltage， Corresponding to the Characteristic of Lamps
－Temperature Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Pin Configuration | Pin Definitions |  |  |
| :---: | :---: | :---: | :---: |
|  | Pin | Symbol | Function |
| （Top View） | 1 | Q1 | Output 1 |
| 14 | 2 3 | A1 | Input A1 Input B1 |
| 2 a | 4 | Q2 | Output 2 |
| ${ }^{2} \mathrm{G}$ | 5 | A2 | Input A2 |
| 4 回 | 6 | B2 | Input B2 |
| 50 回 | 7 | Os | GND |
| 6 年 | 8 | Q3 | Output 3 |
|  | 9 | A3 | Input A3 |
| $\square$ | 10 | B3 | Input B3 |
| 0110－8 | 11 | Q4 | Output 4 |
|  | 12 | A4 | Input A4 |
|  | 13 | B4 | Input B4 |
|  | 14 | $\mathrm{V}_{\text {S }}$ | Supply Voltage |

This integrated circuit serves to monitor the performance of circuits，in particular the functioning of filament lamps in automobiles．The IC comprises four identical comparator stages，the logic function of which corre－ sponds to an exclusive－OR gate．With each comparator，it is possible to monitor pairs of lamps or single lamps by means of the voltage drops across shunt resistors（ $R_{S}$ ）in the positive supply line（See Application Circuits 1 and 2）．

The inputs and outputs are protected internally by zener diodes．Protective resistors（ $R_{p}$ ）can be connected in series because of small differential input currents．This provides a high degree of protection against destruc－ tion by the interfering voltages produced in an automobile．


Current Monitoring of:

- Filament Lamps
- Electric Motors
- Relays
- Glow Plugs
- Circuits

Especially Suitable for:

- Automotive Electronics
- Industrial Plants


## Circuit Description

The IC incorporates four identical comparator circuits. Each of these functional blocks has two equivalent inputs and an open-collector output Q. If the voltages differ by more than approximately 15 mV , the status changes from H (off-state) to L (on-state).

For an input voltage of $<7 \mathrm{~V}$ on both inputs the output can go H independent of the differential input voltage.

For an input voltage of $<2.5 \mathrm{~V}$ the output is securely off-state.

## Absolute Maximum Ratings*

Maximum ratings are absolute ratings; exceeding even one of these values may cause irreversible damage to the integrated circuit.

Maximum ratings for ambient temperature $T_{A}$ of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Supply Voltage $\left(V_{S}\right) \ldots \ldots \ldots \ldots .$.
Input Voltages $\left(\mathrm{V}_{\mathrm{A}}, \mathrm{B}\right) \ldots \ldots \ldots \ldots . . .0 .5 \mathrm{~F}$ to +32 V
Output Voltages $\left(\mathrm{V}_{\mathrm{Q}}\right) \ldots \ldots \ldots . . .-0.5 \mathrm{~V}$ to +32 V
Current through Protective Structures:

```
On Inputs A, B
    (t \(<2 \mathrm{~ms}\) ) ( \(\mathrm{I}_{\mathrm{SA}, \mathrm{B}}\) ) \(\ldots \ldots . .-200 \mathrm{~mA}\) to +200 mA
    On Inputs \(A, B\)
    (t \(<200 \mathrm{~ms}\) ) ( \(\mathrm{ISA}_{\mathrm{SA}, \mathrm{B}}\) ) \(\ldots \ldots . .-50 \mathrm{~mA}\) to +50 mA
    On Supply Pin VS
```



```
    On Output Q
    (t \(<2 \mathrm{~ms}\) ) (lsQ) \(\ldots . . . . . .-400 \mathrm{~mA}\) to +400 mA
```

Voltage Surges Permissible Short-Term with Series
Resistors RP:

$$
\begin{aligned}
& +V_{A, B, V_{S, Q}}=I_{S A, B, V_{S}, Q} \times R_{P A, B, V_{S}, Q}+32 V \\
& -V_{A, B, V_{S}, Q}=-I_{S A, B, V_{S}, Q} \times R_{P A, B, V_{S}, Q}
\end{aligned}
$$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Range

In the operating range the functions given in the circuit description will be fulfilled. However, deviations from the characteristics are possible.

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . . . . 4.5 V to 32 V
Ambient Temperature $\left(T_{A}\right) \ldots \ldots-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Common-Mode Input Range ( $\mathrm{V}_{\mathrm{G} 1}$ ) (Independent of $\mathrm{V}_{\mathrm{S}}$ )

7 V to 32 V

## Characteristics

Characteristics are ensured over the operating range of the integrated circuit at the given supply voltage and ambient temperature. Typical characteristics specify mean values expected over the production spread.
Supply Voltage; $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}$ to 16 V , Ambient Temperature; $\mathrm{T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Circuit | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Current Consumption $\begin{aligned} & \mathrm{Q} 1=\mathrm{Q} 2=\mathrm{Q} 3=\mathrm{Q} 4=\mathrm{H} \\ & \mathrm{Q} 1=\mathrm{Q} 2=\mathrm{Q} 3=\mathrm{Q} 4=\mathrm{L} \end{aligned}$ | Is | 1 |  |  | $\begin{aligned} & 3 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Switching Threshold with $R_{P}=1 \mathrm{k} ; \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ without $R_{P} \quad V_{S}=13.5 \mathrm{~V}$ | $\begin{aligned} & V_{\text {Diff* }}{ }^{*} \\ & V_{\text {Diff }} \end{aligned}$ | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & 7 \\ & 4 \end{aligned}$ | $\begin{gathered} 14 \\ 8 \end{gathered}$ | $\begin{aligned} & 20 \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Input Current $V_{A}=V_{B}$ | $I_{A, B}$ | 1 |  |  | 25 | $\mu \mathrm{A}$ |
| Output Saturation Voltage $\mathrm{l}_{\mathrm{Q}}=30 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{QL}}$ | 1 |  |  | 0.4 | V |
| Output Leakage Current $V_{Q H}=32 \mathrm{~V}$ | ${ }^{\text {IOH }}$ | 1 |  |  | 10 | $\mu \mathrm{A}$ |

[^29]
## Diagrams



Differential Switching Voltage $\Delta V=f\left(\right.$ Supply Voltage $\left.V_{S}\right)$
0110-1
Parameter: Protective Resistors On Inputs RPA,B
The above function approximates to the function "Current Consumption vs. Supply Voltage" of a gas-filled tungsten filament lamp commonly found in automobiles.

## Test Circuit 1



## TLE 4950

Test Circuit 2


## Application Circuits

## Difference Measurement



## Absolute-Value Measurement



Recommended Protective Resistors: RPA, $B=1 \mathrm{k} \Omega$

$$
\text { RPVS }=100 \Omega
$$

$$
R P Q \geq 500 \Omega
$$

Application Circuits (Continued)

## Voltage Supply Separate from Vehicle Supply



Recommended Protective Resistors: $R_{P A, B}=1 \mathrm{k} \Omega$
With this application circuit it is also possible to prevent a so-called load dump ( $\mathrm{RPA}, \mathrm{B}$ may have to be chosen somewhat larger, see dimensioning notes under maximum ratings).

## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| TLE 4950 | Q 67000-A8171 | DIP 14 |
| TLE 4950 T | Q 67000-A8172 | SO 14 |

## Plastic flatpack, 3 pins



Approx. weight 0.1 g

Mikropack, 3 pins


## Miniature plastic package

 6 pins

Approx weight 0.1 g

Plastic power package, similar to TO-220
(with cooling strip and 7 pins)


Plastic package, P-DIP, 8 pins
Miniature plastic package SO-8 pins
20 A 8 DIN 41866


Approx. weight 0.15 g
Approx. weight 0.7 g

Plastic power package with cooling fin and 9 pins, SIP


Mikropack, 9 pins


Plastic plug-in package, 14 pins, DIP 20 A 14 DIN 41866


Approx. weight 1.1 g

Miniature plastic package (SMD), 14 pins (SO-14)


Approx. weight 0.13 g

Plastic package, P-DIP, 16 pins 20 A 16 DIN 41866


Approx. welght 1.2 g

Ceramic package, C-DIP, 16 pins


Plastic plug-in package, P-DIP, 18 pins 20 A 18 DIN 41866


Approx. weight 13 g

Miniature plastic package (G), 20 pins SO-20L (SMD)


Approx. weight 0.6 g

Plastic package, P-DIP, 20 pins 20 A 20 DIN 41866


Plastic package, P-DIP, 22 pins 20 D 22 DIN 41866



Plastic package, P-DIP, 28 pins
20 B 28 DIN 41866

Plastic package, LCC, 28 pin


Plastic package, P-DIP, 40 pins
20 B 40 DIN 41866


Ceramic package, C-DIP, 40 pins


Mikropack, 16mm, 40 pins (SMD) 20 B 40 DIN 41866


Plastic package, 44 pins, PLCC (SMD)


Mikropack, 16 mm, 64 pins (SMD)


Plastic package, 68 pins, PLCC (SMD)


## Siemens Components, Inc.

## Semiconductor Group

## U.S. Regional

## Sales Offices

- Siemens Components, Inc. 103 Carnegie Ctr.
Suite 307
Princeton, NJ 08540
- (609) 987-0083
- Siemens Components, Inc. 2 Lowell Research Ctr. Dr. Suite 105
Lowell, MA 01852
- (617) 454-0113
- Siemens Components, Inc. 6575 The Corners Parkway Suite 210
Norcross, GA 30092
- (404) 449-3981
- Siemens Components, Inc. 5600 North River Rd.
Suite 735
Rosemont, IL 60018
- (312) 692-6000
- Siemens Components, Inc. 39111 W. Six Mile Rd. Suite 138
Livonia. MI 48152
- (313) $591-7238$
- Siemens Components, Inc. 3003 LBJ Freeway, \#204
Dallas, TX 75234
- (214) 620-2294
- Siemens Components, Inc. 19000 Homestead Rd Cupertino, CA 95014 - (408) 725-3586
- Siemens Components, Inc. 625 The City Dr. South Suite 320
Orange, CA 92668
- (714) 385-1274
- Siemens Components, Inc. 20750 Ventura Blivd. Suite 300
Woodland Hills, CA 91364
- (818) 883-4653/4658


[^0]:    1) Conditions upon request.
[^1]:    1) Conditions upon request.
[^2]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability:

    Ambient Temperature $\left(T_{A}\right)$
    (Without Dissipator) $\ldots \ldots \ldots \ldots \ldots \ldots . . .0^{\circ} \mathrm{C}$
    Storage Temperature ( $\mathrm{T}_{\text {stg }}$ ) . ................... $125^{\circ} \mathrm{C}$
    Thermal Resistance Junction-Air (Without Dissipator) 50 K/W

    ## Note:

    1. $+V_{\text {REF }}$ always has to be more positive than $-V_{\text {REF }}$.
[^3]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^4]:    Note:

    1. $A_{16} \ldots A_{19}$ read only.
[^5]:    (*) In systems using the DPAC mode a sufficient $\overline{\text { MCS }}$ to Adr hold time has to be provided in order.

[^6]:    Edition 3.87

[^7]:    1) Attenuation to flyback times
    2) $K=1.10 \pm 20 \%$
[^8]:    1) see figure 8
[^9]:    Notes

    1. Lower limit $=4.2 \mathrm{~V}$, if $\mathrm{V}_{\mathrm{S}} \geq 5 \mathrm{~V}$ before (hysteresis)
[^10]:    Note:

    1. Time from the beginning of the interference at one channel (exception: overvoltage) until the $50 \%$ value of the status switching edge.
[^11]:    ${ }^{2} \mathrm{C}$ bus is a patented bus system of Philips.

[^12]:    1) see figure 3
[^13]:    1) Parallel connection of $R_{\text {hy }}$ to $R_{\text {di }}$ may at least amount to $6 \mathrm{k} \Omega$
[^14]:    Note:
    The listed characteristics are ensured over the operating range of the IC when using the supply voltage and ambient temperature stated. Typical characteristics specify mean values expected over the production spread.

[^15]:    *Listed as $\mathrm{mV}_{\mathrm{rms}}$ with $50 \Omega$

[^16]:    *Values not available at this time.

[^17]:    *) May not be exceeded even as instantaneous value.

[^18]:    1) $\mathrm{S} 2 \mathrm{a}(\mathrm{b})$ open/closed
    2) $S$ 1a(b) and $S 3$ in position 2
    3) $P_{9 / 1}=6 \mathrm{~W} ;-3 \mathrm{~dB}$ referred to 1 kHz
    4) $\mathrm{S} 1 \mathrm{a}(\mathrm{b})$ in position 2
[^19]:    1) S2a (b) open/closed
    2) $\mathrm{S} 1 \mathrm{a}(\mathrm{b})$ and S 3 in position 2
    3) $P_{9 / 1}=6 \mathrm{~W} ;-3 \mathrm{~dB}$ referred to 1 kHz
    4) $\mathbf{S 1 a}(\mathrm{b})$ in position 2
[^20]:    *) Values for applications up to $-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ upon request.

[^21]:    *) Values for applications up to $110^{\circ} \mathrm{C}$ upon request

[^22]:    *) Values for applications up to $110^{\circ} \mathrm{C}$ upon request

[^23]:    The AC characteristics apply throughout the operating range.
    ${ }^{*}$ ) Only applies if the $\bar{W}$ signal is longer than 2 Tosc.
    Changes of the data bus signals after this time will have no effect.

[^24]:    *) Arithmetic mean value incl. transmitter diode

[^25]:    $\mathrm{a}=\mathrm{c}=4 / \mathrm{f} \mathrm{CLK}$
    $b=16 / f_{C L K}$
    $\mathrm{d}=256 / \mathrm{f}$ CLK

[^26]:    1) intermittently 17.5 V
[^27]:    1) The lower limit only applies to a forward voltage of the LEDs of approx. 1.5 V (red LEDs); the lower limit increases with nigher forward voltage
[^28]:    With integrated circuit TDA 4917A/G it is possible, depending on the grade of function required, to monitor a maximum of $5+2$ independent voltages. This monitoring establishes whether preset limit values are exceeded or, at the lower end, not maintained.

[^29]:    ${ }^{*} V_{\text {Diff }}=\left|V_{A}-V_{B}\right|$

