## SIEMENS

## Consumer IC Data Book 1987/88



## Contents

Summary of Types
Cross Reference Guide

## General Information

Technical Data

## Package Outlines

## Siemens Sales Offices

# Consumer IC 

Data Book 1987/88
$\qquad$

Contents

Contents


1 Summary of Types Page
1.1 Types in alphanumerical order ..... 11
1.2 Types by application order. ..... 13
2 General Information
2.1 Type Designation Code ..... 21
2.2 Mounting Instructions ..... 21
2.3 Processing Guidelines for ICs ..... 25
2.4 Data Classification ..... 28
2.5 Quality Assurance ..... 28
2.6 Summary of terms and symbols ..... 33
3 Technical Data ..... 37
4 Package Outlines ..... 927
5 Listing of Siemens Sales and Rep Offices ..... 945

## Summary of Types

## Summary of Types

1.1 Types in Alphanumerical Order Page
HKZ 101 Hall-effect vane switch ..... 37
S $041 \mathrm{P} \quad$ FM IF amplifier and demodulator ..... 43
S 042 P Mixer ..... 49
S 178 A Video pulse generator ..... 55
S 353 Programmable diode matrix ..... 65
S576 A Electronic dimmer ..... 71
S576 B Electronic dimmer ..... 71
S576 C Electronic dimmer ..... 71
S576 D Electronic switch ..... 71
S 1353 Programmable diode matrix ..... 65
S 2353 Programmable diode matrix ..... 65
SAB 0600 Three tone chime ..... 81
SAB 0601 Single tone chime ..... 81
SAB 0602 Dual tone chime ..... 81
SAE 0700 Audible signal device ..... 89
SDA 0808A;B 8 bit/15 $\mu$ s ADC ..... 95
SDA 2008 IR transmitter ..... 103
SDA 2040 Microcontroller (4k ROM) ..... 121
SDA 2060 Microcontroller (6k ROM) ..... 121
SDA 2080 Microcontroller (8k ROM) ..... 121
SDA 2082 Microcontroller ..... 131
SDA 2110 Microcontroller ..... 145
SDA 2112-2 Video PLL ..... 153
SDA $2120 \quad 120 \mathrm{MHz}$ radio PLL ..... 165
SDA 2131 Static LED driver ..... 179
SDA 2208-2 IR transmitter ..... 185
SDA 2211 Prescaler 1:64 ..... 195
SDA $2506128 \times 8$ EEPROM ..... 201
SDA $2516128 \times 8$ EEPROM IIC bus ..... 207
SDA $2526256 \times 8$ EEPROM IIC bus ..... 213
SDA 3112 Video PLL ..... 221
SDA 3202 1.3 GHz Video PLL IIC bus ..... 231
SDA 3203 1.3 GHz Video PLL ..... 243
SDA 4212 Prescaler 1:64/256 ..... 255
SDA 5200 N 6 bit A/D converter ..... 263
SDA 5200 S 6 bit A/D converter ..... 269
SDA 60206 bit A/D converter ..... 275
SDA 80058 bit D/A converter ..... 281
SDA 80108 bit AID converter ..... 293
SLE 5001 IR transmitter ..... 307
SLE 5002 IR receiver ..... 307
TBA 120 S FM IF amplifier \& demodulator ..... 319
TBA 120 T FM IF amplifier \& demodulator ..... 327
TBA 120 U FM IF amplifier \& demodulator ..... 327
TBB 042 G Mixer ..... 337
TBB 200 PLL frequency synthesizer ..... 343

## Summary of Types

Page
TBB 469 FM receiver ..... 359
TBB 1469 FM receiver ..... 365
TBB 2469 G FM receiver ..... 369
TCA 105 B;G Threshold switch ..... 373
TCA 205 A Proximity switch ..... 379
TCA 205 K Proximity switch ..... 379
TCA 305 A;G Proximity switch ..... 385
TCA 355 B;G Proximity switch ..... 385
TCA 345 A Threshold switch ..... 393
TCA 365 A Power op amp ..... 397
TCA 440 AM receiver ..... 407
TCA 785 Phase controlier ..... 425
TCA 955 Speed controller ..... 441
TCA 965 Window discriminator ..... 447
TCA 1365 Power op amp ..... 459
TCA 1560 Stepper motor driver ..... 469
TCA 1561 Stepper motor driver ..... 469
TCA 2365 Dual power op amp ..... 485
TCA 4500 A FM stereo decoder ..... 495
TCA 4511 FM PLL stereo decoder ..... 499
TDA 1037 Audio power amp ..... 507
TDA 4001 AM receiver ..... 517
TDA 4010 AM receiver ..... 525
-TDA 4050 B IR preamplifier ..... 533
TDA 4060 IR preamplifier ..... 539
TDA 4210-3 FM IF for car radios ..... 541
TDA 4282 T Quasi parallel IF ..... 547
TDA 4292 DC stereo tone control ..... 553
TDA 4600-3 SMPS controller ..... 573
TDA 4601 ;D SMPS controller ..... 589
TDA 4605 SMPS controller ..... 615
TDA 4814 Sinewave controller ..... 635
TDA 4918A Push-pull SMPS controller ..... 647
TDA 4919G Single-ended SMPS ..... 659
TDA 4930 Audio power amp $2 \times 10 \mathrm{~W}$ ..... 671
TDA 4935 Audio power amp $2 \times 15 \mathrm{~W}$ ..... 685
TDA 5400-2 Video IF wIAFC ..... 699
TDA 5660 P VHF/UHF modulator ..... 705
TDA 5660 X TDA 5660P in SO-20 package ..... 749
TDA 5830-2 Video IF \& Q-P sound ..... 759
TDA 5835 Video IF \& Q-P w/AFC ..... 775
TDA 5850 Video switch ..... 791
TDA 6000 Video IF w/synch demodulator ..... 795
TDA 6200 Sound control, IIC bus ..... 799

## Summary of Types

Page
TDE 4060 IR Preamp ..... 307
TDE 4061 IR Preamp w/demodulator ..... 307
TFA 1001 W Photodiode wlamplifier ..... 815
TLB 4902 F Hall-effect switch ..... 827
TLE 3101 Phase controller ..... 833
TLE 3102 Phase controller ..... 845
TLE 3103 Phase controller ..... 847
TLE 3104 Phase controller ..... 848
TLE 4201 A DC motor driver ..... 853
TLE 4201 S DC motor driver ..... 853
TLE 4901 F;K Hall-effect switch ..... 863
TLE 4903 F Hall-effect switch ..... 869
TUA 1574 FM tuner IC ..... 875
TUA 2000-4 VHF tuner IC 400 MHz ..... 881
TUA 2005 VHF tuner IC 700 MHz ..... 899
UAA 170 LED driver for dot display ..... 911
UAA 180 LED driver for bar display ..... 919
1.2 Applications Order
1.2.1 ICs for Industrial Applications
Power Operational Amplifiers
TCA 365 A Power op amp ..... 397
TCA 1365 Power op amp ..... 459
TCA 2365 ;A Dual power op amp ..... 485
Threshold Switches
TCA 105 B;G Threshold switch ..... 373
TCA 345 A Threshold switch ..... 393
TCA 965 Window discriminator ..... 447
Switched Mode Power Supply
TDA 4600-3 SMPS controller ..... 573
TDA 4061; D SMPS controller ..... 589
TDA 4605 SMPS controller ..... 615
TDA 4814 Sinewave controller ..... 635
TDA 4918 A Push-pull SMPS control ..... 647
TDA 4919 G Single-ended SMPS ..... 659

## Summary of Types

Page
Control of Thyristors and Triacs
TCA 785 Phase controller ..... 425
TLE 3101 Phase controller ..... 833
TLE 3102 Phase controller ..... 845
TLE 3103 Phase controller ..... 847
TLE 3104 Phase controller ..... 848
S 576 A;B;C Electronic dimmer ..... 71
S576D Electronic switch ..... 71
Data Converters
SDA 0808 A;B 8 bit/15 $\mu \mathrm{s}$ ADC ..... 95
SDA 5200 N 6 bit A/D converter ..... 263
SDA 5200 S 6 bit A/D converter ..... 269
SDA 60206 bit AID converter ..... 275
SDA 80058 bit DIA converter ..... 281
SDA 80108 bit A/D converter ..... 293
Audible Signal Devices
SAB 0600 Three tone chime ..... 81
SAB 0601 Single tone chime ..... 81
SAB 0602 Dual tone chime ..... 81
SAE 0700 Audible signal device ..... 89
IC's for Radio Communications
TBB 042 G Mixer ..... 337
TBB 200 ;G PLL frequency synthesizer ..... 343
TBB 469 FM receiver. ..... 359
TBB 1469 FM receiver ..... 365
TBB 2469 G FM receiver ..... 369
S 353 Programmable diode matrix ..... 65
S 1353 Programmable diode matrix ..... 65
S 2353 Programmable diode matrix ..... 65
DC Motor Control
TCA 955 ;K Speed controller ..... 441
TLE 4201 A;S DC motor driver ..... 853
TCA 1560 Stepper motor driver ..... 469
TCA 1561 Stepper motor driver ..... 469

## Summary of Types

Page
Sensors, Hall-Effect, Proximity Switches
TFA 1001 W Photodiode wlamplifier ..... 815
TLB 4902 F Hall-effect switch ..... 827
TLE 4901 F Hall-effect switch ..... 863
TLE 4903 F Hall-effect switch ..... 869
HKZ 101 Hall-effect vane switch ..... 37
TCA 205 A;K Proximity switch ..... 379
TCA 305 A;B Proximity switch ..... 385
Miscellaneous Industrial
SLE 5001 IR Key transmitter ..... 307
SLE 5002 IR Key receiver ..... 307
S 178 A Video pulse generator ..... 55
TDE 4060/61 IR Preamplifier ..... 307
1.2.2 IC's for Entertainment Applications
TV Tuners
TUA 2000-4 VHF tuner IC 400 MHz ..... 881
TUA 2005 VHF tuner IC 700 MHz ..... 899
IR Remote Control
SDA 2008 IR transmitter ..... 103
SDA 2208-2 IR transmitter ..... 185
TDA 4050 B IR preamplifier ..... 533
TDA 4060 IR preamplifier ..... 539
Prescalers
SDA 2211 Prescaler 1:64 ..... 195
SDA 4212 Prescaler 1:64/256 ..... 255
Video PPL's
SDA 2112-2 Video PLL ..... 153
SDA 3112 Video PLL. ..... 221
SDA 3202 1.3 GHz video PLL IIC bus. ..... 231
SDA 3203 1.3 GHz video PLL ..... 243

## Summary of Types

Page
Single Chip Microcomputer
SDA 2040 Microcontroller (4k ROM) ..... 121
SDA 2060 Microcontroller (6k ROM) ..... 121
SDA 2080 Microcontroller (8k ROM) ..... 121
SDA 2082 Microcontroller ..... 131
SDA 2110 Microcontroller ..... 145
Nonvolatile Memories
SDA $2506128 \times 8$ EEPROM ..... 201
SDA $2516128 \times 8$ EEPROM IIC bus ..... 207
SDA $2526256 \times 8$ EEPROM IIC bus ..... 213
Display Drivers
SDA 2131 Static LED driver ..... 179
UAA 170 LED driver for dot display ..... 911
UAA 180 LED driver for bar display ..... 919
Video Sound IF
TDA 4282 T Quasi parallel IF ..... 553
TDA 5400-2 Video IF wIAFC. ..... 699
TDA 5830-2 Video IF \& Q-P sound ..... 759
TDA 5835 Video IF \& Q-P wIAFC ..... 775
TDA 5850 Video switch ..... 791
TDA 6000 Video IF w/synch demodulator ..... 795
Miscellaneous Entertainment
TDA $5660 \mathrm{P} \quad$ VHF/UHF modulator ..... 705
TDA 5660 X VHF/UHF modulator ..... 749
SMPS Control
TDA 4600-3 SMPS controller ..... 573
TDA 4601 ;D SMPS controller ..... 589
TDA 4605 SMPS controller. ..... 615
Radio Tuners
S 042 P Mixer ..... 49
TUA 1574 FM tuner IC ..... 875
SDA $2120 \quad 120 \mathrm{MHz}$ radio PLL ..... 165
Page
Radio IF
S 041 P FM IF amplifier \& demodulator ..... 43
TCA 440 AM receiver ..... 407
TDA 4001 AM receiver ..... 517
TDA 4010 AM receiver ..... 525
TDA 4210-3 FM IF for car radios ..... 541
FM Stereo Decoders
TCA 4500 A FM Stereo decoder ..... 495
TCA 4511 FM PLL stereo decoder ..... 499
Audio Power Amplifiers
TDA 1037 Audio power amplifier ..... 507
TDA 4930 Audio power amplifier $2 \times 10 \mathrm{~W}$ ..... 671
TDA 4935 Audio power amplifier $2 \times 15 \mathrm{~W}$ ..... 685
Tone/Volume Control
TDA 4292 DC Stereo tone control ..... 553
TDA 6200 Sound control, IIC bus ..... 799

General Information

### 2.1 Type-designation code for ICs

IC type designations are based on the European Pro Electron system. The code system is explained in the Pro Electron brochure D 15*), edition 1985.

*) Available from Pro Electron, Avenue Louise, 430 (B.12)<br>B-1060 Brussels, Belgium

### 2.2 Mounting instructions

### 2.2.1 Plastic package

The pins of the cases are bent downwards by an angle of $90^{\circ}$ and fit into holes with a diameter of between 0.7 and 0.9 mm spaced 2.54 mm apart. The dimension x is given in the corresponding drawing.
The bottom of the package will not touch the PC board after insertion because the pins have shoulders just below the package (see figure 1).
After insertion of the package into the PC board it is advisable to bend the ends of two pins at an angle of approx. $30^{\circ}$ to the board so that the package does not have to be pressed down during soldering. Plastic packages are soldered on that side of the PCB facing away from the package.
The maximum permissible soldering temperature is $300^{\circ} \mathrm{C}$ (max. 5 s ) for manual soldering and $260^{\circ} \mathrm{C}$ (max. 10 s ) for dip soldering and wave soldering.


Figure 1

### 2.2.2 Power package with 5, 7, or 9 pins

Power packages generally have wider pins than stated in paragraph 2.2.1, meaning that the hole diameter on the PCB must be between 1.1 and 1.8 mm . If the pins are bent, there should be no stress between the pins and the package. The minimum distance between the package and the bending point is 2 mm .
Refer to paragraph 2.2.1 for soldering temperatures.

### 2.2.3 Plastic packages (SO and PLCC) for surface mounting (SMD)

Iron soldering: $\quad$ soldering temperature $300^{\circ} \mathrm{C}$ for max. 5 s ;
minimum distance between package and soldering point 1.5 mm
package temperature max. $150^{\circ} \mathrm{C}$; no mechanical stress on the pins
Vapor phase soldering: soldering temperature $215^{\circ} \mathrm{C}$, max. soldering time 30 s
Wave soldering:
(pins and package
are dipped into
the tin bath) $\quad$ soldering temperature $260^{\circ} \mathrm{C}$, max. soldering time 3 s .

### 2.2.4 5 H 8 DIN 41873 and similar packages

The package may be mounted in any position. The ends of the pins may be kinked up to a distance of 1.5 mm from the bottom of the package to suit the hole spacing (fig. 2).
Pins that are too long should be clipped before soldering.
Iron or dip soldering may be employed.
Maximum soldering duration for dip soldering at $250^{\circ} \mathrm{C}$ bath temperature $t_{\max }=5 \mathrm{~s}$
at $300^{\circ} \mathrm{C}$ bath temperature $t_{\text {max }}=4 \mathrm{~s}$
for iron soldering at $250^{\circ} \mathrm{C}$ iron temperature $t_{\text {max }}=15 \mathrm{~s}$
at $300^{\circ} \mathrm{C}$ iron temperature $t_{\text {max }}=12 \mathrm{~s}$
at $350^{\circ} \mathrm{C}$ iron temperature $t_{\text {max }}=8 \mathrm{~s}$


Figure 2

### 2.2.5 Other points to note

Ensure that no current is able to flow between the solder bath or soldering iron and the PCB. It is advisable to ground the pins that are to be soldered as well as the solder bath or soldering iron.
When they are being prepared and inserted in a PCB, circuits should be protected against static charging. Under no circumstances may the components be removed or inserted whilst the operating voltage is switched on.
The increase in chip temperature during the soldering process results in a temporary increase in electrostatic sensitivity of integrated circuits. Special precautions should therefore be taken against line transients, e.g. through the switching of inductances on magnetic chutes, etc.

### 2.2.6 MIKROPACK (SMD)

MIKROPACK components are delivered on film reels.

## Mounting suggestions

a) We recommend vapor phase soldering: soldering temperature $215^{\circ} \mathrm{C}$, soldering time max. 30 s
b) For prototypes and small quantities (up to approximately 50.0 items/y), the hot table soldering method can also be used (fig. 3).


Figure 3

## Required equipment and accessories

- cutting device
hot table, temperature regulated (e.g. Weld-Equip, Unitek)
- stereo microscope (e.g. Wild, Zeiss, magnification 6 . . 40 times)
- substrate material: epoxy resin; hard paper; ceramic (thick thin film)


## Soldering data

- soldering temperature: $210^{\circ} \mathrm{C}$ max.
- solder coating on substrate: $\mathrm{Pb} / \mathrm{Sn}$ (e.g. 60/40) wave-tinned or electrodeposited
- soldering time: approx. 10 s
- flux: e.g. colophony, dissolved in alcohol
- cleaning agents (as required): e.g. Freon TP-35, TE, TF


## General Information

c) For large quantities (e.g. more than 50.0 items/y) bar soldering is also suitable.


Figure 4

## Required equipment

- soldering equipment (e.g. Weld-Equip, Farco, Jade)
- substrate material: epoxy resin; hard paper; flexible materials, e.g. polyamide


## Soldering data

- soldering temperature: $210^{\circ} \mathrm{C}$ max.
- solder coating on the substrate: $\mathrm{Pb} / \mathrm{Sn}$ (e.g. 60/40), wave-tinned or electrodeposited
- soldering time: approx. 2 s
- flux: e.g. colophony dissolved in alcohol
- cleaning agents (as required): e.g. Freon TP-35, TE, TF


### 2.3 Processing guidelines for ICs

Integrated circuits (ICs) are electrostatic-sensitive (ESS) devices. The requirement for greater packing density has led to increasingly small structures on semiconductor chips, with the result that today every IC, whether bipolar, MOS, or CMOS, has to be protected against electrostatics.
MOS and CMOS devices generally have integrated protective circuits and it is hardly possible any more for them to be destroyed by purely static electricity. On the other hand, there is acute danger from electrostatic discharges (ESD).
Of the multitude of possible sources of discharge, charged devices should be mentioned in addition to charged persons. With low-resistive discharges it is possible for peak power amounting to kilowatts to be produced.
For the protection of devices the following principles should be observed:
a) Reduction of charging voltage, below 200 V if possible.

Means which are effective here are an increase in relative humidity to $\geq 60 \%$ and the replacement of highly charging plastics by antistatic materials.
b) With every kind of contact with the device pins a charge equalization is to be expected. This should always be highly resistive (ideally $R=10^{6}$ to $10^{8} \Omega$ ).
All in all this means that ICs call for special handling, because uncontrolled charges, voltages from ungrounded equipment or persons, surge voltage spikes and similar influences can destroy a device. Even if devices have protective circuits (e.g. protective diodes) on their inputs, the following guidelines for their handling should nevertheless be observed.

### 2.3.1 Identification

The packing of ESS devices is provided with the following label by the manufacturer:

### 2.3.2 Scope

The guidelines apply to the storage, transport, testing, and processing of all kinds of ICs, equipped and soldered circuit boards that comprise such components.

### 2.3.3 Handling of devices

1. ICs must be left in their containers until they are processed.
2. ICs may only be handled at specially equipped work stations. These stations must have work surfaces covered with a conductive material of the order of $10^{6}$ to $10^{9} \Omega / \mathrm{cm}$.
3. With humidity of $>50 \%$ a coat of pure cotton is sufficient. In the case of chargeable synthetic fibers the clothing should be worn close-fitting. The wrist strap must be worn snugly on the skin and be grounded across a resistor of 50 to $100 \mathrm{k} \Omega$.
4. If conductive floors, $R=5 \times 10^{4}$ to $10^{7} \Omega$ are provided, further protection can be achieved by using so-called MOS chairs and shoes with a conductive sole ( $R \approx 10^{5}$ to $10^{7} \Omega$ ).
5. All transport containers for ESS devices and assembled circuit boards must first be brought to the same potential by being placed on the work surface or touched by the operator before the individual devices may be handled. The potential equalization should be across a resistor of $10^{6}$ to $10^{8} \Omega$.
6. When loading machines and production devices it should be noted that the devices come out of the transport magazine charged and can be damaged if they touch metal, e.g. machine parts.
Example 1) conductive (black) tubes.
The devices may be destroyed in the tube by charged persons or come out of the tube charged if this is emptied by a charged person.
Conductive tubes may only be handled at ESS work stations (high-resistance work-station and person grounding).
Example 2) anti-static (transparent) tubes.
The devices cannot be destroyed by charged persons in the tube (there may be a rare exception in the case of custom ICs with unprotected gate pins). The devices can be endangered as in 1) when the tube is emptied if the latter, especially at low humidity, is no longer sufficiently anti-static after a long period of storage (> 1 year).
In both cases damage can be avoided by discharging the devices across a grounded adapter of high-resistance material ( $\approx 10^{6}$ to $10^{8} \Omega / \mathrm{cm}$ ) between the tube and the machine.
The use of metal tubes - especially of anodized aluminum - is not advisable because of the danger of low-resistance device discharge.

### 2.3.4 Storage

ESS devices should only be stored in identified locations provided for the purpose. During storage the devices should remain in the packing in which they are supplied. The storage temperature should not exceed $60^{\circ} \mathrm{C}$.

### 2.3.5 Transport

ESS devices in approved packing tubes should only be transported in suitable containers of conductive or longterm anti-static-treated plastic or possibly unvarnished wood. Containers of high-charging plastic or very low-resistance materials are in like manner unsuitable.
Transfer cars and their rollers should exhibit adequate electrical conductivity ( $R<10^{6} \Omega$ ). Sliding contacts and grounding chains will not reliably eliminate charges.

### 2.3.6 Incoming inspection

In incoming inspection the above guidelines should be observed. Otherwise any right to refund or replacement if devices fail inspection may be lost.

### 2.3.7 Material and mounting

1. The drive belts of machines used for the processing of the devices, in as much as they come into contact with them (e.g. bending and cutting machines, conveyor belts), should be treated with anti-static spray (e.g. anti-static spray 100 from Kontaktchemie). It is better, however, to avoid the contact completely.
2. If ESS devices have to be soldered or desoldered manually, soldering irons with thyristor control may not be used. Siemens EMI-suppression capacitors of the type B 81711-B31...-B36 have proven very effective against line transients.
3. Circuit boards fitted and soldered with ESS devices are always to be considered as endangered.

### 2.3.8 Electrical tests

1. The devices should be processed with observation of these guidelines. Before assembled and soldered circuit boards are tested, remove any shorting rings.
2. Test sockets must not be conducting any voltage when individual devices or assembled circuit boards are inserted or withdrawn, unless works' specifications state otherwise. Ensure that the test devices do not produce any voltage spikes, either when being turned on and off in normal operation or if the power fuse blows or other fuses respond.
3. Signal voltages may only be applied to the inputs of ICs when or after the supply voltage is turned on. They must be disconnected before or when the supply voltage is turned off.
4. Observe any notes and instructions in the respective data books.

### 2.3.9 Packing of assembled PC boards or flatpack units

The packing material should exhibit low volume conductivity:
$10^{5} \Omega / \mathrm{cm}<\rho<10^{10} \Omega / \mathrm{cm}$.
In most cases - especially with humidity of $>40 \%$ - this requirement is fulfilled by simple corrugated board. Better protection is obtained with bags of conductive polyethylene foam (e.g. RCAS 1200 from Richmond of Redlands, California).
One should always ensure that boards cannot touch.
In special cases it may be necessary to provide protection against strong electric fields, such as can be generated by conveyor belts for example. For this purpose a sheath of aluminum foil is recommended, although direct contact between the film and the PCB must be avoided. Cardboard boxes with an aluminum-foil lining, such as those used for shipping our devices, are available from Laber of Munich.

### 2.3.10 Ultrasonic cleaning of ICs

The following recommendation applies to plastic packages. For cavity packages (metal and also ceramic) separate regulations have to be observed.
Freon and isopropyl alcohol (trade name: propanol) can be used as solvents. These solvents can also be used for plastic packages because they do not eat into the plastic material.
An ultrasonic bath in double halfwave operation is advisable because of the low component stress.
The ultrasonic limits are as follows:

| sound frequency | $f>40 \mathrm{kHz}$ |
| :--- | :--- |
| exposure | $t<2 \mathrm{~min}$ |
| alternating sound pressure | $p<0.29 \mathrm{bar}$ |
| sound power | $\mathrm{N}<0.5 \mathrm{~W} / \mathrm{cm}^{2} / l i t e r$ |

### 2.4 Data classification

## Maximum ratings

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics will apply at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and for the given supply voltage.

## Operating range

In the operating range the functions given in the circuit description will be fulfilled.

### 2.5 Quality Assurance

### 2.5.1 Quality Assurance System

The high quality and reliability of integrated circuits from Siemens is the result of a carefully arranged production which is systematically checked and controlled at each production stage.
The procedures are subject to a quality assurance system; full details are given in the brochure 'Siemens Quality Assurance System - Integrated Circuits' (SQS-IC).

Figure 1 shows the most important stages of the "SQS-IC". A quality assurance (QA) department which is independent of production and development, is responsible for the selected control measures, acceptance procedures, and information feedback loops. This department has state-of-the-art test and measuring equipment at its disposal, works according to approved methods of statistical quality control, and is provided with facilities for accelerated life and environmental tests used for both qualification and routine monitoring tests.
The latest methods and equipment for preparation and analysis are employed to achieve continuity of quality and reliability.


Figure 1

## General Information

### 2.5.2 Conformance

Each integrated circuit is subjected to a final test at the end of the production process. These tests are carried out by computer-controlled, automatic test systems because hundreds of thousands of operating conditions as well as a large number of static and dynamic parameters have to be considered. Moreover, the test systems are extremely reliable and reproducible. The quality assurance department carries out a final check in the form of a lot-by-lot sampling inspection to additionally ensure this minimum percent defectives as well as the acceptable quality level (AQL). Sampling inspection is performed in accordance with the inspection plans of DIN 40080, as well as of the identical MIL-STD-105 or IEC 410.
The table shows the results of such sampling inspections performed with hundreds of thousands of ICs during 1985. These results correspond to the average outgoing quality (AOQ), and are specified as defectives per million (DPM).

|  | Inoperatives | Sum of <br> electrical <br> defectives <br> AOQ | Sum of <br> mechanical <br> defectives <br> AOQ <br> (DPM) |
| :--- | :---: | :---: | :---: |
| (DPM) |  |  |  |
| SSI/MSI <br> $\leq 1000$ gate functions <br> $\geq 1000$ gate functions | 40 | 200 | 100 |

### 2.5.3 Reliability

### 2.5.3.1 Measures Taken during Development

The reliability of ICs is already considerably influenced at the development stage. Siemens has, therefore, fixed certain design standards for the development of circuit and layout, specifying e.g. minimum width and spacing of conductive layers on a chip, dimensions and electrical parameters of protective circuits for electrostatic charge, etc. An examination with the aid of carefully arranged programs operated on large-scale computers, guarantees the immediate identification and elimination of unintentional violations of these design standards.

### 2.5.3.2 In-Process Control during Production

The manufacturing of integrated circuits comprises several hundred production steps. As each step is to be executed with utmost accuracy, the in-process control is of outstanding importance. Some processes require more than a hundred different test measures. The tests have been arranged such that the individual process steps can be reproduced continuously.

## General Information

The decreasing failure rates reflect the never ending effort in this direction; in the course of the years they have been reduced considerably despite an immense rise in the IC's complexity.
So in 1985 the typical random failure rates estimated for accelerated life tests with almost 2 million ICs of all complexities are found to be around 80 fit.

### 2.5.3.3 Reliability Monitoring

The general course of the IC's failure rate versus time is shown by a so-called "bathtub" curve (figure 2). The failure rate has its peak during the first few operating hours (early failure period). After the early failure period has decayed, the "constant" failure rate period starts during which the failures may occur at an approximately uniform rate. This period ends with a repeated rise of the curve during the wear-out failure period. For ICs, however, the latter period usually lies far beyond the service life specified for the individual equipment.


Figure 2

Reliability tests for ICs are usually destructive examinations. They are, therefore, carried out with samples. Most failure mechanisms can be accelerated by means of higher temperatures. Due to the temperature dependence of the failure mechanisms, it is possible to simulate future operational behavior within a short time by applying high temperatures; this is called life test.

## General Information

The acceleration factor $B$ for the life test can be obtained from the Arrhenius equation

$$
B=\exp \left(\frac{E_{A}}{k}\left(\frac{1}{T_{1}}-\frac{1}{T_{2}}\right)\right)
$$

where $T_{2}$ is the temperature at which the life test is performed, $T_{1}$ is the assumed operating temperature, and $k$ is the Boltzmann constant.
Important for factor $B$ is the activation energy $E_{A}$. It lies between 0.3 and 1.3 eV and differs considerably for individual failure mechanisms.
For all Siemens ICs, the reliability data from life tests is converted to an operating temperature of $T_{\mathrm{A}}=40^{\circ} \mathrm{C}$, assuming an average activation energy of 0.4 eV . The acceleration factor for life tests at $125^{\circ} \mathrm{C}$ is thus 24, compared with operational behavior. This method considers also failure mechanisms with low activation energy, i.e. which are only slightly accelerated by the temperature effect.
Various reliability tests are periodically performed with IC types that are representative of a certain production line - this is described in the brochure "SQS-IC". Such tests are e.g. humidity test at $85^{\circ} \mathrm{C}$ and $85 \%$ relative humidity, pressure cooker test, as well as life tests up to 1000 hours and more. Test results are available in the form of summary reports.

### 2.6 Summary of terms and symbols in alphabetical order

| A, B | Indices for limit value |
| :---: | :---: |
| AC | Alternating current |
| AF | Audio frequency |
| AM | Amplitude modulation |
| B | Bandwidth |
| C | Capacitance |
| $C_{i}, C_{1}$ | Input capacitance |
| $\mathrm{C}_{\text {CLK }}, \mathrm{C}_{\varnothing}$ | Clock capacitor |
| CLK | Clock |
| DC | Direct current |
| D | Differential |
| $f$ | Frequency |
| $\Delta f$ | Frequency deviation |
| FM | Frequency modulation |
| $f_{i}, f_{l}$ | Input frequency |
| $f_{\mathrm{q}}, f_{\mathrm{Q}}$ | Output frequency |
| G | Gain |
| G | giga (109) |
| GND | Ground |
| Hy | Hysteresis |
| Hz | Cycles per second (Hertz) |
| i, I | Input |
| I, i | Current |
| $I_{\text {S }}$ | Current consumption |
| IF | Intermediate frequency |
| k | kilo ( $10^{3}$ ) |
| K | Kelvin |
| $L$ | Inductance |
| m | Milli ( $10^{-3}$ ) |
| M | Mega (106) |
| m | Modulation factor |
| MW | Medium wave |
| $\mathrm{N}, \mathrm{n}$ | Noise |
| $\bigcirc$ | Offset |
| OSC | Oscillator |
| P, $\mathrm{P}_{\mathrm{V}}$ | Power dissipation |
| $P_{\text {tot }}$ | Max. perm. power dissipation |
| pp | Peak-to-peak |
| q, Q | Output |
| $Q, Q_{B}$ | Q-factor |
| $R$ | Resistance |
| $R_{\text {th Jc }}$ | Thermal resistance (junction-case) |
| $R_{\text {th }} \mathrm{Sc}$ | Thermal resistance (system-case) |
| $\mathrm{R}_{\text {th }} \mathrm{SA}$ | Thermal resistance (system-air) |
| RF | Radio frequency |


| $\frac{S+N}{N}$ | Signal-to-noise ratio |
| :---: | :---: |
| T | Cycle time |
| $T$ | Temperature |
| TC | Temperature coefficient |
| $t$ | Time |
| $T_{\text {A }}$ | Ambient temperature in operation |
| $T_{\text {stg }}$ | Storage temperature |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature |
| $t_{H}$ | Hold time |
| $t_{1}$ | Input pulse duration |
| $t_{n}$ | Instant prior to clock pulse |
| $t_{\mathrm{n}+1}$ | Instant after clock pulse |
| $t_{p}$ | Average pulse transit time |
| $t_{\text {pd }}$ | Pulse delay time |
| $t_{\text {P HL }}$ | HL pulse transit time |
| $t_{\text {PLH }}$ | LH pulse transit time |
| $t_{\mathrm{pl}}$ | Input pulse duration |
| $t_{\text {p } Q}$ | Output pulse duration |
| $t_{\text {pR }}$ | Reset pulse duration |
| $t_{\mathrm{p}} \mathrm{s}$ | Set pulse duration |
| $t_{\mathrm{p} \text { CLK }}$ | Clock pulse duration |
| $t_{\mathrm{p}} \mathrm{z}$ | Count pulse duration |
| $t_{\text {s }}$ | Set-up time |
| $t_{\top}$ | Signal transition time |
| $t_{\text {t }}$ | Dead time |
| $t_{\text {Q }}$ | Output pulse duration |
| $t_{\text {T HL }}$ | HL transition time |
| $t_{\text {T L } \mathrm{H}}$ | LH transition time |
| THD | Total harmonic distortion |
| V | Volt |
| $V, v$ | Voltage, general |
| $V_{\text {Hy }}$ | Hysteresis voltage |
| $V_{i}, V_{1}$ | Input voltage |
| $V_{\mathrm{q}}, V_{\mathrm{Q}}$ | Output voltage |
| $V_{\text {R }}$ | Reverse voltage |
| $V_{\text {S }}$ | Supply voltage |
| W | Watt |
| $Z$ | Impedance |
| Z | Zener |

## Technical Data

The Hall-effect vane switch HKZ 101 is a contactless switch consisting of a monolithic integrated Hall-effect circuit and a special magnetic circuit hermetically sealed in a plastic package. The switch is actuated by a shoft-iron vane which is passed through the air gap between magnet and Hall sensor.
The main application field is in cars, i.e. as a breakerless trigger in electronic ignition systems. Numerous industrial applications can be found in control engineering, especially in those areas where switches must operate maintenance-free under harsh environmetal conditions (e.g. rpm sensor, limit switch, position sensor, speed measurement, shaft encoder, scanning of coding disks, etc.).

## Features

(2) Contactless switch with open collector output ( 40 mA )

- Static switching
(3) High switching frequency
- Hermetically sealed with plastic
(0) Unaffected by dirt, light, vibration
(2) Large temperature and voltage range
- Integrated overvoltage protection
© High interference immunity

Special package

*) Change to $130 \pm 3 \mathrm{~mm}$ in preparation

## Function

The Hall-effect switch is actuated by a soft-iron vane that passes through the air gap between magnet and Hall-effect sensor. The vane short-circuits the magnetic flux before the Hall-effect sensor, as shown in figure 1. The open collector output is conductive (LOW) when the vane is outside the air gap, and blocks (HIGH) when the vane is introduced into the air gap. The output remains HIGH as long as the vane remains in the air gap. This static function does not require a minimum operating frequency. The output signal shape is independent of the operating frequency.
The circuit features integrated overvoltage protection against most of the voltage peaks occurring in automotive and industrial applications. The output stage has a Schmitt trigger characteristic. Most electronic circuits can be driven directly due to the open collector output current of max. 40 mA .

## Principle of operation


a) Magnetic flux through the Hall-effect switch with no vane in the gap
b) Magnetic flux short-circuited by the soft-iron vane

Figure 1

## Mechanical characteristics

The Hall-effect vane switch is hermetically sealed in a special plastic, so that it can also be used under harsh environmental conditions. The package is waterproof, vibration-resistant and resistant to gasoline, oil and salt. Two tubular rivets are incorporated in the package to mount the sensor on its carrier plate. The circuit has three flexible leads for power supply and output.

## Application notes

The output current of the "open collector" must be limited to the maximum permissible value by a load resistor adapted to the application.
For optimum efficiency of the integrated overvoltage protection, it is suggested that a resistor of approx. $100 \Omega$ be provided in the component's power supply to limit the current.


Maximum ratings

Supply voltage
Output voltage in OFF-state
Inverse supply current
(limited externally)
Output current
Inverse output current
Ambient temperature
during operation
Storage temperature
Thermal resistance (system-air)

|  | Test conditions | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ |  | -1.2 | 24 | V |
| $V_{\mathrm{Q}}$ | $T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 30 | V |
| $-I_{\mathrm{S}}$ | amb <br> $t \leq 1 \mathrm{~h}$ <br> without vane | -0.8 | 30 | V |
| $I_{\mathrm{Q}}$ |  |  | 200 | mA |
| $-I_{Q}$ |  | -40 | 40 | mA |
| $T_{\mathrm{amb}}$ |  | -40 | 135 | ${ }^{\circ} \mathrm{CA}$ |
| $T_{\text {stg }}$ |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  |  | 170 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Ambient temperature
Supply voltage
Vane ${ }^{1)}$ : thickness
width
gap length
immersion depth
gap height

| $T_{\text {amb }}$ | -40 | 130 | ${ }^{\circ} \mathrm{C}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 4.5 | 24 | V |  |
| a | 0.5 |  | mm |  |
| b | 8 |  | mm |  |
| c | 8 |  | mm |  |
| h |  | 4.6 | 9 | mm |
| d |  | $17.3-\mathrm{h}$ |  | mm |

[^0]| Characteristics$\begin{aligned} & V_{\mathrm{s}}=5 \mathrm{~V} \text { to } 18 \mathrm{~V} ; \\ & T_{\mathrm{amb}}=-30^{\circ} \mathrm{C} \text { to } 130^{\circ} \mathrm{C} \end{aligned}$ |  | Test conditions | Lower limit B | Upper limit $A$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| Output saturation voltage | $V_{\text {Q sat }}$ | without vane $I_{Q}=40 \mathrm{~mA}$ |  |  |  |
|  |  | $T_{\text {amb }}=-30$ to $110^{\circ} \mathrm{C}$ |  | 0.4 | V |
|  |  | $T_{\text {amb }}=110$ to $130^{\circ} \mathrm{C}$ |  | 0.6 | V |
| Output reverse current | $I_{\text {QR }}$ | with vane |  | 10 | $\mu \mathrm{A}$ |
| Supply current | $I_{\text {S }}$ | without vane |  | 12 | mA |
| Delay time | $t_{\text {LH, }} t_{\text {HLL }}$ | $I_{Q}=40 \mathrm{~mA}$ |  | 1 | $\mu \mathrm{s}$ |
| Overvoltage protection |  |  |  |  |  |
| - Supply voltage ( $V_{S}$ ) | $v_{\text {sz }}$ | $I_{\text {S }}=16 \mathrm{~mA}$ | 32 | 42 | V |
| - Output ( $V_{Q}$ ) | $v_{\text {so }}$ | $I_{\mathrm{S}}=16 \mathrm{~mA}$ | 32 | 42 | v |

## Switching point characteristics

## Definitions

In most applications, the switching point is set exactly by mechanical adjustment, thus compensating all mechanical tolerances in the system including the scatter of the Hall-effect vane switch. For the function of the device in operation, only the deviations of those characteristics depending on temperature and operating voltage are important.
The characteristic values of the switching points are, therefore, not directly referred to the mechanical dimensions of the vane switch, but to an electrically defined symmetry $\mathrm{B}_{0}$ according to formula 1 ):

$$
\begin{aligned}
\text { 1) } \mathrm{B}_{0} & =\left(\mathrm{ON}_{\text {left }}+\mathrm{OFF}_{\text {left }}+O \mathrm{~N}_{\text {right }}+O \mathrm{OF}_{\text {right }}\right): 4 \\
\mathrm{~B}_{0} & =\mathrm{A}_{0} \pm 0.3 \mathrm{~mm}
\end{aligned}
$$

The definition of the operate and release points is shown in figure 2.
Operate point $\mathrm{f}_{\mathrm{ON}}$ is obtained by subtracting the measured ON operate value from the reference point $\mathrm{B}_{0}$ :
2) $f_{O N}=O N_{\text {right }}-B_{0}=B_{0}-O N_{\text {left }}$

The release point $f_{\text {OFF }}$ is calculated from the difference between the appropriate ON and OFF points:
3) $\mathrm{f}_{\mathrm{OFF}}=O \mathrm{~N}_{\text {right }}-O \mathrm{OF}_{\text {right }}=O \mathrm{OFF}_{\text {left }}-O N_{\text {left }}$
$f_{\text {ON }}$ and $f_{\text {OFF }}{ }_{0}$ are the switching points measured for the individual component under normal conditions ( $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ ) within the characteristic device deviation The deviations of the operate and release points are defined according to 4):

$$
\text { 4) } \begin{aligned}
\Delta f_{\text {ON }} & =f_{\text {ON }}-f_{\text {ON }} \\
\Delta f_{\text {OFF }} & =f_{\text {OFF }}-f_{\text {OFF }}
\end{aligned}
$$

## Switching point definitions



Figure 2

## Mechanical measurement conditions



Figure 3

## Switching point characteristics

Vane: $a=0.75 \mathrm{~mm}, \mathrm{~b}=8 \mathrm{~mm}, \mathrm{c}=10 \mathrm{~mm}$ Position: center of air gap
$V_{\mathrm{S}}=5 \mathrm{~V}$ to 18 V

HKZ 101
Operate point
Deviations

Release point
Deviations

| Test conditions | Lower <br> limit B | typ | Upper <br> limit $A$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $f_{\text {ONO }}$ | $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ | 0.85 | 1.45 | 2.05 | mm |
| $\Delta f_{\text {ON }}$ | $T_{\text {amb }}=-30$ to $25^{\circ} \mathrm{C}$ | -0.4 | +0.15 | +0.7 | mm |
|  | $T_{\text {amb }}=25$ to $80^{\circ} \mathrm{C}$ | -0.2 | +0.15 | +0.4 | mm |
|  | $T_{\text {amb }}=80$ to $130^{\circ} \mathrm{C}$ | -0.4 | +0.2 | +0.7 | mm |
| $f_{\text {OFF } 0}$ | $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 1.54 | 2.54 | 3.54 | mm |
| $\Delta f_{\text {OFF }}$ | $T_{\text {amb }}=-30$ to $25^{\circ} \mathrm{C}$ | -0.8 | +0.3 | 1.4 | mm |
|  | $T_{\text {amb }}=25$ to $80^{\circ} \mathrm{C}$ | -0.4 | +0.3 | 0.8 | mm |
|  | $T_{\text {amb }}=80$ to $130^{\circ} \mathrm{C}$ | -0.8 | +0.4 | 1.4 | mm |

S 041 P is a symmetrical, six-stage amplifier with symmetrical coincidence demodulator for amplifying, limiting, and demodulating frequency-modulated signals. The IC is particularly suited for sets where low current consumption is of importance, or where major supply fluctuations occur. The pin configuration corresponds to the well-known TBA 120. Pin 5 of S 041 P, however, is not connected internally. These types are especially suited for applications in narrow-band FM systems ( 455 kHz ) and in conventional or standard FM IF systems ( 10.7 MHz ).

## Features

- Good limiting properties
- Wide voltage range
- Low current consumption
- Few external components


## Maximum ratings

| Supply voltage | $V_{S}$ | 15 | V |
| :---: | :---: | :---: | :---: |
| Junction temperature | $T_{1}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) |  |  |  |
| S 041 P | $R_{\text {th SA }}$ | 90 | K/W |

## Operating range

Supply voltage range
Frequency range
Ambient temperature range

| $V_{\mathrm{S}}$ | 4 to 15 | V |
| :--- | :--- | :--- |
| $f_{\mathrm{i}}$ | 0 to 35 | MHz |
| $T_{\mathrm{amb}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

Characteristics ( $V_{\mathrm{S}}=12 \mathrm{~V}, \mathrm{Q}$ approx. $\left.35, \mathrm{f}_{\mathrm{mod}}=1 \mathrm{kHz}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

|  |  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption | $I_{\text {S }}$ | $\begin{array}{\|l\|l} 4.0 \\ 100 \end{array}$ | 5.4 | 6.8 | mA |
| AF output voltage $\left(f_{\mathrm{i}}=10.7 \mathrm{MHz}, \Delta f= \pm 50 \mathrm{kHz}, V_{\mathrm{i}}=10 \mathrm{mV}\right)$ | $V_{\text {q } \mathrm{rms}}$ |  | 170 |  | mV |
| Total harmonic distortion $\left(f_{\mathrm{i}}=10.7 \mathrm{MHz}, \Delta f= \pm 50 \mathrm{kHz}, V_{\mathrm{i}}=10 \mathrm{mV}\right)$ | THD |  | 0.55 | 1.0 | \% |
| Deviation of AF output voltage $\left(V_{\mathrm{S}}=15 \mathrm{~V} \rightarrow 4 \mathrm{~V}, \mathrm{f}_{\mathrm{i}}=10.7 \mathrm{MHz}\right.$, $\Delta f= \pm 50 \mathrm{kHz}$ ) | $\Delta V_{\mathrm{q}}$ |  | 1.5 |  | dB |
| Input voltage for limiting $\left(f_{i}=10.7 \mathrm{MHz}, \Delta f= \pm 50 \mathrm{kHz}\right)$ | $V_{\text {ilim }}$ |  | 30 | 60 | $\mu \mathrm{V}$ |
| IF voltage gain ( $f_{\mathrm{i}}=10.7 \mathrm{MHz}$ ) IF output voltage for limiting (each output) | $\mathrm{G}_{\mathrm{v}}$ $V_{\mathrm{qpp}}$ |  | 68 130 |  | dB mV |
| $\begin{array}{ll} \text { Input impedance } & \begin{array}{l} f_{\mathrm{i}}=10.7 \mathrm{MHz} \\ \\ f_{\mathrm{i}}=455 \mathrm{kHz} \end{array} \end{array}$ | $\begin{aligned} & Z_{i} \\ & Z_{i} \\ & D_{1} \end{aligned}$ |  | $\begin{aligned} & 20 / 2 \\ & 50 / 4 \end{aligned}$ |  | k $\Omega / \mathrm{pF}$ $\mathrm{k} \Omega / \mathrm{pF}$ |
| Output resistance (pin 8) Voltage drop at AF ballast resistance | $R_{\mathrm{q}}$ $V_{11-8}$ | 3.5 | $\begin{aligned} & 5 \\ & 1.5 \end{aligned}$ | 8.5 | $\mathrm{k} \Omega$ |
| AM suppression | $\mathrm{a}_{\text {AM }}$ |  | 60 |  |  | $\left(V_{\mathrm{i}}=10 \mathrm{mV}, \Delta f= \pm 50 \mathrm{kHz}, m=30 \%\right.$ )

All connections mentioned in the index refer to S $041 \mathrm{P}\left(\right.$ e.g. $\left.V_{11}\right)$

## Test circuit




## Application circuit for 10.7 MHz (FM IF) and 455 kHz (narrow-band FM)



Data in parentheses for 455 kHz (narrow-band FM)

| Coils | 10.7 MHz | 455 kHz |
| :--- | :--- | :--- |
| $L_{1}$ | 15 turns $/ 0.15$ CuLS | 71.5 turns $/ 12 \times 0,04$ CuLS |
| $L_{2}$ | 12 turns $/ 0.25 \mathrm{CuLS}$ | 71.5 turns/12 0.04 CuLS |
| Coil set | D 41-2165 | D 41-2393 of Messrs. Vogt |

Current consumption versus supply voltage


DC output voltage difference versus supply voltage (without signal)


AF output voltage and total harmonic distortion versus supply voltage
$t_{\mathrm{i}}=10.7 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$
$\mathrm{mV} t_{\text {mod }}=1 \mathrm{kHz} ; Q$ approx. 35


Input voltage for limiting versus supply voltage
$f_{i}=10.7 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$
$\mu \vee f_{\text {mod }}=1 \mathrm{kHz}$; Q approx. 35


AM suppression versus
supply voltage
$f_{i}=10.7 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$;
$V_{i}=10 \mathrm{mV}, f_{\text {mod }}=1 \mathrm{kHz}, m=30 \%$


AF output voltage and total harmonic distortion versus $\mathbf{Q}$-factor
$V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{t}_{\mathrm{i}}=10.7 \mathrm{MHz}$,
$\Delta f= \pm 50 \mathrm{kHz}, f_{\text {mod }}=1 \mathrm{kHz}$


Symmetrical mixer for frequencies up to 200 MHz . It can be driven by an external source or by the built-in oscillator. The input signals are suppressed at the outputs. In addition to the usual mixer applications in receivers, converters, and demodulators for AM and FM, the S 042 P can also be used as electronic polarity switches, multipliers, etc.

## Features

- Versatile application
- Wide range of supply voltage
- Few external components
- High conversion transconductance
- Low noise figure


## Maximum ratings

Supply voltage
Junction temperature
Storage temperature range
Thermal resistance (system-air) S 042 P:

| $V_{\mathrm{s}}$ | 15 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 90 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range

| $V_{\mathrm{s}}$ | 4 to 15 | V |
| :--- | :--- | :--- |
| $T_{\text {amb }}$ | -15 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics ( $\left.V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

Current consumption
Output current
Output current difference
Supply current
Power gain
$\left(f_{\mathrm{i}}=100 \mathrm{MHz}, f_{\mathrm{OSC}}=110.7 \mathrm{MHz}\right.$ )
Breakdown voltage
$\left(I_{2,3}=10 \mathrm{~mA} ; V_{7,8}=0 \mathrm{~V}\right.$ )
Output capacitance
Conversion transconductance ( $f=455 \mathrm{kHz}$ )
Noise figure

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}=I_{2}+I_{3}+I_{5}$ | 1.4 | 2.15 | 2.9 | mA |
| $I_{2}=I_{3}$ | 0.36 | 0.52 | 0.68 | mA |
| $I_{3}-I_{2}$ | -60 |  | 60 | mA |
| $I_{5}$ | 0.7 | 1.1 | 1.6 | mA |
| $\mathrm{G}_{\mathrm{p}}$ | 14 | 16.5 |  | dB |
| $V_{2}, V_{3}$ | 25 |  |  | V |
| $C_{2-\mathrm{M}}, \mathrm{C}_{3-\mathrm{M}}$ |  | 6 | nF |  |
| $S=\frac{I_{2}}{V_{7}-V_{8}}=\frac{I_{3}}{V_{7}-V_{\mathrm{g}}}$ |  | 5 |  | mS |
| NF |  | 7 |  | dB |

All connections mentioned in the index refer to S 042 P (e.g. $I_{2}$ )

## Test circuit



Connections in parentheses apply to S 042 E

## Circuit diagram



A galvanic connection between pins 7 and 8 and pins 11 and 13 through coupling windings is recommended.
Between pins 10 and 14 (ground) and between pins 12 and 14, one resistance each of at least $220 \Omega$ may be connected to increase the currents and thus the conversion transconductance. Pins 10 and 12 may be connected through any impedance. In case of a direct connection between pins 10 and 12, the resistance from this pin to 14 may be at least $100 \Omega$. Depending on the layout, a capacitor ( 10 to 50 pF ) may be required between pins 7 and 8 to prevent oscillations in the VHF band.

Total current consumption versus supply voltage


Output current versus supply voltage


Power gain versus supply voltage


## Application circuits

VHF mixer with inductive tuning


Mixer for short-wave application in self-oscillating operation


Mixer for remote control receivers without oscillator


For overtone crystals an adequate inductance is recommended between pins 10 and 12 to avoid oscillations to the fundamental tone.

Differential amplifier with internal neutralization, also suited for use as limiter for frequencies up to 50 MHz or at higher currents up to 100 MHz


The S 178 A is an MOS circuit using p-channel metal-gate-technology with enhancement and depletion transistors, featuring the following technical characteristics:
The video pulse generator produces the sync, control, and erase signals required for the control of cameras, mixers, and other equipment.

The following signals are generated:

- Gating signal $A$
- Sync signal S
- Horizontal pulse H
- Vertical pulse V
- Terminal pulse $K_{t}$
- Horizontal gating pulse $A(H)$
$\left.\begin{array}{l}\text { Double line frequency } H / 2 \\ \text { half vertical frequency } V_{R}\end{array}\right\} \rightarrow H / /_{2}+V_{R}$ signal with external signal mixing
- Vidicon gating signal $\mathrm{V}_{\mathrm{A}}$


## Features

All pulses are derived digitally from an input frequency corresponding to a pulse scheme, with a duty cycle of $1: 1$.
Pulse width according to latest CCIR and EIA standards.
The following 6 pulse schemes have been programmed permanently (by 3-bit coding and line number coding):
525 lines $(60 \mathrm{~Hz})$ required input frequency 1.008 MHz
625 lines $(50 \mathrm{~Hz}$ ) required input frequency 1.000 MHz
735 lines ( 60 Hz ) required input frequency 1.4112 MHz
875 lines ( 50 Hz ) required input frequency 1.400 MHz
1023 lines ( 60 Hz ) required input frequency 1.96416 MHz
1249 lines ( 50 Hz ) required input frequency 1.9984 MHz
Deviating from the above, any line number between 512 and 1535 lines may be programmed. It should be noted, however, that a frame frequency of 50 Hz (partial picture duration 20 ms ) or $60 \mathrm{~Hz}(16.66)$ is achieved.
Within the operating frequency it is, however, possible to mix any standard position with any line number.

The following relation applies:
Input frequency $f_{I}=64$ : line period $H$
$=32$ : line number $Z \times$ frame frequency $f_{\text {tr }}$

Pin configuration
top view


## Block diagram



## Maximum ratings

| Supply voltage |
| :--- | :--- |
| Voltage at all inputs |\(\left\{\begin{array}{l}referred <br>

to V_{S S}=0 \mathrm{~V}\end{array}\right.\) Input current
$\left(V_{I}=0.3 \mathrm{~V} ; V_{S S}=0 \mathrm{~V}\right)$
Output current
Junction temperature
Storage temperature
Ambient temperature during operation

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{DD}}$ | -12 | 0.3 | V |
| $V_{\mathrm{I}}$ | -20 | 0.3 | V |
| $I_{\mathrm{I}}$ |  | 100 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{QH}}$ |  | -100 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{QL}}$ |  | 2 | mA |
| $T_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {amb }}$ | -25 | 75 | ${ }^{\circ} \mathrm{C}$ |

Characteristics
$T_{\text {amb }}=25^{\circ} \mathrm{C}$
Supply voltage Supply current

## Inputs

H input voltage
$L$ input voltage

## Outputs



## Interface to $75 \Omega$ cable

A driver stage is required as the pulse generator outputs can be loaded with one TTL input, each. The circuit is to be designed according to the diagram below.
As a driver stage for the $75 \Omega$ coaxial cable, the TTL circuit 75453 (maximum output current 300 mA ; pulse delay 11 ns ) is recommended.


Programming list for line number coding

| Pin number | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 25 | 24 | 23 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Line number | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | N $_{\text {A }}$ | N $_{\text {B }}$ | N $_{\text {C }}$ |
| 525 | H | L | L | L | L | L | H | H | L | H | L | L | L |
| 524 | H | L | L | L | L | L | H | L | H | L |  |  |  |
| 625 | H | L | L | H | H | H | L | L | L | H | L | L | H |
| 624 | H | L | L | H | H | L | H | H | H | L |  |  |  |
| 735 | H | L | H | H | L | H | H | H | H | H | L | H | L |
| 734 | H | L | H | H | L | H | H | H | L | L |  |  |  |
| 875 | H | H | L | H | H | L | H | L | H | H | L | H | H |
| 874 | H | H | L | H | H | L | H | L | L | L | H |  |  |
| 1023 | H | H | H | H | H | H | H | H | H | H | H | L | L |
| 1249 | H | H | H | H | H | H | H | H | L | L |  |  |  |
| 1248 | L | L | H | H | H | L | L | L | L | H | H | L | H |



8 Pulse width table for the programmed line numbers


Duty cycle $f_{\mathrm{I}}=50 \% \frac{1}{f_{1}}=2 t_{0}$

## Line programming

Any line number between 512 and 1535 lines is binary-programmable. A binary " 1 " is applied to the pins $2^{0}$ to $2^{9}$ with condition $V_{S S} \geq V_{1} \geq V_{S S}-1.5 \mathrm{~V}$ and a binary " 0 " with $V_{D D} \leq V_{1} \leq V_{S S}$ -4.5 V . The correct programming of the MSB $2^{10}$ is carried out automatically via pin $2^{9}$ within the line number range of 512 to 1535.

## Uneven line numbers (interlaced scanning method)

The binary form of the desired line number is switched to the corresponding pins.

## Even line numbers

The desired line number is reduced by 1 and the binary form is switched to pins $2^{0}$ to $2^{9}$, the LSB $\left(2^{0}\right)$ is switched invertedly.

## Functional description

The principal units of the pulse generator are the horizontal and the vertical counter (see block diagram). The horizontal counter, divider ratio 64 :1, divides the input frequency down to twice the line frequency $\mathrm{H} / 2$.
An additional logic ensures, that a defined condition of the switching stages is submitted to the counter after a maximum of one picture change. The vertical counter is externally programmable to a defined line number.
Due to the external 3-bit enconding, the desired pulse scheme is programmed internally; i.e. the appropriate switching units for realizing the H and V program, are enabled. The pulses are now fed either directly to the outside, or are logically mixed and masked in the combination logic. The pulse start or the pulse widths, respectively occur at $\mathrm{H} / 2$ sync defined according to time. In the case of even line numbers, only the first field appears for all pulse schemes, preceded by a $V_{\mathrm{R}}$ pulse.
In the case of uneven line numbers with first and second fields (interlaced scanning), the $V_{R}$ pulse precedes only the first field.
According to the CCIR standard, the first field starts, when the leading edge of the V pulse is synchronous with the leading edge of $A(H)$.

## External synchronization with $\mathbf{H} / \mathbf{2}+\mathrm{V}_{\mathrm{R}}$ or $\mathbf{S}$ signal

For video mixing and cross-fading, the BAS signals of the individual cameras or video recorders must be sycnrhonized, i.e. correspond in line and picture. In the case of external synchronization, these two components must be contained in the external signal: either the horizontal and vertical frequency in the case of the $S$ signal: $S(H)$ and $S(V)$, or $S(H)$, and half of the vertical frequency $\left(H / 2+V_{R}\right)$.
At the beginning of the leading edge, short pulses must be derived from these two H and V components, and thereby the defined setting of the horizontal and the vertical counter is accomplished.
(Standard value: H component 300 ns < clock period
$V$ component $1 \mu \mathrm{~s}<\mathrm{H} / 2$ )
Because of the time deviation of the front edges of the line frequency H and $\mathrm{S}(\mathrm{H})$, which is 1.5 perious of the iniput fiequencicy, the horizoniai counier wouid be set incorrectiy. For this reason, an input $\mathrm{S}(\mathrm{H})$ has been selected for the horizontal component, which sets the counter to the correct position when activated.
The same is valid for the vertical components of $\mathrm{H} / 2+\mathrm{V}_{\mathrm{R}}$ and the S signal. The first frame frequency pulse follows 2.5 or 3 line periods behind the $V_{R}$ pulse, depending on the scheme. The two inputs provided for the pulses from $\mathrm{V}_{\mathrm{R}}$ or $\mathrm{S}(\mathrm{V})$, respectively, and the correspondingly encoded line scheme enable a proper setting of the vertical counter. Through the possibility of a defined setting of the counters it is ensured that a proper standard pulse scheme is obtained at the outputs even in the case of external synchronization involving different phase conditions of the synchronization signals.

## Note:

At the time of setting the horizontal counter to a defined position, the phase relation of the input frequency is undefined and consequently the tolerance of the synchronization would be one clock period (i.e. $\leq 1 \mu$ s for 625 lines). By means of an external phase synchronization circuit with frequency multiplication, the input clock can be derived from the vertical component and, thereby, a defined phase relation of the reset pulse achieved relative to the input clock. Hence a common line deviation (jitter) of < 20 ns absolute value can be achieved.

## Control

The pulse generator derives the required pulses from the output frequency. As additionally half a clock period is used for the generation of the pulse widths, and as both the leading and trailing edges are used, an input duty cycle of $1: 1$ is required.
It is, therefore, recommended to operate the quartz oscillator at twice the input frequency and to divide it $2: 1$ by an external stage, thereby obtaining an accurate duty cycle of $1: 1$.

Inputs which are not used must be connected to $V_{\text {SS }}(H$ level).

## Control with TTL



A TV clock generator, externally synchronizable, using the integrated video pulse generator S 178 A.


This S 353 contains 160 diodes arranged in a $10 \times 16$ matrix. The $S 1353$ contains 32 diodes arranged in a $4 \times 8$ matrix, the $S 2353$ contains 42 diodes arranged in a $7 \times 6$ matrix.
For programming, an NiCr fuse is connected in series with the diode.

## The matrix is primarily suitable:

1. to replace the extensive wiring in preselection switches. Instead of the multipole wired switch, a single-pole model can be used. Switch and matrix are connected in series.
2. to be used as encoder, decoder, and recorder. The matrix is connected before or behind the appropriate components, or connected between them. The electrical level is only changed by the value of one diode voltage. The electrical connection remains.
3. The component requires MOS handling to avoid undesired programming.

One of the most important applications is e.g., to enable the programming of frequencies or line numbers, respectively, in conjunction with the PLL component S 187 and the video pulse generator S 178 A .

Maximum ratings of the individual diodes including fuse

## Reverse voltage

Voltage between
1 and $0_{S}, Q$ and $0_{S}{ }^{1)}$
Forward current Programming current Junction temperature
Storage temperature
Ambient temperature range

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{R}}$ | 20 |  | V |
| $V_{\mathrm{I} 0}, V_{\mathrm{Q} 0}$ | 0 | 20 | V |
| $I_{\mathrm{F}}$ |  | 2 | mA |
| $I_{\text {prog }}$ |  | 70 | mA |
| $T_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{A}}$ | -25 | 70 | ${ }^{\circ} \mathrm{C}$ |

[^1]Electrical characteristics of the individual diodes including fuse $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$, if not otherwise specified

|  |  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reverse voltage | $V_{\text {R }}$ | $I_{\mathrm{R}}=100 \mu \mathrm{~A}$ | 20 |  |  | V |
| Forward voltage | $V_{F}$ | $I_{\mathrm{F}}=1 \mathrm{~mA}$ |  | 1 | 1.5 | V |
|  |  | $I_{F}=50 \mu \mathrm{~A}$ |  |  | 1.0 | V |
|  |  | $T_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ |  |  |  |  |
|  |  | $I_{F}=15 \mu \mathrm{~A}$ |  | 0.8 | 0.85 | V |
|  |  | $T_{A}=-10^{\circ} \mathrm{C}$ |  |  |  |  |
| Reverse current I-Q | $I_{\text {R }}$ | $V_{R}=10 \mathrm{~V}$ |  | 10 | 100 | nA |
| Reverse current $\mathrm{I}-\mathrm{O}_{\mathbf{S}}{ }^{1)}$ | $I_{\text {Ro }}$ | $V_{\mathrm{I}}=10 \mathrm{~V}$ |  |  | 500 | nA |
| Programming current | $I_{\text {prog }}$ | $V_{Q}=20 \mathrm{~V}$ |  | 50 | 70 | mA |
|  |  | $V_{\mathrm{I}}=0 \mathrm{~V}$ |  |  |  |  |
|  |  | $V_{0}=-2 \mathrm{~V}$ |  |  |  |  |
| Resistance of the suitably |  |  |  |  |  |  |
| programmed fuse | $R$ | $\left\|V_{Q}-V_{\mathrm{I}}\right\| \leq 5 \mathrm{~V}$ | 20 |  |  | $M \Omega$ |
| Capacitance I-Q | C | $V_{R}=2 \mathrm{~V}$ |  | 6 | 9 | pF |
| Recovery time | $t_{\text {rr }}$ | $I_{\mathrm{F}}=200 \mu \mathrm{~A}$ |  | 13 | 25 | ns |
|  |  | $V_{\text {Rmax }}=2 \mathrm{~V}$ |  |  |  |  |
|  |  | $R_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | Test at |  |  |  |  |
|  |  | $V_{\mathrm{R}}=0 \mathrm{~V}$ |  |  |  |  |

[^2]
## Programming conditions and simple programming circuit

Using the circuit shown, the matrix can be programmed in the following manner:

1. observe MOS handling
2. connect pin $\mathrm{O}_{\mathrm{s}}$ (substrate) to ground via a -2 V voltage source
3. connect desired input I to ground using switch S1
4. select desired output $Q$ with switch S2
5. trigger programming process with button T3
6. the specified voltage source with 18 V to 20 V must be suited for a load of at least $300 \Omega$ (fuse resistance), and must have a rise time from 0 V to 20 V of $1 \mu \mathrm{~s}$
7. only one fuse may be programmed at a time
8. a current pulse duration of 5 ms to 10 ms is sufficient for programming.


## Pin configuration

top view


## Circuit



Note: Inputs must not be open $V_{I}<V_{Q}$
Test pin T must not be connected.

Pin configuration
(top view)


## Circuit



Note: Inputs must not be open
$V_{1}<V_{Q}$
Test pin T must not be connected

## Pin configuration

(top view)


## Circuit



Note: Inputs must not be open
$V_{i}<V_{Q}$
$\mathrm{S}=$ Substrate diodes

The IC S 576, constructed in PMOS depletion technology, permits the design of a digital electronic dimmer or light switch. Turning on and off as well as the setting of the required brightness are carried out via a single sensor or via an equivalent extension input, respectively.

## Features

- Sensor operation - no mechanically moveable switching elements
- Operation is also possible from several extensions by means of sensors or push-buttons
- Can be interchanged with electromechanic wall switches in conventional light installations
- Easy connection to a wireless remote control
- Brightness control with a physiologically approximated linear characteristic
- Very high interference immunity
- The set brightness value remains stored during short line interruptions of $<1 \mathrm{~s}$
- Low power dissipation
- Very few peripheral components
- Clock input provides for automatic dimming (slumber switch)


## Pin configuration

top view


[^3]
## Maximum ratings

(without external protective circuitry)
Supply voltage
Input voltage
Ambient temperature during operation Junction temperature
Storage temperature
Thermal resistance (system-air)

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\text {DD }}$ | -20 | 0.3 | V |
| $V_{1}$ | -20 | 0.3 | $V^{\circ}$ |
| $T_{\text {amb }}$ | 0 | 80 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{J}}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | ${ }^{\circ} \mathrm{C}$ |  |
| $R_{\text {th SA }}$ |  | 125 | K/W |

## Characteristics

$T_{\text {amh }}=25^{\circ} \mathrm{C}$, all voltage ratings are referred to $V_{s s}=0 \mathrm{~V}$

Supply voltage Supply current Supply current with missing sync signal Input reverse current Input capacitance

|  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{D D} \\ & I_{D D} \end{aligned}$ | $V_{\text {DD }}=-15 \mathrm{~V}$ | -18 | $\begin{aligned} & -15 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & -13 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{~mA} \end{aligned}$ |
| I $\mathrm{I}_{\mathrm{DD}}$ $I_{\mathrm{I}}$ $\mathrm{C}_{\mathrm{I}}$ | $\begin{aligned} & V_{D D}=-15 \mathrm{~V} \\ & V_{\mathrm{I}}=V_{\mathrm{SS}}-10 \mathrm{~V} \\ & V_{\mathrm{I}}=0 \mathrm{~V}, f=1 \mathrm{MHz} \end{aligned}$ |  | < 0.1 | 0.85 3 5 | mA $\mu \mathrm{A}$ pF |

## Sensor input

Hinput voltage L input voltage Input current HL transition time (trigger transition) LH transition time Frequency with active signal


## Extension input

Hinput voltage L input voltage Input current
$V_{\mathrm{IH}}$
$V_{\mathrm{IL}}$
$I_{\mathrm{IH}}$

| $v_{\mathrm{ss}}-2$ |
| :--- | :--- | :--- | :--- |\(\left|\begin{array}{ll}V_{\mathrm{ss}}-8 \& \mathrm{~V} <br>


\mathrm{~V}\end{array}\right|\)| VA |
| :--- | :--- |

Characteristics
(cont'd)

## Sync input (pin 4)

H input voltage
$L$ input voltage Input current HL transition time (trigger transition) LH transition time Frequency

Clock input (pin 2)
Hinput voltage L input voltage
HL transition (trigger transition)
LH transition
Clock frequency
Without clock


Integrator (pin 3)
External components


$|$| $V_{S}+0.3$ | $V$ |
| :--- | :--- |
| $V_{S S}-8$ | $V$ |
| 100 | $\mu \mathrm{~S}$ |
|  |  |
| 100 | $\mu \mathrm{~S}$ |
| 500 | Hz |
| $V_{S S}+0.3$ | V |

## Output

L output current
L pulse width
H output voltage
HL transition time
LH transition time

$$
C_{I} \quad \mid \text { compare with fig.1| }
$$

47
$\mid n F$

## Operation of the control inputs

Input potential during both half waves of the line phase:

| Function | Line half wave | Sensor input |  | Extension input |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| operated | positive | L | H |  |  |
|  | negative | 0 | H |  |  |
| not operated | positive | H | L | 0 |  |
|  | negative | 0 | 0 | L |  |

$H: V_{I H}$
L: $V_{\text {IL }}$
0 : any

## Functional description

The type series S 576 permits the design of fully electronic dimmers and light switches for light bulbs (resistive loads) which are operated in each case via a single sensor.
In conventional lighting circuit installations it is possible to interchange this component with mechanic wall switches as well as to operate all functions from several switching points (extensions).
The brightness is set by phase control. Its digital logic is sychronized with the line frequency. It is possible to supply the IC via a two-wire-connection as the conduction angle is limited to a maximum of $152^{\circ}$ of the half wave.

## Operation

## 1. Dimmers S 576 A, S 576 B, S 576 C (see figure 1)

The integrated circuit can distinguish the instructions "turning ON/OFF" and "dimming" due to the duration of the control input operation.

## Turning ON/OFF

Short touch ( 50 to 400 ms ) of the sensor area turns the lamp on or off, depending on its preceding state. The switching process is activated at the end of touching.

## Setting of the brightness (dimming)

If the sensor is touched for a longer period ( $>400 \mathrm{~ms}$ ), the conduction angle will be varied continuously. It runs across its control loop in approximately 7 s (e.g. bright-dark-bright) and continues this sequence until the finger is removed from the sensor.
The following process is carried out to enable an easy operation also in the lower brightness range: the phase control angle is controlled such that during the run across the control loops, the lamp brightness varies approximately physiological-linearly with the operating time, and rests for a short period when a minimum brightness is reached.
The conduction angle can be controlled in the half wave range between $35^{\circ}$ and $152^{\circ}$ by means of the sync input circuitry ( $R_{2}, C_{4}$ ) specified in the application example.
By increasing the RC time constant it is possible to shift the control range towards smaller conduction angles (effects the minimum brightness).

## Control behavior

The three versions S 576 A, B, C, differ in their control behavior.
S 576 A With turning on, the maximum brightness is always set; with dimming, control is started from the minimum brightness. With repeated dimming, control is carried out in the same direction (e.g. "brighter").
S 576 B With turning off, the selected brightness is stored and again set when the switch is turned on. Dimming starts at that stored value and the control direction is reversed with repeated dimming.
S 576 C With turning on, the maximum brightness is always set; with dimming, control is started from the minimum brightness. The control direction is reversed with repeated dimming.

Control behavior of the electronic dimmers S 576 A, B, C (schematic)

$\boldsymbol{\alpha}$ Conduction angle
$V_{\text {L }}$ Lamp voltage

S Control signal: S Sensor touched
( $-<0.4 \mathrm{~s}$; $->0.4 \mathrm{~s}$ )
$\overline{\mathrm{S}}$ Sensor not touched C S576 C

Figure 1

## 2. Light switch S 576 D (see figure 2)

Upon touching the sensor area ( $>50 \mathrm{~ms}$ ) the lamp is turned on or off alternatively with maximum brightness. The switching process is activated at the start of touching.
Dimming or turning off the light via the clock input is also possible, as in the case with the dimmer.

Control behavior of the electronic light switch S 576 D (schematic)


Figure 2

## External circuitry (see figure 3)

The suggested circuit design of $S 576$ performs the following functions:

- current supply for the circuit ( $R_{1}, C_{2}, \mathrm{D} 1, \mathrm{D} 2, \mathrm{C}_{3}$ )
- filtered signal for synchronization of the internal time base (PLL circuit) with line frequency ( $R_{2}, C_{4}$ )
- protection of the user ( $R_{8}, R_{9}$ )
- sensitivity setting of the sensor $\left(R_{7}\right)$
- current limitation in the case of incorrect polarization of the extension $\left(R_{5}, R_{6}\right)$.

Both resistors can be omitted if no extension is connected. In this case, pin 6 must be interconnected with $V_{D D}$ (pin 7).

- D3: reduction of positive voltages which may arise during the triggered state at the gate of some triacs, to values below $V_{S S}+0.5 \mathrm{~V}$ (refer to characteristic data). If suitable triacs are used, diode D 3 can be omitted. (This feature of the triac depends on the anode current and on the internal resistance between $G$ and $A 1$, and can be measured and specified by the manufacturer).


## Application circuit S 576



Figure 3

## Extensions

All switching and control functions can also be performed from extensions which are connected to an extension input reserved for this purpose. The central unit and the extensions are equivalent. Electronic sensor switches or mechanical pushbutton switches can be connected to the extensions. During operation, H potential must be applied to the extension input for both line half waves.

An electronic circuit suitable for this purpose, is shown in the application example (figure 4). The circuit operates as return delay and takes over the triggering of the switching transistors during the negative line half wave.

- Response time approx. 2 ms
- Return delay time approx. 30 ms
- Protection against incorrect polarization ( $R_{1}, \mathrm{D} 1, \mathrm{Si}$ )


## Application circuit: electronic extension



Figure 4

## Wireless remote control

The connection of a wireless remote control to the extension is very easy. All functions of the S 576 can be performed with the aid of a single transmission channel.

Slumber switch (clock input)
In the unused state, the clock input is short-circuited to $V_{\text {SS }}$. A slumber switch can be obtained by applying an externally generated clock to this input. Each HL transition decrements the count of the internal brightness memory by one step. When the minimum brightness is reached, the clock turns the circuit to the OFF-state.

The application example (figure 5) shows an oscillator circuit which can also be connected to the power supply of the electronic dimmer or light switch by means of S 576.
The oscillator is enabled by touching the slumber switch sensor. Touching of the dimmer sensor disables the oscillator and, thereby, interrupts the automatic system.

## Circuitry

- Oscillator with CMOS gates
- T1 and T2 provide a steep switching transition at the input of gate G3 in order to minimize current consumption ( $<100 \mu \mathrm{~A}$ )
- Setting of the clock frequency and thus setting of the dimming time with the RC network ( $R_{5}, C_{2}$ )
- Sensitivity setting of the sensor area $\left(R_{1}\right)$


## Application circuit: S 576 with a slumber switch



Figure 5

## Interference immunity

A digitally determined immunity period of approximately 50 ms ensures a high interference immunity against electrical variations on the control inputs, and allows simultaneously an almost delay-free operation.
Due to the special logic of the extension input, even large ground capacitances of the control line will not lead to interference.

In the case of line interruption, the set switching state with the recommended external circuitry remains stored for about 1 s . After line interruptions for longer periods the circuit turns into the OFF-state.

## General information

All stated time specifications refer to a line frequency of 50 Hz . In the case of a line frequency of sO Hz , the periouts are stiontened accordingiy.

| Three-Tone Chime | SAB 0600 |
| :--- | ---: |
| Single-Tone Chime | SAB 0601 |
| Dual-Tone Chime | SAB 0602 |

## Three-tone chime SAB 0600

This IC generates the tone sequence of a 3-tone chime. The sound pattern is created by three harmonically tuned frequencies which are switched in succession to a summing point and decay individually in amplitude.
The tone color is adjusted by an external $R C$ network ( $R_{1}, C_{1}$, and $C_{2}$ ). An $8 \Omega$ loudspeaker can be connected directly via a $100 \mu \mathrm{~F}$ capacitor.

An appropriate design of the loudspeaker housing (shaped as tube or horn) enhances the volume and tone quality and contributes to a pleasant, melodious sound.

## Features

- Melodious sound
- Few components required
- Integrated output stage for $8 \Omega$ loudspeaker
- Standby current $<1 \mu \mathrm{~A}$


## Single-tone chime SAB 0601 and dual-tone chime SAB 0602

The two variants SAB 0601 and SAB 0602 were derived from type SAB 0600 by suppressing the last two tones or last tone, respectively, of the three-tone sequence. The SAB 0600 data applies correspondingly.

## Maximum ratings

Supply voltage Input voltage at E
Neg. input current at E
Load resistance at Q
Current consumption at start of tone sequence ) refer to
end of tone sequence measurement circuit
Oscillator frequency at C
(due to power dissipation)
Junction temperature
Storage temperature
Thermal resistance (system-air)

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.5 | 11 | V |
| $V_{\mathrm{E}}$ | -0.5 | $V_{\mathrm{S}}$ | V |
| $-_{\mathrm{E}}$ | 7 | 2 | mA |
| $R_{\mathrm{L}}$ | 7 |  | $\Omega$ |
| $I_{\mathrm{SM}}$ |  | 90 | mA |
| $I_{\mathrm{SO}}$ |  | 35 | mA |
| $f_{\mathrm{OSC}}$ | 6 |  | kHz |
|  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 120 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {th SA }}$ |  |  |  |

## Operating range

Supply voltage
Ambient temperature
Oscillator frequency at $C$

| $V_{\mathrm{s}}$ | 7 | 11 | V |
| :--- | :--- | :--- | :--- |
| $T_{\text {amb }}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $f_{\text {OSC }}$ | 6 | 100 | kHz |

## Characteristics

$V_{\mathrm{S}}=7 \mathrm{~V}$ to $10 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
Standby input current Supply current with open output Max. output power at $8 \Omega$ (tone 3) Max. output voltage at $Q$ (tone 3) Deviation of the max. individual amplitudes referred to tone 3 Frequency variation of basic oscillator with $R_{1}, C_{1}=$ const. Triggering voltage at $E$ Input current at $E\left(V_{E}=6 \mathrm{~V}\right)$ Noise voltage immunity at $E$ Triggering delay at $f_{0}=13.2 \mathrm{kHz}$ ( $t_{\mathrm{d}}$ varies in inverse proportion to $f_{\mathrm{o}}$ ) ivin. vaiue of external load resistor Max. value of external load resistor

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{0}$ |  | $<1$ | 10 | $\mu \mathrm{A}$ |
| $I_{\text {SO }}$ |  | 20 | 35 | mA |
| $P_{Q}$ |  | 0.16 |  | W |
| $V_{\text {Qpp }}$ |  | 2.8 | 4.0 | V |
| $\Delta V_{\text {QM }}$ |  | $\pm 5$ |  | \% |
| $\Delta f_{0}$ |  | $\pm 5$ |  | \% |
| $V_{E}$ | 1.5 |  | $V_{S}$ | V |
| $I_{\text {E }}$ | 500 | 700 |  | $\mu \mathrm{A}$ |
|  |  | 0.3 |  | V |
| $t_{\mathrm{d}}$ | 2 |  | 5 | ms |
| $R_{1}$ |  | 10 |  | k $\Omega$ |
| $R_{1}$ |  | 100 |  | k $\Omega$ |

## Measurement circuit



Integral current consumption in the measurement circuit


Figure 2

Block diagram


Figure 3

## Typical application circuit



Figure 4

## Functional description

The three frequencies $-660 \mathrm{~Hz}, 550 \mathrm{~Hz}$, and 440 Hz - are obtained by dividing the output of a 13.2 kHz oscillator. One of these three frequencies is divided again to obtain the time base for the tone-decay process. From this time base, 4-bit D/A converters (one for each tone) generate the decay voltage with which the three tones are successively activated and, overlapping each other, are attenuated. The basic frequency is determined by an external $R C$ network (pins R and C).
The output stage can drive an $8 \Omega$ loudspeaker with approximately 0.16 W via $100 \mu \mathrm{~F}$. The output voltage is of square shape. To obtain a melodions output tone as required, the higher harmonics may be reduced by shunting pin $L$ through a suitable capacitor to ground. The output volume can be regulated here by means of a potentiometer.
The circuit only draws current in the active state, and automatically switches off after the tones have decayed. The circuit is activated by a short pulse, between 1.5 V and $V_{\mathrm{S}}$ in amplitude, applied to the triggering connection $E$ (pin 1). If the trigger voltage is still, or again, present when the tones have decayed, the three tones are repeated.
The circuit is not activated when a trigger pulse on E is shorter than 2 ms (interference suppression).
To prevent triggering of the circuit by cross-talk voltages, especially in case of long input lines, the noise voltage peaks should be limited to 0.3 V at the IC input. For this purpose the control line (possibly in front of a series resistor) can be shunted to ground through a suitable capacitor.

## Application for ac and dc triggering (figure 5)

The input can alternatively be triggered with direct or alternating current. An internal diode circuit hereby short-circuits the input for negative halfwaves.
The peak voltage of the positive halfwave is added to the battery voltage. A series resistor must be connected into the trigger line to limit the voltage at input $E$ (pin 1) to a maximum value equal to $V_{\mathrm{S}}$.
The minimum input current at pin E of the SAB 0600 (pin 1) is $500 \mu \mathrm{~A}$ at 6 V . If the voltage drop occurring at $500 \mu \mathrm{~A}$ at the series resistor $R_{3}$ (figure 5) amounts to at least the ac peak voltage between $A$ and $B\left(\hat{V}_{A B} \sim\right)$, the IC will be safe.
The formula $\quad R_{3 \text { min }}=\frac{\hat{V}_{A B} \text { max }}{500 \mu \mathrm{~A}}$
determines the lower limit for $R_{3}$.
The upper limit for $R_{3}$ is determined by the lowest trigger voltage between $A$ and 0 (pin 4). In the application shown in figure 5 , this will be the battery voltage if the device is also to be operated independently of the bell system (triggering by short circuit of $A$ and $B$ ).
For reliable triggering, the SAB 0600 requires a current of at least $50 \mu \mathrm{~A}$ with approx. 1.5 V at pin E. Assuming this current, the voltage drop at $R_{3}$ must, therefore, not exceed $V_{\mathrm{S}}-1.5 \mathrm{~V}$.
The formula $\quad R_{3 \text { max }}=\frac{V_{S \text { min. }}-1.5 \mathrm{~V}}{50 \mu \mathrm{~A}}$
results in the upper limit for $R_{3}$.

## Calculation example for the circuit in figure 5

$\max . V_{\mathrm{AB} \mathrm{rms}}=25 \mathrm{~V} \quad \max . \hat{V}_{\mathrm{AB}}=25 \mathrm{Vx} \sqrt{2}=35.4 \mathrm{~V}$

$$
R_{3 \text { min }}=\frac{35.4 \mathrm{~V}}{500 \mu \mathrm{~A}}=70.8 \mathrm{k} \Omega
$$

$\min . V_{S}=6 \mathrm{~V}$
(The operating range of the SAB 0600 may extend to 6 V for individual components).

$$
R_{3 \max }=\frac{6 \mathrm{~V}-1.5}{50 \mu \mathrm{~A}}=90 \mathrm{k} \Omega
$$

In this example, a value of $82 \mathrm{k} \Omega \pm 10 \%$ would be suitable for $R_{3}$.

Circuit for SAB 0600 application in home chime installations utilizing ac and dc triggering; adjustable sound and volume


Figure 5

PCB layout information: Because of the high peak currents at $V_{\mathrm{S}}, \mathrm{Q}$, and 0 (ground) and to avoid RF oscillations, the lines should be designed in a flatspread way or as star pattern. Star points are the terminals of capacitor $\mathrm{C}_{4}$.

## Further details regarding the circuit in figure 5

Because an ohmic contact between $A$ and $B$ causes triggering of the chime, no bell may be connected in parallel to the chime. However, paralleling several chimes does not cause any problems.
In older batteries, the higher internal resistance of the battery may cause voltage drops becoming apparent as distortions. $C_{4}$ serves as a buffer element expanding the service life of the battery.
The trigger line connected to pin A acts - in open state - as antenna for noise pulses which could trigger the chime unintentionally. Capacitor $C_{5}$ will largely suppress such interference. If there is the risk of incorrect polarity connection when changing the battery, the battery line should be protected by a diode.
For the selection of components, the following recommendations are given:

Capacitors:
$\mathrm{C}_{1}$ : $\quad 4.7 \mathrm{nF} / \geq 10 \mathrm{~V}, \pm 5 \%$; e.g. MKT
$\mathrm{C}_{2}: \quad 100 \mathrm{nF} / \geq 10 \mathrm{~V}, \pm 20 \%$; e.g. MKT
$\mathrm{C}_{3}$ : $\quad 100 \mu \mathrm{~F} / \geq 6.3 \mathrm{~V}, \pm 100 /-10 \%$; e.g. aluminum electrolytic
$\mathrm{C}_{4}$ : $\quad 100 \mu \mathrm{~F} / \geq 10 \mathrm{~V},+100 /-10 \%$; e.g. aluminum electrolytic
$C_{5}, C_{6}: 330 \mathrm{nF} / \geq 50 \mathrm{~V},+100 /-20 \%$; e.g. ceramic

Resistors:
$R_{3}: \quad 82 \mathrm{k} \Omega / 0.1 \mathrm{~W}, \pm 10 \%$, carbon film resistor
$R_{1}$ : When a fixed resistor is used, $0.1 \mathrm{~W} \pm 5 \%$ metal film resistor.

The audible signal device SAE 0700 generates two tone frequencies in a ratio of approx. 1.4:1 that follow one another in a periodic sequence. The tone frequency can be varied throughout a range between 100 Hz and 15 kHz by an external resistor. The switching frequency of 0.5 to 50 Hz is set by an external capacitor. The SAE 0700 can be used to drive either a loudspeaker or a piezo-ceramic transducer. The SAE 0700 can be supplied with voltage in two ways:

1. rms ac voltage from 10 V
2. dc voltage from 9 to 25 V

The SAE 0700 issues the tone sequence for as long as the supply voltage is applied. After application of the supply voltage, the tone sequence commences with the higher of the two tones.

## Features

- Direct ac-voltage feeding possible through integrated bridge rectifier
- Integrated overvoltage protection through Z diode, approx. 28 V
- Bridge rectifier provides for protection against incorrect polarity in dc operation
- Few external components (one resistor and one capacitor minimum)

Block diagram (with external components for dc supply)


Figure 1

## Functional description

The audible signal device SAE 0700 (see blcok diagram, fig. 1) includes the following functional blocks:

- bridge (for voltage supply) and overvoltage protection
- threshold circuit
- switching-frequency generator
- tone-frequency generator
- output stage

Bridge rectifier: The bridge rectifier enables direct feeding with ac voltage or dc voltage (independent of polarity). DC-voltage supply without integrated bridge is also possible via pins $V_{D C}$ and GND.
If the voltage is supplied via the bridge, the input voltage $V_{8} ;$ should be dimensioned such that at least 9 V appear at the pin $V_{D C}$ (also with output loading). It should also be noted that in the case of voltage supply via the bridge, the maximum output current has to be limited to 50 mA .
Response of the SAE 0700 as a result of spikes on the AC line is prevented by a built-in initial resistance $R_{\mathbb{I N} \mid}$. In a voltageless condition $R_{\mathbb{I N} \mid}$ provides for discharging the storage capacitor of $V_{\mathrm{DC}}$ to ground.
The $Z$ diode following the bridge serves as overvoltage protection. The bridge circuitry shown in figure 2 efficiently protects the SAE 0700 against damage as a result of the following voltage values:

- overvoltages in acc. with VDE 0433 ( $2 \mathrm{kV}-10 / 700 \mu \mathrm{~s}$ )
- ac voltages up to $220 \mathrm{~V} / 50 \mathrm{~Hz}$ for a duration of 30 s


Figure 2

Threshold circuit: With a threshold voltage of typically 8.6 V this ensures that the SAE 0700 is not activated by noise pulses.

Switching-frequency generator: This switches periodically between the two frequencies produced by the tone-frequency generator. Wiring with a capacitor $\mathrm{C}_{\mathrm{S}}$ produces a switching frequency $f_{S}$ according to the following formula:

$$
\left.f_{\mathrm{S}}[\mathrm{~Hz}]=\frac{750}{\mathrm{C}[\mathrm{nF}]} \pm 25 \% \quad \text { (valid from } 0.5 \text { to } 50 \mathrm{~Hz}\right)
$$

Tone-frequency generator: This generates a squarewave voltage with the two tone frequencies $f_{T 1}$ and $f_{T 2}$. The basic frequency $f_{\mathrm{T} 1}$ and the second tone frequency $f_{\mathrm{T} 2}$ are calculated according to the following formulae:

$$
\begin{aligned}
& \left.f_{\mathrm{T} 1}[\mathrm{~Hz}]=\frac{2.72 \times 10^{4}}{R[\mathrm{k} \Omega]} \pm 25 \% \quad \text { (valid from } 0.1 \text { to } 15 \mathrm{kHz}\right) \\
& f_{\mathrm{T} 2}[\mathrm{~Hz}]=f_{\mathrm{T} 1} \times(0.725 \pm 5 \%)
\end{aligned}
$$

The tone-frequency generator is temperature-compensated for better stability.
Output stage: This boosts the generated tone voltage for direct driving of a piezo-ceramic transducer or a loudspeaker, possibly across a dropping resistor.

## Pin configuration

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{A C 2}$ | AC-voltage input |
| 2 | GND | Ground |
| 3 | $\mathrm{C}_{\mathrm{S}}$ | Connection for capacitor $C_{\mathrm{S}}$ |
| 4 | $R_{\mathrm{T}}$ | Connection for resistor $R_{\mathrm{T}}$ |
| 5 | Q | Output |
| 6 | $\mathrm{N.C}$. | Not connected |
| 7 | $V_{\mathrm{DC}}$ | DC-voltage input |
| 8 | $V_{\mathrm{AC} 1}$ | AC-voltage input |

## Maximum ratings

Voltage at pin 7
Voltage at pin 3
Voltage at pin 4
Output voltage at pin 5
AC voltage at pin 8 and 1
(peak value)
Input current of bridge
AC input current of bridge
Output current
(50 $\mu \mathrm{s}$, duty cycle $1: 10$ )
Output current
Total power dissipation ( $T_{\text {amb }}=25^{\circ} \mathrm{C}$ )
lunction temperature
Storage temperature
Thermal resistance (system-air)

Supply voltage
Tone frequency
Ambient temperature

## Operating range

|  | Lower <br> limit | Upper limit |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{DC}}$ | -0.5 | 26 | V |
| $V_{32}$ | -0.5 | 5.5 | V |
| $V_{42}$ | -0.5 | 7 | V |
| $V_{\mathrm{Q}}$ | -0.5 | $V_{\mathrm{DC}}+0.5$ | V |
| $V_{\mathrm{AC}}$ |  | 28 | V |
| $I_{81}$ | -50 | 50 | mA |
| $I_{81 \text { rms }}$ |  | 25 | mA |
| $I_{\mathrm{Q}}$ | -100 | 100 | mA |
| $I_{\mathrm{Qrms}}$ |  | 50 | mA |
| $P_{\text {tot }}$ |  | 0.8 | W |
| $T_{\mathrm{J}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{stg}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\mathrm{th} \mathrm{SA}}$ |  | 120 | $\mathrm{~K} / \mathrm{W}$ |


| $V_{\mathrm{DC}}$ | 9 | 25 | V |
| :--- | :--- | :--- | :--- |
| $f_{\mathrm{T} 1}$ | 0.1 | 15 | kHz |
| $T_{\mathrm{amb}}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |


| Characteristics$T_{\mathrm{amb}}=-25^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}$ |  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption | $I_{\text {DC }}$ | $\begin{aligned} & V_{\mathrm{DC}}=9 \mathrm{~V} \text { to } 25 \mathrm{~V}, \\ & \text { w/o load } \end{aligned}$ |  | 1.5 | 1.8 | mA |
| Switching threshold | $V_{\text {DC ON/OFF }}$ |  | 8 | 8.6 | 9 | $V$ |
| Initial resistance | $R_{\text {INI }}$ | see characteristic, figure 3 | 3.5 | 4.7 | 6 | k ת |
| Output-voltage swing | $V_{Q}$ | $I_{\mathrm{Q}}= \pm 10 \mathrm{~mA}$ | $V_{D C}-3.7$ | $V_{\text {DC }}-3$ |  | V |
| Tone frequency | $f_{T 1}$ | $\begin{aligned} & V_{\mathrm{DC}}=15 \mathrm{~V}, V_{32}=0 \mathrm{~V}, \\ & R_{\mathrm{T}}=16 \mathrm{k} \Omega \end{aligned}$ | 1.275 | 1.700 | 2.125 | kHz |
| Switching frequency | $f_{s}$ | $V_{\text {DC }}=15 \mathrm{~V}, \mathrm{C}_{\mathrm{S}}=100 \mathrm{nF}$ | 5.6 | 7.5 | 9.4 | Hz |
| Tone frequency ratio | $f_{\text {T1 }} / f_{\text {T2 }}$ |  | 1.31 | 1.38 | 1.45 |  |
| Temperature coefficient of tone frequencies | TC f |  |  | $8 \times 10^{-4}$ |  | $\mathrm{K}^{-1}$ |

## Characteristic curves



Switching frequency $f_{\mathrm{S}}$ versus capacitance $C_{s}$


Tone frequencies $f_{T 1}$ and $f_{T} 2$ versus resistance $R_{T}$


# 8 Bit CMOS Analog-to-Digital Converters with 8-Channel Multiplexers 

 SDA 0808 A SDA 0808 B
## Preliminary Data

DIP 28

The SDA 0808 A; B is a monolithic CMOS device with a single supply of 5 V DC, 8 bit analog to digital converter, 8-channel analog multiplexer and microprocessor compatible control logic and 8 bit data bus. It is a pin to pin compatible device to the data acquisition component ADC 0808/0809.

The SDA 0808 A;B has the method of successive approximation with a capacitor network as the conversion technique. The converter features a temperature stabilized differential comparator, 8 -channel multiplexer for 8 analog inputs and a sample \& hold circuit. The device needs no external offset or gain adjustments. Easy interfacing to microprocessors is provided by 3 bit addresslatch, 8 bit data-outputlatch and 8 bit TRI STATE databus.

## Features

- Resolution 8 bits
- Total unadjusted error $\pm$

1/2 LSB

- No missing codes
- Conversion time $15 \mu \mathrm{~s}$
- Single supply 5 V DC
- 8-channel multiplexer with latched control logic
- Easy interface to all microprocessors, or operates stand alone
- 0 V to 5 V analog input voltage range
- No offset or gain adjust required
- Latched TRI STATE output
- Oututs meet TTL voltage level specifications
- CMOS low power consumption
- 28 pin P-DIP standard package


## Pin Designation

| Pin No. | Function | Symbol |
| :--- | :--- | :--- |
| 1 to 5 | Analog inputs | AIN 3 to AIN 7 |
| 6 | Start of conversion | SOC |
| 7 | End of conversion | EOC |
| 8 | Digital output signal | $2-5$ |
| 9 | Output enable | OEN |
| 10 | External clock input | CLK |
| 11 | Pos. supply voltage | VDD |
| 12 | Pos. reference voltage | REF (+) |
| 13 | Ground | GND |
| 14 to 15 | Neg. reference voltage | REF (-) |
| 17 to 21 | Digital output signals | $2-8$ to 2-1 |
| 22 | Address latch enable | ALE |
| 23 to 25 | Address inputs | ADD 2 to ADD 0 |
| 26 to 28 | Analog inputs | AIN 0 to AIN 2 |

Pin Configuration
(top view)


## Functional Description

## The Converter

The converter is partitioned into 3 major sections: An approx. 50 pF capacitor network as a sample \& hold circut, the successive approximation register and the comparator. The capacitor network includes a correction, so that the first output transition occurs when the analog signal has reached +1/2 LSB.

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start of the conversion (SOC) pulse. The conversion is begun after the falling edge of the start of conversion pulse with the next rising edge of the external clock signal. A conversion in progress will be interrupted by a new start of conversion pulse.

The logical end of conversion output (EOC) will go low after the rising edge of the start of conversion pulse. It is set to logical one with the first rising edge of the external clk after the internal latch pulse. The autozeroed, high resolution, low drift comparator makes the A/D converter extremely insensitive to temperature errors.

## A/D Converter Timing

After a conversion has been started, the analog voltage at the selected input channel is sampled for 10 external clock cycles which will then be held at the sampled level for the rest of the conversion time. The external analog source must be strong enough to source the current in order to load the sample \& hold capacitance, being approximately 50 pF , within those 10 clock cycles.

Conversion of the sampled analog voltage takes place between the 11th and 18th clock cycle after sampling has been completed. In the 19th clock cycle the converted result is moved to the output data latch. With the leading edge of the 20th clock cycle the end of conversion signal is set.

## Multiplexer

The device provides eight multiplexed analog input channels. A particular input channel is selected by using the address decoder.

Table I shows the input states for the address lines to select any channel. The address is latched on the low to high transition of the ALE signal.

Table I:

| Address lines |  |  | Selected Analog Channel |
| :---: | :---: | :---: | :---: |
| AD 2 | AD 1 | AD 0 | AIN |
| L | L | L | AIN 0 |
| L | L | H | AIN 1 |
| L | H | L | AIN 2 |
| L | H | H | AIN 3 |
| H | L | L | AIN 4 |
| H | L | H | AIN 5 |
| H | H | L | AIN 6 |
| H | H | H | AIN 7 |

## Absolute maximum ratings

Supply voltage (see Note 1)
Input voltage range
Continuous total power dissipation
(at or below $25^{\circ} \mathrm{C}$ free-air temperature range)
Operating free-air temperature range
SDA 0808A
SDA 0808B

Note 1: All voltage values are with respect to network ground terminal

|  | Lower <br> limit B | Upper <br> limit $A$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{CC}}$ |  | 6.5 | V |
| $V_{1}$ | -0.3 | $V_{\mathrm{CC}}+0.3$ | V |
|  |  | 875 | mW |
| $T_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{A}}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

## Recommended operating conditions

$\mathrm{V} \mathrm{CC}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | test cond. | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{C C}$ | 4.5 | 5 | 6 | V |
| Positive reference voltage | $V_{\text {REF }+(\text { (see Note 3) }}$ |  | $V_{\text {cc }}$ | $V_{\text {cc }}+0.1$ | V |
| Negative reference voltage | $V_{\text {REF - }}$ |  | 0 | -0.1 | V |
| Differential reference voltage | $\Delta V_{\text {REF }}=V_{\text {REF }}+-V_{\text {REF }}$ |  | 5 |  | V |
| Start pulse duration | $t_{\text {wiSi }}$ | 200 |  |  | ns |
| Address load control pulse width | $t_{\text {w(ALC) }}$ | 200 |  |  | ns |
| Address setup time | $t_{\text {su }}$ | 50 |  |  | ns |
| Address hold time | $t_{\text {h }}$ | 50 |  |  | ns |
| Clock frequency | $f_{\text {clock }}$ | 10 | 640 | 1500 | kHz |

Note 3: Care must be taken that this rating is observed even during power up

## Electrical characteristics over recommended operating free-air temperature range $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V (unless otherwise noted)

## Total device

High-level input voltage, control inputs Low-level input voltage, control inputs
High-level output voltage
Low-level output voltage
Data outputs
End of conversion
Off-state (High impedance-state) output current Control input current at maximum input voltage
Low-level control input current
Supply Current
Input capacitance, control inputs
Output capacitance, data outputs
Resistance from pin 12 to pin 16

| $V_{\text {IH }}$ | $V_{C C}=5 \mathrm{~V}$ | $v_{C C}-1.5$ |  |  | v |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | $V_{\text {CC }}=5 \mathrm{~V}$ |  | 1.5 |  | V |
| Vон | $10=-360 \mu \mathrm{~A}$ | $V_{\text {cc }}-0.4$ |  |  | v |
| VoL | $10=1.6 \mathrm{~mA}$ |  | 0.45 |  | V |
| Vol | $10=1.2 \mathrm{~mA}$ |  | 0.45 |  | v |
| 102 | $V_{0}=5 \mathrm{~V}$ |  | 3 |  | $\mu \mathrm{A}$ |
| 102 | $V_{0}=0$ |  | -3 |  | $\mu \mathrm{A}$ |
| 1 | $V_{1}=5 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| ILL | $V_{1}=0$ |  | -1 |  | $\mu \mathrm{A}$ |
| Icc | $f_{\text {clock }}=640 \mathrm{kHz}$ |  | 0.3 | 3 | mA |
| $C_{1}$ | $T_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
| Co | $T_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
|  |  | 1 | 1000 |  | k $\Omega$ |

Analog multiplexer
$\mathrm{V} \mathrm{CC}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Note 4: Channel on state current is primarily due to the bias current into or out of the threshold detector, and it varies with clock frequency.

## Operating characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=V_{\mathrm{REF}+}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF- }}=0 \mathrm{~V}, f_{\text {clock }}=640 \mathrm{kHz}$ (unless otherwise noted)

| test cond. | SDA 0808A |  |  | SDA 0808B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | min. | typ. | max. | min. | typ. | max. | unit |
| $\begin{aligned} & \text { Supply voltage sensitivity } V_{\mathrm{CC}}=V_{\mathrm{REF}+}=4.75 \mathrm{~V} \\ & \qquad \begin{array}{c} \text { ssvs } \\ \text { to } 5.25 \mathrm{~V}, T_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C},(\text { see note } 5) \end{array} \end{aligned}$ |  | $\pm 0.05$ |  |  | $\pm 0.05$ |  | \%/V |
| Linearity error (see note 6) |  | $\pm 0.25$ |  |  | $\pm 0.25$ |  | LSB |
| Zero error (see note 7) |  | $\pm 0.25$ |  |  | $\pm 0.25$ |  | LSB |
| Total unadjusted error $T_{\text {A }}=25^{\circ} \mathrm{C}$ |  | $\pm 0.25$ | $\pm 0.5$ |  | $\pm 0.25$ | $\pm 0.5$ | LSB |
| (see note 8) $\quad T_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | $\pm 0.5$ |  |  |  |  | LSB |
| $T_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  | $\pm 0.5$ | LSB |
| Output enable time $t_{\text {en }} \quad C_{\mathrm{L}}=50 \mathrm{pF}, R_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 80 | 250 |  | 80 | 250 | ns |
| Output disable time $t_{\text {dis }} \quad C_{\mathrm{L}}=10 \mathrm{pF}, R_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 105 | 250 |  | 105 | 250 | ns |
|  |  | 15 | 16 |  | 15 | 16 | $\mu \mathrm{S}$ |
| Delay time, end of $t_{d(E O C)}$ (see notes 9 and 10) conversion output | 0 |  | 14.5 | 0 |  | 14.5 | $\mu \mathrm{S}$ |

## Notes:

5 Supply voltage sensitivity relates to the ability of an analog to digital converter to maintain accuracy as the supply voltage varies. The supply and $V_{\text {REF }+}$ are varied together and the change in accuracy is measured with respect to full-scale.
6 Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
7 Zero error is the difference betweent he output of an ideal converter and the actual A/D converter for zero input voltage.
8 Total unadjusted error is the maximum sum of linearity error, zero error, and full scale error.
9 For clock frequencies other than $640 \mathrm{kHz}, t_{\mathrm{d}(\mathrm{EOC})}$ maximum is 8 clock periods plus $2 \mu \mathrm{~s}$.
10 Refer to the operating sequence diagram.



The SDA 2008 IC represents a follow-on development of the infrared transmitter IC SAB 3210. It includes a disconnectable 8-stage divider, thus enabling the oscillator to operate up to 500 kHz with a ceramic oscillator instead of an LC circuit.

## Features

- Complete security of the keyboard against operating errors
- Instruction extension up to 60 instructions is possible by using diodes and by means of a shift key (keyboard changeover)
- Start bit programmable by external voltage
- Wide supply voltage range between 5 V and 16 V
- Low current consumption, typically 3 mA . The battery can be switched off by an external transistor
- No external column resistors necessary


## Maximum ratings

all voltages referred to $V_{D D}=0 \mathrm{~V}$
Supply voltage
Input voltage
Power dissipation per output
Total power dissipation
Storage temperature range

| $V_{\text {Ss }}$ | 18 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{i}}$ | 18 | V |
| $P_{\mathrm{q}}$ | 100 | mW |
| $P_{\text {tot }}$ | 500 | mW |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Operating range

referred to $V_{D D}=0 \mathrm{~V}$
Supply voltage
Supply voltage ${ }^{1)}$
Ambient temperature

| $V_{S S 1}$ | 5 to 16 | V |
| :--- | :--- | :--- |
| $V_{S S}$ | 5.5 to 16 | V |
| $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^4]
## Characteristics

all voltages referred to $V_{D D}$

Supply current (outputs not connected) Leakage current, total current of outputs $\mathrm{Ca}, \mathrm{Cb}, \mathrm{Cc}, \mathrm{Cd}, \mathrm{ETA}$, IRA (refer to test circuit)

## Inputs

## Oscillator input CLK I

Operating frequency with prescaler Óperating frequency for external ciock with disconnected prescaler

## IRA remote control signal output

H output voltage
(refer to test circuit)
$I=4 \mathrm{~mA} ; V_{S S}=6 \mathrm{~V}$
H resistor with respect to $V_{\mathrm{ss}}$
ETA switch-on transistor output
H output current
$V_{\mathrm{q} 7}=V_{\mathrm{SS}}-4 \mathrm{~V}$

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{6}$ |  | 3 | 7 | mA |
| $I_{2,3,4,5,7,8}$ |  |  | 1 | $\mu \mathrm{~A}$ |


| $f_{17}$ | 160 | 560 |
| :---: | :---: | :---: |
| $\mathrm{f}_{17}$ | 200 | 70 |


| $V_{\text {qH8 }}$ | $v_{s s}-5$ | V |
| :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{qH8}}$ | 100 |  |


| $I_{\mathrm{aH} 7}$ | 100 |
| :--- | :--- |

## Row input 1 to 8 (internal pull-high resistors)

Instructions can be transmitted by connecting the respective row input with the corresponding column output (refer to instruction set). Operating errors, such as connecting more than one respective row and column are recognized and transmission is interrupted. Only exception: instruction extension with row 8 (see input, keyboard).
The connection can include as max. resistance a silicon diode junction in forward direction and a $100 \Omega$ resistance in series. Minimum resistance is zero.

## ETA input

The ETA input is connected to the supply voltage via the base-emitter diode of the NPN switching transistor for normal transmitting operations.

## PPIN program input

If the PPIN input is joined with the corresponding column output or with the IRA output (in this case $=33 \mathrm{k} \Omega \leq R_{\text {IRA }} \leq 47 \mathrm{k} \Omega$ ) the output mode can be changed in accordance with the table "PPIN connections".

## Example



## Description of function

The SDA 2008 IC operates as a transmitter for the infrared remote control system IR 60. The PMOS circuit contains a control output for an NPN transistor which deactivates the supply voltage if the keyboard is not activated (i.e. no row is in "low" state).

## Input, keyboard

The transmitter contains an input matrix of 8 rows and 4 columns. In order to input an instruction, a row must be connected to a column. Thus, the transmitter is switched on and the appropriate instruction is sent. Without further measures it is possible to issue up to 32 instructions. The instruction set can be extended up to 60 either with the aid of additional diodes (for this purpose 2 diodes are required for each 4 additional instructions) or up to 62 instructions with a shift key. In both cases the additional connection (diodes to row 8 or shift key) is necessary prior to issuing the first instruction - after that the originally allocated instruction is sent independent of the additional connection.
As a fifth matrix column, $-V_{S}$ can be used to input the instructions 40 to 47 (without external diode connection using only one key, each).

## Operating error

The circuit includes a security lock against multi-operations (several keys are depressed simultaneously). An exception is the double operation inside a column with one of the rows 1 to 7 and row 8, since this combination is used in order to extend the instruction set with the aid of diodes. After transmission of the first infrared instruction after the startbit, this double operation is locked as well.

## Start instruction, end instruction

After the switch-on, the instruction No. 62 is issued as start instruction thus indicating to the receiver the start of the instruction transmission.

In case of an operating error, this instruction is generated by the security lock. If the key or keys are released, the selected instruction is sent once more (depending upon the exact instant of release) while the instruction No. 62 is sent once as stop before the supply voltage is switched off. Safety measures prevent to change an instruction to any other than instruction No. 62.

## Output

The transmitter encodes the input in bi-phase code (refer to timing diagram). Prior to the 6 information bits, a presignal and a startbit which can be selected via PPIN, are sent. The presignal enables proper control of the preamplifier on the receiver side, whereas the startbit is used for receiver discrimination. Thus it is possible to control a TV set and a radio in one room independently of each other with the same remote control system.
The output signal is carried at $1 / 16$ of the clock frequency ( $f_{\text {cLK }} / 16$ ) and a pulse duty factor of 1:4. With the help of corresponding wiring of the program input PPIN, the carrier can be switched off. Thus any other external carrier can be used.

## Instruction interval

The interval between two given instructions (except the start instruction) is approximately 12 times the instruction length (incl. presignal) or 35536 CLKI clocks, respectively. This interval can be reduced to 30976 CLKI clocks in order to obtain diminished instruction intervals at lower clock frequencies.

## Operation at low clock frequency

The prescaler (divide by 8) can be switched off. Thus, operation is possible at a clock frequency of approx. 500 kHz or 62.5 kHz , as required. The prescaler can only be switched off if - at low resistance - the IRA output is not forced to low (by means of a base-emitter space), e.g. in the case of wiring for front-end control.

## Operation without switching transistor

During operations with a fixed supply voltage (ETA = low), the columns a to d are periodically interrogated (H pulse) in the normal sequence (as if an instruction is emitted) in order to permit an external synchronization.
After the supply voltage began to rise at 0 V , the flow of control is brought into a definite state and starts column interrogation. After having recognized a row in the "low" state, the flow of control is reset - then the flow corresponds until disconnection to the flow present during battery operations. After transmission has ended, the flow of control continues column interrogation, however, without any further output to IRA.

## Multitransmitter operation

Without great increase in external circuitry, it is possible to cascade two SDA 2008 ICs so that they can be multiplexed to give out the instructions. For this purpose, the automatic resetting of the flow control and the instruction register are utilized which become effective as soon as both columns $a$ and $b$ are on high.

## PPIN connections

| Connect with: | Function |
| :--- | :--- |
| Column a | Shift into second instruction group <br> (bit $F=$ "1") |
| Column b | Shortened instruction interval |
| Column c | Startbit = "0" |
| Column d | No carrier of the IRA signal |
| IRA | Bridging the prescaler |

(In the case of combinations of these functions, decoupling with diodes according to figure PPIN connection is necessary).

## ETA connection

$E T A=V_{D D}$

ETA to base of the voltage commutation transistor

Operation at constant supply voltage.
If no row is set to "low", IRA is without output, however permanent column interrogation.
Normal battery operation including disconnection of the supply voltage after the end instruction at open row combination.

Instruction set

No diodes at row 8
unshifted

| Instr. <br> No. | Cod FED | CBA | Key |
| :---: | :---: | :---: | :---: |
| 0 | 000 | 000 | 1a |
| 1 | 000 | 001 | 1b |
| 2 | 000 | 010 | 1 c |
| 3 | 000 | 011 | 1d |
| 4 | 000 | 100 | 2a |
| 5 | 000 | 101 | 2b |
| 6 | 000 | 110 | 2c |
| 7 | 000 | 111 | 2d |
| 8 | 001 | 000 | 3 a |
| 9 | 001 | 001 | 3b |
| 10 | 001 | 010 | 3 c |
| 11 | 001 | 011 | 3d |
| 12 | 001 | 100 | 4 a |
| 13 | 001 | 101 | 4b |
| 14 | 001 | 110 | 4 c |
| 15 | 001 | 111 | 4d |
| 16 | 010 | 000 | 5a |
| 17 | 010 | 001 | 5b |
| 18 | 010 | 010 | 5 c |
| 19 | 010 | 011 | 5d |
| 20 | 010 | 100 | 6 a |
| 21 | 010 | 101 | 6b |
| 22 | 010 | 110 | 6 c |
| 23 | 010 | 111 | 6d |
| 24 | 011 | 000 | 7a |
| 25 | 011 | 001 | 7b |
| 26 | 011 | 010 | 7c |
| 27 | 011 | 011 | 7d |
| 28 | 011 | 100 | 8 a |
| 29 | 011 | 101 | 8b |
| 30 | 011 | 110 | 8 c |
| 31 | 011 | 111 | 8d |

Special group
unshifted/shifted

| Instr. <br> No. | Code <br> FED |  | CBA |
| :--- | :--- | :--- | :--- |$\quad$ Key $\quad$.

No diodes at row 8 shifted

| Instr. No. | Code <br> FED | CBA | Instr. No. | $\begin{array}{\|l\|l\|} \hline \text { Code } \\ \hline \text { FED } \end{array}$ |  | Key |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 | 100 | 000 | 32 | 100 | 000 | 81a |
| 33 | 100 | 001 | 33 | 100 | 001 | 81b |
| 34 | 100 | 010 | 34 | 100 | 010 | 81c |
| 35 | 100 | 011 | 35 | 100 | 011 | 81d |
| 36 | 100 | 100 | 36 | 100 | 100 | 82a |
| 37 | 100 | 101 | 37 | 100 | 101 | 82b |
| 38 | 100 | 110 | 38 | 100 | 110 | 82c |
| 39 | 100 | 111 | 39 | 100 | 111 | 82d |
| 40 | 101 | 000 | 40 | 101 | 000 | 83a |
| 41 | 101 | 001 | 41 | 101 | 001 | 83b |
| 42 | 101 | 010 | 42 | 101 | 010 | 83c |
| 43 | 101 | 011 | 43 | 101 | 011 | 83d |
| 44 | 101 | 100 | 44 | 101 | 100 | 84a |
| 45 | 101 | 101 | 45 | 101 | 101 | 84b |
| 46 | 101 | 110 | 46 | 101 | 110 | 84 c |
| 47 | 101 | 111 | 47 | 101 | 111 | 84d |
| 48 | 110 | 000 | 48 | 110 | 000 | 85a |
| 49 | 110 | 001 | 49 | 110 | 001 | 85b |
| 50 | 110 | 010 | 50 | 110 | 010 | 85 c |
| 51 | 110 | 011 | 51 | 110 | 011 | 85d |
| 52 | 110 | 100 | 52 | 110 | 100 | 86a |
| 53 | 110 | 101 | 53 | 110 | 101 | 86b |
| 54 | 110 | 110 | 54 | 110 | 110 | 86c |
| 55 | 110 | 111 | 55 | 110 | 111 | 86d |
| 56 | 111 | 000 | 56 | 111 | 000 | 87a |
| 57 | 111 | 001 | 57 | 111 | 001 | 87b |
| 58 | 111 | 010 | 58 | 111 | 010 | 87 c |
| 59 | 111 | 011 | 59 | 111 | 011 | 87d |
| 60 | 111 | 100 |  |  |  |  |
| 61 | 111 | 101 |  |  |  |  |
| 62 | 111 | $\left.\begin{array}{l}110 \\ 110\end{array}\right\}$ end instructions |  |  |  |  |
| 62 | 111 |  |  |  |  |  |

## Instruction interval (prescaler switched on)

| Interval | Interval in <br> CLKI clocks | Interval in ms <br> $f_{\mathrm{CLKI}}=500 \mathrm{kHz}$ | PPIN connected to <br> column b |
| :--- | :--- | :--- | :--- |
| Normal | 65536 | approx. 131 |  |
| Reduced | 30976 | approx. 62 | X |

## Definition of the instruction interval



Hints for special functions

|  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start bit changeover | X | $x$ | X | X | X | X | X |  |
| Shift into second group | X | X | X | X |  | X | X |  |
| Diode matrix | X | X | X | X | X | X | X |  |
| Special instruction group | $x$ | X | X | X | X | X | $x$ |  |
| No carrier |  | X | X |  | X |  |  |  |
| Bridged prescaler |  | X |  |  |  |  |  |  |
| Shortened instruction interval |  |  | X | $x$ |  |  |  |  |
| No debounce delay |  |  |  |  |  |  |  | $x$ |
| Special connection |  |  | X |  | X | X |  |  |

## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | $V_{\text {SS }}$ + +supply voltage |
| 2 | Column a |
| 3 | Column b |
| 4 | Column c |
| 5 | Column d |
| 6 | VDD, -supply voltage |
| 7 | ETA (switch-on transistor output) |
| 8 | IRA (infrared output) |
| 9 | Row 1 |
| 10 | Row 2 |
| 11 | Row 3 |
| 12 | Row 4 |
| 13 | Row 5 |
| 14 | Row 6 |
| 15 | Row 7 |
| 16 | Row 8 |
| 17 | CLKI (oscillator input) |
| 18 | PPIN (programming input) |

## Oscillator connection

1) 


$C_{\mathrm{C}} \geq 10 \mathrm{nF} \quad f_{\mathrm{CLK} 1} \approx \frac{1}{2 \pi \sqrt{L_{0} C_{0}}}$
2)


## Leakage current, total current (test circuit)



IRA remote control signal output (test circuit)


## Biphase coding from instruction 011001



Def: for " 0 " and "1"


1) with Carrier
2) without Carrier

Exact Pulse Train of a Burst for 1):


Actuating a key (e.g. 1a), $f_{\mathrm{CLLI}}=500 \mathrm{kHz}$


Releasing a key (1a), $\boldsymbol{f}_{\mathrm{CLK}}=\mathbf{5 0 0} \mathbf{~ k H z}$


Instruction interval, $f_{C L K I}=\mathbf{5 0 0} \mathbf{~ k H z}$


## PPIN at IRA (bridged prescaler) $f_{\text {CLKI }}=\mathbf{6 2 . 5} \mathbf{~ k H z}$



PPIN at column b (shortened instruction interval) $f_{\text {CLKI }}=\mathbf{5 0 0} \mathbf{~ k H z}$


## PPIN connection



## Extension for 60 instructions with additional diodes


$-V_{S}$ as fifth matrix column


## Application circuit



1) Shift key
2) Connection for shortened instruction interval
3) Start bit changeover

If only one of these three possibilities is used, no diode is required.

## Features

- Upgraded 8-bit CPU as compared to SAB 8051
- +5 V supply voltage
- On-chip $4 \mathrm{~K} / 6 \mathrm{~K} / 8 \mathrm{~K}$ byte ROM
- 128 byte internal RAM

64 Kbyte RAM can be connected externally
(internal and external RAM can be used simultaneously)

- $1 \mu \mathrm{~s}$ internal cycle with 12 MHz clock frequency
- 34 bidirectional I/O ports:
- two 8-bit ports
- one 8-bit multifunction port
- one 8-bit port with 15 mA current sink per output (suited for direct LED MUX control)
- One serial $1^{2} \mathrm{C}$ bus interface (2-bit port open drain) suited for multi-master operation
- Input for direct modulated digital infrared signal processing (optimum carrier frequency is approx. 30 kHz )
- Powerful interrupt structure with 5 sources and 2 hierarchy levels
- Instruction set downward-compatible with existing programs for SDA 2010/2030/2110
- Power-down mode with internal RAM data retention and reduced power consumption
- Two 16-bit timers/counters
- Instructions for direct multiplication or division, execution time only $4 \mu \mathrm{~s}$
- Boolean processor implementable for pure controlling tasks


## Circuit description

The three components SDA 2040/2060/2080 are identical with respect to pin configuration and functions, they differ, however, in the size of the program memory.
This enables an individual matching to system requirements.
Software development is supported in two ways:

1) Replacement of functions with SDA 2082 and external program memory.

Note: Usability of ports P0 and P2 is limited.
2) Replacement of functions and emulation with bond out chip SDA 3080 and piggyback.

A Siemens microcomputer development system (e.g. SME 232) can be used for SDA 2040/60/80 program development and system testing. Powerful edit, assembler and debug programs are available.

The SDA 2040/60/80, a successor type to the SAB 8051, belongs to the family of single-chip microcomputers, for which the operational emphasis is no longer placed on pure numeric control functions.
The SDA 2040/60/80, specially developed for entertainment electronic applications, can be recommended especially for those applications, where lowest component costs and high quantities are an essential requirement.
Architecture and instruction set are based on the SAB 8051 microcomputer. In the same manner as the SAB 8051, the SDA 2040/60/80 possesses a number of features that facilitate programming:

- variable allocation of RAM
- unrestricted stack location in RAM
- 4 register banks
- spectiai fuñotionin iegistei
- memory mapped I/O

Individually addressable bits and a Boolean processor enable the programmer to improve software performance. Numeric problems can be solved in binary or in BCD arithmetic. The large number of instructions for processing binary functions also plays a part in increasing the performance of the computer as a controller. All of these features, when used appropriately, lead to a reduction of peripheral hardware, to a simplification of the software, and thus, to a reduction of development and component cost.

The SDA 2040/60/80 contains a $4 \mathrm{~K} / 6 \mathrm{~K} / 8 \mathrm{Kbyte}$ program memory (ROM), an internal 128 byte RAM (an additional 64 Kbyte can be added externally, ref. SDA 2082 application example), two 16-bit timers/counters, a nested interrupt structure with two priority levels, and an integrated oscillator. Additionally, the computer can address 64 Kbyte of external data memory. The 34 digital I/O ports comprise four 8 -bit ports and a serial interface with data and clock lines. The serial I/O interface fully complies with the I²C multimaster protocol. The IR input P3.0 can process modulated signals with a carrier frequency of approx. 30 kHz . It contains a digital demodulator for deriving the envelope curve of modulated and inverted digital signals. As the digital demodulator is software enabled and disabled, it is also possible to use the IR port as a normal digital, quasi-bidirectional I/O port. The multifunction port P3 comprises two interrupt inputs and two counter inputs.
The instruction set, consisting of 49 one-byte, 46 two-byte, and 16 three-byte instructions, ensures efficient utilization of program memory. If a 12 MHz crystal is used, the execution time for the instructions is either $1 \mu \mathrm{~s}$ or $2 \mu \mathrm{~s}$. The execution time for the very complex instructions for "multiply" and "divide" is only $4 \mu \mathrm{~s}$. Information about the number of bytes and the execution time can be found in the instruction set summary for the SDA 2040/60/80.

## Maximum ratings

Voltage between any pin and ground
Total power dissipation
Storage temperature range

## Operating range

Supply voltage
Ambient temperature

| $V$ | -0.5 to 7 | V |
| :--- | :--- | :--- |
| $P_{\text {tot }}$ | 2 | W |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |


| $V_{\mathrm{CC}}$ | $5 \pm 10 \%$ | V |
| :--- | :--- | :--- |
| $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## DC characteristics

| $T_{\text {A }}=0$ to $70^{\circ} \mathrm{C} ; V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$; $V_{\text {SS }}=$ |  | Test conditions | min | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Linput voltage |  |  |  |  |  |
| (all inputs except XTAL 2, P 4) | $V_{\text {iL }}$ |  | -0.5 | 0.8 | V |
| L input voltage (XTAL 2) | $V_{\text {iL1 }}$ |  | -0.5 | 0.6 | V |
| L input voltage (P 4) | $V_{\text {iL2 }}$ |  | -0.5 | 1.5 | V |
| $H$ input voltage |  |  |  |  |  |
| (except XTAL 2, RST/V ${ }_{\text {PD }}, \mathrm{P} 4$ ) | $V_{\text {iH }}$ |  | 2.0 | $V_{\text {cc }}+0.5$ | V |
| $H$ input voltage (XTAL 2) | $V_{\text {in1 }}$ |  | 2.5 | $V_{\text {cc }}+0.5$ | V |
| $H$ input voltage (RST) | $V_{\text {iH2 }}$ |  | 2.5 | $V_{C C}+0.5$ | V |
| $H$ input voltage ( $\mathrm{V}_{\text {PD }}$ ) | $V_{\text {H3 }}$ | $V_{\text {CC }}=0$ | 4.5 | 5.5 | V |
| $H$ input voltage (P4) | $V_{\text {i } 44}$ |  | 3.0 | $v_{\text {cc }}+0.5$ | V |
| L output voltage (port 0) | $V{ }_{\text {a }}$ | $I_{\text {qL }}=3.2 \mathrm{~A}$ |  | 0.45 | V |
| L output voltage (port 0) | $V_{\text {QL1 }}$ | $I_{\text {at }}=15 \mathrm{~mA}$ |  | 1.0 | V |
| L output voltage (ports 1, 2 and 3) | $V_{\text {aL2 }}$ | $I_{\text {qL2 } 2}=1.6 \mathrm{~mA}$ |  | 0.45 | V |
| L output voltage (ALE) | $V_{\text {aL2 }}$ | $I_{\text {at2 }}=3.2 \mathrm{~mA}$ |  | 0.45 | V |
| L output voltage (port1) | $V_{\text {a }}$ L3 | $I_{\text {a } 23}=7.5 \mathrm{~mA}$ |  | 1.0 | V |
| L output voltage (port 4) | $V{ }_{\text {QL4 }}$ | $I_{\text {aL4 }}=3.0 \mathrm{~mA}$ |  | 0.4 | V |
| H output voltage (ports 1, 2 and 3) | $V_{\text {aH }}$ | $I_{\text {qH }}=-80 \mu \mathrm{~A}$ | 2.4 |  | V |
| H output voltage (port 0 and ALE) | $V_{\text {aH1 }}$ | $I_{\text {qH }}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| Current of internal pull-up resistance $(\mathrm{P} 1, \mathrm{P} 2, \mathrm{P} 3)$ | $I_{\text {LQ }}$ | $0.45 \mathrm{~V}=V_{\text {IN }}=V_{\text {CC }}$ | -800 |  | $\mu \mathrm{A}$ |
| Leakage current of outputs | $I_{\text {LQ } 1}$ | $0.45 \mathrm{~V}=V_{\text {IN }}=V_{\text {CC }}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Current consumption (all outputs disconnected) | $I_{\text {cc }}$ |  |  | 150 | mA |
| Current consumption (power-down mode) | $I_{\text {PD }}$ | $V_{C C}=0 \mathrm{~V}$ |  | 20 | mA |
| Capacitance of inputs/outputs | $\mathrm{C}_{1 Q}$ | $f_{\mathrm{C}}=1 \mathrm{MHz}$ |  | 10 | pF |

## AC characteristics

$T_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C} ; V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$
$C_{\mathrm{L}}=100 \mathrm{pF}$ (for port 0 , and ALE output)
$C_{L}=80 \mathrm{pF}$ (for all other outputs)

Cycle time of oscillator
Min. cycle period
ALE pulse width
RD pulse width
WR pulse width

|  | Maximum ratings |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Variable clock $1 / t_{\mathrm{CL}} \mathrm{CL}=1.2-12 \mathrm{MHz}$ |  | 12 MHz clock |  |  |
|  | min | max | min | max |  |
| $t_{\text {clel }}$ | 83 | 833.3 | 83 |  | ns |
| $t_{\text {cr }}$ | $12 \mathrm{t}_{\mathrm{CLCL}}$ | $12 t_{\text {cL CL }}$ | 1000 |  | ns |
| $t_{\text {LHLL }}$ | $2 \mathrm{t}_{\mathrm{CLCL}}-40$ |  | 127 |  | ns |
| $t_{\text {RLRH }}$ | $6 t_{\text {CLCL }}-100$ |  | 400 |  | ns |
| $t_{\text {WLWH }}$ | $6 t_{\text {cl cl }}-100$ |  | 400 |  | ns |

## Pin configuration



## Pin description

| Symbol | Function |
| :--- | :--- |
| $V_{\mathrm{ss}}$ | GND 0 V |
| $V_{\mathrm{cc}}$ | +5 V |
| Port 0 | Bidirectional 8-bit port with 3.2 mA current sink at 0.45 V and 15 mA current <br> sink at 1.0 V for direct LED control (static or MUX operation). <br> Bidirectional 8-bit port with 1.6 mA current sink at 0.45 V and 7.5 mA current <br> sink at 1.0 V for direct LED display. |
| Port 2 | Bidirectional 8-bit port with 1.6 mA current sink at 0.45 V. <br> Port 3 |
| Bidirectional 8-bit port with 1.6 mA current sink at 0.45 V. <br> the inputs of the interrupt and timer controls. For a program-controlled <br> enabling of the function, the corresponding latch must be active high. |  |

The allocation of the special function registers is as follows:

- $\overline{\mathbb{R}} \quad$ (P 3.0) Input of the digital demodulator to generate an envelope curve of a standard modulated IR signal (inverted)
- $\overline{\text { INT } 0}$ (P3.2) Input for interrupt 0 or for enabling/disabling the counter input $T 0$
- $\overline{\text { INT } 1 ~(P ~ 3.3) ~ I n p u t ~ f o r ~ i n t e r r u p t ~} 1$ or for enabling/disabling the counter input T 1
$-\overline{\mathrm{TO}} \quad(\mathrm{P} 3.4) \quad$ Counter input $T 0$
- T1 (P 3.5) Counter input T 1
- $\overline{W R} \quad$ (P 3.6) Write strobe for external data memory (RAM)
- $\overline{\mathrm{RD}} \quad$ (P 3.7) Read strobe for external data m̌emory

Port $4 \quad$ Bidirectional 2-bit port with open drain outputs, with 3 mA current sink at 0.4 V . Port 2 contains a bidirectional serial interface with DATA (SDA, pin 21) and CLOCK line (SCL, pin 22). The serial interface fully meets the requirements of the $I^{2} \mathrm{C}$ bus protocol.
RST $/ V_{\mathrm{PD}} \quad$ At a connected supply voltage $V_{\mathrm{CC}}=5 \mathrm{~V}$, an edge transition from low to high (at approximately 3 V ) resets the SDA 2040/60/80, i.e. the user program starts with address 0 .

When $V_{P D}=$ high (approx. +5 V ), a drop in $V_{C C}$ triggers the processor's transition into the power-down mode. In this case, a current supply of max. 20 mA is provided to the RAM via pin RST/ $V_{P D}$. In the case $V_{P D}=0 \mathrm{~V}$ and $V_{C C}=5 \mathrm{~V}$, the RAM is supplied via $V_{C C}$.
ALE $\quad$ Address Latch Enable output for controlling external memory access during normal operation.
XTAL1 Oscillator input for crystal operation. For external clock source connect to $V_{\mathrm{ss}}$.

XTAL2
Oscillator output; required when crystal is used. Input during external clock supply.

SDA 2040/SDA 2060/SDA 2080 instruction set
Arithmetic operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| ADD A, Rn | Add register to Accumulator | 1 | 1 |
| ADD A, direct | Add direct byte to Accumulator | 2 | 1 |
| ADD A, @ Ri | Add indirect RAM to Accumulator | 1 | 1 |
| ADD A, \# data | Add immediate data to Accumulator | 2 | 1 |
| ADDC A, Rn | Add register to Accumulator with Carry flag | 1 | 1 |
| ADDC A, direct | Add direct byte to A with Carry flag | 2 | 1 |
| ADDC A, @ Ri | Add indirect RAM to A with Carry flag | 1 | 1 |
| ADDC C, \# data | Add immediate data to A with Carry flag | 2 | 1 |
| SURE A, rn | Subtract register from A with Borrow | 1 | 1 |
| SUBB A, direct | Subtract direct byte from A with Borrow | 2 | 1 |
| SUBB A, @ Ri | Subtract indirect RAM from A with Borrow | 1 | 1 |
| SUBB A, \# data | Subtract immediate data from A with Borrow | 2 | 1 |
| INC A | Increment Accumulator | 1 | 1 |
| INC Rn | Increment register | 1 | 1 |
| INC direct | Increment direct byte | 2 | 1 |
| INC @ Ri | Increment indirect RAM | 1 | 1 |
| DEC A | Decrement Accumulator | 1 | 1 |
| DEC Rn | Decrement register | 1 | 1 |
| DEC direct | Decrement direct byte | 2 | 1 |
| DEC @ Ri | Decrement indirect RAM | 1 | 1 |
| INC DPTR | Increment Data Pointer | 1 | 2 |
| MUL AB | Multiply A\&B | 1 | 4 |
| DIV AB | Divide A\&B | 1 | 4 |
| DA A | Decimal Adjust Accumulator | 1 | 1 |

## SDA 2040/SDA 2060/SDA 2080 instruction set

## Logical operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| ANL A, Rn | AND register to Accumulator | 1 | 1 |
| ANL A, direct | AND direct byte to Accumulator | 2 | 1 |
| ANL A, @ Ri | AND indirect RAM to Accumulator | 1 | 1 |
| ANL A, \# data | AND immediate data to Accumulator | 2 | 1 |
| ANL direct, A | AND Accumulator to direct byte | 2 | 1 |
| ANL direct, \# data | AND immediate data to direct byte | 3 | 2 |
| ORL A, Rn | OR register to Accumulator | 1 | 1 |
| ORL A, direct | OR direct byte to Accumulator | 2 | 1 |
| ORL A, @ Ri | OR indirect RAM to Accumulator | 1 | 1 |
| ORL A, \# data | OR immediate data to Accumulator | 2 | 1 |
| ORL direct, A | OR Accumulator to direct byte | 2 | 1 |
| ORL direct, \# data | OR immediate data to direct byte | 3 | 2 |
| XRL A, Rn | Exclusive-OR register to Accumulator | 1 | 1 |
| XRL A, direct | Exclusive-OR direct byte to Accumulator | 2 | 1 |
| XRL A, @ Ri | Exclusive-OR indirect RAM to Accumulator | 1 | 1 |
| XRL A, \# data | Exclusive-OR immediate data to Accumulator | 2 | 1 |
| XRL direct, A | Exclusive-OR Accumulatur to direct byte | 2 | 1 |
| XRL direct, \# data | Exclusive-OR immediate data to direct byte | 3 | 2 |
| CRL A | Clear Accumulator | 1 | 1 |
| CPL A | Complement Accumulator | 1 | 1 |
| RL A | Rotate Accumulator left | 1 | 1 |
| RLC A | Rotate A left thorugh the Carry flag | 1 | 1 |
| RR A | Rotate Accumulator right | 1 | 1 |
| RRC A | Rotate A right through the Carry flag | 1 | 1 |
| SWAP A | Swap nibbles within the Accumulator | 1 | 1 |

## SDA 2040/SDA 2060/SDA 2080 instruction set

## Data transfer operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| MOV A, Rn | Move register to Accumulator | 1 | 1 |
| MOV A, direct | Move direct byte to Accumulator | 2 | 1 |
| MOV A, @ Ri | Move indirect RAM to Accumulator | 1 | 1 |
| MOV A, \# data | Move immediate data to Accumulator | 2 | 1 |
| MOV Rn, A | Move Accumulator to register | 1 | 1 |
| MOV Rn, direct | Move direct byte to register | 2 | 2 |
| MOV Rn, \# data | Move immediate data to register | 2 | 1 |
| MOV direct, A | Move Accumulator to direct byte | 2 | 1 |
| MOV direot, Rn | Move register to direct byte | 2 | 2 |
| MOV direct, direct | Move direct byte to direct byte | 3 | 2 |
| MOV direct, @ Ri | Move indirect RAM to direct byte | 2 | 2 |
| MOV direct, \# data | Move immediate data to direct byte | 3 | 2 |
| MOV @ Ri, A | Move Accumulator to indirect RAM | 1 | 1 |
| MOV @ Ri, direct | Move direct byte to indirect RAM | 2 | 2 |
| MOV @ Ri, \# data | Move immediate data to indirect RAM | 2 | 1 |
| MOV DPTR, \# data 16 | Load Data Pointer with a 16-bit constant | 3 | 2 |
| MOVC A @ A + DPTR | Move Code byte relative to DPTR to Accumulator | 1 | 2 |
| MOVC A@ A + PC | Move Code byte relative to PC to Accumulator | 1 | 2 |
| MOVX A, @ Ri | Move External RAM (8-bit addr) to Accumulator | 1 | 2 |
| MOVX A, @ DPTR | Move External RAM (16-bit addr) to Accumulator | 1 | 2 |
| MOVX @ Ri, A | Move A to External RAM (8-bit addr) | 1 | 2 |
| MOVX @ DPTR, A | Move A to External RAM (16-bit addr) | 1 | 2 |
| PUSH direct | Push direct byte onto stack | 2 | 2 |
| POP direct | Pop direct byte from stack | 2 | 2 |
| XCH A, Rn | Exchange register with Accumulator | 1 | 1 |
| XCH A, direct | Exchange direct byte with Accumulator | 2 | 1 |
| XCH A, @ Ri | Exchange indirect RAM with Accumulator | 1 | 1 |
| XCHD A, @ Ri | Exchange low-order digital indirect RAM with A | 1 | 1 |

SDA 2040/SDA 2060/SDA 2080 instruction set
Boolean variable manipulation

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| CLR C | Clear Carry flag | 1 | 1 |
| CLR bit | Clear direct bit | 2 | 1 |
| SETB C | Set Carry flag | 1 | 1 |
| SETB bit | Set direct bit | 2 | 1 |
| CPL C | Complement Carry flag | 1 | 1 |
| CPL bit | Complement direct bit | 2 | 1 |
| ANL C, bit | AND direct bit to Carry flag | 2 | 2 |
| ANL C,/bit | AND complement of direct bit to Carry | 2 | 2 |
| ORL C, bit | OR direct bit to Carry flag | 2 | 2 |
| ORL C,/bit | OR complement of direct bit to Carry | 2 | 2 |
| MOV C, bit | Move direct bit to Carry flag | 2 | 1 |
| MOV bit, C | Move Carry flag to direct bit | 2 | 2 |

## SDA 2040/SDA 2060/SDA 2080 instruction set

Program control operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| ACALL addr 11 | Absolute subroutine call | 2 | 2 |
| LCALL addr 16 | Long subroutine call | 3 | 2 |
| RET | Return from subroutine | 1 | 2 |
| RETI | Return from interrupt | 1 | 2 |
| AJMP addr 11 | Absolute jump | 2 | 2 |
| LJMP addr 16 | Long jump | 3 | 2 |
| SJMP rel | Short jump (relative addr) | 2 | 2 |
| JMP @ A + DPTR | Jump indirect relative to the DPTR | 1 | 2 |
| JZ rel | Jump if Accumulator is zero | 2 | 2 |
| JNZ rel | Jump if Accumulator is not zero | 2 | 2 |
| JC rel | Jump if Carry flag is set | 2 |  |
| JNC rel | Jump if Carry flag is not set | 2 | 2 |
| JB bit, rel | Jump if direct bit set | 2 | 2 |
| JNB bit, rel | Jump if direct bit not set | 2 |  |
| JBC bit, rel | Jump if direct bit is set and clear bit | 2 |  |
| CJNE A, direct, rel | Compare direct to A and jump if not equal | 3 | 2 |
| CJNE A, \# data, rel | Compare immediate to A and jump if not equal | 3 | 2 |
| CJNE Rn, \# data, rel | Compare immediate to register and jump if not equal | 3 | 2 |
| CJNE @ Ri, \# data, rel | Compare immediate to indirectand jump if not equal | 3 | 2 |
| DJNZ Rn, rel | Decrement direct and jump if not zero | 2 | 2 |
| DJNZ direct, rel | Decrement direct and jump if not zero | 3 | 2 |
| NOP | No operation | 1 | 1 |

## Symbols and abbreviations

| A | Accumulator | Rr | Register label $(\mathrm{r}=0-7)$ |
| :--- | :--- | :--- | :--- |
| adr | 11-bit program memory address | Sn | S interface label $(\mathrm{n}=0 ; 1)$ |
| CNT | Event counter | T | Timer |
| DA | D/A converter indication | T0, T1 | Test 0, test 1 |
| data | 8-bit binary number | \# | Refers to immediate data |
| P | Mnemonic for "in page" operation | @ | Refers to indirect addressing |
| Pp | Port label $(p=0-3)$ |  |  |

## Features

- Upgraded 8-bit CPU as compared to SAB 8051
- +5 V supply voltage
- Program memory either 8 Kbyte internal ROM
- Data memory
or 64 Kbyte external ROM
Data memory 128 byte internal RAM
64 Kbyte RAM can be connected externally (internal and external RAM can be used simultaneously)
- $1 \mu \mathrm{~s}$ internal cycle with 12 MHz clock frequency
- 34 bidirectional I/O ports:
- two 8-bit ports
- one 8-bit multifunction port
- one 8-bit port with 15 mA current sink per output (suited for direct LED MUX control)
- one serial ${ }^{2} \mathrm{C}$ bus interface, suited for multi-master operation
- Input for direct modulated digital infrared signal processing (optimum carrier frequency is approx. 30 kHz )
- Powerful interrupt structure with 5 sources and 2 hierarchy levels
- Instruction set downward-compatible with existing programs for SDA 2010/2030/2110
- Power-down mode with internal RAM data retention and reduced power consumption
- 16-bit timer/counter operation
- Instructions for direct multiplication or division, execution time only $4 \mu \mathrm{~s}$
- Boolean processor implementable for pure controlling tasks


## Circuit description

A special application of the SDA 2082 lies in program development support for the SDA 2040/60/80, the circuitry is shown in the application examples described in the following.
A Siemens microcomputer development system (e.g. SME 232) can be used for SDA 2082 program development and system testing. Powerful edit, assembler and debug programs are available.
An additional application of the SDA 2082 arises for individual control tasks and small quantity series, for which the development of a user-specific program for SDA 2040/60/80 operation is too expensive. An external program memory can be put to good use in this case, also offering short development times and more flexible possibilities for application.

Architecture and instruction set are based on the SAB 8051 microcomputer. In the same manner as the SAB 8051, the SDA 2082 possesses a number of features that facilitate programming:

- variable allocation of RAM
- unrestricted stack location in RAM
- 4 register banks
- special function register
- memory mapped I/O

Individually addressable bits and a Boolean processor enable the programmer to improve software performance. Numeric problems can be solved in binary or in BCD arithmetic. The large number of instructions for processing binary functions also plays a part in increasing the performance of the computer as a controller. All of these features, when used appropriately, lead to a reduction of peripheral hardware, to a simplification of the software, and thus, to a reduction of development and component cost.

The SDA 2082 contains an on-chip 8 Kbyte program memory. Operation is optionally with internal program memory $\overline{(E A}=$ high, pin 35 ) or external $\overline{(E A}=$ low, pin 35). Furthermore, the SDA 2082 contains an internal 128 byte RAM (an additional 64 Kbyte can be added externally, ref. application example), two 16-bit timers/counters, a nested interrupt structure with two priority levels, and an integrated oscillator. Additionally, the computer can address 64 Kbyte of external data memory. The 34 digital I/O ports comprise four 8 -bit ports and a serial interface with data and clock lines. The serial I/O interface fully complies with the $I^{2} \mathrm{C}$ multimaster protocol. The IR input P3.0 can process modulated signals with a carrier frequency of approx. 30 kHz . It contains a digital demodulator for deriving the envelope curve of modulated and inverted digital signals. As the digital demodulator is software enabled and disabled, it is also possible to use the IR port as a normal digital, quasi-bidirectional I/O port. The multifunction port P3 comprises two interrupt inputs and two counter inputs.
The instruction set, consisting of 49 one-byte, 46 two-byte, and 16 three-byte instructions, ensures efficient utilization of program memory. If a 12 MHz cyrstal is used, the execution time for the instructions is either $1 \mu \mathrm{~s}$ or $2 \mu \mathrm{~s}$. The execution time for the very complex instructions for "multiply" and "divide" is only $4 \mu \mathrm{~s}$. Information about the number of bytes and the execution time can be found in the SDA 2082 instruction set summary.

## Maximum ratings

| Voltage between any pin and ground | $V$ | -0.5 to 7 | V |
| :--- | :--- | :--- | :--- |
| Total power dissipation | $P_{\text {tot }}$ | 2 | $\mathrm{~W}^{\prime}$ |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Operating range |  |  |  |
| Supply voltage | $V_{\mathrm{CC}}$ | $5 \pm 10 \%$ | V |
| Ambient temperature | $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## DC characteristics

$T_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C} ; V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$
L input voltage
(all inputs except XTAL 2, P 4)
L input voltage (XTAL 2)
Linput voltage (P4)
Hinput voltage
(except XTAL 2, RST/ $V_{\text {PD }}$, P 4)
$H$ input voltage (XTAL 2)
H input voltage (RST)
$H$ input voltage ( $V_{\mathrm{PD}}$ )
$H$ input voltage ( P 4)
L output valtage (port 0 )
Loutput voltage (port 0 )
L output voltage
(ports 1, 2, 3, PSEN and ALE)
L output voltage (port 1)
L output voltage (port 4)
$H$ output voltage (ports 1, 2 and 3 )
H output voltage (port 0, PSEN and ALE) Current of internal pull-up resistance (P 1, P 2, P 3)
Leakage current of outputs
Current consumption
(all outputs disconnected)
Current consumption (power-down mode)
Capacitance of inputs/outputs

| $=0 \mathrm{~V}$ | Test conditions | min | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $v_{\text {iL }}$ |  | -0.5 | 0.8 | V |
| $V_{\text {iLI }}$ |  | -0.5 | 0.6 | V |
| $V_{\text {iL2 }}$ |  | -0.5 | 1.5 | V |
| $V_{\text {iH }}$ |  | 2.0 | $V_{c c}+0.5$ | V |
| $V_{\text {i }}$ 1 |  | 2.5 | $V_{c c}+0.5$ | $v$ |
| $V_{\text {iH2 }}$ |  | 2.5 | $V_{c c}+0.5$ | V |
| $V_{\text {i }}$ 3 | $V_{C C}=0$ | 4.5 | 5.5 | $v$ |
| $V_{\text {iH4 }}$ |  | 3.0 | $V_{c c}+0.5$ | V |
| $V_{\text {aL }}$ | $I_{\mathrm{qL}}=3.2 \mathrm{~A}$ |  | 0.45 | V |
| $V_{\text {qLI }}$ | $I_{\text {qL }}=15 \mathrm{~mA}$ |  | 1.0 | V |
| $V_{\text {aL2 }}$ | $I_{\mathrm{aL} 2}=1.6 \mathrm{~mA}$ |  | 0.45 | V |
| $V_{\text {QL3 }}$ | $I_{\text {q }}{ }^{3}=7.5 \mathrm{~mA}$ |  | 1.0 | v |
| $V_{\text {QL4 }}$ | $I_{\text {qL4 }}=3.0 \mathrm{~mA}$ |  | 0.4 | $v$ |
| $V_{\text {aH }}$ | $I_{\text {qH }}=-80 \mu \mathrm{~A}$ | 2.4 |  | v |
| $V_{\text {qH1 }}$ | $I_{\text {qH }}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| $I_{\text {LQ }}$ | $0.45 \mathrm{~V} \leq V_{\text {IN }}=V_{\text {CC }}$ | -800 |  | $\mu \mathrm{A}$ |
| $I_{\mathrm{LQ} 1}$ $I_{\mathrm{CC}}$ | $0.45 \mathrm{~V} \leq V_{\text {IN }}=V_{\text {CC }}$ |  | $\begin{gathered} \pm 10 \\ 150 \end{gathered}$ | ${ }_{\mu \mathrm{mA}}$ |
| $I_{\text {PD }}$ | $V_{C C}=0 \mathrm{~V}, V_{P D}=5 \mathrm{~V}$ |  | 20 | mA |
| $\mathrm{C}_{10}$ | $f_{\mathrm{C}}=1 \mathrm{MHz}$ |  | 10 | pF |

AC characteristics
$T_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C} ; V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$
$C_{L}=100 \mathrm{pF}$ (for port 0, ALE and PSEN output)
$C_{\mathrm{L}}=80 \mathrm{pF}$ (for all other outputs)

Cycle time of oscillator
Min. cycle period
ALE pulse width
RD pulse width
WR pulse width

|  | Maximum ratings |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Variable clock$1 / t_{\mathrm{CL} C L}=1.2-12 \mathrm{MHz}$ |  | 12 MHz clock |  |  |
|  | min | max | min | max |  |
| $t_{\text {clel }}$ | 83 | 833.3 | 83 |  | ns |
| $t_{\text {cy }}$ | $12 \mathrm{t}_{\mathrm{CL}} \mathrm{CL}$ | $12 \mathrm{t}_{\mathrm{CLCL}}$ | 1000 |  | ns |
| $t_{\text {LHLL }}$ | $2 \mathrm{t}_{\mathrm{CLCL}}-40$ |  | 127 |  | ns |
| $t_{\text {RLRH }}$ | $6 \mathrm{t}_{\mathrm{CLCL}}-100$ |  | 400 |  | ns |
| $t_{\text {WL WH }}$ | $6 t_{\text {CLCL }}-100$ |  | 400 |  | ns |

## Pin configuration



## Pin description

| Symbol | Function |
| :--- | :--- |
| $V_{\mathrm{ss}}$ | GND 0 V |
| $V_{\mathrm{cc}}$ | +5 V |
| Port 0 | Bidirectional 8-bit port with open drain outputs with 3.2 mA current sink at <br> 0.45 V and 15 mA current sink at 1.0 V for direct LED control (static or <br> MUX operation). |
| Port 1 | Bidirectional 8-bit port with 1.6 mA current sink at 0.45 V and 7.5 mA current <br> sink at 1.0 V for direct LED display. |
| Port 2 | Bidirectional 8-bit port with 1.6 mA current sink at 0.45 V. <br> Port 3 |
|  | Bidirectional 8-bit port with 1.6 mA current sink at 0.45 V . Also includes <br> the inputs of the various interrupt and time controls. For a program-controlled <br> enabling of the function, the corresponding latch must be active high. |

Allocation of the special function registers is as follows:

- IR (P 3.0) Input of the digital demodulator to generate an envelope curve of a standard modulated IR signal
- $\overline{\text { INT } 0}$ (P 3.2) Input for interrupt 0 or for enabling/disabling the counter input $T 0$
- $\overline{\text { NT } 1}$ (P 3.3) Input for interrupt 1 or for enabling/disabling the counter input T 1
$-\overline{T 0} \quad(\mathrm{P} 3.4) \quad$ Counter input $T 0$
- T1 (P 3.5) Counter input T 1
- $\overline{W R} \quad$ (P 3.6) Write strobe for external data memory (RAM)
- $\overline{R D} \quad($ P 3.7) Read strobe for external data memory

Port $4 \quad$ Bidirectional 2-bit port with 3 mA current sink at 0.4 V . Port 2 contains a bidirectional, serial interface with DATA (SDA, pin 21) and CLOCK line (SCL, pin 22). The serial interfaces fully meet the requirements of the $I^{2} \mathrm{C}$ bus protocol.
RST/ $/ V_{\text {PD }}$

ALE
XTAL1
XTAL2
PSEN
$\overline{E A}$
At a connected supply voltage $V_{C C}=5 \mathrm{~V}$, an edge transition from low to high (at approximately 3 V ) resets the SDA 2082, i.e. the user program starts with address 0 .
When $V_{P D}=$ high (approx. +5 V ), a drop in $V_{C C}$ triggers the processor's transition into the power-down mode. In this case, a current supply of max.
20 mA is provided to the RAM via pin RST/ $V_{P D}$. In the case $V_{P D}=0 \mathrm{~V}$ and
$V_{C C}=5 \mathrm{~V}$, the RAM is supplied via $V_{\mathrm{Cc}}$.
Address Latch Enable output for controlling external memory access during normal operation.
Oscillator input. Crystal or external source can be used
Oscillator output; required when crystal is used
Program Store Enable output for external memory access
External Access input; selects programm memory operating mode
$\overline{\mathrm{EA}}$ high means internal program memory (8 Kbytes),
$\overline{\mathrm{EA}}$ low means external program memory (max. 64 Kbytes)


Application example for SDA 2082 with 4 Kbyte external program memory



## SDA 2082 instruction set

## Arithmetic operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| ADD A, Rn | Add register to Accumulator | 1 | 1 |
| ADD A, direct | Add direct byte to Accumulator | 2 | 1 |
| ADD A, @ Ri | Add indirect RAM to Accumulator | 1 | 1 |
| ADD A, \# data | Add immediate data to Accumulator | 2 | 1 |
| ADDC A, Rn | Add register to Accumulator with Carry flag | 1 | 1 |
| ADDC A, direct | Add direct byte to A with Carry flag | 2 | 1 |
| ADDC A, @ Ri | Add indirect RAM to A with Carry flag | 1 | 1 |
| ADDC C, \# data | Add immediate data to A with Carry flag | 2 | 1 |
| SUBB A, Rn | Subtract register from A with Borrow | 1 | 1 |
| SUBB A, direct | Subtract direct byte from A with Borrow | 2 | 1 |
| SUBB A, @ Ri | Subtract indirect RAM from A with Borrow | 1 | 1 |
| SUBB A, \# data | Subtract immediate data from A with Borrow | 2 | 1 |
| INC A | Increment Accumulator | 1 | 1 |
| INC Rn | Increment register | 1 | 1 |
| INC direct | Increment direct byte | 2 | 1 |
| INC @ Ri | Increment indirect RAM | 1 | 1 |
| DEC A | Decrement Accumulator | 1 | 1 |
| DEC Rn | Decrement register | 1 | 1 |
| DEC direct | Decrement direct byte | 2 | 1 |
| DEC @ Ri | Decrement indirect RAM | 1 | 1 |
| INC DPTR | Increment Data Pointer | 1 | 2 |
| MUL AB | Multiply A\&B | 1 | 4 |
| DIV AB | Divide A\&B | 1 | 4 |
| DA A | Decimal Adjust Accumulator | 1 | 1 |

## SDA 2082 instruction set

## Logical operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| ANL A, Rn | AND register to Accumulator | 1 | 1 |
| ANL A, direct | AND direct byte to Accumulator | 2 | 1 |
| ANL A, @ Ri | AND indirect RAM to Accumulator | 1 | 1 |
| ANL A, \# data | AND immediate data to Accumulator | 2 | 1 |
| ANL direct, A | AND Accumulator to direct byte | 2 | 1 |
| ANL direct, \# data | AND immediate data to direct byte | 3 | 2 |
| ORL A, Rn | OR register to Accumulator | 1 | 1 |
| ORL A, direct | OR direct byte to Accumulator | 2 | 1 |
| ORL A, @ Ri | OR indirect RAM to Accumulator | 1 | 1 |
| ORL A, \# data | OR immediate datata to Accuimimuiatö | 2 | 1 |
| ORL direct, A | OR Accumulator to direct byte | 2 | 1 |
| ORL direct, \# data | OR immediate data to direct byte | 3 | 2 |
| XRL A, Rn | Exclusive-OR register to Accumulator | 1 | 1 |
| XRL A, direct | Exclusive-OR direct byte to Accumulator | 2 | 1 |
| XRL A, @ Ri | Exclusive-OR indirect RAM to Accumulator | 1 | 1 |
| XRL A, \# data | Exclusive-OR immediate data to Accumulator | 2 | 1 |
| XRL direct, A | Exclusive-OR Accumulator to direct byte | 2 | 1 |
| XRL direct, \# data | Exclusive-OR immediate data to direct | 3 | 2 |
| CLR A | Clear Accumulator | 1 | 1 |
| CPL A | Complement Accumulator | 1 | 1 |
| RL A | Rotate Accumulator left | 1 | 1 |
| RLC A | Rotate A left through the Carry flag | 1 | 1 |
| RR A | Rotate Accumulator right | 1 | 1 |
| RRC A | Rotate A right through Carry flag | 1 | 1 |
| SWAP A | Swap nibbles within the Accumulator | 1 | 1 |

SDA 2082 instruction set
Data transfer operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| MOV A, Rn | Move register to Accumulator | 1 | 1 |
| MOV A, direct | Move direct byte to Accumulator | 2 | 1 |
| MOV A, @ Ri | Move indirect RAM to Accumulator | 1 | 1 |
| MOV A, \# data | Move immediate data to Accumulator | 2 | 1 |
| MOV Rn, A | Move Accumulator to register | 1 | 1 |
| MOV Rn, direct | Move direct byte to register | 2 | 2 |
| MOV Rn, \# data | Move immediate data to register | 2 | 1 |
| MOV direct, A | Move Accumulator to direct byte | 2 | 1 |
| MOV direct, Rn | Move register to direct byte | 2 | 2 |
| MOV direct, direct | Move direct byte to direct byte | 3 | 2 |
| MOV direct, @ Ri | Move indirect RAM to direct byte | 2 | 2 |
| MOV direct, \# data | Move immediate data to direct byte | 3 | 2 |
| MOV @ Ri, A | Move Accumulator to indirect RAM | 1 | 1 |
| MOV @ Ri, direct | Move direct byte to indirect RAM | 2 | 2 |
| MOV @ Ri, \# data | Move immediate data to indirect RAM | 2 | 1 |
| MOV DPTR, \# data 16 | Load Data Pointer with a 16-bit constant | 3 | 2 |
| MOVC A @ A + DPTR | Move Code byte relative to DPTR to Accumulator | 1 | 2 |
| MOVC A @ A +PC | Move Code byte relative to PC to Accumulator | 1 | 2 |
| MOVX A, @ Ri | Move External RAM (8-bit addr) to Accumulator | 1 | 2 |
| MOVX A, @ DPTR | Move External RAM (16-bit addr) to Accumulator | 1 | 2 |
| MOVX @ Ri, A | Move A to External RAM (8-bit addr) | 1 | 2 |
| MOVX @ DPTR, A | Move A to External RAM (16-bit addr) | 1 | 2 |
| PUSH direct | Push direct byte onto stack | 2 | 2 |
| POP direct | Pop direct byte from stack | 2 | 2 |
| XCH A, Rn | Exchange register with Accumulator | 1 | 1 |
| XCH A, direct | Exchange direct byte with Accumulator | 2 | 1 |
| XCH A, @ Ri | Exchange indirect RAM with Accumulator | 1 | 1 |
| XCHD A, @ Ri | Exchange low-order digital indirect RAM with A | 1 | 1 |

## SDA 2082 instruction set

## Boolean variable manipulation

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| CLR C | Clear Carry flag | 1 | 1 |
| CLR bit | Clear direct bit | 2 | 1 |
| SETB C | Set Carry flag | 1 | 1 |
| SETB bit | Set direct bit | 2 | 1 |
| CPL C | Complement Carry flag | 1 | 1 |
| CPL bit | Complement direct bit | 2 | 1 |
| ANL C, bit | AND direct bit to Carry flag | 2 | 2 |
| ANL C,/bit | AND complement of direct bit to Carry | 2 | 2 |
| ORL C, bit | OR direct bit to Carry flag | 2 | 2 |
| ORL C,/bit | OR cömpiement oi direct bit to Carry | 2 | 2 |
| MOV C, bit | Move direct bit to Carry flag | 2 | 1 |
| MOV bit, C | Move carry flag to direct bit | 2 | 2 |

SDA 2082 instruction set
Program control operations

| Mnemonic | Description | Bytes | Cycles |
| :--- | :--- | :--- | :--- |
| ACALL addr 11 | Absolute subroutine call | 2 | 2 |
| LCALL addr 16 | Long subroutine call | 3 | 2 |
| RET | Return from subroutine | 1 | 2 |
| RETI | Return from interrupt | 1 | 2 |
| AJMP addr 11 | Absolute jump | 2 | 2 |
| LJMP addr 16 | Long jump | 3 | 2 |
| SJMP rel | Short jump (relative addr) | 2 | 2 |
| JMP @ A + DPTR | Jump indirect relative to the DPTR | 1 | 2 |
| JZ rel | Jump if Accumulator is zero | 2 | 2 |
| JNZ rel | Jump if Accumulator is not zero | 2 | 2 |
| JC rel | Jump if Carry flag is set | 2 | 2 |
| JNC rel | Jump if Carry flag is not set | 2 | 2 |
| JB bit, rel | Jump if direct bit set | 3 | 2 |
| JNB bit, rel | Jump if direct bit not set | 3 | 2 |
| JBC bit, rel | Jump if direct bit is set and clear bit | 3 | 2 |
| CJNE A, direct, rel | Compare direct to A and jump if not equal | 3 | 2 |
| CJNE A, \# data, rel | Compare immediate to A and jump if not equal | 3 | 2 |
| CJNE Rn, \# data, rel | Compare immediate to register and jump if not equal | 3 | 2 |
| CJNE @ Ri, \# data, rel | Compare immediate to indirectand jump if not equal | 3 | 2 |
| DJNZ Rn, rel | Decrement register and jump if not zero | 2 | 2 |
| DJNZ direct, rel | Decrement direct and jump if not zero | 3 | 2 |
| NOP | No operation | 1 | 1 |

## Symbols and abbreviations

| A | Accumulator | Rr | Register label $(\mathrm{r}=0-7)$ |
| :--- | :--- | :--- | :--- |
| adr | 11-bit program memory address | Sn | S interface label $(\mathrm{n}=0 ; 1)$ |
| CNT | Event counter | T | Timer |
| DA | D/A converter indication | T0, T1 | Test 0, test 1 |
| data | 8-bit binary number | $\#$ | Refers to immediate data |
| P | Mnemonic for "in page" operation | © | Refers to indirect addressing |
| Pp | Port label $(\mathrm{p}=0-3)$ |  |  |

## Features

- 8-bit CPU, ROM, RAM, I/O
in a DIP 28 package
- 2ir digital I/O lines one serial interface one 8-bit interface two 4-bit interfaces one 1-bit interface two test inputs
- 1 Kbyte ROM
- 40 byte RAM
- $7.5 \mu \mathrm{~s}$ cycle time at 4 MHz crystal frequency - 1 or 2 cycles per instruction
- Zero passage detector
- Interface for modulated digital signal
- Interval timer/counter
- +5 V supply voltage
- RAM standby operation
- SAB 8048 instruction subset


## Circuit description ${ }^{1)}$

The SDA 2110 introduces a new generation of highly economic single-chip computers with application-specific control functions. Considerable cost savings can be realized during the development and production stages, because the emphasis on specific applications reduces at the same time the number of additionally required hardware and simplifies the software tasks. Although the SDA 2110 was designed for electronic entertainment devices, it is equally suitable for mass-produced applications requiring highly economic components.
The SDA 2110 is eqipped with a 1 Kbyte program memory (ROM) and 40 byte data memory (RAM), which can be used in "standby" operation during heavily reduced output losses. The 21 digital I/O lines include one 8-bit port, two 4-bit ports, two test inputs, one serial interface and one single bit interface. Test input TO processes signals modulated with approx. 30 kHz and is equipped with a digital demodulator, which derives the envelope curve from the modulated digital signal. Since the digital demodulator forwards an unmodulated signal without changing it, test input TO can also function as a normal digital input during operation with standard $H / L$ levels. Test input $T 1$ includes a zero passage (crossing) detector and can also serve as a normal digital input. A data and pulse line comprise the serial interface. The component is equipped with its own oscillator and timer/counter.

[^5]The instruction set includes 66 instructions (1-2 bytes) which can be processed in max. 2 cycles. Numerical problems can be processed in either binary or BCD arithmetic mode. The large number of bit-handling instructions increases the efficiency of the controller functions.

Program development and system testing for the SDA 2110 is carried out on the SME development system with the SDA 2110 emulator board EMB U21. The EMB U21 emulator consists of one 2 K EPROM (SAB 2716) as well as a 40 pin socket which is used to insert an SAB 8035L type microprocessor or the ICE 48 plug. In addition, the EMB U21 contains all the necessary hardware to simulate the serial and parallel interfaces of the SDA 2110. A 28 wire cable is used to connect the U 21 emulator with the user system.
A version without ROM (SDA 3110) is available which enables in-house software developments on an SME device.

## Maximum ratings

Supply voltage range
Voltage between any pin and ground
Total power dissipation
Storage temperature range

| $V_{\mathrm{cc}}$ | -0.5 to 7 | V |
| :--- | :--- | :--- |
| $V$ | -0.5 to 7 | V |
| $P_{\text {tot }}$ | 1 | W |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Operating range

Supply voltage
Ambient temperature

| $V_{C C}$ | $5 \pm 10 \%$ | $V$ |
| :--- | :--- | :--- |
| $T_{A}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## DC characteristics

$T_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{\mathrm{CC}}=V_{\mathrm{SB}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$

|  |  |  | min | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L input voltage | (Ports, SS0, SS 1, RESET, T0, T1, X1) | $V_{i L}$ | -0.5 | 0.8 | V |
| Hinput voltage | (Ports, SSO, SS 1) | $V_{\text {iH }}$ | 2.0 | $V_{\text {cc }}$ | V |
| H input voltage | $\begin{aligned} & V_{\mathrm{CC}}=5.0 \vee \pm 10 \% \\ & \text { (Ports, SSO, SS 1) } \end{aligned}$ | $V_{\text {iH1 }}$ | 2.4 | $V_{C C}$ | V |
|  | $V_{\text {CC }}=6.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |  |  |  |  |
| Hinput voltage | (RESET, $\mathrm{X} 1, \mathrm{T0}, \mathrm{~T} 1$ ) | $V_{\text {iH2 }}$ | 3.5 | $V_{\text {cc }}$ | V |
| L output voltage | (Ports, ALE) $I_{\mathrm{qL}}=1.6 \mathrm{~mA}$ | $V_{\text {qL }}$ |  | 0.45 | V |
| L output voltage | (SSO, SS1, SCPO, SCP1) | $V_{\text {QLI }}$ |  | 0.45 | V |
| H output voltage | $I_{\mathrm{q} L}=4 \mathrm{~mA}$ (Ports, ALE) | $V_{\mathrm{qH}}$ | 2.4 |  | $v$ |
| H output voltage | $I_{\mathrm{qH}}=50 \mu \mathrm{~A}$ (SSO, SS $1, S C P 1$ ) | $V_{\mathrm{qH} 1}$ | 2.4 |  | v |
| Hinput current | $\begin{aligned} & I_{\mathrm{qH}}=150 \mu \mathrm{~A} \\ & (\mathrm{TO}, \mathrm{~T} 1) \end{aligned}$ | $I_{\text {iH }}$ |  | 10 | $\mu \mathrm{A}$ |
| L input current | $\begin{aligned} & V_{i H}=V_{C C} \\ & (\text { Ports, SSO, SS1) } \\ & V_{\mathrm{iL}}=0.45 \mathrm{~V} \end{aligned}$ | $-I_{i L}$ | 30 | 340 | $\mu \mathrm{A}$ |
| Input voltage at T1 | ( $\mathrm{C}_{\mathrm{i}}=1 \mu \mathrm{~F}$ ) (peak-to-peak) | $V_{\text {T1 }}$ | 1 | 3 | V |
| Zero passage detector current consumption |  | $I_{\text {CC }}$ |  | 60 | mA |

## AC characteristics

$T_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{\mathrm{CC}}=V_{\mathrm{SB}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$

## Cycle time

ALE pulse width

$$
3 \mathrm{MHz} \text { crystal }=10 \mu \mathrm{~s}
$$

ALE pulse width

$$
t_{\mathrm{C}}=10 \mu \mathrm{~s}
$$

Oscillator frequency deviation

$$
f=2.5 \mathrm{MHz}, R=15 \mathrm{k} \Omega
$$

Length of an unmodulated signal at the TO test input
3 MHz crystal
Frequency of a modulated signal at the TO test input 3 MHz crystal
Frequency range of the zero passage detector (input T1)

| $t_{\mathrm{C}}$ | 10 | 50 | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- |
| $t_{\mathrm{ALE}}$ | 1.3 |  | $\mu \mathrm{~s}$ |
| $\Delta f_{\mathrm{OSC}}$ | -20 | +20 | $\%$ |
| $t_{\mathrm{MTO}}$ | 60 | - | $\mu \mathrm{s}$ |
| $f_{\mathrm{TR}}$ | 30 | 35 | kHz |
| $f_{\mathrm{T} 1}$ | 0.03 | 1 | kHz |

## Pin description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 28 | $V_{\text {CC }}$ | $+5 \mathrm{~V}$ |
| 1 | $V_{\text {SB }}$ | + 5 V standby supply |
| 14 | $V_{S S}$ | GND 0 V |
| 15, 16 | X1, X2 | Connection for crystal or similar |
| 4-11 | PO 0-7 | Quasi-bidirectional 8-bit port |
| 18-21 | P2 0-3 | Quasi-bidirectional 4-bit port |
| 22-25 | P3 0-3 | Quasi-bidirectional 4-bit port |
| 26 | SS0 | 1-bit interface I/O pin |
| 27 | SSi | Seriai interface S1/O pin |
| 2 | SCP1 | Serial interface S1 clock pulse |
| 17 | RESET | Reset input for computer initialization (active H). Resets program counter, erases the status FFs, sets all digital outputs to H state. |
| 3 | TO | Input that can be tested with the conditional jump instruction JTO and JNTO. The input contains a digital demodulator and can be used for the separation of the envelope curve from a modulated signal. |
| 13 | T1 | Input that can be tested with the conditional jump instruction JT1 and JNT1. Serves simultaneously as an external counter input. (Selection of functions with instruction STRT CNT). The input can also be used for zero passage recognition of low frequency alternating voltages. |
| 12 | ALE | This output generates one clock pulse signal per cycle. |

## SDA 2110 instruction set

|  | Mnemonic | Description | Bytes | Cycles | Hexadecimal opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADD A, Rr | Add register to A | 1 | 1 | 68-6F |
|  | ADD A, @ R | Add data memory to $A$ | 1 | 1 | 60-61 |
|  | ADD A, \# data | Add immediate to A | 2 | 2 | 03 |
|  | ADDC A, Rr | Add register with carry | 1 | 1 | 78-7F |
|  | ADDC A, @ R | Add data memory with carry | 1 | 1 | 70-71 |
|  | ADDC A, \# data | Add immediate with carry | 2 | 2 | 13 |
|  | ANL A, Rr | And register to $A$ | 1 | 1 | 58-5F |
|  | ANLA, @ R | And data memory to $A$ | 1 | 1 | 50-51 |
|  | ANL A, \# data | And immediate to A | 2 | 2 | 53 |
|  | ORL A, Rr | Or register to A | 1 | 1 | 48-4F |
|  | ORL A, @ R | Or data memory to A | 1 | 1 | 40-41 |
|  | ORL A, \#data | Or immediate to $A$ | 2 | 2 | 43 |
|  | XRL A, Rr | Exclusive Or register to A | 1 | 1 | D8-DF |
|  | XRL A, @ R | Exclusive Or data memory to A | 1 | 1 | D0-D1 |
|  | XRL A, \# data | Exclusive Or immediate to $A$ | 2 | 2 | D3 |
|  | INC A | Increment A | 1 | 1 | 17 |
|  | DEC A | Decrement A | 1 | 1 | 07 |
|  | CLR A | Clear A | 1 | 1 | 27 |
|  | CPL A | Complement A | 1 | 1 | 37 |
|  | DA A | Decimal adjust A | 1 | 1 | 57 |
|  | SWAP A | Swap nibbles of A | 1 | 1 | 47 |
|  | RLA | Rotate A left | 1 | 1 | E7 |
|  | RLC A | Rotate A left through carry | 1 | 1 | F7 |
|  | RR A | Rotate A right | 1 | 1 | 77 |
|  | RRC A | Rotate A right through carry | 1 | 1 | 67 |

SDA 2110 instruction set

|  | Mnemonic | Description | Bytes | Cycles | Hexadecimal opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | IN A, Pp OUT Pp, A IN A, S 1 IN A, SO OUT S1, A OUT SO, A | Input port to A Output A to port Input serial port to AO Input 1 bit port to AO Output A0 to serial port Output A0 to 1-bit port | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { 08, OC, OD } \\ & 90,3 C, 3 D \\ & O F \\ & \text { OE } \\ & 3 F \\ & 3 E \end{aligned}$ |
|  | CALL <br> RET | Jump to subroutine Return | $1 \begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 14,34,54,74 \text {, } \\ & 94, B 4, ~ D 4, F 4 \text {, } \\ & 83 \end{aligned}$ |
| $\begin{aligned} & \mathscr{0} \\ & \text { © } \\ & \text { O} \\ & \text { © } \\ & \text { © } \end{aligned}$ | JMP adr <br> JMPP @ A <br> DJNZ Rr, adr <br> JC adr JNC adr JZ adr JNZ adr JTO adr JNT0 adr JT1 adr JNT1 adr JTF adr | Jump unconditional <br> Jump indirect <br> Decrement register and jump on R not zero <br> Jump on carry = 1 <br> Jump on carry $=0$ <br> Jump on A zero <br> Jump on A not zero <br> Jump on $T 0=1$ <br> Jump on TO $=0$ <br> Jump on $\mathrm{T} 1=1$ <br> Jump on T1 $=0$ <br> Jump on timer flag | 2 <br> 1 <br> 2 <br> 2 <br> 2 <br> 2 <br> 2 <br> 2 <br> 2 <br> 2 <br> 2 | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | 04, 24, 44, 64, <br> 84, A4, C4, E4 <br> B3 <br> E8-EF <br> F6 <br> E6 <br> C6 <br> 96 <br> 36 <br> 26 <br> 56 <br> 46 <br> 16 |
|  | $\begin{aligned} & \text { CLR C } \\ & \text { CPL C } \end{aligned}$ | Clear carry Complement carry | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $1$ | $\begin{aligned} & 97 \\ & \text { A7 } \end{aligned}$ |

## SDA 2110 instruction set

|  | Mnemonic | Description | Bytes | Cycles | Hexadecimal opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MOV A, Rr | Move register to A | 1 | 1 | F8-FF |
|  | MOVA, @ R | Move data memory to $A$ | 1 | 1 | F0-F1 |
|  | MOV A, \# data | Move immediate to $A$ | 2 | 2 | 23 |
|  | MOV Rr, A | Move A to register | 1 | 1 | A8-AF |
|  | MOV@R,A | Move A to data memory | 1 | 1 | A0-A1 |
|  | MOV Rr, \# data | Move immediate to register | 2 | 2 | B8-BF |
|  | MOV@R, \# data | Move immediate to data memory | 2 | 2 | B0-B1 |
|  | XCH A, Rr | Exchange $A$ and register | 1 | 1 | 28-2F |
|  | XCH A, @ R | Exchange A and data memory | 1 | 1 | 20-21 |
|  | XCHD A, @ R | Exchange nibble of $A$ and register | 1 | 1 | 30-31 |
|  | MOVP A, @ A | Move to A from current page | 1 | 2 | A3 |
|  | MOV A, T | Read timer/counter | 1 | 1 | 42 |
|  | MOV T, A | Load timer/counter | 1 | 1 | 62 |
|  | STRT T | Start timer | 1 | 1 | 55 |
|  | STRT CNT | Start counter | 1 | 1 | 45 |
|  | STOP TCNT | Stop timer/counter | 1 | 1 | 65 |
|  | INC Rr | Increment register | 1 | 1 | 18-1F |
|  | INC @ R | Increment data memory | 1 | 1 | 10-11 |
|  | NOP | No operation | 1 | 1 | 00 |

Symbols and abbreviations

A Accumulator
adr 10-bit program memory address
CNT Event counter
data 8-bit binary number
P Mnemonic for "in page" operation
Pp Port label $(p=0,2,3)$

Rr Register label ( $r=0-7$ )
Sn $\quad S$ interface label $(n=0 ; 1)$
T Timer
T0, T1 Test 0, Test 1
\# Refers to immediate data
@ Refers to indirect addressing

The SDA 2112-2 is fabricated in ASBC technology. In connection with a VCO (tuner) and a high-speed 1:64 divider, it forms a digitally programmable phase-locked loop for TV sets designed to use the PLL frequency sythesis tuning principle. The PLL enables crystalcontrolled setting of the tuner oscillator frequency for a 125 kHz resolution in the frequency bands I/III, IV, and V.

A serial interface provides for simple connection to a microprocessor. The latter loads the programmable divider and the band-selection outputs with the appropriate information.

## Features

- No external integrator necessary
- Internal buffer
- Microprocessor compatible


## Maximum ratings

Supply voltage pin 18


## Outputs

UHF, VHF, Bd I/III
pin 3, 4, 5
CLK (pin of)
$\overline{\overline{L D M}}(\operatorname{pin} 17)$
LOCK IND (pin 12)
PD (pin 14)
$V_{D}($ pin 11)
OSC (pin 13)
Junction temperature
Storage temperature range
Thermal resistance (system-air)

## Operating range

Supply voltage range
Input frequency
Divider factor
Crystal frequency
Tuning voltage
Ambient temperature

| $V_{\mathrm{S} 1}$ | 4.5 to 7.15 | V |
| :--- | :--- | :--- |
| $f_{\mathrm{F}, \bar{F}}$ | 16 | MHz |
| $N$ | 256 to 8191 |  |
| $f_{\mathrm{Q}}$ | 3 | MHz |
| $V_{\mathrm{D}}$ | 0.3 to 33 | V |
| $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S} 1}=5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Supply current, pin 18
Oscillator output, pin 13
$R_{\mathrm{L} 2}=3.5 \mathrm{k} \Omega$
OSC
$R_{\mathrm{L} 2}=3.5 \mathrm{k} \Omega$

Signal inputs $F / \bar{F}$, pin 15, 16
Input voltage
Input current
$V_{15}=5 \mathrm{~V}$,
Input sensitivity (peak-to-peak)
Sine push-pull $f=16 \mathrm{MHz}$

Bus inputs CPL, IFO, PLE, pin 7, 8, 10
Upper threshold voltage
Lower threshold voltage
Hysteresis
$H$ input current

$$
V_{7 \mathrm{H}}=5 \mathrm{~V}
$$

$L$ input current

$$
V_{7 L}=0.4 \mathrm{~V}
$$

## Band selection outputs UHF, VHF, Bd I/III

pins 3, 4, 5
Reverse current

$$
V_{3 H}=15 \mathrm{~V}
$$

Forward current (current drain)
$2 \mathrm{~V} \leq \mathrm{V}_{3} \leq 15 \mathrm{~V}$

## Clock output CLK, pin 6

H output voltage

$$
V_{\mathrm{S} 3}=15 \mathrm{~V}
$$

L output voltage $R_{\mathrm{L} 1}=6.8 \mathrm{k} \Omega$

Tuning section $V_{D}, P D$, pins 11, 14
Tuning voltage

$$
V_{\mathrm{S} 2}=33 \mathrm{~V}
$$

Charge-pump current
PLL locked
PLL unlocked

|  | Test <br> circuit | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S} 1}$ |  | 4.5 | 20 | 35 | mA |
| $V_{13 \mathrm{H}}$ | 4 | 4 | V |  |  |
| $V_{13 \mathrm{~L}}$ | 4 |  | 0.7 | V |  |


| $V_{15 \mathrm{H}}$ | 1 | 4.1 | $V_{\text {S }}+0.2$ | V |
| :---: | :---: | :---: | :---: | :---: |
| $V_{15}$ | 1 | 3.8 | $V_{S 1}-0.1$ | V |
| $I_{15}$ | 1 |  | 50 | $\mu \mathrm{A}$ |
| $V_{15,16}$ | 1 | 300 | 1200 | mV |


|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{7 \mathrm{u}}$ | 2 | 1.0 | 1.3 | 1.6 | V |
| $V_{71}$ | 2 | 0.5 | 0.7 | 1.0 | V |
| $\Delta V_{7}$ | 2 |  | 0.6 |  | V |
| $I_{7 \mathrm{H}}$ | 2 |  |  | 8 | $\mu \mathrm{~A}$ |
| $I_{7 \mathrm{~L}}$ | 2 | -50 |  |  | $\mu \mathrm{~A}$ |


|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{3 \mathrm{H}}$ | 3 |  |  |  |
| $I_{3 \mathrm{~L}}$ | 3 | 0.8 | 10 | $\mu \mathrm{~A}$ |
|  |  |  |  |  |


|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{6 H}$ | 4 | V |  |  |
| $V_{6 L}$ | 4 |  |  |  |
|  |  |  |  |  |


|  |  |  | 32.5 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{11}$ | 5 | 0.3 |  | $\mu \mathrm{~A}$ |  |
| $I_{14}$ | 5 | -150 | $\pm 100$ | 150 |  |
| $I_{14}$ | 5 | -450 | $\pm 300$ | 450 | $\mu \mathrm{~A}$ |

Characteristics (cont'd)
$V_{\mathrm{S} 1}=15 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## Lock indication, pin 12

H output voltage
L output voltage

## Carry synchronous divider $\overline{\text { LDM }}$ <br> Pin 17 (open collector)

Reverse current

$$
V_{17 H}=5 \mathrm{~V}
$$

L output voltage

$$
R_{1}=5 \mathrm{k} \Omega
$$

## Switching times

IFO, PLE
Set-up time
Hold time
CLK
H pulse width
L pulse width
HL transition time

$$
R_{\mathrm{L} 1}=6.8 \mathrm{k} \Omega
$$

LH transition time

$$
C_{\mathrm{L} 1}=50 \mathrm{pF}
$$

CPL
H pulse width
L pulse width
OSC
H pulse width
L pulse width
HL transition time
$R_{\mathrm{L} 2}=3.5 \mathrm{k} \Omega$
LH transition time $\mathrm{C}_{\mathrm{L} 2}=8 \mathrm{pF}$

|  | Test <br> circuit | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $V_{12 \mathrm{H}}$ | 5 | 2.8 |  |  | V |
| $V_{12 \mathrm{~L}}$ | 5 |  |  | 0.4 | V |


| $I_{17}$ | 1 |
| :--- | :--- | :--- | :--- | :--- |
| $V_{17 \mathrm{~L}}$ |  |$|\quad|$| 10 | $\mu \mathrm{~A}$ |
| :--- | :--- |
| V |  |

## Circuit description (refer to block diagram)

$F, \bar{F} \quad$ A switchable $16 / 17$ counter is triggered by the ECL signal inputs $F / \bar{F}$. The counter, in connection with a 4-bit and a 9-bit programmable, synchronous counter, forms a programmable, 13 -bit synchronous divider using the dual-modulus technique, the 4 -bit counter controlling the switchover from 16 to 17 . Divider ratios of $N=256$ to 8191 are possible. For test purposes the carry of the synchronous
$\overline{\mathrm{LDM}}$ divider is available at the $\overline{\mathrm{LDM}}$ output (open collector). The 16 -bit shift register and latch is subdivided into 13 bits for storing the divider
IFO ratio $N$ and 3 bits for controlling the three band-selection outputs.
CPL The telegram is shifted in via the serial data input IFO with the HL edge of the PLE shift clock CPL when the enable input PLE is also on high level. First the complement of the divider ratio $N$, beginning with the LSB, is inserted in binary code, followed by the three control bits for the band-selection switching (see truth table). The 16-bit latch takes the data from the shift register when the enable input PLE is on low level.
Q1, Q2 The IC includes a crystal-controlled, 3-MHz clock oscillator. The output signal is divided down to 1.953125 kHz (reference signal) by a $1 / 1536$ reference divider.
OSC The oscillator frequency appears at the TTL output OSC.
CLK The clock of 62.5 kHz is available at the open-collector output CLK.
PD The divided input signal is compared with the reference signal in a digital phase detector. If the falling edge of the input signal appears prior to the falling edge of the reference signal, the DOWN output of the phase detector turns to high level for the duration of this phase difference. In the reverse case the UP output turns to high level. If the two signals are in phase, both outputs remain at low level. The UP/DOWN outputs control the two current sources $I^{+}$und $I^{-}$(charge pump). If the two outputs are low (PLL locked), the charge-pump output PD will turn to the high-impedance state (TRISTATE).
LOCK An L signal appears at the LOCK IND output if frequency and phase are

IND
$V_{D} \quad$ The current pulses generated by the charge pump are integrated to form the tuning voltage by means of an active lowpass filter (external pull-up resistor to supply $V_{\mathrm{S} 2}$ and external $R C$ circuitry). The dc output signal appears at $V_{D}$ and serves as a tuning voltage for the VCO.
UHF The band-selection outputs (UHF, VHF, Bd I/III) contain current drains with open VHF collectors. In this way PNP transistors working as band-selection switches can be Bd I/III connected directly without current-limiting resistors (see application circuit).

## Pin description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | Q2 | Crystal |
| 2 | Q1 | Crystal |
| 3 | UHF |  |
| 4 | VHF | Band selection outputs |
| 5 | Bd I/III |  |
| 6 | CLK | Clock output |
| 7 | CPL | Clock input |
| 8 | IFO | Data input |
| 9 | GND | Ground |
| 10 | PLE | Snifit regisier enabie input |
| 11 | VD | Tuning voltage |
| 12 | LOCK IND | Lock indication output |
| 13 | OSC | Oscillator output |
| 14 | VPD | Phase detector voltage |
| 15 | F | Inverted input |
| 16 | F | Input |
| 17 | $\overline{\text { LDM }}$ | Carry |
| 18 | VS1 | Supply voltage |
|  |  |  |

## Block diagram



## Computation for loop filter

Loop bandwidth: $\omega_{\mathrm{R}}=\sqrt{\frac{I_{\mathrm{P}} \times K_{\mathrm{vco}}}{\mathrm{C}_{1} \times P \times N}}$
Attenuation: $\xi=0.5 \times \omega_{\mathrm{R}} \times R \times C_{1}$

## Example for channel 47:

$P=64 ; \quad N=5760 ; \quad I_{\mathrm{p}}=100 \mu \mathrm{~A} ; \quad K_{\mathrm{vco}}=18.7 \mathrm{MHz} / \mathrm{V} ; \quad R=33 \mathrm{k} \Omega$
$\mathrm{C}_{1}=330 \mathrm{nF} ; \quad \omega_{\mathrm{R}}=124 \mathrm{~Hz} ; \quad f_{\mathrm{n}}=20 \mathrm{~Hz} ; \quad \xi=0.675$
Posi fiiter: $\bar{K}_{\mathrm{t}}=\mathrm{i} \overline{\mathrm{U}} \mathrm{k} \widehat{\Omega} ; \quad \overline{\mathrm{C}}_{\mathrm{t}}=\mathbf{4 7} \mathrm{nF}$
Standard dimensioning: $C_{2}=C_{1 / 5}$
$V_{\mathrm{S} 1}=5 \mathrm{~V} ; \quad V_{\mathrm{S} 2}=33 \mathrm{~V} ; \quad V_{\mathrm{S} 3}=12 \mathrm{~V} ; \quad R_{2}$ to $R_{4}=22 \mathrm{k} \Omega ; \quad R_{\mathrm{L}}=22 \mathrm{k} \Omega$

## Application circuit



## Truth table

| Input "IFO" bit |  |  | Outputs |  |  | Meaning |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{13}$ | $2^{14}$ | $2^{15}$ | BdI/III | VHF | UHF |  |
| H | H | L | H | H | L | "UHF" |
| H | L | H | H | L | H | "Bd I/VHF" |
| L | L | H | L | L | H | "Bd III/VHF" |
| L | H | H | L | H | H | "Bd III/VHF" |

At positive logic, the "IFO" bits $2^{0} \ldots 2^{12}$ complement the dual code from divider ratio $N$.

## Pulse diagram



## Pulse diagram



Test and measurement circuits


## Test circuit 1



Test circuit 2


Test circuit 3

Test and measurement circuits



Test circuit 5

The SDA 2120 contains the complete digital section (reference oscillator, 20-bit shift register with memory, programmable divider, band select outputs as well as a phase detector, two charge pumps, one current multiplier, and two amplifiers) for tuning an AM/FM receiver by PLL frequency synthesis.
A serial interface facilitates connection to a microprocessor. The microprocessor will load the divider, the band select outputs, and the current multiplier with the suitable information.

## Features

- Integrated prescaler
- Switch-selectable from AM to FM
- High frequency resolution $\mathrm{FM}=12.5 \mathrm{kHz}, \mathrm{AM}=0.5 \mathrm{kHz}$


## Maximum ratings

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| Supply voltage | $V_{\mathrm{S}}$ | 7.5 | V |
| Tuning supply voltage | $V_{\text {SAM }} / V_{\text {SFM }}$ | 32 |  |
| IFO, PLE, CPL | $V_{\text {iH }}$ | 5.5 | V |
| Band select: UKW, SW, MW, LW | $V_{\text {BS }}$ | 18 | V |
| AM, FM | $V_{\text {AM/FM }}$ | 5.5 | V |
| F | $I_{\mathrm{F}}$ | 5.5 | V |
| Input current amplifier | $I_{\text {DAM/FM }}$ | 700 | V |
| Output current amplifier | $T_{\mathrm{J}}$ | 140 | $\mu \mathrm{~A}$ |
| Junction temperature | $\mathrm{T}_{\text {stg }}$ | -40 to 125 | mA |
| Storage temperature range | $R_{\text {thSA }}$ | 65 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | C |
| Thermal resistance (system-air) |  |  | $\mathrm{K} / \mathrm{W}$ |

## Operating range

Supply voltage
Ambient temperature range
Resistance for charge pump current ${ }^{1}$ )
Input frequency input AM
Input frequency input FM
Prescaler factor LW/MW
Prescaler factor SW/UKW

| $V_{\mathrm{S}}$ | 4.5 to 5.5 | V |
| :--- | :--- | :--- |
| $T_{\text {amb }}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |
| $R_{1}$ | $>100$ | $\mathrm{k} \Omega$ |
| $f_{\text {iAM }}$ | 10 | MHz |
| $f_{\text {iFM }}$ | 120 | MHz |
| $N_{\text {LW/MW }}$ | $2 / 16383$ |  |
| $N_{\text {SW/UKW }}$ | $4097 / 16383$ |  |

[^6]Characteristics $\left(V_{S}=5 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

## Supply current

$L$ tuning voltage $V_{\text {tunAM }} / V_{\text {tunfM }}\left(I_{\text {DL }}=2.5 \mathrm{~mA}\right)$
H tuning voltage $V_{\text {tunAM }}\left(V_{\mathrm{S} 2}=32 \mathrm{~V}\right)$
$H$ tuning voltage $V_{\text {tunfm }}\left(V_{\mathrm{S} 2}=32 \mathrm{~V}\right)$
Sensitivity input AM ( $f=10 \mathrm{MHz}$ )
Sensitivity input FM ( $f=120 \mathrm{MHz}$ )
Input resistance input AM
( $f=10 \mathrm{MHz} ; V_{\text {iAMrms }}=100 \mathrm{mV}$ )
Input resistance input FM ( $f=120 \mathrm{MHz} ; V_{\text {IFMrms }}=100 \mathrm{mV}$ )
input capacitance, input AM/FM

## Inputs IFO, PLE, CPL

Upper threshold voltage
Lower threshold voltage
H input current
L input current

## BS outputs: UKW, SW, MW, LW

$\left(V_{\mathrm{pp}}=15 \mathrm{~V}\right)$
$\left(0.5 \mathrm{~V} \leqq V_{\mathrm{pp}}=15 \mathrm{~V}\right.$ )

## Oscillator output F

( $I_{\mathrm{FH}}=-100 \mu \mathrm{~A}$ )
( $I_{\mathrm{FL}}=100 \mu \mathrm{~A}$ )
Residual ripple of the tuning voltage
( $f=0-1 \mathrm{kHz}$, test bandwidth 10 Hz )
( $f=1-50 \mathrm{kHz}$, test bandwidth 100 Hz )
Charge pump output current AM/FM
( $R_{1}=130 \mathrm{k} \Omega, M=15$,
$I_{\mathrm{q} \text { AI }}$ tested against 2.5 V ) tristate

## Switching times

## IFO, PLE

Set-up time for enable
Set-up time for data
Hold time for enable
Hold time for data

## CPL

H pulse width
L pulse width

## F

H pulse width
L pulse width
$\mathrm{H} / \mathrm{L}$ transition time ( $\mathrm{C}_{\mathrm{L} 2}=10 \mathrm{pF}$ )
$\mathrm{L} / \mathrm{H}$ transition time ( $\mathrm{C}_{\mathrm{L} 2}=10 \mathrm{pF}$ )

|  | min | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ |  | 60 |  | mA |
| $V_{\mathrm{DL}}$ |  |  | 0.5 | V |
| $V_{\text {tunHAM }}$ | 30 |  |  | V |
| $V_{\text {tunHFM }}$ | 30 |  |  | V |
| $V_{\mathrm{iAMrms}}$ |  | 10 |  | mV |
| $V_{\mathrm{IFMms}}$ |  | 20 |  | mV |
| $R_{\mathrm{IAM}}$ |  | 1 |  | $\mathrm{k} \Omega$ |
| $R_{\mathrm{iFM}}$ |  | 0.5 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{i}}$ |  | 4 |  | pF |


| $V_{\mathrm{Su}}$ | 2.01) |  |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{SI}}$ |  |  | V |
| $I_{\mathrm{iH}}$ |  | $0.81)$ | V |
| $I_{\mathrm{iL}}$ |  | 8 | $\mu \mathrm{~A}$ |
| -50 | $\mu \mathrm{~A}$ |  |  |


| $I_{\mathrm{qH}}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{qL}}$ | 0.8 | 1.2 | 3.0 | mA |

$V_{\mathrm{qFH}}$
$V_{\mathrm{GFL}}$
$V_{\text {tunAM }}$
$V_{\text {tunfM }}$
$I_{\mathrm{qAI}}$
4.5

|  |  | $V$ |
| :--- | :--- | :--- |
| 5 | 0.7 | V |
| 1 |  | $\mu \mathrm{~V}$ |
| $\pm 500$ |  | $\mu \mathrm{~V}$ |
| $\pm 5$ |  | $n \mathrm{~A}$ |
|  |  | $n \mathrm{nA}$ |


| $t_{\mathrm{SE}}$ |  |
| :--- | :--- |
| $t_{\mathrm{SD}}$ |  |
| $t_{\mathrm{HE}}$ | $\left.\left.\begin{array}{l}0.3 \\ t_{\mathrm{HD}}\end{array}\left\|\begin{array}{l}0.4 \\ 3\end{array}\right\| \quad \right\rvert\, \begin{array}{l}\mu \mathrm{s} \\ \mu \mathrm{s} \\ \mu \mathrm{s} \\ \mu \mathrm{s}\end{array}\right]$ |


| $t_{\mathrm{CH}}$ |  |  |
| :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{CL}}$ | $\left\|\begin{array}{l}2 \\ 2\end{array}\right\|$ | $\left.\left\lvert\, \begin{array}{l}\mu \mathrm{s} \\ \mu \mathrm{s}\end{array}\right.\right)$ |


| $t_{\mathrm{FH}}$ | 200 |  |  |
| :--- | :--- | :--- | :--- |
| $t_{\mathrm{FL}}$ |  |  |  |
| $t_{\mathrm{FHL}}$ |  | 300 | ns |
| $t_{\mathrm{FLH}}$ |  |  |  |

[^7]
## Truth table

| Function | "IFO" | bit | Band select outputs |  |  | $f_{\text {ref }} / \mathrm{kHz}$ | Active <br> input | Active <br> output |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $2^{14}$ | $2^{15}$ | LW | MW | SW | UKW |  |  |
| LW | L | L | H | H | H | H | 0.5 | AM |
| MW | L | H | H | L | H | H | 0.5 | AI AM |
| SW | H | L | H | H | L | H | 0.5 | AM |
| UKW | H | H | H | H | H | L | 12.5 | AI |
|  |  |  |  | AI AM |  |  |  |  |
| AM | AI FM |  |  |  |  |  |  |  |

Pulse diagram


First shifted bit

## Pulse diagram

## Set-up and hold times

IFO

PLE

CPL

F


## Circuit description

The component contains a 14 bit programmable synchronous divider (\% P, \% M, \% S), which divides the frequency of a signal pending at input AM, or FM resp. by the factor $N=2 \ldots 16383$ (LW/MW), or $N=4097 \ldots 16383$ (SW/VHF). The buffered inputs AM and FM can be directly connected to the VCO via capacitors due to their own prevoltage generation.

The input sensitivity of the inputs is $10 \mathrm{mV}_{\mathrm{rms}}(\mathrm{AM})$ or $20 \mathrm{~V}_{\mathrm{rms}}$ ( FM ). The frequency divider input can be switched optionally to AM or FM per software switch. While the LW/MW signal is divided into a pure synchronous divider, the SW/VHF signal is divided into a modulo two divider followed by a synchronous divider. The shift register with latch, with a depth of 20 bits, is divided into 14 bits to store the divider ratio $N$ of the synchronous divider; 2 bits to control the four band select outputs (VHF, SW, MW, LW); 4 bits for the current multiplier to select the optimum current for the charge pump.

The divider ratio $N$, the band selection, as well as the information for the current multiplier are loaded into the 20 bit shift register via the serial data input IFO. First, the complement of the divider ratio, beginning with the least significant bit, is loaded in a binary encoded form. This is followed by the band select control bits SB0 und SB1 (refer to table), finished by the information bits for the current multiplier. During FM operation, they are loaded in binary encoded form beginning with the LSB, during which the bit sequence 0000 is not permissible. During AM operation, the complement of the information bit is loaded in binary encoded form beginning with the LSB, during which the bit sequence 1111 is not permissible. The information is loaded with the HL slope of the shift pulse CPL. Acceptance of the data at the IFO input can only take place during the H state of the enable input PLE. The 20 bit latch accepts the data from the shift register during the $L$ state of the enable input PLE. The component is equipped with its own crystal-controlled 4 MHz pulse oscillator.

A square-wave signal of 2 MHz derived from the pulse oscillator is available at output $F$, which can be used for the synchronization of peripheral devices (e.g. microprocessor). The output F is to be connected to ground in order to provide a high signal-to-noise ratio. The oscillator output signal ( $f_{\mathrm{OSC}}=4 \mathrm{MHz}$ ) is divided down to 0.5 kHz or 12.5 kHz respectively, by a switch-selectable reference divider (reference signal). The reference divider is switched by the same signal that also switches the inputs. The divided input signal is compared with the reference signal in a digital phase detector. If the falling edge of the divided input signal appears prior to the falling edge of the reference signal, the DOWN output of the phase detector goes into the H state for the duration of the phase difference. In the opposite case, the output UP goes into the L state. If both signals are in phase, the DOWN output remains in the $L$ state and output UP in the H state.

The outputs UP/DOWN control the two current sources $I^{+}$and $I^{-}$(charge pump). If output UP is in the L state, current source $I^{+}$is activated; if output DOWN is in the H state, current source $I^{-}$is in effect. If DOWN is in the $L$ state and UP is in the $H$ state, the charge pump output changes into a high-ohmic state (TRI STATE). The current pulses generated by the charge pump are integrated with the aid of an active low pass (external FET op amp with RC circuitry). The DC output signal of the low pass is available at the FET op amp output and serves as tuning voltage for the VCO. If there are minor requirements to be met regarding the signal-to-noise ratio, an internal amplifier with a series-connected external darlington transistor can be used instead of the external FET op amp. The output stage of the internal amplifier comprises a transistor with open-collector output. The external collector resistor can then be connected to voltages up to 30 V . The output transistor is dimensioned such that a voltage drop of 0.5 V occurs at a 2.5 mA collector current.

The component contains iwo separate charge pumps and two separate amplifiers. Only one charge pump is active at a time. The switch-over is achieved by the same signal that also switches the AM/FM inputs. Thus, separate low passes can be set up for AM and FM. The output current of both charge pumps (source current = sink current) is $M \times I . M$ is the multiplication factor that is given by the information bits for the current multiplier, $M$ being an integer and $1 \leq M \leq 15 . I$ is the basic current of the charge pump that is set by means of an external resistor between pin $I_{\text {ref }}$ and $V_{S}$. As the software monitors the current, a fast transient response of the PLL during band limit peaks and range changes (recharging the low pass) can be achieved, as well as a high signal-to-noise ratio in the steady state. The delay time between phase detector input and charge pump output is typically 20 ns . The phase detector with charge pump gain depends on the selected charge pump output current and is calculated as follows:

$$
K_{\mathrm{D}}=\frac{2 I}{4 \pi}\left[\frac{\mu \mathrm{~A}}{\mathrm{rad}}\right] .
$$

The wiring of the charge pump output Al has to ensure that the DC voltage value at the output varies only between 1.2 V and 3.8 V (e.g. by applying a reference voltage of approx. 2.5 V when using the external operational amplifier. The band select outputs contain current drains ( $I_{\mathrm{q}}=0.8$ to 3.0 mA ) with open collectors, in order to be able to switch voltages greater than the supply voltage of the component ( 5 V ). Thus the transistors, operating as band select switches, can be directly driven without current limiting resistors (refer to application circuit).

During operation, pin 2 (N.C.) must be connected to ground.

## Supplements to the circuit description

Relationship between IFO bits of current multiplier and multiplication factor for the output current of the charge pump.

| IFO BIT |  |  | Multiplication <br> factor $M$ <br> FM | Multiplication <br> factor $M$ <br> AM |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $2^{16}$ | $2^{17}$ | $2^{18}$ | $2^{19}$ | 0 | 15 |
| L | L | L | L | 1 | 14 |
| H | L | L | L | 1 | 13 |
| L | H | L | L | 2 | 12 |
| H | H | L | L | 3 | 11 |
| L | L | H | L | 4 | 10 |
| H | L | H | L | 5 | 9 |
| L | H | H | L | 6 | 8 |
| H | H | H | L | 7 | 7 |
| L | L | L | H | 8 | 6 |
| H | L | L | H | 9 | 5 |
| L | H | L | H | 10 | 4 |
| H | H | L | H | 11 | 3 |
| L | L | H | H | 12 | 2 |
| H | L | H | H | 13 | 1 |
| L | H | H | H | 14 | 0 |
| H | H | H | H | 15 |  |

## Pin configuration

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | EV AM | Amplifier input AM |
| 2 |  | N.C. |
| 3 | AI AM | Charge pump output AM |
| 4 | FM | Signal input VHF |
| 5 | AM | Signal input SW/MW/LW |
| 6 | VS | Supply voltage |
| 7 | Q2 | Crystal |
| 8 | Q1 | Crystal |
| 9 | UKW | Band select output VHF |
| 10 | LW | Band select output LW' |
| 11 | F | Oscillator output |
| 12 | MW | Band select output MW |
| 13 | SW | Band select output SW |
| 14 | IFO | Data input |
| 15 | CPL | Shift register input |
| 16 | PLE | Enable input for shift register |
| 17 | GND | Ground |
| 18 | $I_{\text {ref }}$ | Current adjustment for charge pump |
| 19 | Vun | Tuning voltage FM |
| 10 | EV FM | Amplifier input FM |
| 21 | AI FM | Charge pump output FM |
| 22 | V tun AM | Tuning voltage AM |

## Block diagram



## Circuitry of inputs and outputs (schematic)

Band select outputs (BS)


Test circuit for residual ripple of the FM tuning voltage


[^8]
## Test circuit for charge pump output current



To activate the "charge pump", there must be a difference between the frequency of the $A M / F M$ inputs and the frequency of the $\mu \mathrm{C}$.


1) Double FET operating amplifier: MC 34002 , CA 3240 , TL 082 , LF 353 or similar types.
2) The filter values must be matched to the actual tuner by the user.

The SDA 2131 includes a static display driver for 16 LEDs featuring a 10 mA output current, each. The serial data interface enables a simple connection to the microcomputer.

## Features

- Integrated load resistances, thus few external components are required
- Number of LEDs software-selectable
- Blanking capability through DC-controlled input
- Simple connection to a microcomputer


## Maximum ratings

Supply voltage range Input voltage range Output voltage range (outputs blocked)
(pins 1 to 3,9 to 16,18 to 22)
Input voltage $C$ range
Junction temperature
Storage temperature range
Thermal resistance(system-air)

| $V_{\text {S7 }}$ | -0.3 to 7 | V |
| :--- | :--- | :--- |
| $V_{\text {I4,5,6 }}$ | -0.3 to 7 | V |
| $V_{\mathrm{aH}}$ | -0.3 to 7 | V |
| $V_{\mathrm{CB}}$ | -0.3 to $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{I}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ | 65 | $\mathrm{~K} / \mathrm{W}$ |

The anode voltage of the LEDs and the number of simultaneously active outputs should be selected so that a total power dissipation of 800 mW in the IC is not exceeded.

## Operating range

Supply voltage range
Ambient temperature range

| $V_{\text {S7 }}$ | 4.5 to 5.5 |
| :--- | :--- |
| $T_{\text {amb }}$ | 0 to 70 |

$\left\lvert\, \begin{aligned} & \mathrm{V} \\ & \\ & \\ & \\ & \\ & \\ & \mathrm{C}\end{aligned}\right.$

Characteristics $\left(V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

Supply current (all LEDs ON)
( $I_{\mathrm{q}}=10 \mathrm{~mA}$ )
Quiescent current
( $I_{\mathrm{q}}=0 ; \mathrm{C}=$ " L ")
Switching voltage
H input current
( $\mathrm{V}_{\mathrm{H}}=5.5 \mathrm{~V}$ )
L input current
( $V_{\mathrm{L}}=0.4 \mathrm{~V}$ )
Output current ( $\mathrm{V}_{\mathrm{q}}=2.9 \mathrm{~V}$ )
(pins 1 to 3,9 to 16,18 to 22)
Output leakage current ( $V_{\mathrm{q}}=V_{\mathrm{S}}$ )
(pins 1 to 3,9 to 16, 18 to 22)
Switching voltage $C$
H input current $C$
( $\mathrm{V}_{\mathrm{H} 8}=5 \mathrm{~V}$ )
L input current C
( $\mathrm{V}_{\mathrm{L} 8}=0 \mathrm{~V}$ )
$H$ input current $C$
(at switching voltage)

## Switching times

| CLK (pin 5) | H pulse width <br> L pulse width <br> Set-up time |
| :--- | :--- |
| D (pin 4) | Hold tive <br> Set-up time |
| E (Pin 6) | Hold time <br> H pulse width <br> L pulse width |
| A Set-up time |  |


|  | min | typ | max |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S} 7}$ |  | 10 | 15 | mA |
| $I_{\mathrm{S} 7}$ |  | 2.5 | 3.5 | mA |
| $V_{\mathrm{S} 4,5,6}$ | 0.8 | 1.4 | 2.0 | V |
| $I_{\mathrm{H} 4,5,6}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| $-I_{\mathrm{L} 4,5,6}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{q}}$ | 8 | 10 | 12.5 | mA |
| $I_{\mathrm{qI}}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $V_{\mathrm{S} 8}$ | 1.5 | 2.1 | 2.7 | V |
| $I_{\mathrm{H} 8}$ |  | 0.6 | 0.9 | mA |
| $-I_{\mathrm{L} 8}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{H} 8}$ |  |  | 15 | $\mu \mathrm{~A}$ |



## Circuit description

A serial interface consisting of data input $D$, enable input $E$, and clock input CLK, to connect the IC to a microprocessor. The 16 bit information (" H " at input D corresponds to the current flow at outputs A1 to A16) is loaded into a 16 bit shift register via the serial data input, beginning with LSB. Data transfer is initiated by the HL slope of the clock pulse at CLK. The data transfer D can take place only during the H state of the enable input E . A buffer accepts the data from the shift register during the HL slope of the enable input. The buffer directly drives the outputs A1 to A16.
The output is limited by an internal resistor of $290 \Omega$.
Through input $C$ the outputs can be switched off ( $V_{C 8}=0 \mathrm{~V}$ ).
The inputs D, E, and CLK, and the input C are TTL-compatible.

## Block diagram



Internal circuitry
of an output $\mathrm{A}:$

## Pulse diagram



Memory contents after the falling edge of E
LSB
MSB
LHHLLHHLLHLLLLHL
The first information shifted to D with CLK is displayed at A1.

Pulse diagram


## Application circuit 1

2 digit 7-segment display


## Application circuit 2

Point display (1 of 16 diodes illuminated)


## Pin configuration

| Pin No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | A14 | Output 14 for LED cathode |
| 2 | A15 | Output 15 for LED cathode |
| 3 | A16 | Output 16 for LED cathode |
| 4 | D | Input for data |
| 5 | CLK | Input for clock |
| 6 | E | Input for enable |
| 7 | $V_{S}$ | Supply voltage |
| 8 | C | Input for blanking |
| 9 | A1 | Output 1 for LED cathode |
| 10 | A 2 | Output 2 for LED cathoude |
| 11 | A3 | Output 3 for LED cathode |
| 12 | A4 | Output 4 for LED cathode |
| 13 | A5 | Output 5 for LED cathode |
| 14 | A6 | Output 6 for LED cathode |
| 15 | A7 | Output 7 for LED cathode |
| 16 | A8 | Output 8 for LED cathode |
| 17 | GND | Ground |
| 18 | A9 | Output 9 for LED cathode |
| 19 | A10 | Output 10 for LED cathode |
| 20 | A11 | Output 11 for LED cathode |
| 21 | A12 | Output 12 for LED cathode |
| 22 | A13 | Output 13 for LED cathode |

The SDA 2208 is designed as a remote control transmitter for direct driving of infrared transmitter diodes. The instructions are generated by an input matrix (i.e. keyboard) in the form of biphase codes. Distributed over 8 levels, there are a max. of 512 instructions available.

## Maximum ratings

Supply voltage range
Matrix rows
Matrix columns
Programming pin (PPIN)
Oscillator input (CLKI)
Infrared output (IRA)
inhibiṭed
in operation
Junction temperature
Storage temperature range
Thermal resistance
(system-air)

## Operating range

Supply voltage
Ambient temperature
Oscillator frequency

|  |  |  |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 to 10.5 | V |
| $V_{\text {row }}$ | -0.3 to $U_{\mathrm{S}}$ | V |
| $V_{\text {col }}$ | -0.3 to $U_{\mathrm{S}}$ | V |
| $V_{\text {pp }}$ | -0.3 to $U_{\mathrm{S}}$ | V |
| $V_{\text {iosc }}$ | -0.3 to 2 | V |
|  |  |  |
| $V_{\mathrm{q}}$ | -0.3 to 10.5 | V |
| $V_{\mathrm{q}}$ | -0.3 to 8 | V |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 60 | $\mathrm{~K} / \mathrm{W}$ |

$V_{\mathrm{S}}=7 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Current consumption*)
transmitting phase
standby mode
Output current IRA $2 \mathrm{~V}<\mathrm{V}_{2}<6 \mathrm{~V}$

Connecting resistance (row-column or column-PPIN)

| $V_{\mathrm{S}}$ | 4 to 10 <br> $T_{\mathrm{A}}$ <br> $f_{\mathrm{CLK}}$ | 0 to 70 |
| :--- | :--- | :--- |
| 430 to 530 | ${ }^{\circ} \mathrm{C}$ |  |
|  | kHz |  |

## Characteristics

(row-colualimor comatm-rriv)

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $I_{\mathrm{S}}$ |  | 19 |  | mA |
| $I_{\mathrm{S}}$ |  | $<1$ | 10 | $\mu \mathrm{~A}$ |
| $I_{2}$ | 500 | 900 | 1000 | mA |
| $R_{\text {rowcol }}$ |  |  | 500 | $\Omega$ |

[^9]Pin description

| Pin | Function |
| :--- | :--- |
| 1 | GND |
| 2 | Output IRA |
| 3 | Supply voltage $V_{s}$ |
| 4 | R2 |
| 5 | R7 |
| 6 | R1 |
| 7 | R6 |
| 8 | R8 |
| 9 | R4 |
| 10 | R3 |
| 11 | R5 |
| 12 | PPIN |
| 13 | CH |
| 14 | CE |
| 15 | CB |
| 16 | CC |
| 17 | CG |
| 18 | CD |
| 19 | CF |
| 20 | Oscillator input CLKI |

## Description of functions

## Voltage supply

Voltage consumption ceases in the quiescent state and is activated subsequent to connecting the component's matrix. When the matrix is disconnected, the IC automatically completes the message and returns into the quiescent state.

## Clock input

The clock input is equipped with a ceramic resonator. This resonator oscillates with its parallel resonace. In addition, the clock signal can be injected at pin CLK I. The oscillator can be also operated by using an LC circuit with an isolating capacitor.

## Input matrix

The matrix is comprised of 8 rows and 8 columns. Column $A$ is used as supply voltage $V_{s}$. In order to transmit a message, the respective rows and columns have to be connected. The sender is switched on and a message is output. The length of the message depends on the duration of the matrix connection. A message is comprised of a start instruction, a variable number of information instructions (depending on the duration of the matrix connection) and an end instruction.

## Programming via PPIN

The programming pin is used to provide access to all instruction sets or 512 instructions since the $8 \times 8$ matrix limits the use to one instruction set or 64 different instructions. By subdividing the instruction sets into 8 levels of 64 instructions each, a specific level can be selected by either keeping the PPIN open or by combining it with one of the seven column inputs (SPB to SPH). When connecting PPIN with one column alone, the standby supply current $I_{\mathrm{S}}$ does not increase.

## Safety features against incorrect operation

As a prerequisite for an error-free message output with at least one information instruction, the matrix connection has to be free of interferences and its clock-frequency-dependent, minimal duration should be approx. 60 ms at a clock frequency of 500 kHz . The applied integrated circuit is equipped with a preventive mechanism (key bouncing) against erroneous outputs, which automatically resets the circuit during each detected interference. Equally, operating errors caused by connecting more than one row and one column are detected. The message will be ended through continuous transmitting of end instructions. Operating errors can be cancelled only by disconnecting all matrix connections. The level selection key (PPIN function) will be effective only if it is pressed prior to or simultaneously with the matrix key. Also, a simultaneous pressing of several selection keys has the same effect on the message as an erroneous matrix operation. The protective mechanism becomes effective at $V_{S} \geq 6 \mathrm{~V}$.

## Composition of a message

Subsequent to switch-on, the instruction No. 511 (10-bit word length with start bit) is output as start instruction to indicate to the receiver the onset of transmission. Depending on the duration of the matrix connection, a series of identical instructions will follow. If a message is ended by disconnecting the matrix connection, not more than one additional information instruction will be issued to be followed immediately by the end instruction. This end instruction is identical with the start instruction.

## Instruction structure

Each instruction consists of a presignal, an infrared pause, a start bit and 9 information bits. During the duration of the presignal ( $256 /$ fCLK), the receiver performs a simple amplitude adjustment of the input amplifier.
The infrared pause appears between the end of the presignal and the onset of the start bit. Again, the receiver is provided with enough time to recognize transmission distortions based on the limits of the transmission range.

The start bit has been permanently programmed as :1: and is used as synchronization support for the receiver.

The bit structure has been illustrated in the pulse diagram.

## Output driver stage

The fully integrated driver stage enables the direct connection of the infrared transmitter diodes to the infrared output IRA. The diode current is maintained at a constant level within a defined range to stabilize the transmitting power of the infrared diodes.

## Pulse diagrams

## Basic operating process


for 500 kHz
$\mathrm{b}=60.928 \mathrm{~ms}$
$\mathrm{c}=26.624 \mathrm{~ms}$
$\mathrm{d}=177.664 \mathrm{~ms}$
a) bounce
b) minimum key operating time to complete message with one information instruction
c) delay between the on-set of interference-free matrix connection and begin of message transmission
d) message with one information instruction
e) message with several identical information instruction

## Composition of message


for 500 kHz
$a=c=f=13.312 \mathrm{~ms}$
b $=19.968 \mathrm{~ms}$
$\mathrm{d}=\mathrm{e}=177.76 \mathrm{~ms}$
a) start instruction 10 bits
b) time interval between start and information instruction
c) information instruction 10 bits
d) time interval between identical information instruction
e) time interval between information and end instruction
f) end instruction 10 bits

The timespan of an interference-free matrix connection determines the number of identical information instructions.

## Pulse diagrams

## Instruction structure in biphase code



Time duration single bit e: $\quad 512 / f_{\text {CLK }}$
presignal V : $\quad 256 / f_{\text {CLK }}$
infrared pause: $5 \times 256 / f_{\text {CLK }}$
start bit $S$ is always 1
bits $A$ to $I$ are addressable

Structure of the modulated half bit (as well as the presignal)

$a=c=4 / f_{C L K}$
$b=16 / f_{\text {CLK }}$
$\mathrm{d}=256 / f_{\text {CLK }}$
16 pulses per half bit

The $H$ signal indicates a constant current source at $Q_{I R A}$. The infrared transmitter diode is then active.

## Block diagram



Since the infrared transmitter diodes have to be driven with pulse currents of approx. 1 A , the following has to be complied with during the layout of the PC board:

1) The smoothing capacitor between $V_{S}$ and ground should be located as closely as possible to the pins of the IC.
2) The supply line to the transmitter diodes is not to cause cross-talk in the key matrix.
3) No residual currents are to flow over the connection ceramic oscillator/ground pin.

Truth table

| No. of the instruction | Matrix connection row - column | Binary code IRA information instruction ABCDEFGHI |
| :---: | :---: | :---: |
| 0 | 1A | 000000000 |
| 1 | 1B | 100000000 |
| 2 | 1C | 010000000 |
| 3 | 1D | 110000000 |
| 4 | 1E | 001000000 |
| 5 | 1F | 101000000 |
| 6 | 1G | 011000000 |
| 7 | 1H | 111000000 |
| 8 | 2A | 000100000 |
| 9 | 2B | 100100000 |
| 10 | 2C | 010100000 |
| 11 | 2D | 110100000 |
| 12 | 2E | 001100000 |
| 13 | 2F | 101100000 |
| 14 | 2G | 011100000 |
| 15 | 2H | 111100000 |
| 16 | 3A | 000010000 |
| 17 | 3B | 100010000 |
| 18 | 3C | 010010000 |
| 19 | 3D | 110010000 |
| 20 | 3E | 001010000 |
| 21 | 3F | 101010000 |
| 22 | 3G | 011010000 |
| 23 | 3H | 111010000 |
| 24 | 4A | 000110000 |
| 25 | 4B | 100110000 |
| 26 | 4C | 010110000 |
| 27 | 4D | 110110000 |
| 28 | 4E | 001110000 |
| 29 | 4F | 101110000 |
| 30 | 4G | 01111100000 |
| 31 | 4H | 111110000 |
| 32 | 5A | 000001000 |
| 33 | 5B | 100001000 |
| 34 | 5C | 010001000 |
| 35 | 5D | 110001000 |
| 36 | 5E | 001001000 |
| 37 | 5F | 101001000 |
| 38 | 5G | 011001000 |
| 39 | 5H | 111001000 |
| 40 | 6A | 000101000 |

Truth table (cont'd)

| No. of the instruction | Matrix connection row - column | Binary code IRA information instruction ABCDEFGHI |
| :---: | :---: | :---: |
| 41 | 6B | 100101000 |
| 42 | 6C | 010101000 |
| 43 | 6D | 110101000 |
| 44 | 6E | 001101000 |
| 45 | 6F | 101101000 |
| 46 | 6G | 011101000 |
| 47 | 6 H | 111101000 |
| 48 | 7A | 000011000 |
| 49 | 7B | 100011000 |
| 50 | 7C | 010011000 |
| 51 | 7D | 110011000 |
| 52 | 7E | 001011000 |
| 53 | 7F | 101011000 |
| 54 | 7G | 011011000 |
| 55 | 7H | 111011000 |
| 56 | 8A | 000111000 |
| 57 | 8B | 1 P 0111000 |
| 58 | 8C | 010111000 |
| 59 | 8D | 110111000 |
| 60 | 8E | 001111000 |
| 61 | 8F | 101111000 |
| 62 | 8G | 0111111000 |
| 63 | 8 H | 111111000 |


|  | G | H | I |
| :--- | :--- | :--- | :--- |
|  | Instruction 0 to $63:$ PPIN free | 0 | 0 |
| 0 |  |  |  |
| Instruction 64 to 127: PPIN connected with CB | 1 | 0 | 0 |
| Instruction 128 to 191: PPIN connected with CC | 0 | 1 | 0 |
| Instruction 192 to 255: PPIN connected with CD | 1 | 1 | 0 |
| Instruction 256 to 319: PPIN connected with CE | 0 | 0 | 1 |
| Instruction 320 to 383: PPIN connected with CF | 1 | 0 | 1 |
| Instruction 384 to 447: PPIN connected with CG | 0 | 1 | 1 |
| Instruction 448 to 511: PPIN connected withCH | 1 | 1 | 1 |

In every instruction set, the assignment instruction - matrix connection (row - column) is analogous to the group 0 to 63 .

## Example:

Instruction 64 is generated, when PPIN is connected with CB, and R1 with CA.

## Preliminary data

DIP 8
The IC has been designed for application in TV receivers using the frequency control of the frequency synthesis rough copy concept. It includes a pre-amplifier and an ECL pre-scaler with a 1:64 scaling rate and symmetrical ECL push-pull outputs. The operating range of the IC extends to an input frequency of 1.3 GHz .

- Minimal current consumption
- High input sensitivity


## Maximum ratings

Supply voltage
Input voltage
Output voltage
Output current
Junction temperature
Storage temperature range
Thermal resistance:
System-air

| $V_{\mathrm{s}}$ | -0.3 to 6 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{iL}, 3}$ | 2.5 | $V_{\mathrm{PP}}$ |
| $V_{\mathrm{G} 6,7}$ | $V_{\mathrm{S}}$ | V |
| $-I_{\mathrm{q} 6,7}$ | 10 | mA |
| $T_{\mathrm{i}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | 40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |
| $R_{\text {thSA }}$ | 115 | KW |

## Range of operation

Supply voltage
Input frequency
Ambient temperature range

|  |  |  |
| :--- | :--- | :--- |
|  |  |  |
| $V_{\mathrm{S}}$ | 4.5 to 5.5 | V |
| $f$ | 70 to 1300 | MHz |
| $T_{\text {amb }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics ( $\left.V_{S}=4.5-5.5 \mathrm{~V} ; T_{\mathrm{amb}}=0-70^{\circ} \mathrm{C}\right)$
Current consumption
inputs blocked,
outputs free
Output voltage shift
(at each output)
$C_{\mathrm{L}} \leq 15 \mathrm{pF}$
$C_{\mathrm{L}}=60 \mathrm{pF}$
Input level
("Input sensitivity")
70 MHz
80 MHz
120 MHz
250 MHz
600 MHz
1000 MHz
1100 MHz
1200 MHz
1300 Mhz

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| Is |  | 23 | 29 | mA |
| $V_{q}$ |  |  |  |  |
|  | $\begin{aligned} & 0.5 \\ & 0.35 \end{aligned}$ | 1 | 1.2 | $\begin{aligned} & \mathrm{dBm} \\ & \mathrm{dBm} \end{aligned}$ |
| $V_{1}$ |  |  |  |  |
|  | -26 |  | 3 | dBm |
|  | -27 |  | 3 | UBTin |
|  | -30 |  | 3 | dBm |
|  | -32 |  | 3 | dBm |
|  | -27 |  | 3 | dBm |
|  | -27 |  | 3 | dBm |
|  | -27 |  | 3 | dBm |
|  | -21 |  | 3 | $\mathrm{dBm}$ |
|  | -15 |  | 3 | dBm |

## Circuit description

The pre-amplifier of the IC features symmetrical push-pull outputs. If one of the signal inputs is in an asymmetrical driving mode the other input should be grounded by a capacitor ( -1.5 nF ) with low series inductivity. The pre-scaler of the IC consists of several status controlled master slave flip flops with a 1:64 scaling rate.
The asymmetrical push-pull outputs of the pre-scaler have been designed with an internal resistance of $500 \Omega$ each. The DC voltage level of the outputs is connected to the supply voltage $V_{\mathrm{S}}$ (output "high" $=V_{\mathrm{S}}$ ). The typical shift is $1 \mathrm{~V}_{\mathrm{PP}}$.

## Pin configuration

| Pin-No. | Function |
| :--- | :--- |
| 1 | N.C. |
| 2 | Input I1 |
| 3 | Input I2 |
| 4 | Ground |
| 5 | N.C. |
| 6 | Output Q2 |
| 7 | Output Q1 |
| 8 | Supply voltage $V_{S}$ |

Block diagram


Test and measurement circuits

## Signal generator calibration



## Test circuit 1

Capacitive load definition for output voltage swing measurement:
$\mathrm{C}_{\text {Load }}+$ capacities of the measurement devices $=15 \mathrm{pF}$
( 60 pF )

Typical input sensitivity of pre-scaler
$V_{\mathrm{S}}=5 \mathrm{~V}$; $T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$


## Preliminary data

DIP 8

## Features

- Word-organized programmable nonvolatile memory in n-channel floating-gate technology
- $128 \times 8$ bit organization
- Supply voltage 5 V
- A total of three lines between control processor and the E2PROM for data transfer and chip control
- Data (8 bits), address (7 bits), and control information input (1 bit) as well as serial data output
- More than $10^{4}$ reprogramming cycles per address
- Data retention in excess of 10 years (operating temperature range)
- Unlimited number of reads without refresh
- Erase and write in 10 ms


## Maximum ratings

Supply voltage range
Input voltage range
Power dissipation
Storage temperature range
Thermal resistance (system-air)

|  |  |  |
| :--- | :--- | :--- |
| $V_{\mathrm{VD}}$ | -0.3 to 6 | V |
| $V_{i}$ | -0.3 to 6 | V |
| $P_{\mathrm{V}}$ | 40 | mW |
| $T_{\mathrm{stg}}$ | -40 to 125 |  |
|  |  |  |
|  |  |  |
| $R_{\text {thSA }} \mathrm{C}$ | 100 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Ambient temperature

| $V_{\mathrm{DD}}$ | 4.75 to 5.25 <br> $T_{\mathrm{A}}$ | 0 to 70 |
| :--- | :--- | :--- |

## Static characteristics

Supply voltage
Supply current
Inputs
$\mathrm{D}, \Phi, \overline{\mathrm{CE}}$
$V_{\mathrm{H}}=5.25 \mathrm{~V}$
Data output D (open drain)
$V_{\mathrm{L}}=0.8 \mathrm{~V}$
$V_{\mathrm{H}}=5.25 \mathrm{~V}$
Ciock puise $\bar{\Phi}$
High duration
Low duration
before/after $\Phi_{H}$
before/after CE transition
before/after D change

## Data D

before/after $\Phi$ trailing edge
Time between rising and trailing edge
$\overline{\mathrm{CE}}$ referenced to D
Erase time
Write time

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{D D} \\ & I_{D D} \end{aligned}$ | 4.75 | 5 |  | V mA |
| $V_{L}$ |  |  | 0.8 | v |
| $\begin{aligned} & V_{\mathrm{H}} \\ & I_{\mathrm{H}} \end{aligned}$ | 2.4 |  | 10 | V $\mu \mathrm{A}$ |
| $\begin{aligned} & I_{\mathrm{L}} \\ & I_{\mathrm{H}} \end{aligned}$ |  |  | 0.5 10 | ${ }_{\mu \mathrm{A}} \mathrm{A}$ |
| $\Phi_{\text {H }}$ | 2.5 |  | 60 | $\mu \mathrm{s}$ |
| $\Phi_{\mathrm{L}}$ | 5 |  |  | $\mu \mathrm{s}$ |
| $\stackrel{\Phi_{L}}{\Phi_{\mathrm{L}}}$ |  |  |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| ${ }^{D_{H}}$ | 2.5 2.5 |  |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| $\Delta t$ | 2.5 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {er }}$ | 10 |  | 20 | ms |
| $t_{\text {wr }}$ | 10 |  | 20 | ms |

## Data transfer and chip control

The total data transfer between the control processor and the E2PROM requires three lines, each of which has several functions:

## a) Data line $D$

- bidirectional serial data transfer
- serial address input
- clocked input of control information
- direct control input
b) Clock line $\Phi$
- data, address, and control bit input
- data output
- start of readout with transfer of data from memory into shift register and/or start of data change during reprogramming
c) Chip enable line $\overline{C E}$
- chip reset and data input (active high)
- chip enable (active low)

Prior to chip enable, the data, address, and control information is clocked via the bidirectional data bus. During the reprogramming and read process, this data is retained in the shift register up to the second clock pulse. The following data formats must be entered:
a) Read memory: one 8-bit control word comprising:
-7 address bits A0 to A6 (A0 goes first as LSB)
-1 control bit, $S B=$ " 0 ", after A6
b) Reprogram memory: (erase and/or write operation)

16-bit input information comprising:
-8 bits, D 0 to D 7 new memory information (D0 goes first as LSB)
-7 bits, A0 to A 6 address information (A0 as LSB goes first after D7)
-1 bit, control information, $S B=$ " 1 ", after $A 6$

## Read (figure 1)

Subsequent to data input and with $\mathrm{SB}=$ " 0 ", the read process of the selected word address is started when CE changes from " 1 " to " 0 ". The information on the data line is not effective during chip enable.

With the first clock pulse after $\overline{\mathrm{CE}}=$ " 0 ", the data word of the selected memory address is transferred into the shift register. After the first $\Phi$ pulse has ended, the data output becomes low in impedance and the first data bit can be read at the data pin. During each additional clock pulse, a data bit is shifted to the output. The data line returns to highimpedance mode when CE transitions from " 0 " to " 1 ".

## Reprogramming (figure 2)

A full reprogramming process comprises an erase and a subsequent write process. During the erase process, all bits of the selected word are set to the " 1 " state. During a write process, the " 0 " states are set according to the information in the shift register.
The reprogramming process is started after data input during chip enable when the information $\mathrm{SB}=$ " 1 " is available in the relevant cell of the shift register. The selection of an erase or write process depends on the information on data line D during chip enable.
An erase process in the "1" state requires a " 1 " at the data input when $\overline{\mathrm{CE}}$ transitions to low. Similarly, a write process in the " 0 " state requires that a " 0 " be present on the data line during chip enable.

To start the programming process, a start pulse must be present at clock input $\Phi$. The control information on D must remain stable up to the rising edge of the start pulse. The active data change begins with the trailing edge of the start pulse. The programming process is ended by terminating chip enable, that is, when $\overline{\mathrm{CE}}=$ " 1 ".
The reprogramming of a word begins during the start and execution of the erase process. The erase process is ended when $\overline{\mathrm{CE}}=$ " 1 ". The control bit $\mathrm{SB}=$ " 1 " also required for the write process remains stable in the shift register after the erase process is terminated. The writing of the selected word, therefore, requires nothing more than changing data line D from " 1 " to " 0 ", enabling the chip again with $\overline{C E}=$ " 0 " and starting the data change with the start pulse.

The erase and write processes can be performed separately. In order to ensure a uniform "1" state for all eight bits of the selected memory address during the erase process, a data word with eight times " 1 " must be entered prior to the erase process. When writing a word which was not erased previously, the " 0 " states of old and new information are added up.

## Reset

A non-selected memory is automatically in the reset state due to $\overline{\mathrm{CE}}=$ " 1 ". All flipflops of the process control are reset. However, the information in the shift register is retained and changed only by shifting the data. The rest state is also set by on-chip circuitry during memory power on.

## Pin description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{S S}$ | GND |
| 2 | CE | Chip enable |
| 3 | $V_{\text {DD }}$ | Supply voltage 5 V |
| 4 | $D$ | Data input/output |
| 5 | $\Phi$ | Clock input |
| 6 |  | N.C. |
| 7 | TP | Test input, at $V_{\text {SS }}$ |
| 8 | TG | Test input, remains open |

## Read cycle (1-Kbit E²PROM)



Figure 1

Reprogramming cycle (1-Kbit E2PROM)


Figure 2

## Preliminary data

DIP 8

## Features

- Word-organized programmable nonvolatile memory in n-channel floating-gate technology (E2PROM)
- $128 \times 8$ bit organization
- Supply voltage 5 V
- Serial 2-line bus for data input and output ( $I^{2} \mathrm{C}$ bus)
- Reprogramming mode, 15 ms erase/write cycle
- Reprogramming by means of on-chip control (without external control)
- Data retention in excess of 10 years
- More than $10^{4}$ reprogramming cycles per address


## Maximum ratings

Supply voltage range Input voltage range Power dissipation Storage temperature range

Thermal resistance (system-air)

| $V_{\text {DD }}$ | -0.3 to 6 | V |
| :--- | :--- | :--- |
| $V_{i}$ | -0.3 to 6 | V |
| $R_{V}$ | 50 | mW |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |
| $R_{\text {thSA }}$ | 100 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Ambient temperature

| $V_{D D}$ | 4.75 to 5.25 <br> $T_{A}$ | 0 to 70 |
| :--- | :--- | :--- |

## Characteristics

Supply voltage
Supply current
Inputs SCL/SDA
Low level
High level
High current $\left(V_{\text {IH }}=V_{\text {DD max }}\right)$

Output SDA
Low current ( $V_{\mathrm{QL}}=0.4 \mathrm{~V}$ )
Leakage current ( $\left.V_{Q H}=V_{D D \max }\right)$
Inputs CSO, CS1, CS2/TP

## High current

Clock frequency
Reprogramming duration (erasing and writing) Input capacity Full erase duration (test mode full erase)

|  | $\min$ | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{\mathrm{DD}} \\ & I_{\mathrm{DD}} \end{aligned}$ | 4.75 |  | $\begin{aligned} & 5.25 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| $V_{\text {IL }}$ |  |  | 1.5 | V |
| $V_{1 H}$ | 3.0 |  | $V_{\text {DD }}$ | A |
| $I_{1 H}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\begin{aligned} & I_{\mathrm{QL}} \\ & I_{\mathrm{QH}} \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 10 \end{aligned}$ | $\underset{\mu \mathrm{A}}{\mathrm{~mA}}$ |
| $V_{\text {IL }}$ |  |  | 0.2 | V |
| $V_{1 H}$ | 4.5 |  | $V_{\text {D }}$ | V |
| $I_{1 H}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $f_{\text {SCL }}$ <br> $t_{\text {prog }}$ |  | 15 | 100 30 | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{~ms} \end{aligned}$ |
| $C_{1}$ $t_{\text {er }}$ |  |  | 10 50 | pF <br> ms |
|  |  |  |  |  |

## $\mathbf{I}^{2} \mathrm{C}$ bus interface (figures 1 and 2)

The $1^{2} \mathrm{C}$ bus is a bidirectional 2 -line bus for the transfer of data between various integrated circuits. It consists of a serial data line SDA and a serial clock line SCL. Both lines require an external pull-up resistor to $V_{D D}$ (open drain output stages).
The possible operational states of the $I^{2} \mathrm{C}$ bus are shown in figure 1. In the quiescent state, both lines SDA and SCL are high, i.e. the output stages are disabled. As long as SCL remains " 1 ", information changes on the data bus indicate the start or the end of a data transfer between two components. The transition on SDA from " 1 " to " 0 " is a start condition, the transition from " 0 " to " 1 " a stop condition. During a data transfer the information on the data bus will only change while the clock line SCL is " 0 ". The information on SDA is valid as long as SCL is " 1 ".

In conjunction with an $I^{2} \mathrm{C}$ bus system, the memory component can operate as a receiver, and as a transmitter (slave receiver/listener, or slave transmitter/talker). Between a start and a stop condition, information is always transmitted in byte-organized form ( 8 bits). Between the trailing edge of the eighth transmission pulse and a ninth acknowledge clock pulse, the memory component sets the SDA line to low as a confirmation of reception, if the chip select conditions have been met. During the output of data, the data output becomes high in impedance if the master receiver leaves the SDA line high during the acknowledge clock pulse.
The signal timing required for the operation of the $1^{2} \mathrm{C}$ bus is summarized in figure 2 (high-speed mode).

## Control functions of the $I^{2} \mathrm{C}$ bus

The memory component is controlled by the controller (master) via the $1^{2} \mathrm{C}$ bus in two operating modes: read-out cycle, and reprogramming cycle, including erase and write to a memory address. In both operating modes, the controller, as transmitter, has to provide 3 bytes and an additional acknowledge clock pulse to the bus after the start condition. A rapid read mode enables the reading of data immediately after the slave address has been input. During a memory read, at least eight additional clock pulses are required to accept the data from the memory, before the stop condition may follow. In the programming case, the active programming process is only started by the stop condition after data input.

With a 3-bit chip select word (CS0, CS1, CS2) it is possible for the user to individually address 8 memory components connected in parallel. Chip select is achieved when the three control bits logically correspond to the selected conditions at the three select inputs CS0, CS1, CS2.

## Memory read

After the input of the first two control words and 18 SCL pulses, a resetting of the start condition and the input of a third control word, the memory is set ready to read. During acknowledge clock nine, the memory information is transferred in parallel mode to the internal data register. Subsequent to the trailing edge of the acknowledge clock, the data output is low-ohmic and the first data bit can be sampled. With each shift clock, an additional bit reaches the output. After reading a byte, the internal address counter is automatically incremented through the master receiver acknowledge, so that any number of memory locations can be read one after the other. At address 127, an overflow to address 0 is initiated. With the stop condition, the data output returns to high-impedance mode. The internal sequence control of the memory component is reset from the read to the quiescent state with the stop condition.

## Memory reprogramming

The reprogramming cycle of a memory word comprises an erase and a subsequent write process. During erase, all eight bits of the selected word are set into the " 1 " state. During write, " 0 " states are generated according to the information in the internal data register, i.e. according to the third input control word.

After the 27 th and last clock of the control word input, the active programming process is started by the stop condition. The active reprogramming process is executed under on-chip control and can be terminated by addressing the component via SCL and SDA.

The time required for reprogramming depends on component deviation and data patterns. Therefore, with rated supply voltage the erase/write process extends over max. 30 ms or, more typically, 15 ms . For the input of a data word without write request (write request is defined as data bit in the data register set to " 0 "), the write process is suppressed and the programming time is shortened. During a subsequent programming of an already erased memory address, the erase process is suppressed again, so that the reprogramming time is also shortened.

## Switch-on mode and chip reset

After the supply voltage $V_{D D}$ has been connected, the data output will be in the high impedance mode. As a rule, the first operating mode to be entered should be the read
process of a word address. Subsequent to data output and the stop condition, the internal control logic is reset. However, in case of a subsequent active programming operation, the stop condition will not reset the control logic.

## Test mode - total erase

The address register is loaded with address 0 , the data register with FF (hex) by entering the control word "programming". However, immediately prior to generating the stop condition, input CS2/TP is connected from 0 V to 12 V . The subsequent stop condition triggers a total erase procedure which has to be performed under the component address 0 (CSO $=\mathrm{L}$, $\mathrm{CS} 1=\mathrm{L}, \mathrm{CS} 2=\mathrm{L}$ ).

Pin description

| Pin | Syinituoui | Function |
| :---: | :---: | :---: |
| 1 | $V_{\text {ss }}$ | GND |
| 2 | CSO | $\}$ Chip select inputs |
| 3 | CS1 | \} Test operation control |
| 4 | CS2/TP | 〕 Testoperation contror |
| 5 | SDA | Data line $\} 1^{2} \mathrm{C}$ bus |
| 6 | SCL | Clock line $\}$ (2C bus |
| 7 |  | N.C. |
| 8 | $V_{\text {DD }}$ | Supply voltage |

## Operational states of the $I^{2} \mathrm{C}$ bus



## Figure 1

Timing conditions for the $I^{2} \mathrm{C}$ bus (high-speed mode)

SDA

SCL

SDA


Figure 2

| $t_{\text {BUF }}$ | $t>t_{\text {LOW min }}$ | The minimum time the bus must be free before a new transmission <br> can start |
| :--- | :--- | :--- |
| $t_{\text {HD; STA }}$ | $t>t_{\text {HIGH min }}$ | Start condition hold time |
| $t_{\text {LOW min }}$ | $4.7 \mu \mathrm{~s}$ | Clock LOW period |
| $t_{\text {HIGH min }}$ | $4 \mu \mathrm{~S}$ | Clock HIGH period |
| $t_{\text {SU; STA }}$ | $t>t_{\text {LOW min }}$ | Start condition set-up time, only valid for reported start code |
| $t_{\text {HD; DAT }}$ | $t>0 \mu \mathrm{~S}$ | Data hold time |
| $t_{\text {SU; DAT }}$ | $t>250 \mathrm{~ns}$ | Data set-up time |
| $t_{\mathrm{R}}$ | $t<1 \mu \mathrm{~s}$ | Rise time of both the SDA and SCL line |
| $t_{\mathrm{F}}$ | $t<300 \mathrm{~ns}$ | Fall time of both the SDA and SCL line |
| $t_{\text {SU; STO }}$ | $t>t_{\text {LOW min }}$ | Stop condition set-up time |

## Note:

All values refer to $V_{\mathrm{IH}}$ and $V_{\mathrm{IL}}$ levels.

## Control word input read

a) complete (with word address input)

b) shortened
(read starts with last used word address)


## Control word input program

| ST | $\mathrm{CS} / \mathrm{E}$ | As | WA | As | DE | As |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | SP | (reprogramming starts |
| :---: |
| after this stop condition) |

## Control word table

| Clock No. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | (Acknowledge) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CS/E | 1 | 0 | 1 | 0 | CS2 | CS1 | CS0 | 0 | 0 | through memory |
| CS/A | 1 | 0 | 1 | 0 | CS2 | CS1 | CS0 | 1 | 0 | through memory |
| WA | X | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 0 | through memory |
| DE | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | through memory |
| DA | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | through master |

## Control word input key:

| CS/E | Chip select for data input into memory |
| :--- | :--- |
| CS/A | Chip select for data output out of memory |
| WA | Memory word address |
| DE | Data word for memory |
| DA | Data word read out of memory |
| D0 to D7 | Data bits |
| ST | Start condition |
| SP | Stop condition |
| As | Acknowledge bit from memory |
| Am | Acknowledge bit from master |
| CS0, CS1, CS2 | Chip select bits |
| AO to A6 | Memory word address bits |

Figure 3

## Preliminary Data

## General characteristics

- Word-organized reprogrammable nonvolatile memory in n-channel-floating-gate technology (E2PROM)
- $256 \times 8$ bit organization
- Supply voltage 5 V
- Serial 2-line data bus for data input and output ( ${ }^{2} \mathrm{C}$ bus)
- Reprogramming mode, 15 ms erase/write cycle
- Reprogramming by means of chip-internal control without external control
- Data retention in excess of 10 years
- More than $10^{4}$ reprogramming cycles per address


## Maximum ratings*

|  |  |  |  |
| :--- | :--- | :---: | :---: |
| Supply voltage range | $V_{\mathrm{CC}}$ | -0.3 to 6 | V |
| Input voltage range | $V_{\mathrm{i}}$ | -0.3 to 6 | V |
| Power dissipation | $P_{\mathrm{V}}$ | 50 | mW |
| Storage temperature range <br> Thermal resistance | $T_{\mathrm{stg}}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| (System-air) | $R_{\mathrm{thSA}}$ | 100 | $\mathrm{~K} / \mathrm{W}$ |

## Range of operation

|  |  |  |  |
| :--- | :--- | :---: | :---: |
| Supply voltage | $V_{\mathrm{cc}}$ | 4.75 to 5.25 | V |
| Ambient temperature | $T_{\mathrm{amb}}$ | 0 to 70 | V |

[^10]
## Characteristics

Supply voltage
Supply current
Inputs SCLSDA
Low level
High level
High current ( $\left.V_{I H}=V_{\text {DDmax }}\right)$
Output SDA
Low current ( $\mathrm{V}_{\mathrm{QL}}=0.4 \mathrm{~V}$ )
Leakage current $\left(V_{Q H}=V_{D D \max }\right)$
Inputs CSO, CS1, CS2TP
High current
Clock frequency
Reprogramming duration (erasing and writing)
Input capacity
Full deletion duration
(test mode full selection)
Condition

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{\mathrm{DD}} \\ & I_{\mathrm{DD}} \end{aligned}$ | 4.75 |  | $\begin{aligned} & 5.25 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| $V_{\text {ILI }}$ |  |  | 1.5 | V |
| $V_{1 H}$ | 3.0 |  | $V_{D D}$ | V |
| $/_{1 H}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $l_{\text {QL }}$ |  |  | 3.0 | mA |
| IQ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {IL }}$ |  |  | 0.2 | V |
| $V_{1 H}$ | 4.5 |  | $V_{\text {DD }}$ | V |
| 1 H |  |  | 100 | $\mu \mathrm{A}$ |
| $f_{\text {SCL }}$ |  |  | 100 | kHz |
| $t_{\text {prog }}$ |  | 15 | 30 | ms |
| $C_{1}$ |  |  | 10 | pF |
| $t$ Ed |  |  | 50 | ms |
| $V_{\text {CS"TP }}$ | 11 | 12 | 13 | V |

## Pin Configuration

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | Ground | (Ground) |
| 2 | CS0 | Chip select input |
| 3 | CS1 | Chip select input |
| 4 | CS2/TP | Chip select/ |
|  |  | Test operation control |
| 5 | SDA | Data line I $^{2} \mathrm{C}$ bus |
| 6 | SCL | Clock line <br> 7 |
| 8 | N.C. |  |
| 8 | Supply voltage |  |

## $I^{2} \mathrm{C}$ bus interface (fig. 1 and 2)

The $\mathrm{I}^{2} \mathrm{C}$ bus has been designed as a bidirectional 2 -line bus for transferring data between different integrated circuits. Toward this end, the component is comprised of a serial data line SDA and a serial clock line SCL. Both lines require an external pull-up resistor to $V_{D D}$ (open drain output stages).

The different operational stages of the $I^{2} \mathrm{C}$ bus are described in fig. 1. In the quiescent condition both output lines SDA and SCL are on the logical potential " 1 ", inhibiting the output stages. As long as SCL remains on " 1 ", changes in the information on the data bus indicate the beginning and/or the end of data transfers between two integrated circuits. During actual data transfers, however, information on the data bus will change only if the clock output SCL lies on " 0 ." WIth respect to SDA, changes provide either a start condition (from " 1 " to " 0 ") or a stop condition (from " 0 " to " 1 "). The information on SDA continues to be valid as long as SCL remains on " 1 ".

In conjunction with the $I^{2} C$ bus system, it is possible to operate the memory in a dual capacity as receiver and transmitter (slave receiver (listener) or slave transmitter (talker)). Between a start and a stop condition, information is always transmitted in byte-organized form ( 8 bits each). If the chip select conditions have been met, the memroy places the SDA line on " 0 " between the trailing edge of the eighth transmission pulse and the ninth acknowledge clock pulse to signal reception confirmation. While data is being transmitted, the data output will change into a high impedance mode, if the master receiver leaves the SDA output on " 1 " during the acknowledge clock pulse.

The signal process required for the operation of the $I^{2} \mathrm{C}$ bus has been summarized in fig. 2 (high-speed-mode).

## Control functions of the $I^{2} \mathrm{C}$ bus

Via the $I^{2} \mathrm{C}$ bus the memory is controlled by the controller (master) during two operating modes: a) read-out cycle and b) the reprogramming cycle, including the erasing and writing of a memory address. In both operating modes the controller functioning as transmitter has to provide 3 bytes and an additional acknowledge clock on the bus after the start condition.

In addition to the standard read-out cycle, a rapid read-out mode has been provided which enables the reading of data immediately after the salve addresses have been entered. In order to read the memory at least 8 additional clock pulses are required prior to the stop condition. With respect to programming, the active programming process will be started by the stop condition if the data has been entered.

With a 3 bit chip select word (CS0, CS1, CS2), which can be coded externally, it is possible for the user to individually address 8 memory components connected in parallel. The chip select requirements have been met, when the chip select bits CS0, CS1, CS2 of the external chip select word logically correspond with the chip select information made available via the $I^{2} \mathrm{C}$ bus signal.

## Memory read-out

The first two control words are entered during 18 SCL pulses. Subsequently, the memory is adjusted for read-out by resetting the start condition and by entering a third control word. During the ninth acknowledge clock, the information stored in the memory is transferred in parallel mode to the interal data register. Subsequent to the trailing edge of the acknowledge clock, the data output is in the low impedance mode, and the first data bit can be read. With each shift clock an additional data bit is forwarded to the output. After reading a byte, the internal address counter is automatically increased by 1 through the "acknowledge" of the selected listener. In this manner, a random number of memory locations can be read in successive order. In conjunction with address 127 an overflow to address 0 is initiated. With the stop condition the data output returns to the high impedance mode, and the internal control logic of the memory is reset from the read state into the quiescent state.

## Anemóiy repiógraitiziniñg

The reprogramming cycle of a memory word is comprised of an erase and write process. During the erase process, each bit of the selected word is brought into the " 1 " state, while " 0 " states are generated during the write process based on the information in the internal data register, that is to say, in accordance with the third entered control word.

After the 27th and last clock of the control word input, the active programming operation is started by the stop condition. Regulated via internal chip control, the active programming operation can be interrupted by renewed addressing via SCL and SDA.

The duration of the reprogramming mode is based on spreads between units and data samples. Therefore, with standard supply voltages, the erase/write process may extend over max. 30 ms or, more typically, 15 ms . After the data word has been entered without write request (write request: data bit in the data register has been set on " 0 "), the write mode is suppressed, resulting in a shortened programming time (refer to rapid read-out mode). Should in an already erased memory address (all bits are on logic 1) be subsequently programmed, the erase mode will also be suppressed, leading again to a shortened reprogramming time.

## Switch-on mode and chip reset

After the supply voltage $V_{D D}$ has been connected, the data output will be in the high impedance mode. As a rule, the first operating mode to be entered should be the read-out process of a word address, since the chip does not accept the reprogramming mode immediately after activation of the supply voltage. Subsequent to data output and the stop condition, the internal control logic is reset. However, in the case of a subsequent active programming operation, the stop condition will not reset the control logic.

## Test mode total erase

The address register is loaded with address 0 , the data register with $\mathrm{FF}_{(\text {hex })}$ by entering the control word "programming". However, immediately prior to generating the stop condition, input CS2/TP is connected from 0 V to 12 V . The subsequent stop condition triggers a full deletion procedure which has to be performed under the component address $0(C S O=L, C S 1=L, C S 2=L)$. When the full deletion procedure is completed, input CS2 TP must be connected from 12 V to 0 V again.

## Operational states of the $I^{2} \mathrm{C}$ bus

SDA

SCL


Figure 1

Timing conditions for the $\mathrm{I}^{2} \mathrm{C}$ bus (high-speed mode)

SDA

SCL


Figure 2

| $t_{\text {BUF }}$ | $t>t_{\text {LOW min }}$ | The minimum time the bus must be free before a new transmission <br> can start |
| :--- | :--- | :--- |
| $t_{\text {HD } ; \text { STA }}$ | $t>t_{\text {HIGH min }}$ | Start condition hold time |
| $t_{\text {LOW min }}$ | $4.7 \mu \mathrm{~s}$ | Clock LOW period |
| $t_{\text {HIGH min }}$ | $4 \mu \mathrm{~S}$ | Clock HIGH period |
| $t_{\text {SU; STA }}$ | $t>t_{\text {LOW min }}$ | Start condition set-up time, only valid for reported start code |
| $t_{\text {HD; DAT }}$ | $t>0 \mu \mathrm{~S}$ | Data hold time |
| $t_{\mathrm{SU} ; \text { DAT }}$ | $t>250 \mathrm{~ns}$ | Data set-up time |
| $t_{\mathrm{R}}$ | $t<1 \mu \mathrm{~s}$ | Rise time of both the SDA and SCL line |
| $t_{\mathrm{F}}$ | $t<300$ ns | Fall time of both the SDA and SCL line |
| $t_{\text {SU; STO }}$ | $t>t_{\text {LOW min }}$ | Stop condition set-up time |

## Note:

All values refer to $V_{\mathrm{H}}$ and $V_{\mathrm{IL}}$ levels.

## Control word input read

a) complete (with word address input)


Control word input program

| ST | $\mathrm{CS} / \mathrm{E}$ | As | WA | As | DE | As | SP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$| (reprogramming starts |
| :--- |
| after this stop condition) |

## Control word table

| Clock No. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | (Acknowledge) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CS/E | 1 | 0 | 1 | 0 | CS2 | CS1 | CS0 | 0 | 0 | through memory |
| CS/A | 1 | 0 | 1 | 0 | CS2 | CS1 | CS0 | 1 | 0 | through memory |
| WA | X | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 0 | through memory |
| DE | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | through memory |
| DA | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | through master |

## Control word input key:

| CS/E | Chip select for data input into memory |
| :--- | :--- |
| CS/A | Chip select for data output out of memory |
| WA | Memory word address |
| DE | Data word for memory |
| DA | Data word read out of memory |
| D0 to D7 | Data bits |
| ST | Start condition |
| SP | Stop condition |
| As | Acknowledge bit from memory |
| Am | Acknowledge bit from master |
| CS0, CS1, CS2 | Chip select bits |
| AO to A6 | Memory word address bits |

Figure 3

The SDA 3112 is produced in ASBC technology. In connection with VCO (tuner) and a fast prescaler (prescaler factor 1:64), it represents a digitally programmable PLL for a TV set with frequency synthesis tuning. The PLL enables a crystal exact adjustment of the tuner oscillator frequencies for the TV ranges band IIIIIV/V in 125 kHz resolution (frequency range: 128 to 2000 MHz ). A serial interface enables a simple connection to a microprocessor. This microprocessor loads the prescaler and band selection outputs with the appropriate information. At the output LOCK the PLL supplies a state information (locked/released).

## Features

- No need for an external integrator
- Noise free telegram transmission
- Integration time constant controlled by software
- Microprocessor compatible


## Maximum ratings

| Supply voltage Inputs | $v_{\text {s }}$ | -0.3 to 7.5 | V |
| :---: | :---: | :---: | :---: |
| Q1, Q2, $I_{\text {ref }}$ | $V_{1}$ | -0.3 to $V_{S}$ | V |
| IFO, CPL, PLE | $V_{1}$ | -0.3 to $v_{\mathrm{s}}+0.5$ | V |
| PLE | $V_{1}$ | -0.3 to 7.8 | v |
| F, $\bar{F}$ | $V_{1}$ | -0.3 to $V_{S}+0.5$ | V |
| Outputs |  |  |  |
| PD | $V_{Q}$ | -0.3 to $V_{s}$ | V |
| UD | $V_{0}$ | -0.3 to 33 | V |
|  | $I_{\text {QL }}$ | -7 | mA |
| BS1.... $\overline{\text { BS5 }}$ | $V_{0}$ | -0.3 to 16 | V |
| LOCK | $I_{0}$ | -1 to 5 | mA |
| Internal pull-up $R_{L}=3 \mathrm{k} \Omega$ |  |  |  |
| Junction temperature | $T_{\text {j }}$ | 140 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) | $R_{\text {thSA }}$ | 80 | K/W |

## Operating range

Supply voltage range
Input frequency
Divider ratio
Resistance for, $I_{\text {ref }}$
$I_{\text {ref }}=\left(V_{S}-0.8\right) R_{I}$
Tuning voltage range
open collector
Ambient temperature range

| $V_{\mathrm{S}}$ | 4.5 to 5.5 | V |
| :--- | :--- | :--- |
| $t_{\mathrm{F}}, f_{\bar{F}}$ | 32 | MHz |
| $N$ | 1024 to 16383 | $\mathrm{k} \Omega$ |
| $R_{\mathrm{I}}$ | 80 | $\mathrm{k} \Omega$ |
| $V_{\mathrm{D}}$ | 0.3 to 33 | V |
| $T_{\text {amb }}$ | 0 to 85 | ${ }^{\circ} \mathrm{C}$ |

Characteristics $\left(V_{\mathrm{S}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} ; T_{\mathrm{amb}}=0\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

Supply current
Crystal frequency Series $\mathrm{C}=18 \mathrm{pf}$
Signal inputs $F / \bar{F}$
Input voltage

Input current

$$
V_{16}=5 \mathrm{~V}
$$

Input sensitivity at
sine push-pullitriggering ; $f=32 \mathrm{MHz}$

Inputs (IFO, CPL, PLE)
Upper threshold voltage
Lower threshold voltage
Input current

$$
\begin{aligned}
& V_{8 \mathrm{H}}=5 \mathrm{~V} \\
& V_{8 \mathrm{~L}}=0.4 \mathrm{~V} \\
& V_{8 \mathrm{~L}}=0.8 \mathrm{~V}
\end{aligned}
$$

Band select outputs (BS1. . . . BS5)
Reverse current

$$
V_{3 \mathrm{H}}=15 \mathrm{~V}
$$

Current drain
$2 \mathrm{~V} \leqq V_{3} \leqq 15 \mathrm{~V}$

## Tuning section PD, UD, $I_{\text {ref }}$, LOCK

Charge pump current
$I_{\text {pump }}=10 \times I_{\text {ref }} ; R_{I}=120 \mathrm{k} ; V_{\mathrm{S}}=5 \mathrm{~V}$
Tuning voltage

$$
I_{15 \mathrm{~L}}=1.5 \mathrm{~mA}
$$

Reverse current

$$
V_{15 \mathrm{H}}=33 \mathrm{~V}
$$

Reference current

$$
\text { ext. } R=120 \mathrm{k} \Omega
$$

Output voltage

$$
\begin{aligned}
& \text { int. } R_{\mathrm{L}}=3 \mathrm{k} \Omega \\
& I_{12 \mathrm{H}}=-100 \mu \mathrm{~A} \\
& I_{12 \mathrm{~L}}=100 \mu \mathrm{~A}
\end{aligned}
$$

## IFO, PLE

Set-up time for
release
data
Hold time for:
release
data
CPL
H pulse width
L pulse width


## Circuit description

Triggered by the ECl inputs F/F a switchable32/33 counter operates as a 14 bit synchronous prescaler in the dual modulus method by combining it with a 5 and 9 bit programmable synchronous counter. In this combination the 5 bit counter controls the switch-over from 32 to 33 (block diagram 1). Dividing ratios of $N=1024$ to 16383 are possible.
The 18 bit deep shift register latch is subdivided into 14 bits for storing the dividing ratio $N$, as well as 1 bit for selecting the pump current and 3 bits for controlling the 5 band selection outputs.
The telegram is inserted over the serial data input IFO with the H-L slope of the shift clock CPL, when the enable input is set at H . Beginning with LSB, the complement of the dividing ratio is inserted in binary code, then the select bit $2^{14}$ for the pump current and the band selection control bits $2^{15}, 2^{16}, 2^{17}$ (please refer to enclosed table).
An integrated control circuit checks the world length (18 bit) of the data telegram. The 18 bit latch accepts the data from the shift register during the $L$ state of the enable input PLE.
A 4 MHzcrystal controlled clock oscillator has been integrated in the IC. An internal reference divider divides the output signal of the crystal oscillator (fosc $=4 \mathrm{MHz}$ ) by 2048 resulting in 1.953125 kHz (reference signal), providing a frequency resolution of 125 kHz by means of the asynchronous permanent prescaler (dividing factor 1:64).
In a digital phase detector the divided VCO input signal is compared with the reference signal. If the falling slope of the VCO input signal appears before the falling slope of the reference signal, the output DOWN of the phase detector will be in the H state for the duration of the phase difference. However, if above signal sequence is reversed, the output UP will be in the H state instead. The outputs UP/DOWN control the two current sources I + and I - (charge pump). In case both outputs are in the Lstate, the charge pump output will be in the high impedance mode(TRI-STATE). Information with respect to either the H or Lstate will be provided at the LOCK output by the logical "NOR" of the outputs UP/DOWN.
The output current of the charge pump (source current = drain current) is adjusted by an external resistor between pin $/$ ref and $V_{\mathrm{Cc}}$. In addition, this output current can be generated by the control bit for the pump current at the same value or at a value increased by a factor of 10 (refer to enclosed table).
The current pulses generated by the charge pump are integrated into the tuning voltage by means of an active low pass filter (on-chip loop amplifier and external RC circuit). The dc output signal of the low pass filter is available at $V_{D}$ and is used as tuning voltage for the VCO. In order to provide tuning voltages higher than $V_{C C}=5 \mathrm{~V}$, the output stage of the amplifier consists of a transistor with an open collector. The external collector resistor can be connected to voltages up to 33 V .
To switch voltages higher than $V_{S}=5 \mathrm{~V}$, the band selection outputs (BS1, BS2, BS3, BS4, BS5) include current drains with open collectors. It is therefore possible to directly connect transistors operating as band selection switches without the use of current limiting resistors (please refer to enclosed application current).

## Pin configuration

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | Q1 | Crystal |
| 2 | Q2 | Crystal |
| 3 | BS1 | Standard switchover output |
| 4 | BS2 | Band selection output BS |
| 5 | BS3 | Band selection output VHF |
| 6 | BS4 | Band selection output UHF |
| 7 | BS5 | Band selection output I/III |
| 8 | PLE | Release input for shift register |
| 9 | GND | Ground |
| 10 | CPI- | Shift c!ock pulse input |
| 11 | IFO | Data input |
| 12 | LOCK | Lock output |
| 13 | PD | Amplifier input/charge pump output |
| 14 | Iref | Current adjustment for charge pump |
| 15 | VD | Tuning voltage output |
| 16 | F | Signal input |
| 17 | F | Signal input |
| 18 | VS | Supply voltage |

## Loop-filter calculations

Loop bandwidth: $\sqrt{\frac{I_{\mathrm{p}} \times K_{\mathrm{VCo}}}{\mathrm{C}_{1} \times P \times N}}=\omega_{\mathrm{R}}$

Attenuation

$$
1 / 2 \times \omega_{\mathrm{R}} \times R \times C_{1}=\xi
$$

Example for channel 47:

$$
\begin{aligned}
& \mathrm{P}=64 \quad \mathrm{~N}=11520 \quad I_{\mathrm{P}}=200 \mu \mathrm{~A} \quad \mathrm{SVCO}=18.7 \mathrm{MHz} / \mathrm{V} \quad R=33 \mathrm{k} \Omega \quad C_{1}=330 \mathrm{nF} \\
& \omega_{\mathrm{R}}=124 \mathrm{~Hz} \quad f_{\mathrm{R}}=20 \mathrm{~Hz} \quad \xi=0.675 \quad \text { Standard dimensioning: } C_{2} \approx \mathrm{C}_{1} / 5
\end{aligned}
$$

## Block diagram



## Truth Table

| "IFO" bit 2 ${ }^{14}$ | Pump Current $I_{p}$ |
| :---: | :---: |
| L | $I_{\text {ref }}$ <br> $H$ |


| ' "IFO" bit |  |  | Band selection outputs ( $\mathrm{L}=$ conducting, $\mathrm{H}=$ blocking) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{15}$ | $2^{16}$ | $2^{17}$ | BS1 | BS2 | BS3 | BS4 | BS5 |
| L | L | L | L | L | L | L | H |
| L | L | H | L | L | H | H | H |
| L | H | L | L | H | L | H | L |
| L | H | H | L | H | H | H | H |
| H | L | L | H | L | L | L | H |
| H | L | H | H | L | H | H | H |
| H | H | L | H | H | L | H | L |
| H | H | H | H | H | H | H | H |

Pulse diagram


## Pulse diagram

## Set-up and hold times



Test and measurement circuits


Test circuit 1


Test circuit 3

## Test and measurement circuits



Test circuit 4


## Test circuit 5

## Application circuit

Design proposal
$R_{1}=120 \mathrm{k} \Omega\left(I_{\mathrm{p}}=35 / 350 \mu \mathrm{~A}\right)$
$R_{\mathrm{L}}=22 \mathrm{k} \Omega, R_{2} \ldots R_{4}=22 \mathrm{k} \Omega$
Loop filter: $R=33 \mathrm{k} \Omega, \mathrm{C}_{1}=330 \mathrm{nF}, \mathrm{C}_{2}=47 \mathrm{nF}$
Post filter (in the tuner): $R_{\mathrm{T}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=47 \mathrm{nF}$


Combined with a VCO (tuner), the SDA 3203 comprises a digital programmable phaselocked loop for television devices designed to use the PLL frequency synthesis tuning principle.
The PLL provides a crystal-stable frequency for tuner oscillators between $16 \ldots 1300 \mathrm{MHz}$ in the 62.5 kHz raster. By including an external prescaler $1 / 2$, the component can also be used for synthesizing applications of up to 2.4 GHz (e.g. satellite receivers). As a result, the resolution is doubled to 125 kHz . The tuning process is controlled via an $\mathrm{I}^{2} \mathrm{C}$ bus by the microprocessor.

## Features

- Low current consumption
- Message transmission via $\mathrm{I}^{2} \mathrm{C}$ bus
- 4 software-controlled outputs
- Cost-effective and space-saving design
- Prescaler output frequency is free from interference radiation


## Circuit description

Tuning section (refer to block diagram)
UHF/VHF The tuner signal is capacitively coupled at the UHF/VHF input and subsequently amplified.
REF The reference input REF should be disabled by a capacitor of low series inductance. The amplified signal passes through an asynchronous divider with a fixed ratio of $P=8$ and an adjustable divider $N=256 \ldots 32767$. Subsequent to this process, the signal is compared in a digital frequency phase detector with a reference frequency $f_{\text {REF }}=7.8125 \mathrm{kHz}$.
Q1, Q2 This frequency has been derived from a 4 MHz crystal oscillator (pin Q1, Q2) by dividing its output signal by $Q=512$.
The phase detector includes two outputs UP and DOWN which control the two current sources $I+$ and $I$ - of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the current source $I+$ will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, the current source $I$ - will begin to pulsate.
PD, $V_{D} \quad$ If both signals are in phase, the charge pump output PD changes into the high impedance state (PLL in lock). An active low pass filter (internal amplifier, external output transistor at $V_{D}$, and RC combination) integrates the current pulses as the tuning voltage for the VCO.
With the control bit 5 I the pump current can be switched between two values per software. Through this switch-over, the control characteristics of the PLL during lock-in can be changed, i.e. varying tuner characteristics in the various TV bands can be adjusted.

P0..P3 The software-controllable outputs P0, P1, P2 and P3 can drive external PNP transistors (internal current limit) which operate as band selection switch.
P4..P7 The open collector outputs P4, P5, P6, P7 can be used for a variety of different applications.

## $\mathbf{1}^{2} \mathrm{C}$ bus interface

SCL, SDA An asynchronous bidirectional data bus is used for data transfer between the processor and the PLL. As a rule, the clock pulse is supplied by the processor (input SCL), while pin SDA operates as input or output depending on the direction of data flow (open collector, external pull-up resistor).
The data from the processor pass through an $I^{2} \mathrm{C}$ bus control. Depending on their function, the data are subsequently filed in registers (latch $0-3$ ). If the bus is free, both lines will be in the marking state (SDA, SCL are High). Each message begins with the start conditions of SDA returning into Low, while SCL remains in High. All additional information transfer takes place during SCL = Low and the data is forwarded to the control with the positive clock edge. However, if SDA returns to High, while SCL is in High, the message is ended since the PLL acknowledges a s̀top condition.
For the following, also refer to table "Logic allocation".
All messages are transmitted byte-by-byte, followed by a 9 . clock pulse, while the control returns the SDA line to Low (acknowledge conditions). The first byte is comprised of 7 address bits. These are used by the processor to select the PLL from several peripheral components (chip-select). The 8. bit is always Low.
In the data portion of the message the 1. bit of the 1. or 3. data byte determines whether a divider ratio or a control information is to follow. In each case, the 2. byte of the same data type or a stop condition has to follow the 1. byte.
$V_{\mathrm{s}}$, GND When the supply voltage is injected, a Power on Reset circuit prevents the PLL from setting the SDA line at Low which would disable the bus.

## Maximum ratings

Supply voltage
Output PD
Crystal Q1
Crystal Q2
Bus input/output SDA
Bus input SCL
Port output P7
Port output P6
Port output P5
Port output P4
Port output P3
Port output P2
Port output P1
Port output P0
Signal input UHF/VHF
Reference input REF
Output active filter $V_{D}$
Bus output SDA
Port output P7
Port output P6
Port output P5
Port output P4
Junction temperature
Storage temperature range
Thermal resistance (system-air)

|  | min | max |  | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 6 | V |  |
| $V_{1}$ | -0.3 | $V_{\mathrm{S}}$ | V |  |
| $V_{2}$ | -0.3 | $V_{\mathrm{s}}$ | V |  |
| $V_{3}$ | -0.3 | $V_{\mathrm{S}}$ | V |  |
| $V_{4}$ | -0.3 | $V_{\mathrm{S}}$ | V |  |
| $V_{5}$ | -0.3 | $V_{\mathrm{s}}$ | V |  |
| $V_{6}$ | -0.3 | 16 | V |  |
| $V_{7}$ | -0.3 | 16 | V |  |
| $V_{8}$ | -0.3 | 16 | V |  |
| $V_{9}$ | -0.3 | 16 | V |  |
| $V_{10}$ | -0.3 | 16 | V |  |
| $V_{11}$ | -0.3 | 16 | V |  |
| $V_{12}$ | -0.3 | 16 | V |  |
| $V_{13}$ | -0.3 | 16 | V |  |
| $V_{15}$ | -0.3 | 2.5 | V |  |
| $V_{16}$ | -0.3 | 2.5 | V |  |
| $V_{18}$ | -0.3 | $V_{\mathrm{s}}$ | V |  |
| $I_{4 \mathrm{~L}}$ | -1 | 5 | mA | open collector |
| $I_{6 \mathrm{~L}}$ | -1 | 5 | mA | open collector |
| $I_{7 \mathrm{~L}}$ | -1 | 5 | mA | open collector |
| $I_{8 \mathrm{~L}}$ | -1 | 5 | mA | open collector |
| $I_{9 \mathrm{~L}}$ | -1 | 5 | mA | open collector |
| $T_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\mathrm{C}} \mathrm{C}$ |  |
| $R_{\text {thSA }}$ |  | 80 | $\mathrm{~K} / \mathrm{W}$ |  |

## Operating range

Supply voltage
Ambient temperature
Input frequency
Crystal frequency
Divider factor

| $V_{\mathrm{S}}$ | 4.5 | 5.5 | V |
| :--- | :--- | :--- | :--- |
| $T_{\mathrm{A}}$ | 0 | 80 | ${ }^{\circ} \mathrm{C}$ |
| $f_{15}$ | 16 | 1300 | MHz |
| $\mathrm{f}_{2,3}$ |  | 4 | MHz |
| $N$ | 256 | 32767 |  |

Characteristics

| $V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Test conditions | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption | $I_{\text {S }}$ |  | 1 | 35 | 55 | 75 | mA |
| Crystal frequency | $f_{2,3}$ | Series capacitance 18 pF | 1 | 3.99975 | 4.000 | 4.00025 | MHz |
| Input sensitivity UHF/VHF |  |  |  |  |  |  |  |
|  | $\mathrm{a}_{15}$ | $f_{15}=70 \ldots 500 \mathrm{MHz}$ | 2 | -27/10 |  | 3/315 | dBm/* |
|  | $\mathrm{a}_{15}$ | $f_{15}=500 \ldots 1000 \mathrm{MHz}$ | 2 | -24/14 |  | 3/315 | dBm/* |
|  | $\mathrm{a}_{15}$ | $\mathrm{f}_{15}=1100 \mathrm{MHz}$ | 2 | -20/22 |  | 3/315 | $\mathrm{dBm} /{ }^{*}$ |
| Band selection outputs P0...P3 |  | (current sinks with interinai resistance $R_{1}=12 \mathrm{k} \Omega$ ) |  |  |  |  |  |
| Leakage current | $I_{13 \mathrm{H}}$ | $V_{13 \mathrm{H}}=13.5 \mathrm{~V}$ | 3 |  |  | 10 | $\mu \mathrm{A}$ |
| Sink current | $I_{13 \mathrm{~L}}$ | $V_{13 \mathrm{H}}=12 \mathrm{~V}$ | 3 | 0.7 | 1 | 1.5 | mA |
| Port outputs P4...P7 |  | (switch with open collector) |  |  |  |  |  |
| Leakage current | $I_{9 H}$ | $V_{9 H}=13.5 \mathrm{~V}$ | 4 |  |  | 10 | $\mu \mathrm{A}$ |
| Residual voltage | $V_{9 L}$ | $I_{92}=1.7 \mathrm{~mA}$ | 4 |  |  | 0.5 | V |
| Phase detector output PD |  | ( $V_{\mathrm{S}}=5 \mathrm{~V}$ ) |  |  |  |  |  |
| Charge pump current | $I_{1 \mathrm{H}}$ | $5 I=H i g h ; V_{1}=2 \mathrm{~V}$ | 5 | $\pm 90$ | $\pm 220$ | $\pm 300$ | $\mu \mathrm{A}$ |
| Charge pump current | $I_{1+}$ | $5 I=$ Low; $V_{1}=2 \mathrm{~V}$ | 5 | $\pm 22$ | $\pm 50$ | $\pm 75$ | $\mu \mathrm{A}$ |
| Output voltage | $V_{\text {IL }}$ | locked | 5 | 1.5 |  | 2.5 | V |
| Active filter output $V_{\mathrm{D}}$ |  | $\begin{aligned} & \text { Test modus TO }=1 \\ & \text { PD }=\text { Tristate } \end{aligned}$ |  |  |  |  |  |
| Output current | $I_{18}$ | $V_{18}=0.8 \mathrm{~V} ; I_{14}=90 \mu \mathrm{~A}$ | 5 | -500 |  |  | $\mu \mathrm{A}$ |
| Output voltage | $V_{18}$ | $V_{1 L}=0 \mathrm{~V}$ | 5 |  |  | 100 | mV |
| Bus inputs SCL, SDA |  | ' |  |  |  |  |  |
| Input voltage | $V_{5 H}$ |  | 6 | 3 |  | 5.5 | V |
|  | $V_{5 L}$ |  | 6 |  |  | 1.5 | V |
| Input current | $I_{5 H}$ | $V_{5 H}=V_{\text {S }}$ | 6 |  |  | 50 | $\mu \mathrm{A}$ |
|  | $I_{5 L}$ | $V_{5 L}=0 \mathrm{~V}$ | 6 |  |  | -100 | $\mu \mathrm{A}$ |
| Output SDA (open collector) |  |  |  |  |  |  |  |
| Output voltage | $I_{4 H}$ | $R_{\mathrm{L}}=5.5 \mathrm{k} \Omega$ | 6 |  |  | 10 | $\mu \mathrm{A}$ |
|  | $V_{4 L}$ | $I_{4 \mathrm{~L}}=2 \mathrm{~mA}$ | - |  |  | 0.4 | V |
| Edges SCL, SDA |  |  |  |  |  |  |  |
| Rise time | $t_{\text {R }}$ |  | 6 |  |  |  | $\mu \mathrm{s}$ |
| Fall time | $t_{F}$ |  | 6 |  |  | 0.3 | $\mu \mathrm{s}$ |
| Shift register clock pulse SCL |  |  |  |  |  |  |  |
| Frequency H -pulse width L-pulse width | $f_{5}$ |  | 6 | 0 |  | 100 | kHz |
|  | $t_{5 \text { HIGH }}$ |  | 6 | 4 |  |  | $\mu \mathrm{s}$ |
|  | $t_{5}^{\text {Low }}$ |  | 6 | 4 |  |  | $\mu \mathrm{s}$ |

*) listed as $m V_{\text {rms }}$ with $50 \Omega$


## Pin description

| Pin | Symbol | Function |
| ---: | :--- | :--- |
| 1 | PD | Input for active filter/output for charge pump |
| 2 | Q1 | Crystal |
| 3 | Q2 | Crystal |
| 4 | SDA | Data I/O for I² bus |
| 5 | SCL | Clock input for I'C bus |
| 6 | P7 | Port output (open collector) |
| 7 | P6 | Port output (open collector) |
| 8 | P5 | Port output (open collector) |
| 9 | P4 | Port output (open collector) |
| 10 | P3 | Port output (current sink) |
| 11 | P2 | Port output (current sink) |
| 12 | P1 | Port output (current sink) |
| 13 | P0 | Port output (current sink) |
| 14 | VS | Supply voltage |
| 15 | UHF/VHF | Signal input |
| 16 | REF | Amplifier-reference input |
| 17 | GND | Ground |
| 18 | VD | Output of active filter |



## Measurement circuit 1



## Measurement circuit 2

Calibration of signal generator


## Measurement circuit 3



## Measurement circuit 4



## Measurement circuit 5



## Measurement circuit 6a

$I^{2} \mathrm{C}$ bus time diagram

$t_{\text {SUSTA }} \quad$ Set-up time (Start)
$t_{\text {HDSTA }} \quad$ Hold time (Start)
$t_{\text {HIGH }} \quad \mathrm{H}$-pulse width (Clock)
tow L-pulse width (Clock)
$t_{\text {sudat }} \quad$ Set-up time (Data transfer)
$t_{\text {HDDAT }} \quad$ Hold time (Data transfer)
$t_{\text {Susto }} \quad$ Set-up time (Stop)
$t_{\text {BUF }} \quad$ Bus free time
$t_{F} \quad$ Fall time
$t_{R} \quad$ Rise time
Above times are referenced to $V_{\mathrm{IH}}$ and $V_{\mathrm{IL}}$ values

## Measurement circuit 6b



## Application circuit



## Computation for loop filter

Loop bandwidth: $\omega_{\mathrm{R}}=\sqrt{\frac{I_{\mathrm{p}} \times K_{\mathrm{vco}}}{\mathrm{C}_{1} \times P \times N}}$
Attenuation: $\quad \xi=0.5 \times \omega_{\mathrm{R}} \times R \times C_{1}$

$$
\begin{array}{ll}
P & =\text { Prescaler } \\
N & =\text { Progr. divider } \\
I_{\mathrm{P}} & =\text { Pump current } \\
K_{\text {vco }} & =\text { Tuner slope } \\
R, C_{1} & =\text { Loop filter }
\end{array}
$$

## Example for channel 47

$P=8 ; \quad N=11520 ; \quad I_{\mathrm{p}}=100 \mu \mathrm{~A} ; K_{\mathrm{vco}}=18.7 \mathrm{MHz} / \mathrm{V} ; \quad R=22 \mathrm{k} \Omega ; \quad \mathrm{C}_{1}=180 \mathrm{nF}$ $\omega_{\mathrm{R}}=336 \mathrm{~Hz} ; f_{\mathrm{n}}=54 \mathrm{~Hz} ; \quad \xi=0.67$

Standard dimensioning: $C_{2}=C_{1 / 5}$

## Description of function, application and circuit

## Logic allocation

Address byte
MSB A =Acknowledge

| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $A$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Prog. divider byte 1

| 0 | n 14 | n 13 | n 12 | n 11 | n 10 | n 9 | n 8 | A |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Prog. divider byte 2


Control info byte 1

| 1 | 51 | T 1 | T0 | 1 | 1 | 1 | 0 | A |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | A |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Control info byte 2

Divider ratio:
$\mathrm{N}=16384 \times \mathrm{n} 14+8192 \times n 13+4096 \times n 12+2046 \times n 11+1024 \times n 10+512 \times n 9+256 \times n 8+$ $+128 \times n 7+64 \times n 6+32 \times n 5+16 \times n 4+8 \times n 3+4 \times n 2+2 \times n 1+n 0$

Band selection:
$\mathrm{P} 3 . . \mathrm{P} 0=1 \quad$ Current sink is active
Port outputs:
$P 7 . . . P 4=1 \quad$ Open collector output is active
Switch-over of pump current:
5I =1 High current
Test mode:

| $\mathrm{T} 1, \mathrm{TO}$ | $=0,0$ |  |
| :--- | :--- | :--- |
| Normal operation |  |  |
| T 1 | $=1$ | $\mathrm{P} 6=f_{\mathrm{REF}} ; \mathrm{P} 7=\mathrm{Cy}$ |
| T0 | $=1$ | Tristate charge pump |

Pulse diagram


MESSAGE SAMPLES
Start-Adr-Tv1-Tv2-St1-St2-Stop
Start-Adr-St1-St2-Tv1-Tv2-Stop
Start-Adr-Tv1-Tv2-St1-Stop
Start-Adr-St1-St2-Tv1-Stop
Start-Adr-Tv1-Tv2-Stop
Start-Adr-St1-St2-Stop
Start-Adr-Tv1-Stop
Start-Adr-St1-Stop
Start = start condition
Adr = addressing
Tv1 = divider ratio 1. byte
Tv2 = divider ratio 2. byte
St1 = control word 1. byte
St2 = control word 2. byte
Stop = stop condition

Combined with a VCO (tuner), the SDA 3203 comprises a digital programmable phaselocked loop for television devices designed to use the PLL frequency synthesis tuning principle.
The PLL provides a crystal-stable frequency for tuner oscillators between $16 \ldots 1300 \mathrm{MHz}$ in the 62.5 kHz raster. By including an external prescaler $1 / 2$, the component can also be used for synthesizing applications of up to 2.4 GHz (e.g. satellite receivers). As a result, the resolution is doubled to 125 kHz . The tuning process is controlled via a 3 -wire bus by the microprocessor.

## Features

- Low current consumption
- Message transmission via a 3-wire bus
- 4 software-controlled outputs
- Cost-effective and space-saving design
- Prescaler output frequency is free from interference radiation


## Circuit Description

## Tuning section (refer to block diagram)

UHF/VHF The tuner signal is capacitively coupled at the UHF/VHF input and subsequently amplified.
REF The reference input REF should be disabled by a capacitor of low series inductance. The amplified signal passes through an asynchronous divider with a fixed ratio of $P=8$. An anti-oscillation circuitry prevents the first divider stage from oscillating when the input signal is missing. As a result, the PLL maintains the correct control direction should the tuner oscillation be terminated. Subsequently, a switchable 16/17 counter is activated. The combination of this counter with a 4-bit and 10-bit programmable counter provides an adjustable divider operating in the dual modulus mode. The 4-bit counter drives the switchover from 17 to 16. Divider ratios of $N=256 \ldots 16383$ are possible. The divided signal is compared in a digital frequency phase detector with a frequency Q1, Q2 $\quad f_{\text {REF }}=7.8125 \mathrm{kHz}$. This frequency has been derived from a 4 MHz crystal oscillator ( pin Q1, Q2) by dividing its output signal by $\mathrm{Q}=512$.
The phase detector includes two outputs UP and DOWN which control the current sources $I+$ and $I$ - of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the current source $I+$ will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, the current source $I$ - will begin to pulsate.
PD, $V_{D} \quad$ If both signals are in phase, the charge pump output PD changes into the high impedance state (PLL in lock). An active low pass filter (internal amplifier, external output transistor at $V_{\mathrm{D}}$, and RC combination) integrates the current pulses as the tuning voltage for the VCO.
P1...P4 The software-controllable outputs P1, P2, P3 and P4 drive the external PNP transistors (internal current limiting) which operate as band selection switch.
TVSAT In the TVSAT mode (pin TVSAT $=0 \mathrm{~V}$ ), the message bit for P1 becomes the 15. divider bit providing divider ratios of $N=256 \ldots 32767$.

## 3-wire bus interface (refer to description of functions)

DATA Via the serial data input DATA the message is read into an 18-bit deep shift CLOCK ENABLE register with the positive edge of the CLOCK supplied by the processor when the ENABLE input is also in High. To further ensure the prevention of interference products, a format control discards all messages which exceed eigtheen clock pulses during the Enable-High cycle.
Beginning with the MSB, the four band selection control bits for the port outputs and the divider ratio are inserted in binary code. An 18-bit latch accepts the data from the shift register with the negative edge of the Enable pulse.

TEST1 During standard operation TEST1 = Low an eight-fold reference frequency $\mathrm{kHz} 62.5 \quad 62.5 \mathrm{kHz}$ is present at pin kHz 62.5 During test operation TEST $1=$ High, a distiction is made between test mode 1 (ENABLE = Low) and test mode 2 (ENABLE $=$ High).

## DATA

Shift data
Output progr. divider Input phase detector var. frequency

## Maximum ratings

Supply voltage
Test input TEST1
ENABLE
DATA
CLOCK
Crystal Q1
Crystal Q2
Output active filter UD
Output charge pump PD
Port output P1
Port output P2
Port output P3
Port output P4
Signal input UHF/VHF
Reference input REF
Output 62.5 kHz
Junction temperature
Storage temperature range
Thermal resistance (system-air)

## Operating range

Supply voltage
Ambient temperature
Input frequency
Crystal frequency
Divider factor

CLOCK
Shift clock
Output ref. divider Input phase detector ref. frequency
kHz 62.5
62.5 kHz
62.5 kHz

1/128 (fixed)

Operating mode
Standard operation
Test mode 1
Test mode 2

|  | min | max |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 6 | V |
| $V_{1}$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $V_{2}$ | -0.3 | 6 | V |
| $V_{3}$ | -0.3 | 6 | V |
| $I_{3}$ |  | 3 | mA |
| $V_{4}$ | -0.3 | 6 | V |
| $I_{4}$ |  | 3 | mA |
| $V_{6}$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $V_{7}$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $V_{9}$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $V_{10}$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $V_{11}$ | -0.3 | 16 | V |
| $V_{12}$ | -0.3 | 16 | V |
| $V_{13}$ | -0.3 | 16 | V |
| $V_{14}$ | -0.3 | 16 | V |
| $V_{15}$ | -0.3 | 3 | V |
| $V_{20}$ | -0.3 | 3 | V |
| $V$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ |  |  |  |
|  |  | 60 | $\mathrm{~K} / \mathrm{W}$ |

## Characteristics

$V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Current consumption Crystal frequency

|  | Test <br> conditions | Test <br> circuit | min | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ | $V_{\mathrm{S}}=5 \mathrm{~V}$ <br> $f_{6,7}$ | Series capacity <br> 18 pF | 1 | 20 | 50 | 70 |
| 4 |  |  |  |  |  |  |

Input sensitivity UHF/VHF

|  | $a_{15}$ | $\mathrm{f}_{15}=80-100 \mathrm{MHz}$ | 2 | -24/14 |  | 3/315 | dBm/*) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $a_{15}$ | $t_{15}=100-1000 \mathrm{MHz}$ | 2 | -27/10 |  | 3/315 | dBm/*) |
|  | $a_{15}$ | $\mathrm{f}_{15}=1300 \mathrm{MHz}$ | 2 | -15/40 |  | 3/315 | dBm/*) |
| Input dc voltage | $V_{15}$ | UHF/VHF and REF not connected | 2 |  | 2 |  | V |

## Band selection outputs P1...P4



## Phase detector output PD

|  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Pump current | $I_{10}$ | $V_{\mathrm{S}}=5 \mathrm{~V}$ <br> lock in <br> Output voltage | $V_{10}$ | lock in | 5 | $\pm 90$ |  |
| Leakage current | $I_{10}$ | lock in | 5 | 1.5 | $\pm 150$ | $\pm 220$ | $\mu \mathrm{~A}$ |
| lock |  |  |  |  |  |  |  |

Active filter output $V_{D}$
Output current
$I_{9} \quad \mid \quad V_{D}=0.8 \mathrm{~V}$
$5 \quad 500$


Test input TEST1

| Input voltage | $V_{1}$ |  | 6 | 3 | $v_{\text {s }}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{11}$ |  | 6 |  | 0.8 | v |
| Input current | $I_{1 \mathrm{H}}$ | $V_{1 H}=5 \mathrm{~V}$ | 6 |  | 50 | $\mu \mathrm{A}$ |
|  | $I_{1 \mathrm{~L}}$ | $V_{11}=0 \mathrm{~V}$ | 6 |  | -100 | $\mu \mathrm{A}$ |

## Test outputs CLOCK, DATA (open collector)

| Output voltage | $V_{2 L}$ | $I_{2 L}=1 \mathrm{~mA}$ | 6 |  | 0.4 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $V_{2 \mathrm{H}}$ |  | 6 |  |  |  |  |
| Leakage current | $I_{2 \mathrm{H}}$ | $V_{2 \mathrm{H}}=5 \mathrm{~V}$ | 6 | 10 |  |  |  |
|  |  |  |  |  |  |  |  |

Output 62.5 kHz
(current sink with open collector)

| Output voltage | $V_{20}$ |  | 4 | 0.4 | 5.5 <br> V <br> Output current | $I_{20}$ | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Data transfer
Set-up time Hold time

| $t_{\text {SUDAT }}$ | DATA |
| :--- | :--- |
| $t_{\text {HDDAT }}$ | DATA |


| 6 |  |
| :--- | :--- | :--- | :--- |
| 6 | 2 |$|\quad|$| $\mu \mathrm{s}$ |
| :--- |
| $\mu \mathrm{s}$ |

CLOCK
H-pulse width
ENABLE
Set-up time Hold time
$t_{\text {HIGH }} \mid$ CLOCK

suen
$t_{\text {HDEN }}$
ENABLE
ENABLE

| 6 |  |
| :--- | :--- | :--- | :--- |
| 6 | 2 |
| 2 |  |$|\quad|$| $\mu s$ |
| :--- |
| $\mu s$ |

## Pin description

| Pin | Symbol | Function |
| ---: | :--- | :--- |
| 1 | TEST1 | Test input 1 |
| 2 | ENABLE | Enable input - shift register |
| 3 | DATA | Data input - shift register |
| 4 | CLOCK | Clock input - shift register |
| 5 | N.C. |  |
| 6 | Q1 | Crystal |
| 7 | Q2 | Crystal |
| 8 | N.C. |  |
| 9 | VD | Auxiliary output for active filter |
| 10 | PD | Phase detector output |
| 11 | P2 | Port output |
| 12 | P3 | Port output |
| 13 | P4 | Port output |
| 14 | UHF/VHF | Port output |
| 15 | GND | Signal input |
| 16 | REF | Ground |
| 17 | VS | Amplifier-reference input |
| 18 | TVSAT | Supply voltage |
| 19 | kHz 62.5 | Switch-over TVSAT range |
| 20 |  | 62.5 kHz output/test output |



## Measurement circuit 1



## Measurement circuit 2

Calibration of signal generator


Measurement of input sensitivity


## Measurement circuit 3


valid for P1..P4

## Measurement circuit 4


62.5 kHz Output

## Measurement circuit 5



## Measurement circuit 6a

## $I^{2} \mathrm{C}$ bus time diagram


$\begin{array}{ll}t_{\text {SUEN }} & \text { Set-up time (Enable) } \\ t_{\text {HDEN }} & \text { Hold time (Enable) } \\ t_{\text {tIIGH }} & \text { H pulse width (Clock) } \\ t_{\text {SUDAT }} & \text { Set-up time (Data transfer) } \\ t_{\text {HDDAT }} & \text { Hold time (Data transfer) }\end{array}$

Measurement circuit 6b


## Application circuit



## Computation for loop filter

Loop bandwidth: $\omega_{\mathrm{R}}=\sqrt{\frac{I_{\mathrm{p}} \times K_{\mathrm{Vco}}}{\mathrm{C}_{1} \times P \times N}}$
Attenuation: $\quad \xi=0.5 \times \omega_{\mathrm{R}} \times R \times \mathrm{C}_{1}$

P = Prescaler
$N \quad=$ Progr. divider
$I_{\mathrm{P}} \quad=$ Pump current
$K_{\text {vco }}=$ Tuner slope
$R, C_{1}=$ Loop filter

## Example for channel 47

$P=8 ; \quad N=11520 ; \quad I_{\mathrm{p}}=100 \mu \mathrm{~A} ; K_{\mathrm{vco}}=18.7 \mathrm{MHz} / \mathrm{V} ; \quad R=22 \mathrm{k} \Omega ; \quad C_{1}=180 \mathrm{nF}$ $\omega_{\mathrm{R}}=336 \mathrm{~Hz} ; \quad t_{\mathrm{n}}=54 \mathrm{~Hz} ; \quad \xi=0.67$

Standard dimensioning: $C_{2}=C_{1 / 5}$

## Pulse diagram



Divider ratio

$$
\begin{aligned}
N= & \mathrm{n} 13 \times 8192+\mathrm{n} 12 \times 4096+\mathrm{n} 11 \times 2048+\mathrm{n} 10 \times 1024+ \\
& +\mathrm{n} 9 \times 512+\mathrm{n} 8 \times 256+\mathrm{n} 7 \times 128+\mathrm{n} 6 \times 64+\mathrm{n} 5 \times 32+ \\
& +\mathrm{n} 4 \times 16+\mathrm{n} 3 \times 8+\mathrm{n} 2 \times 4+\mathrm{n} 1 \times 2+\mathrm{n} 0 \\
& \text { Example: } N=11508 \\
& \text { P1..P4 }=1 \text { Current sinks are active } \\
& f_{\mathrm{vcO}}=8 \times N \times 7.8125 \mathrm{kHz} \\
& \text { Example: } f_{\mathrm{vco}}=719.25 \mathrm{MHz}
\end{aligned}
$$

Band selection
VCO (tuner) frequency

TVSAT $=$ N.C. bit 4 is P 1
TVSAT $=0 \mathrm{~V}$ bit 4 is n 14

## Preliminary Data

The SDA 4212 has been designed for application in television receivers operating according to the frequency synthesis tuning principle. The component includes a preamplifier and an ECL prescaler stage with symmetrical ECL push-pull outputs. It can be operated with a prescaler ratio of 1:64 or 1:256.

The component has been designed for a max. input frequency of 1.2 GHz .

## Features:

- Pin programmable prescaler ratio of 1:64 or 1:256
- Symmetrical push-pull input
- Low harmonic wave
- Minimal current consumption of 23 mA


## Circuit Description

The preamplifier of the component has been designed with symmetrical push-pull inputs. During the asymmetrical drive of one of the inputs, the other input has to be decoupled to ground by a a capacitor (approx. 1.5 nF ) of low series inductance.

The prescaler stage of the component is comprised of several status controlled master slave flipflops. Their prescaler ratio can be set with the switch-over input $M$ as follows:

$$
M \text { to } V_{S}=1: 64
$$

$M$ to ground $=1: 256$
The symmetrical push-pull outputs of the prescaler include an internal resistor of $500 \Omega$ each. The dc voltage level at the outputs is connected to the supply voltage $\mathrm{V}_{\mathrm{s}}$ (output "High" = Vs). Typical output deviation is 1.0 Vpp .

The harmonic wave in the outputs are very low. The typical output modulation is $0.6 V_{\mathrm{pp}}$.

## Maximum Ratings

Maximum ratings cannot be exceeded without causing irreversible damage to the integrated ciruit.

| Pos. | Maximum rating for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | Symbol | min | max | dim | remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply voltage | $v_{\text {s }}$ | -0.3 | 6 | V |  |
| 2 | Input voltage (pin 2, pin 3) | $v_{1}$ |  | 2.5 | $V_{\text {pp }}$ |  |
| 3 | Output voltage (pin 6, pin 7) | $v_{\text {a }}$ |  | $V_{\text {S }}$ | v |  |
| 4 | Output current (pin 6, pin 7) | $-10$ |  | 10 | mA |  |
| 5 | Input voltage (pin 5 ) | $V_{M}$ | -0.3 | $v_{\text {S }}$ | $V$ |  |
| 6 | Junction temperature | $T_{i}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| 7 | Storage temperature | $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| 8 | Thermal resistance: system-air | $R_{\text {thSA }}$ |  | 180 | K/W | mini 8-package |
| 10 | system-air | $R_{\text {thSA }}$ |  | 115 | K/W | DIP 8-package |
| 11 | Overload resistance (ESD protection single discharge of 220 pF capacitor through a $1 \mathrm{k} \Omega$ resistor to each pin) | $V_{\text {MOS }}$ | -600 | 1000 | V | not required pins float; pin 4 always to ground |

## Functional Range

Within the functional range, the integrated circuit operates as described; deviations from the characteristic data are possible.

| Pos. | Functional range | Symbol | $\min$ | $\max$ | $\operatorname{dim}$ | remarks |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | Supply voltage | $V_{\mathrm{s}}$ | 4.5 | 5.5 | V |  |
| 2 | Input frequency | $f$ | 70 | 1200 | MHz |  |
| 3 | Ambient temperature | $T_{\mathrm{amb}}$ | 0 | 80 | ${ }^{\circ} \mathrm{C}$ |  |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $t_{a m b}=25^{\circ} \mathrm{C}$ and the listed supply voltage.

| Pos | Parameter | Symb | I Test conditions | Test circuit | Min | Typ | Max | Dim |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage A'mbient temperature |  |  | $\begin{aligned} & V_{\mathrm{s}}=12 \mathrm{~V} \\ & T_{\mathrm{V}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 23.5 |  |  |
| Current consumption /s |  |  | inputs decoupled outputs enabled; $M$ enabled |  |  |  | 29.5 | mA |
| 2 | Input level ("input sensitivity") | $v_{1}$ | 70 MHz | 1 | - 26/11 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
|  |  |  | 80 MHz | 1 | -27110 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
|  |  |  | 120 MHz | 1 | -3017 |  | 3/315 | dBm/mv |
|  |  |  | 250 MHz | 1 | -32/5.5 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
|  |  |  | 600 MHz | 1 | -27110 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
|  |  |  | 1000 MHz | 1 | -27/10 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
|  |  |  | 1100 MHz | 1 | -22/18 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
|  |  |  | 1200 MHz | 1 | - 15/40 |  | 3/315 | $\mathrm{dBm} / \mathrm{mV}$ |
| 3 | Output volt. deviation $V_{Q}$ |  | $\begin{aligned} & C_{L \leq 15 p F ;} \\ & f \leq 1000 \mathrm{MHz} \end{aligned}$ | 1 | 0.4 | 0.6 |  | $V_{\text {pp }}$ |
|  | DC voltage offset | ${ }^{\Delta} V_{Q}$ |  | 3 |  |  | 100 | mV |
|  | M-input current "Low" (prescaler ratio 1:256) | 1 m | $\mathrm{M}=$ ground | 1 |  | 2 | 100 | JA |
| 6 | M-input current "High" (prescaler ratio 1:64) |  | $\mathrm{M}=\mathrm{V}_{\mathrm{S}}$ | 1 |  | 0 | 50 | $\mu \mathrm{A}$ |
| 7 | M-input voltage "high" | $V_{\text {мн }}$ |  | 1 | 3.0 |  |  | V |
| 8 | M-input voltage "low" | $V_{\text {ML }}$ |  | 1 |  |  | 0.2 | V |
| 9 | Amplitude of the 3rd harmonic at output (referred to 1st harmonic) | $A_{3}$ | $\begin{aligned} & f=700-900 \mathrm{MHz} ; \\ & \mathrm{M}=\mathrm{V}_{\mathrm{s}} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & -30 \\ & -35 \end{aligned}$ |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |

## Block diagram



## Pin configuration

1 Not connected


## Measurement Circuit 1

## Calibration of signal generator



Measurement configuration for input sensitivity and output voltage deviation


## Measurement Circuit 2

Calibration of signal generator


Measurement configuration for input sensitivity and output voltage deviation


## Measurement Circuit 3

DC voltage offset measurement of outputs


Note: press key T until outputs turn over

The SDA 5200 N is an ultrafast A/D converter with 6 bit resolution and overflow output. After cascading, it enables straightforward construction of 7 or 8 bit A/D converters, respecitively (refer to application circuit).
Apart from a guaranteed strobe frequency of 100 MHz and an excellent linearity, the SDA 5200 N is outstanding for a broad analog bandwidth which - from the analog side enables application up to the limit of the Nyquist theorem.

The SDA 5200 N is pin-compatible to the ICs SDA 5010, SDA 6020, and SDA 5200 S (differing output code in the overflow).

## Features

- Strobe frequency 100 MHz
- 6 bit resolution (1.6\%)
- Overflow output (7th bit) at simultaneous blocking of the remaining outputs $\rightarrow$ simple cascading for 7 bit or 8 bit A/D converters
- Broad analog bandwidth ( 140 MHz )
- High slew rate of the input stages (typ. $0.5 \mathrm{~V} / \mathrm{ns}$ )
- Processing of analog signals up to the Nyquist limit
- Linearity $\pm 1 / 4$ LSB
- No sample and hold required
- Dynamic driving of reference inputs for analog addition and multiplication
- Power dissipation 550 mW
- ECL compatible
- Logic-compatible supply voltage +5 V ; -5.2 V


## The following versions ${ }^{1)}$ are available upon request:

- IC with a nonlinear conversion characteristic of a given characteristic curve
- IC with any output code (e.g. gray code)

[^11]

Transfer characteristic and truth table


## Pin configuration

top view


| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $0_{\mathrm{S} 1}$ | Digital ground 1 |
| 2 | $+V_{I \mathrm{R}}$ | Positive reference voltage $(+2 \mathrm{~V})$ |
| 3 | $V_{\mathrm{IA}}$ | Analog signal input (max. $+2 \mathrm{~V} ;-3 \mathrm{~V})$ |
| 4 | $-V_{\mathrm{IR}}$ | Negative reference voltage $(-3 \mathrm{~V})$ |
| 5 | $V_{\mathrm{Ihy}}$ | Hysteresis control $(9 \mathrm{~V}$ to $+2.5 \mathrm{~V})$ |
| 6 | Strobe | Strobe input (ECL) |
| 7 | $+V_{\mathrm{S}}$ | Positive supply voltage $(+5 \mathrm{~V})$ |
| 8 | $-V_{\mathrm{S}}$ | Negative supply voltage $(-5.2 \mathrm{~V})$ |
| 9 to 14 | D 1 to D6 | Data outputs, bits 1 to $6(\mathrm{ECL})$ |
| 15 | Do | Overflow output |
| 16 | $0_{\mathrm{S} 2}$ | Digital ground 2 |

## Maximum ratings

Supply voltage
Supply voltage
Input voltages
Strobe
Hysteresis control
Voltage difference
Ambient temperature
Junction temperature
Storage temperature
Thermal resistance
System-air

## Cnaracieristics

## Power supply

Pos. supply voltage
Neg. supply voltage Current consumption
at $+V_{\mathrm{S}}=+5.0 \mathrm{~V}, V_{\text {IA }} \leqq-V_{\text {IR }}$
at $-V_{S}=-5.2 \mathrm{~V}, V_{\mathrm{IA}} \leqq-V_{\mathrm{IR}}$

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $+V_{\mathrm{S}}$ | -0.3 | 6.0 | V |
| $-V_{\mathrm{S}}$ | -6.0 | 0.3 | V |
| $V_{\text {IA }}+V_{\text {IR }},-V_{\text {IR }}$ | -3.5 | 2.5 | V |
| $V_{\text {strobe }}$ | $-V_{\mathrm{S}}$ | 0 | V |
| $V_{\text {Ihy }}$ | 0 | 3.0 | V |
| $0_{\text {S } 1}-0_{\text {S2 }}$ | -0.5 | 0.5 | V |
| $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $I_{\mathrm{J}}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 85 | $\mathrm{~K} / \mathrm{W}$ |

## Analog section

## Signal input

Max. input voltage
$V_{\text {IRmax }}=1\left(+V_{\text {IRmax }}\right)-\left(-V_{I \text { min }}\right) I$
$V_{\text {IA }}$ for 6 bit resolution
$V_{\text {IA }}$ for $1 / 2$ LSB linearity
$V_{I A}$ for $1 / 4$ LSB linearity
Input current
at $V_{I A}=+V_{I R}$
at $V_{\text {IA }}<-V_{\text {I }}$ Input capacitance
at $V_{I A}<-V_{I R}$

## Reference inputs

Pos. reference voltage
Neg. reference voltage
Reference resistance

| $V_{\text {IA max }}$ | $-V_{\text {IR } \min }$ |  |
| :--- | :--- | :--- |
|  |  | 0.3 |
|  | 1.2 | 0.6 |
|  | 2.4 | 1.2 |
| $I_{\text {IA }}$ |  | 150 |
| $I_{\text {IA }}$ | -500 |  |
| $C_{\text {IA }}$ |  | 25 |


| $+V_{\text {IRmax }}$ | $V$ |
| :--- | :--- |
| 5 | $V$ |
|  | V |
|  | V |
| 500 | V |
| 500 | nA |
|  | nA |
|  |  |

## Digital section

## Strobe input

H input voltage
L input voltage
Hinput current
L-input current

| $V_{\text {IH }}$ | -1.1 | -0.9 | -0.6 | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{IL}}$ | -2.0 | -1.7 | -1.6 | V |
| $I_{\mathrm{IH}}$ |  | 6 | 50 | $\mu \mathrm{~A}$ |
| $I_{\mathrm{IL}}$ |  | 6 | 50 | $\mu \mathrm{~A}$ |

Data outputs ( $100 \Omega$ to -2 V )
H output voltage
L output voltage

| $V_{\text {QH }}$ | -1.1 | -0.9 | -0.7 | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{QL}}$ | -2.0 | -1.7 | -1.5 | V |

Characteristics (cont'd)

## Dynamic parameters

Aperture time
Aperture jitter
Strobe
Signal transition time Signal transition time
Strobe frequency
Max. slew rate bandwidth (-3 dB)

|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
| $t_{\mathrm{d}}$ |  | 2 |  | ns |
|  |  | 25 |  | ps |
| $t_{\text {strobe }}$ |  | 5 |  | ns |
| $t_{\mathrm{d} \text { Hold }}$ |  | 12 | 17 | ns |
| $t_{\mathrm{d} \text { Set }}$ |  | 12 | 17 | ns |
| $f_{\text {strobe }}$ | 100 |  |  |  |
| $B$ |  | 140 | MHz |  |
| $B$ |  |  |  | $\mathrm{~V} / \mathrm{ns}$ |
|  |  |  |  |  |
|  |  |  |  |  |

Pulse diagram of strobe input and data outputs


Input current versus input voltage


## Measurement circuit



## Application circuit

7 bit A/D converter with SDA 5200 S and SDA 5200 N


The SDA 5200 S is an ultrafast 6 bit A/D converter with overflow output. It has been designed as terminating device for a 7 bit or 8 bit A/D converter comprising several cascaded ICs (refer to application circuit), or exclusively for 6 bit operation.
Apart from a guaranteed strobe frequency of 100 MHz and an excellent linearity, the SDA 5200 S is outstanding for a broad analog bandwidth which - from the analog side - enables application up to the limit of the Nyquist theorem.
The SDA 5200 S is pin-compatible to the ICs SDA 5010, SDA 6020, and SDA 5200 N (differing output code in the overflow).

## Features

- Strobe frequency 100 MHz
- 6 bit resolution (1.6\%)
- Overflow output (7th bit)
- Broad analog bandwidth ( 140 MHz )
- High slew rate of the input stages (typ. $0.5 \mathrm{~V} / \mathrm{ns}$ )
- Processing of analog signals up to the Nyquist limit
- Linearity $\pm 1 / 4$ LSB
- No sample and hold required
- Dynamic driving of reference inputs for analog addition and multiplication
- Power dissipation 550 mW
- ECL compatible
- Logic-compatible supply voltage +5 V ; -5.2 V


## The following versions ${ }^{1)}$ are available upon request:

- IC with a nonlinear conversion characteristic of a given characteristic curve
- IC with any output code (e.g. gray code)

[^12]

Transfer characteristic and truth table


## Pin configuration

top view


| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $0_{S 1}$ | Digital ground 1 |
| 2 | $+V_{I R}$ | Positive reference voltage (+2 V) |
| 3 | $V_{I A}$ | Analog signal input (max. + 2 V;-3 V) |
| 4 | $-V_{I R}$ | Negative reference voltage $(-3 \mathrm{~V})$ |
| 5 | $V_{I n y}$ | Hysteresis control (9 V to +2.5 V) |
| 6 | Strobe | Strobe input (ECL) |
| 7 | $+V_{S}$ | Positive supply voltage (+5 V) |
| 8 | $-V_{S}$ | Negative supply voltage (-5.2 V) |
| 9 to 14 | D1 to D6 | Data outputs, bits 1 to 6 (ECL) |
| 15 | Do | Overflow output |
| 16 | $0_{S 2}$ | Digital ground 2 |

## Maximum ratings

Supply voltage
Supply voltage Input voltages Strobe
Hysteresis control Voltage difference Ambient temperature Junction temperature Storage temperature
Thermal resistance
System-air

## Characteristics

## Power supply

Pos. supply voltage
Neg. supply voltage
Current consumption
at $+V_{S}=+5.0 \mathrm{~V}, V_{\text {IA }} \leqq-V_{I R}$
at $-V_{S}=-5.2 \mathrm{~V}, V_{\mathrm{IA}} \leqq-V_{\mathrm{IR}}$

## Analog section

## Signal input

Max. input voltage
$V_{\text {IRmax }}=1\left(+V_{\text {IR max }}\right)-\left(-V_{\text {IRmin }}\right) I$
$V_{\text {IA }}$ for 6 bit resolution
$V_{\text {IA }}$ for $1 / 2$ LSB linearity
$V_{\text {IA }}$ for $1 / 4$ LSB linearity
Input current
at $V_{I A}=+V_{I R}$
at $V_{I A}<-V_{I R}$
Input capacitance
at $V_{I A}<-V_{I R}$

## Reference inputs

Pos. reference voltage
Neg. reference voltage
Reference resistance

## Digital section

Strobe input
H input voltage
L input voltage
H input current
L-input current
Data outputs (100 $\Omega$ to -2 V )
H output voltage
L output voltage

|  | Lower <br> limit B | Upper <br> limit $A$ |  |
| :--- | :--- | :--- | :--- |
| $+V_{\mathrm{S}}$ | -0.3 | 6.0 | V |
| $-V_{\mathrm{S}}$ | -6.0 | 0.3 | V |
| $V_{\text {IA }}+V_{\text {IR }},-V_{\text {IR }}$ | -3.5 | 2.5 | V |
| $V_{\text {strobe }}$ | $-V_{\mathrm{S}}$ | 0 | V |
| $V_{\text {Ihy }}$ | 0 | 3.0 | V |
| $0_{\mathrm{S} 1}-0_{\mathrm{S} 2}$ | -0.5 | 0.5 | V |
| $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{i}}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 85 | K/W |


|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
| $+V_{\mathrm{S}}$ | 4.5 | 5.0 | 5.5 | V |
| $-V_{\mathrm{S}}$ | -5.7 | -5.2 | -4.7 | V |
| $I_{\mathrm{S}+}$ |  | 50 | 80 | mA |
| $I_{\mathrm{S}-}$ |  | 55 | 80 | mA |


| $V_{\text {IAmax }}$ | $-V_{1 R_{\text {min }}}$ |  | $\left.\right\|_{5} ^{+V_{I R \max }}$ | V |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0.3 |  | $v$ |
|  | 1.2 | 0.6 |  | V |
|  | 2.4 | 1.2 |  | V |
| $I_{\text {IA }}$ |  | 150 | 500 | $\mu \mathrm{A}$ |
| $I_{\text {IA }}$ | -500 |  | 500 | nA |
| $\mathrm{C}_{\text {IA }}$ |  | 25 |  | pF |

## Characteristics (cont'd)

## Dynamic parameters

Aperture time
Aperture jitter
Strobe
Signal transition time Signal transition time Strobe frequency Max. slew rate Bandwidth ( -3 dB )

|  | Lower limit B | typ | Upper <br> limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {d }}$ |  | 2 |  | ns |
|  |  | 25 |  | ps |
| $t_{\text {strobe }}$ |  | 5 |  | ns |
| $t_{\text {d Hold }}$ |  | 12 | 17 | ns |
| $t_{\text {d Set }}$ |  | 12 | 17 | ns |
| $f_{\text {strobe }}$ | 100 |  |  | MHz |
|  |  | 0.5 |  | V/ns |
| B |  | 140 |  | MHz |

Pulse diagram of strobe input
Input current versus input voltage and data outputs



Measurement circuit


## Application circuit

7 bit A/D converter with SDA 5200 S and SDA 5200 N


The SDA 6020 is an ultrafast A/D converter with 6 bit resolution. In addition to a scanning frequency of typically 50 MHz and excellent linearity, the SDA 6020 has the following outstanding features:

- 6-bit resolution (1.6\%), simple expansion to 8 bits
- $\pm 1 / 4$ LSB linearity
- No sample and hold required
- Dynamic driving of reference inputs for analog addition and multiplication
- ECL compatible (ECL - TTL matching possible, e.g. with SH 100.255)
- Low power dissipation 450 mW
- Logic compatible supply voltage +5 V ; -5.2 V


## Maximum ratings

Supply voltage
Supply voltage
Input voltages
Strobe
Hysteresis control
Voltage difference
Operating temperature Storage temperature

|  | Lower <br> limit B | Upper <br> limit $A$ | Unit |
| :--- | :--- | :--- | :--- |
| $+V_{\mathrm{S}}$ | -0.3 | 6.0 | V |
| $-V_{\mathrm{S}}$ | -6.0 | 0.3 | V |
| $V_{\mathrm{IA},}+V_{\mathrm{IR}},-V_{\mathrm{IR}}$ | -3.0 | 3.0 | V |
| $V_{\text {Strobe }}$ | $-V_{\mathrm{S}}$ | 0 | V |
| $V_{\mathrm{IH}}$ | 0 | 3.0 | V |
| $\mathrm{O}_{\mathrm{A}}-\mathrm{O}_{\mathrm{D}}$ | -0.5 | 0.5 | V |
| $T_{\text {amb }}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{s}}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |



| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | $0_{S 1}$ | Digital ground |
| 2 | $+V_{\text {IR }}$ | Pusitive reierence voitage ( $<+2.5 \mathrm{~V}$ ) |
| 3 | $V_{\text {IA }}$ | Analog signal input (max. $\pm 2.5 \mathrm{~V}$ ) |
| 4 | $-V_{\text {IR }}$ | Negative reference voltage (>-2.5 V) |
| 5 | $V_{\text {I hy }}$ | Hysteresis control ( 0 V to +2.5 V ) |
| 6 | Strobe | Strobe input (ECL) |
| 7 | + $V_{\text {s }}$ | Positive supply voltage ( +5 V ) |
| 8 | $-V_{S}$ | Negative supply voltage (-5.2 V) |
| 9 to 14 | D1 to D6 | Data outputs, bits 1 to 6 (ECL) |
| 15 | Do | Overflow |
| 16 | $0_{\text {S } 2}$ | Digital ground of output stages |

## Block diagram



## Characteristics

## Power supply

Positive supply voltage
Negative supply voltage Current consumption
at $+V_{S}=+5.0 \mathrm{~V} ; V_{\text {IA }} \leq-V_{\text {IR }}$ at $-V_{\mathrm{S}}=-5.2 \mathrm{~V} ; V_{\mathrm{IA}} \leq-V_{\mathrm{IR}}$

|  | Lower <br> limit B | typ | Upper <br> $\operatorname{limit~A~}$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $+V_{\mathrm{S}}$ | 4.5 | 5.0 | 5.5 | V |
| $-V_{\mathrm{S}}$ | -5.7 | -5.2 | -4.7 | V |
| $I_{\mathrm{S}}$ |  | 30 | 60 | mA |
| $I_{\mathrm{S}}$ |  | 55 | 80 | mA |

Analog section
$T_{\mathrm{A}}=25^{\circ} \mathrm{C} ;+V_{\mathrm{S}}=5 \mathrm{~V} ;-V_{\mathrm{S}}=5.2 \mathrm{~V}$

## Signal input

Maximum input voltage
$V_{I_{\text {A max }}}=1\left(+V_{\text {IR max }}\right)-\left(-V_{I_{\text {R min }}}\right)$ I $V_{1 A}$ for 6-bit resolution $V_{\text {I }}$ for 1/2 LSB linearity $V_{\text {I }}$ for 1/4 LSB linearity Input current
at $V_{I A}=+V_{\text {IR }}$ in sample mode
at $V_{\text {IA }}<-V_{\text {IR }}$ in sample mode $-V_{\text {IR }}<V_{I A}<+V_{\text {IR }}$ in hold mode Input capacitance
at $V_{\text {IA }}<-V_{\text {IR }}$

## Reference inputs

Positive reference voltage
Negative reference voltage
Reference resistance

## Digital section

## Strobe input

H input voltage
L input voltage
H input current
L input current

Data outputs (100 $\Omega$ to -2 V )
H output voltage
L output voltage

|  | $-V_{I \mathrm{R} \text { min }}$ |  |
| :--- | :--- | :--- |
| $V_{I \mathrm{~A} \max }$ |  |  |
| $V_{I A}$ |  | 0.3 |
| $V_{I \mathrm{~A}}$ | 1.2 | 0.6 |
| $V_{I \mathrm{~A}}$ | 2.4 | 1.2 |
|  |  |  |
| $I_{I A}$ | -10 | 200 |
| $I_{I A}$ | -10 |  |
| $I_{I A}$ |  |  |
|  |  |  |


| $+V_{I R}$ | -2 |  | 2.5 | $V$ |
| :--- | :--- | :--- | :--- | :--- |
| $-V_{I R}$ | -2.5 |  | 2 | $V$ |
| $64 R$ | 96 | 128 | 256 | $\Omega$ |

Pulse diagram of strobe inputs and data output


Groundplane
"Lines effected as Microstrip

Circuit example for expansion to 7 bit


Circuit example for expansion to 8 bit


The SDA 8005 is a high-speed D/A converter with splendid dynamic qualities and offers the following features:

- Settling time typ. 7 ns
- Extremely small glitch area
- Digital input register
- Data inputs 10 K and 100 K ECL-compatible
- Single power supply -5.2 V
- Deglitch control input


## Functional description

The SDA 8005 is a high-speed 8 -bit D/A converter with ECL-compatible data and strobe inputs.
The data word is received in the input buffer with the Low active strobe. An external reference voltage source with a reference resistor is needed. At a reference current of 2.5 mA the full-scale output current amounts to 40 mA .

The output glitches can be minimized by adjusting the deglitch input voltage between -2.3 V and -2.9 V . The deglitch input can also be left unwired.

## Pin cenfiguration

(top view)


## Pin description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | GND | Ground |
| 2 | $I_{\text {ref }}$ | Reference current input |
| 3 | Degl | Deglitch input |
| 4 | Str | Strobe |
| 5,6 | $+I,-I$ | Complementary current outputs |
|  |  | $+I:$ zero current if D0 to D7 are High |
| 7 | $C$ | Stabilization |
| 8 | $V_{\text {EE }}$ | Supply voltage -5.2 V |
| 16 to 9 | D0 to D7 | Data input 0 (LSB) to 7 (MSB) |

## Block diagram



## Maximum ratings

Supply voltage
Input voltage
Strobe input voltage
Deglitch input voltage
Output voltages, $+I,-I$
Junction temperature
Ambient temperature
Storage temperature
Thermal resistance

## Characteristics

## Analog outputs

## Static performance

Ratio of full-scale output current to reference current
Absolute unadjusted error Integral nonlinearity
Differential nonlinearity
Full-scale temperature coefficient
$-25^{\circ} \mathrm{C}$ to $+25^{\circ} \mathrm{C}$
$+25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Zero-code output current
Full-scale output current
Output voltage range
Supply voltage sensitivity

## Dynamic performance ${ }^{1)}$

Output rise time
Output settling time
Adjusted worst case glitch area Digital crosstalk attenuation

## Data

Strobe

|  | Lower <br> limit B | Upper <br> limit $A$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\text {EE }}$ | -6.0 | 0.3 | V |
| $V_{\text {DO } \ldots \text { D7 }}$ | -3.0 | 0 | V |
| $V_{\text {Str }}$ | -4.0 | 0 | V |
| $V_{\text {DegI }}$ | -5.2 | 0 | V |
| $V_{\text {QI }+}, V_{\text {QI- }}$ | -1.9 | 5 | V |
| $T_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{A}}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th JA }}$ |  | 85 | $\mathrm{~K} / \mathrm{W}$ |


|  | Lower limit B | typ | Upper <br> limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {QFS }} / I_{\text {ref }}$ |  | 16 |  |  |
| ERR | -1 |  | +1 ${ }^{2}$ | \% |
| INL |  | $0.40^{1)}$ | $0.55^{2)}$ | LSB |
| D NL |  | $0.6{ }^{1)}$ | $1^{2)}$ | LSB |
| TC | 80 |  | 120 | ppm $/{ }^{\circ} \mathrm{C}$ |
| TC | 50 |  | 80 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $I_{\text {Q }}$ |  | $6^{1)}$ | $30^{3)}$ | $\mu \mathrm{A}$ |
| $I_{\text {QFS }}$ |  |  | 402) | mA |
| $V_{Q}$ | -1.4 |  | +5 | V |
| $S_{\text {Vs }}$ |  | $0.03{ }^{11}$ | 0.04 ${ }^{\text {) }}$ | \%/\% |
| $t_{\text {r }}$ Q |  | 1.3 |  | ns |
| $t_{\text {s }} \mathrm{Q}$ |  | 7 |  | ns |
|  |  | 80 |  | pVs |
| $\alpha_{\text {Data }}$ |  | 154) |  | pVs |
| $\alpha_{\text {Strobe }}$ |  | $30^{4)}$ |  | pVs |

[^13]
## Characteristics

## Digital inputs

## DC characteristics

$H$ input voltage
$L$ input voltage Input capacitance D7

D6 D0 to D5 Strobe
Hinput current
D7
D6
D0 to D5 Strobe
Input coding

## Switching characteristics

Setup time
Hold time
Strobe time
(see Fig. 1)

|  | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | -1.105 |  | -0.810 | V |
| $V_{\text {IL }}$ | -1.850 |  | -1.505 | V |
| $\mathrm{C}_{1 \mathrm{D7}}$ |  | 1.2 |  | pF |
| $\mathrm{C}_{\text {ID6 }}$ |  | 0.8 |  | pF |
| ${ }_{\text {CIDO }}$..D5 |  | 0.5 |  | pF |
| $\mathrm{C}_{1 \text { Str }}$ |  | 1.5 |  | pF |
| $I_{\text {IH D7 }}$ |  | 25 |  | $\mu \mathrm{A}$ |
| $I_{\text {IHD6 }}$ |  | 12 |  | $\mu \mathrm{A}$ |
| $I_{\text {IH Do,...05 }}$ |  | 6 |  | $\mu \mathrm{A}$ |
| $I_{\text {IHStr }}$ |  |  |  | $\mu \mathrm{A}$ |

## Deglitch input

Deglitch input current
at $V_{\text {Deg1 }}=2.3 \mathrm{~V}$
at $V_{\text {Deg! }}=2.9 \mathrm{~V}$
Deglitch voltage range
Deglitch voltage (not connected)

## Power supply ${ }^{1)}$

Supply voltage
Supply current
Power consumption

| $V_{\mathrm{EE}}$ | -5.46 |  | -4.94 | V |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{EE}}$ |  | 98 | 105 | mA |
| $\mathrm{P}_{\mathrm{D}}$ |  | 495 |  | mW |

[^14]
## Comments

${ }^{1}$ ) Measured at:
$25^{\circ} \mathrm{C}$
$V_{\mathrm{EE}}=-5.2 \mathrm{~V}$
Full-scale output current $I_{\mathrm{Q}}=20 \mathrm{~mA}$
Output load $=50 \Omega$
${ }^{2}$ ) Guaranteed at: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
-5.46 V to -4.94 V
Full-scale output current $I_{\mathrm{Q}}=1 \mathrm{~mA}$ to 40 mA
${ }^{3}$ ) Measured at $100^{\circ} \mathrm{C}$
Full-scale output current $I_{Q}=20 \mathrm{~mA}$
$V_{\text {Degl }}=-2.3 \mathrm{~V}$
$V_{\mathrm{EE}}=-5.2 \mathrm{~V}$
$V_{\mathrm{IH}}=-0.95 \mathrm{~V}$
$V_{\mathrm{IL}}=-1.6 \mathrm{~V}$
Input signal rise time $t_{r}=3 \mathrm{~ns}$
Switching all inputs at the same time in the same direction (worst case).
The crosstalk attenuation can be reduced by using other input signals.

## Pulse diagram of the inputs



Figure 1

## Terminology

## Absolute unadjusted error

The full-scale output current with the same reference voltage and reference resistance is different for different chips. The variation results from the deviation of technology parameters. The specification is the maximum deviation from an average value.

## Integral nonlinearity

The integral nonlinearity is the maximum deviation of the output of a linear regression from the output values of all possible input codes.

## Differential nonlinearity

Differential nonlinearity is the difference between the actual and the ideal deviation between any two adjacent input codes, this being 1 LSB. A specified differential nonlinearity of $\pm 1$ LSB max. over the entire operating temperature range ensures monotonicity.

## Supply voltage sensitivity

The supply voltage sensitivity is the dependence of the analog output current on the supply voltage $V_{\text {EE }}$ with all other parameters or conditions constant. It is specified in \% per \%.

## Output rise time

The output rise time is the time between the $10 \%$ value and the $90 \%$ value of $V_{\mathrm{Q}}$ max. at the leading edge.

## Output settling time

The output settling time is the time from the $50 \%$ point of the trailing strobe edge to the last entry of the analog output signal into an admissible error window of $\pm 1 / 2$ LSB.
The specified value is measured by using a comparator to detect the entry time point (see fig. 2).

## Adjusted worst case glitch area

Glitches which arise from input code switching can be minimized by varying the deglitch input voltage.
The specified value can be measured under the following conditions:

- Input code change from 01111111 to 10000000 and vice versa
- Input data are received with strobe
- Deglitch input voltage is optimized for switching in both directions

Figure 2 shows the test circuit and the timing diagram for the determination of the output settling time.


Figure 2

## Application instructions

- Board with at least one ground area in its entirety.
- Ground pin should be connected very close to the large ground area by using contact studs or by direct soldering.
- Voltage supply must be blocked directly at the $V_{\text {EE }}$ pin by using a $100-\mathrm{nF}$ ceramic capacitor (preferably small chip capacitors).
- The analog outputs should be loaded with $50 \Omega$ as near as possible to the package.
- Each of the DC voltages ( $V_{E E}, D E G L, V_{\text {ref }}$ ) has to be checked for its suitability as regards ripple and noise.
- If a D/A output is connected to the $50-\Omega$ input of a scope, an attenuator should be arranged on the D/A converter side of the connecting line to prevent the reflection from the oscilloscope from seeing the practically open line termination (output impedance of D/A converter approx. $20 \mathrm{k} \Omega$ ); the ground connection between the board and the instrument should have a very low impedance.
- To minimize the crosstalk of used strobe to the output you can place a voltage divider at the strobe input to form an RC filter in combination with the input capacitance (see figure).


Figure 3 shows an application where the output signal is transmitted over a $50-\Omega$ line to a receiver with a $50-\Omega$ input, possibly a high-speed oscilloscope.
$I_{\text {ref }}$ may be adjusted by varying $V_{\text {ref }}$ between 0 V and 2.5 V , reference resistor $R_{\text {ref }}$ being $1 \mathrm{k} \Omega$.

Alternatively $R_{\text {ref }}$ can be changed with $V_{\text {ref }}$ constant.


Figure 3

Here the strobe input is connected to a voltage divider, which forms an RC filter together with the input capacitance, and in this way reduces the digital crosstalk from strobe to output. The $100-\Omega$ output line from $+I$ is terminated at both ends.
The high maximum, full-scale output current in this case also allows an acceptable voltage range.


Figure 4

The SDA 8010 is an ultrafast A/D converter according to the parallel principle, with resolution of 8 bits and a guaranteed strobe frequency of 100 MHz . This device, comprising 11,000 components, is produced in state-of-the-art bipolar technology and features wide analog bandwidth, low input capacitance and an input voltage range balanced to ground.

## Features

Strobe frequency 100 MHz

- 8-bit resolution
- Excellent large-signal bandwidth
- High slew rate of input stages
- Balanced input voltage range
- Compatible with ECL 100 K
- Low power dissipation, approx. 1.4 W
- Logic-compatible supply voltage -4.5 V ; +5 V

Pin configuration (top view)


## Pin description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{\text {EE }}$ | Neg. supply voltage, analog section |
| 2 | GND | Ground |
| 3 | $V_{\mathrm{CC}}$ | Pos. supply voltage, analog section |
| 4 | Str 1 | Strobe signal 1 |
| 5 | $+V_{\text {ref }}$ | Pos. reference voltage |
| 6 | $+V_{\text {ref, s }}$ | Pos. reference voltage sense |
| 7 | AN | Analog input |
| 8 | A IN | Analog input |
| 9 | $V_{\text {ref, M }}$ | Center tap of volgage divider |
| 10 | $-V_{\text {ref }}$ | Neg. reference voltage |
| 11 | $-V_{\text {ref, s }}$ | Neg. reference voltage sense |
| 12 | Str 2 | Strobe signal 2 |
| 13 | $V_{\text {EE, }}$ | Neg. supply voltage, digital section |
| 14 | $V_{\mathrm{CC,D}}$ | Pos. supply voltage, digital section |
| 15 | GND | Ground |
| 16 to 23 | DO to D7 | Digital output signals |
| 24 | GND 1 | Ground connection for output emitter follower |

## Functional description

The SDA 8010 is an ultrafast A/D converter according to the parallel principle and consists of a field of 255 comparators, three encoding stages and the output drivers (see block diagram).
The analog signal is routed via input A $\mathbb{N}$ in parallel to all comparators and compared with 255 reference voltages spread linearly over the input voltage range. The result of this comparison, delivered in the so-called thermometer code, is converted into binary representation by three encoding stages and is available as a digital signal with ECL level at outputs D0 to D7.
The reference voltages are generated internally by means of a resistance divider. The potentials at its end points are set via the reference voltage inputs $+V_{\text {ret }}$ and $-V_{\text {ref }}$ and determine the input voltage range, which is resolved with a resolution of 8 bits. Additional potential terminals, $+V_{\text {ref, sense }}$ and $-V_{\text {ref, sense }}$, that enable precise adjustment of the input voltage, independently of transfer resistances, according to the principle of a Kelvin connection are provided at the reference voltage inputs. The assignment of the input signal, referred to $1 \mathrm{LSB}=I+V_{\text {ref }} I+I-V_{\text {ret }} I / 256$, to the digital output code is shown in the signal table. As no overflow function is provided, the output signal will remain at a value of 255 after the input voltage range is exceeded.
The individual comparators consist of a differential amplifier as the input and a register stage operating in master/slave operation which are activated alternately by strobe signals Str1 and Str2. The sequence of the conversion process is described with reference to the pulse diagram.
During the $L$ phase of signal Str1, the analog signal is compared with the reference voltages. With the rising edge of Str1 the result of the comparison is passed into the first register stage and held there until the falling edge of the strobe. Toward the end of this hold period $t_{\mathrm{H} 1}$, the signal is accepted into the second flipflop with the $L$ phase of the second strobe Str2 and stored with the rising edge. After a delay period $t_{\mathrm{d}}$ this data appears at the output.
The validity range $t_{V, Q}$ of the output data depends on the duty cycle set at Str2. In general, data will also appear outside this interval $t_{V, Q}$. The second comparator latch is transparent in this phase, however, so transients of the first stage could reach the output for especially critical settings.
What is essential for the analog features is that the input differential amplifier of the comparators be currentless at no time during the strobe process so that, on the one hand, coupling of the strobe on to the input is prevented and, on the other hand, excellent largesignal bandwidths are achieved. The low input capacitance of 30 pF and the symmetrical input voltage range in many cases permit operation of the converter in $50-\Omega$ systems. The dual design of the analog input A $\mathbb{I N}$ assures a low inductance lead and thus also contributes to achieving a flat frequency response up to 50 MHz .

Connection $V_{\text {ret, }}$, serves for RF decoupling the reference voltage divider. The use of two supply systems $V_{C C}, V_{E E}$ and $V_{C C, D}, V_{E E, D}$ and an additional ground lead GND 1 for the output stages reduces the mutual influence of analog and digital signals to a minimum. Additionally, the separate return of the analog signal ground lead, the so-called analog ground, is recommended (see test circuit).


## Pulse diagram



## Transfer characteristic and truth table



Typical dependency of $t_{\mathrm{d}, \mathrm{Q}}$ and $t_{\mathrm{V}, \mathrm{Q}}$ on junction temperature $T_{\mathrm{j}}$


## Maximum ratings

Pos. supply voltages
Neg. supply voltages
Analog input voltages ${ }^{1)}$
Digital input voltages
Junction temperature
Thermal resistance
Junction-air
(without dissipator)

## Characteristics

$4.75<V_{\mathrm{CC}}=V_{\mathrm{CC}, \mathrm{D}}<5.25 \mathrm{~V}$
$-4.75 \mathrm{~V}<V_{E E}=V_{E E, D}<-4.25 \mathrm{~V}$
$T_{\mathrm{j}}=20$ to $125^{\circ} \mathrm{C}$

## Current consumption

Pos. supply current
Neg. supply current

## Reference inputs

Pos. reference voltage
Neg. reference voltage
Reference resistance

|  | Lower <br> limit B | Upper <br> limit |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{CC}}, V_{\mathrm{CC}, \mathrm{D}}$ | -0.3 | 6.0 | V |
| $V_{\mathrm{EE}}, V_{\mathrm{EE}, \mathrm{D}}$ | -6.0 | 0.3 | V |
| $+V_{\text {ref }}-V_{\text {ref }}$ | -2.5 | 1.5 | V |
| $V_{\text {AIN }}$ | -3.5 | 0 | V |
| $V_{\text {Str 1 }}, V_{\mathrm{Str} 2}$ | -3.5 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{j}}$ |  |  |  |
| $R_{\text {th JA }}$ |  | 50 | $\mathrm{~K} / \mathrm{W}$ |

## Signal input

Voltage range input current ${ }^{2}$ ) Input capacitance

[^15]
## Characteristics

## Strobe inputs

H input voltage
L input voltage
Max. strobe frequency
Strobe time $1^{3)}$
Strobe time $2^{3)}$
Setup time
Strobe $2^{3)}$
Hold time
Strobe $2^{3)}$
Aperture delay ${ }^{5}$

|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $V_{\text {IH }}$ | -1.165 |  |  | V |
| $V_{\mathrm{IL}}$ |  |  | -1.475 | V |
| $f_{\mathrm{Str}, \max }$ | 100 |  |  | MHz |
| $t_{\mathrm{Str} 1}$ | 3.5 | 5 | 6.5 | ns |
| $t_{\mathrm{Str} 2}$ | $4.0^{4}$ | 3.5 | 4.5 | ns |
|  |  |  |  |  |
| $t_{\text {Setup, Str 2 }}$ | 0 | -1.5 | -2.5 | ns |
| $t_{\text {Hold, Str 2 }}$ | 1 | 3 |  | ns |
| $t_{\mathrm{d}, \mathrm{ap}}$ |  | 3 |  | ns |

## Data outputs

H output voltage
L output voltage
Signal transition time ${ }^{6}$ )
Time of valid output data ${ }^{7}$ )

|  | -1.025 |  |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{QH}}$ |  | V |  |
| $V_{\mathrm{QL}}$ | 7.620 | V |  |
| $\mathrm{t}_{\mathrm{d}, \mathrm{Q}}$ | 7 | 10.5 | ns |
| $t_{\mathrm{V}, \mathrm{Q}}$ | 4 |  |  |
|  |  |  |  |

## Conversion characteristics

Static nonlinearity ${ }^{8}$ )
Integral nonlinearity
Differential nonlinearity

| INL |  | 0.5 | LSB |
| :--- | :--- | :--- | :--- | :--- |
| D NL | 0.5 |  | LSB |

Dynamic performance ${ }^{9}$ )
Large signal bandwidth ${ }^{10}$
Signal-to-noise ratio ${ }^{11)}$
$f_{\mathrm{an}}=30 \mathrm{MHz}$
45 MHz
Total harmonic distortion ${ }^{12)}$ $f_{\mathrm{an}}=30 \mathrm{MHz}$

[^16]
## Comments

${ }^{1}$ ) $+V_{\text {ref }}$ always have to be more positive than $-V_{\text {ref }}$.
${ }^{2}$ ) The input current is linearly dependent on the input voltage. The stated value represents the input current at $V_{\text {AIN }}=+V_{\text {ret }}$.
${ }^{3}$ ) The timing of the two externally applied controlling signals Str1 and Str2 are defined by
$t_{\text {Str } 1}$ - L-period of Str 1
$t_{\text {Str } 2}$-L-period of Str 2
$t_{\text {Setup, Str2 }}-$ time interval from rising edge of Str 2 to falling edge of Str 1
$t_{\text {Hold, Str2 }}$ - time interval from rising edge of Str 1 to falling edge of Str 2
${ }^{4}$ ) This value applies to $T_{\mathrm{j}}=125^{\circ} \mathrm{C}$, at room temperature the minimum of strobe width $t_{\text {str } 2}$ is 3 ns .
${ }^{5}$ ) Delay of the sampling moment (latching of first comparator stage) with respect to the positive transition of signal Str 1 ; it is caused by the internal strobe amplifiers.
${ }^{6}$ ) Delay from the rising edge of $\operatorname{Str} 2$ to the begin of validity of the associated output data.
${ }^{7}$ ) Time interval, during that the conversion of a $30 \mathrm{MHz} / 2 V_{\mathrm{pp}}$ signal at 100 MHz sampling rate yields an SNR of greater than 40 dB .
${ }^{8}$ ) Deviation of the actual transfer characteristic (output code as a function of input voltage) from that of an ideal ADC. It is expressed in terms of the measured transition voltages $V_{i}$ (input voltage, at which the output code transition ( $i-1$ ) $\rightarrow i$ occurs):

Integral nonlinearity I NL - maximum deviation of the mean input voltage associated with any output code from the ideal value (in LSB), so

$$
I N L=\max \left(\frac{V_{i}+V_{i+1}}{2}-\left(-V_{\text {ref }}\right)\right) \cdot \frac{256}{+V_{\text {ref }}-\left(-V_{\text {ref }}\right)}-i
$$

Differential nonlinearity $D$ NL - maximum deviation of the input voltage range associated with any output code from the ideal value (in LSB), so

$$
D N L=\max \left(V_{i+1}-V_{\mathrm{i}}\right) \cdot \frac{256}{+V_{\mathrm{ref}}-\left(-V_{\mathrm{ref}}\right)}-1
$$

Given values of $\mathbb{I N L}$ and $D N L$ are related to a reference voltage range $\left(+V_{\text {ref }}-\left(-V_{\text {ref }}\right)\right)$ of 1.8 V .
${ }^{9}$ ) All parameters are measured at $f_{\text {Str }}=100 \mathrm{MHz}$
${ }^{10}$ ) That frequency of a sinusoidal input signal of (peak-to-peak) 2 V , at which the amplitude of the signal derived from digital output data has decreased by 3 dB compared to the low-frequency value. The measurement is carried out at a sampling rate of 100 MHz in a $50 \Omega$ system. As this impedance together with the input capacitance forms the main limitation, bandwidth could be further increased by driving the input from a lowimpedance source.
${ }^{11}$ ) Energy ratio (in dB ) of the fundamental to the sum of all other spectral components (except second and third harmonics) in the spectrum of the quantized representation resulting from the conversion of a peak-to-peak 2 V input sine wave at 100 MHz sampling rate.
${ }^{12}$ ) Energy ratio of second (THD2) and third (THD3) order harmonics to the fundamental spectral component (see SNR).

## Measurement circuit




Application example


Preliminary Data

| Type | Function | Package |
| :--- | :--- | :--- |
| SLE 5001 | Transmitter | DIP 40 |
| SLE 5001 K | Transmitter | Mikropack |
| SLE 5001 W | Transmitter | PLCC 44 |
|  |  |  |
| SLE 5002 | Receiver | DIP 40 |
| SLE 5002 K | Receiver | Mikropack |
| SLE 5002 W | Receiver | PLCC 44 |
| TDE 4060 | Pre-amplifier | DIP 8 |
| TDE 4060 G | Pre-amplifier | SO 8 |
| TDE 4061 | Pre-amplifier with Demodulator | DIP 14 |
| TDE 4061 G | Preamplifier with Demodulator | SO 14 |

The CMOS components SLE 5001 and SLE 5002 have been designed as transmitter and receiver for an electronic remote-control system. The system offers over and above the usual characteristics, an almost unlimited number of channels.

Since both transmitter and receiver are available in Micropack, the smallest possible dimensions are attainable. The data from the transmitter to the receiver can be sent by the following means, according to the peripheral hardware:

- Infrared (cost effective)
- Galvanic connection (wire)
- Inductive coupling (Transformer principle)
- Radio
- Ultrasound

If infrared is chosen the IR-Pre-amplifier TDA 4060/TDE 4061 will be an important component to be considered.

## Main System Characteristics

- 9.7 million different channels available
- CMOS technology
- Micropack housing
- Dynamic or static receiver operating-mode
- Minimum external component count
- High interference and operational reliability
- Power-on reset
- Standby operation/Wake up mode


## Transmitter SLE 5001: (Fig. 2)

The SLE 5001 is a mask-encoded CMOS component.
On applying the operating voltage a power-on-reset occurs, and the transmitter enters stand-by operation. The instructions, entered by means of a push-button matrix, are converted into a 4-byte long impulse diagram and sent out via the output stage. The component requires a matrix to be provided with 10 row connections (P27 to P36) and 4 columns (P21 to P24).

Entering of an instruction is by means of a push-button which connects a row input with a column input. Pressure on the key activates the oscillator and the corresponding impulse message is sent out.

A 20 msec . software controlled key debounce is contained in the program. After a brief touch of the key the component delivers the corresponding codeword to the IR output stage.

In Fig. 1 the timing principle of the IR data transmission is shown.
An IR channel message consists of 4 bytes (of 8 bits each). In front of each byte a synchronising pulse is sent. Following each transmitted byte there is a pause, during which the newly received byte can be stored ( 1.5 msec .). The total IR transmission is 36 bits. [( $1+8$ ) -4$]$.

Each databit is modulated by a carrier frequency ( 125 kHz ) and sent out as an infrared light pulse by means of an IRED (SFH 484). A databit consists of 12 IR pulses each of $2.4 \mu \mathrm{~s}$ duration, and with a peak current value of about 2A. The beginning of the next bit to be transmitted is at least 1.5 ms . later. There is therefore a maximum average transmission current of about 38 mA ( $12 \cdot 2.5$ $\mu \mathrm{s} / 1500 \mu \mathrm{~s}$ ) • 2000 mA . During a logic bit " 0 " there is no output. In the worst possible case (all bits " 1 ") a data word of 4 bytes will require a battery capacity of $2 \mathrm{mAs}(12 \bullet 2.4 \mu \mathrm{~S} \bullet 200 \mathrm{~mA} \bullet 36)$.



Fig. 4: Application of remote-control receiver with IR data transmission


The symmetrical 8-stage amplifier with symmetrical coincidence demodulator for amplifying, limiting, and demodulating frequency-modulated signals is especially suited for the sound IF section in TV sets and FM IF amplifiers in radio sets.

## Features

- Outstanding limiting characteristics
- Wide range of operation (6 to 18 V )
- Few external components
- Voltage for AFC


## Maximum ratings

| Supply voltage1) | $v_{\text {s }}$ | 18 | V |
| :---: | :---: | :---: | :---: |
| Z current | $I_{12}$ | 15 | mA |
| $t \leqq 1 \mathrm{~min}$ | $I_{12}$ | 20 | mA |
| Voltage | $V_{5}$ | 4 | V |
| Current | $I_{3}$ |  | mA |
|  | $I_{4}$ | 2 | mA |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | $T_{j}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) | $R_{\text {thSA }}$ | 90 | K/W |

## Operating range

Supply voltage range
Ambient temperature range
Frequency range

| $V_{\mathrm{S}}$ | 6 to 18 | V |
| :--- | :--- | :--- |
| $T_{\text {amb }}$ | -15 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $f$ | 0 to 12 | MHz |

[^17]Characteristics ( $T_{\text {amb }}=25^{\circ} \mathrm{C}, V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{f}_{\mathrm{IF}}=5.5 \mathrm{MHz}$ or 10.7 MHz , respectively)

| Current consumption $\begin{array}{ll}R_{5}=\infty \\ R_{5}=0\end{array}$ | $I_{\mathrm{S}}$ $I_{\mathrm{S}}$ | 10 11 | 14 15.2 | 18 20 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IF voltage gain | $\mathrm{G}_{v}$ |  | 68 |  | dB |
| IF output voltage at limiting (each output) | $V_{\text {qpp }}$ | 170 | 250 |  | mV |
| Output resistance (pin 8)Bridging resistance | $R_{\text {q } 8}$ | 1.9 | 2.6 | 3.3 | k $\Omega$ |
|  | $\mathrm{R}_{13-14}$ |  |  | 1 | k $\Omega$ |
| AGC range of volume control | $\frac{V_{\text {AF max }}}{V_{\text {AF min }}}$ | 70 | 75 |  | dB |
| DC level of output signal Potentiometer resistance | $V_{8}$ | 6.2 | 7.4 | 8.5 | $v$ |
| Potentiometer resistance <br> - 1 dB attenuation | $\mathrm{R}_{5}$ |  | 3.7 | 4.7 | $\mathrm{k} \Omega$ |
| Volteren | $R_{5}$ | 1.0 | 1.4 |  | k $\Omega$ |
| Voltage $\begin{array}{ll} & -1 \mathrm{~dB} \text { attenuation } \\ & -70 \mathrm{~dB} \text { attenuation }\end{array}$ | $V_{5}$ |  | 2.4 |  | $v$ |
|  | $V_{5}$ |  | 1.3 |  | V |
| Signal-to-noise ratio ( $V_{\mathrm{i}}=10 \mathrm{mV}, \Delta f= \pm 50 \mathrm{kHz}$ ) | $\mathrm{a}_{\text {S } / \mathrm{N}}$ | 75 | 85 |  | dB |
| Total harmonic distortion ( $V_{i}=10 \mathrm{mV}, \Delta f= \pm 25 \mathrm{kHz}$ ) | THD |  | 1.3 | 2.5 | \% |
| Noise voltage (in accordance with DIN 45405) Output resistance | $V_{n}$ $R_{\text {a } 7-9}$ |  | 80 5.4 | 140 | $\mu \mathrm{V}$ $\mathrm{k} \Omega$ |

Characteristics for $f_{\mathrm{IF}}=5.5 \mathrm{MHz}\left(T_{\mathrm{amb}}=25^{\circ} \mathrm{C}, V_{\mathrm{S}}=12 \mathrm{~V}, f_{\mathrm{IF}}=5.5 \mathrm{MHz}, \Delta f= \pm 50 \mathrm{kHz}\right.$, $f_{\text {mod }}=1 \mathrm{kHz}, Q_{\mathrm{B}}$ approx. 45)

| AF output voltage ( $V_{i}=10 \mathrm{mV}$ ) Input voltage for limiting | $\begin{aligned} & V_{\text {Afrms }} \\ & V_{\text {illim }} \end{aligned}$ | 0.7 | 1 30 | 60 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AM suppression $V_{i}=500 \mu \mathrm{~V}, m=30 \%$ | $\mathrm{a}_{\text {AM }}$ | 45 | 55 |  | dB |
| $V_{i}=10 \mathrm{mV}, \mathrm{m}=30 \%$ | $a_{\text {AM }}$ | 60 | 68 |  |  |
| Input impedance | $z_{i}$ |  | 40/4.5 |  | k $\Omega / \mathrm{pF}$ |

Characteristics for $10.7 \mathrm{MHz}\left(T_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=12, \mathrm{~V}, \mathrm{f}_{\mathrm{IF}}=10.7 \mathrm{MHz}, \Delta f= \pm 75 \mathrm{kHz}\right.$, $f_{\text {mod }}=1 \mathrm{kHz}, Q_{\mathrm{B}}$ approx. 45)


## Characteristics of the additive circuit

$Z$ voltage ( $I_{12}=5 \mathrm{~mA}$ )
$Z$ resistance
Breakdown voltage
Breakdown voltage ( $I_{3}=500 \mu \mathrm{~A}$ )
Current gain ( $V_{C E}=5 \mathrm{~V}, I_{\mathrm{C}}=1 \mathrm{~mA}$ )

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{12}$ | 11.2 | 12 | 13.2 | V |
| $R_{\mathrm{Z}}$ |  | 30 | 55 | $\Omega$ |
| $V_{\mathrm{CBO}}$ | 26 | 40 |  | V |
| $V_{\text {CEO }}$ | 13 |  |  | V |
| $\mathrm{G}_{\mathrm{I}}$ | 25 | 80 |  |  |

Pins 3 and 4 are connected to the collector or the base of a transistor, which may be used as an AF preamplifier ( $I_{\mathrm{C}}<5 \mathrm{~mA}$ ) or as a bass/treble switch (dc on or off-switching of an RC circuit).
At pin 12, a $Z$ diode ( 12 V ) is accessible which can be used to stabilize the supply voltage of this IC or the voltage of other included circuit elements ( $I_{Z} \leqq 15 \mathrm{~mA}$ ).

The IC TBA 120 S is manufactured in different groups according to the volume specifications. An attenuation of 30 dB requires a resistor to be switched to ground at pin 5 with a resistance value as allocated to the groups listed below. The group number is imprinted on the plastic package.

| Group | II | III | IV | V |
| :--- | :--- | :--- | :--- | :--- |
| $R_{\text {pot }}$ | 1.9 to 2.2 | 2.1 to 2.5 | 2.4 to 2.9 | 2.8 to 3.3 |



## Circuit diagram



## Application circuit 5.5 MHz (10.7 MHz)



Values in parentheses apply to 10.7 MHz

## Application circuit with ceramic filter (Murata)

For good adjacent channel suppression the ceramic filter should be combined with an LC network.


|  | Sound IF <br> in TV sets | Sound IF in TV sets <br> of American Std. | FM IF in radio <br> mono sets | FM IF in RF <br> stereo sets |
| :--- | :--- | :--- | :--- | :--- |
| $C_{1}$ | 1.5 nF | 2.2 nF | 470 pF | 330 pF |
| $\mathrm{C}_{2}$ | 22 nF | 22 nF | 22 nF | 470 pF |
| $L_{1}$ | 8 turns, 0.15 CuL | 8 turns, 0.15 CuL | 8 turns, 0.15 CuL | 12 turns, 0.15 CuL |
| $R_{1}$ | $\infty$ | $\infty$ | $\infty$ | $1 \mathrm{k} \Omega$ |
| $R_{2}$ | $680 \Omega$ | $1 \mathrm{k} \Omega$ | $330 \Omega$ |  |
| Filter (Murata) | SFE 5.5 MA | SFE 4.5 MA | $330 \Omega$ | SFE 10.7 |



## DC output voltage <br> versus supply voltage



Volume control
versus potentiometer resistance
$V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{f}_{\mathrm{Z}}=5.5 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$ dB
$f_{\text {mod }}=1 \mathrm{kHz} ; V_{\mathrm{i}}=10 \mathrm{mV}$


Current consumption
versus supply voltage


Volume control versus voltage to pin 5
$V_{\mathrm{S}}=12 \mathrm{~V} ; f_{\mathrm{Z}}=5.5 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$
$\mathrm{dB} f_{\text {mod }}=1 \mathrm{kHz} ; \mathrm{Q}_{\mathrm{B}}$ approx. 45



Input voltage for limiting versus supply voltage
$f_{\mathrm{Z}}=5.5 \mathrm{MHz} ; \Delta f= \pm 50 \mathrm{kHz}$;
$f_{\text {mod }}=1 \mathrm{kHz} ; Q_{\mathrm{B}}$ approx. 45


AM suppression versus input voltage $V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{f}_{\mathrm{z}}=5.5 \mathrm{MHz} ; f_{\text {mod }}=1 \mathrm{kHz}$ $Q_{B}$ approx. 45


AF output voltage
versus input voltage
$V_{\mathrm{S}}=12 \mathrm{~V} ; f_{\text {mod }}=1 \mathrm{kHz} ; Q_{\mathrm{B}}$ approx. 45


The symmetrical 8-stage amplifier with symmetrical coincidence demodulator for amplifying, limiting, and demodulating frequency-modulated signals, is especially suited for the sound IF units in TV sets. In addition to the controlled AF output, an uncontrolled AF output and an AF input for the connection of video recorders is available.

## Features

- Outstanding limiting qualities
- Few external components
- Terminal for video recorder
- AF output voltage independent of supply voltage
- Insensitive to hum
- Very little residual IF

TBA 120 T: Input and demodulator matched to ceramic resonators
TBA 120 U: Input and demodulator matched to LC networks.

## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 18 | V |
| :--- | :--- | :--- | :--- |
| Voltage | $V_{5}$ | 6 | V |
| Current | $I_{4}$ | 5 | m |
| Junction temperature | $T_{\mathrm{J}}$ | 150 | $\mathrm{~mA}^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  | ${ }^{\circ} \mathrm{C}$ |  |  |
| Thermal resistance (system-air) | $R_{\text {thSA }}$ | 90 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range
Frequency range

| $V_{\text {s }}$ | 10 to 18 | V |
| :--- | :--- | :--- |
| $T_{\text {amb }}$ | -15 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $f$ | 0 to 12 | MHz |

Characteristics ( $V_{\mathrm{S}}=12 \mathrm{~V}$; $T_{\text {amb }}=25^{\circ} \mathrm{C}, Q_{\mathrm{B}}$ approx. $\left.45, f_{\mathrm{IF}}=5.5 \mathrm{MHz}\right)$

Current consumption
IF voltage gain $V_{6} / V_{14}$
IF output voltage with limiting at each output
Output resistance

## Input resistance

Internal resistance
DC level of output signal
( $V_{i}=0$ )
Stabilized voltage
Residual IF voltage without deemphasis
AF gain (AF not attenuated)
Attenuation $\left(R_{4-5}=5 \mathrm{k} \Omega ; R_{5-1}=13 \mathrm{k} \Omega\right)$
Range of volume control
Resistance
Input voltage for limiting
$\left(\Delta f= \pm 50 \mathrm{kHz} ; f_{\text {mod }}=1 \mathrm{kHz}\right)$
Hum suppression
Signal-to-noise ratio ( $V_{i}=10 \mathrm{mV}$ )
Noise voltage (in acc. with DIN 45405)
Input impedance

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {s }}$ | 9.5 | 13.5 | 17.5 | mA |
| $\mathrm{G}_{\mathrm{v}}$ |  | 68 |  | dB |
| $V_{\text {qpp }}$ | 175 | 250 | 325 | mV |
| $R_{\text {q } 8}$ | 0.8 | 1.1 | 1.4 | $\mathrm{k} \Omega$ |
| $R_{\text {q12 }}$ | 0.8 | 1.1 | 1.4 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{13}$ | 1.4 | 2.0 | 2.6 | $\mathrm{k} \Omega$ |
| $R_{\text {i4 }}$ |  | 12 | 16 | S |
| $V_{8}$ | 3.4 | 4.0 | 4.7 | V |
| $V_{12}$ | 4.4 | 4.9 | 6.3 | V |
| $V_{4}$ | 4.2 | 4.8 | 5.3 | V |
| $V_{8}$ |  | 20 |  | mV |
| $V_{12}$ |  | 30 |  | mV |
| $V_{8} / V_{3}$ | 6 | 7.5 | 8.5 |  |
| $V_{\text {AF } 8}$ | 20 | 30 | 40 | dB |
| $V_{\text {AF8 }{ }_{\text {max }}}$ | 70 | 85 |  | dB |
| $V_{\text {AF8 min }}$ |  |  |  |  |
| $R_{4-5}{ }^{1}$ ) | 1 |  | 10 | $\mathrm{k} \Omega$ |
| $V_{\text {ilim }}$ |  | 30 | 60 | $\mu \mathrm{V}$ |
| $V_{8} / V_{11}$ |  | 35 |  | dB |
| $V_{12} / V_{11}$ |  | 30 |  | dB |
| $\mathrm{a}_{\text {S/N }}$ | 80 | 85 |  | dB |
| $V_{\text {n }}$ |  |  | 70 | $\mu \mathrm{V}$ |
| $\mathrm{R}_{\mathrm{q} 7-9}$ |  | 5.4 |  | $\mathrm{k} \Omega$ |

## TBA 120 T only:

AF output voltage
$\left(\Delta f= \pm 50 \mathrm{kHz} ; f_{\text {mod }}=1 \mathrm{kHz}\right)$
Input impedance
AM suppression
$\left(V_{i}=500 \mu \mathrm{~V} ; \Delta f= \pm 50 \mathrm{kHz} ; m=30 \%\right.$;
$f_{\text {mod }}=1 \mathrm{kHz}$ )
Bridging resistance

|  | 650 | 900 | 1100 | mV |
| :--- | :--- | :--- | :--- | :--- |
| $V_{8 \mathrm{rms}}$ | 400 | 650 | 1000 | mV |
| $V_{12 \mathrm{rms}}$ |  | $800 / 5$ |  | $\Omega / \mathrm{pF}$ |
| $Z_{\mathrm{i}}$ | 50 | 60 |  | dB |
| $\mathrm{a}_{\mathrm{AM}}$ |  |  |  |  |
|  |  |  |  |  |
| $R_{13-14}$ |  |  | 1 | $\mathrm{k} \Omega$ |

## TBA 120 U only:

AF output voltage
$\left(\Delta f= \pm 50 \mathrm{kHz} ; V_{i}=10 \mathrm{mV}\right.$;
$f_{\text {mod }}=1 \mathrm{kHz} ; T H D=4 \%$ )
Input impedance ( $f_{1}=5.5 \mathrm{MHz}$ )
AM suppression
$\left(\Delta f= \pm 50 \mathrm{kHz} ; V_{\mathrm{i}}=500 \mu \mathrm{~V}\right.$;
$f_{\text {mod }}=1 \mathrm{kHz} ; m=30 \%$ )
Total harmonic distortion
$\left(\Delta f= \pm 25 \mathrm{kHz} ; V_{\mathrm{i}}=10 \mathrm{mV} ; f_{\text {mod }}=1 \mathrm{kHz}\right)$

## Block diagram



[^18]
## Test circuit ( 5.5 MHz )



## Application circuit TBA 120 U for 5.5 MHz



## Application circuit TBA 120 T for 5.5 MHz

$\mathrm{L}_{1}: 20$ turns $15 \times 0.05$ CuLS; $Q_{0}$ approx. 73
$L_{2}$ : 9 turns 0.25 CuLS; $Q_{0}$ approx. 40 Coil assembly Vogt D41-2165 (2438) without cup core

[^19]

AF output voltage and disturbance voltage versus input voltage (Input wired with SFE 5.5 MA/Murata)


OdB a 770 mV rms

AF output voltage and disturbance voltage versus input voltage (Input $60 \Omega$ impedance broadband)

$0 \mathrm{~dB}=770 \mathrm{~m} \mathrm{~V}_{\mathrm{ms}}$

AF output voltage (pin 8), disturbance voltage, and total harmonic distortion versus input voltage


Total harmonic distortion versus volume control


## Spread

AF output voltage (pin 8) versus potentiometer resistance and versus ratio of resistance


AF output voltage (pin 8) versus voltage fed into pin 5


## Circuit for direct connection to video recorders



Socket (1): Switching voltage: at playback +12 V at recording: free
Socket (4): Simultaneous input and output for AF

## Function

When the switching voltage is applied, the emitter follower BC 238 is blocked at the output, and the buffer stage BC 308 is switched on. A preemphasis is included to balance the deemphasis at the AF output. The IF amplifier becomes inoperable by means of the diode BA 127 and the $47 \mathrm{k} \Omega$ resistor. The remote-controlled volume regulator in the TBA 120 T/U is used for recording and playback.

The TBB 042 G is a symmetrical mixer applicable for frequencies up to 200 MHz . It can be driven either by an external source or by a built-in oscillator.

Common applications are in receivers, converters, and demodulators for AM and FM signals.

## Features

- Wide range of supply voltage
- Few external components
- High conversion transconductance
- High pulse strength
- Low noise


## Maximum ratings

Supply voltage
Junction temperature
Storage temperature range
Thermal resistance (system - air)

| $V_{\mathrm{S}}$ | 15 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 125 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range

| $V_{\mathrm{S}}$ | 4 to 15 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{A}}$ | -15 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics
$V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Current consumption
Output current
Output current difference
Supply current
Power gain
( $f_{\mathrm{i}}=100 \mathrm{MHz}, f_{\mathrm{osc}}=110.7 \mathrm{MHz}$ )
Breakdown voltage
$\left(I_{2,3}=10 \mathrm{~mA} ; V_{7,8}=0 \mathrm{~V}\right)$
Output capacitance
Conversion transductance ( $f=455 \mathrm{kHz}$ )
Noise figure

|  | min. | typ. | max. |  |
| ---: | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}=I_{2}+I_{3}+I_{5}$ | 1.4 | 2.15 | 2.9 | mA |
| $I_{2}=I_{3}$ | 0.36 | 0.52 | 0.68 | mA |
| $I_{3}-I_{2}$ | -60 |  | 60 | mA |
| $I_{5}$ | 0.7 | 1.1 | 1.6 | mA |
| $G_{\mathrm{P}}$ | 14 | 16.5 |  | dB |
| $V_{2,} V_{3}$ | 25 |  |  | V |
| $S=\frac{I_{2}}{C_{2-\mathrm{M}}, C_{3-\mathrm{M}}}=\frac{I_{3}}{V_{7}-V_{8}}=\frac{}{V_{7}-V_{8}}$ |  | 5 |  | pF |
| $N F$ |  | 7 |  | dB |



## Application circuit

Mixer for remote control receiver
self-oscillating


For harmonic crystals, an inductor between pins 9 and 11 which will prevent oscillations on the fundamental is recommended.

## Circuit diagram



It is recommendable to establish a galvanic connection between pins 6 and 7 and pins 10 and 12 through coupling windings.
A resistor of at least $220 \Omega$ may be connected between pins 9 and 14 (GND) and pins 11 and 14 to increase the currents and thus the conversion transconductance. Pins 9 and 11 may be connected via any impedance. In case of a direct connection between pins 9 and 11 the resistance from this connection to pin 14 may be at least $100 \Omega$. Depending on the layout, a capacitor ( 10 to 50 pF ) may be required between pins 6 and 7 to prevent oscillations in the VHF band.

Total current consumption versus supply voltage


Power gain
versus supply voltage

$\longrightarrow V_{\mathrm{s}}$


Output current versus supply voltage

## Preliminary data

TBB 200 is a CMOS IC which has been especially developed for use in radio equipment. It is suited to simple frequency synthesis as well as to dual modulus synthesis.

## Features

- Bit serial control with 2 lines ( $1^{2} \mathrm{C}$ bus)
- Modulus switching
- Voltage doubler for high phase-detector output voltage
- Direct VCO control without op amp
- High input sensitivity ( 10 mV ), high input frequencies $(70 \mathrm{MHz})$ in single modulus operation
- Low supply voltage, wide temperature range
- Standby circuit
- Extremely fast phase-detector with very short anti-backlash pulse
- Large dividing ratios
- A divider 1 to 127
- $N$ divider 3 to 4095
- R divider 3 to 65535
- Switchable phase-detector polarity
- Switchable phase-detector retuning rate of rise
- PORT output addressable via $\mathrm{I}^{2} \mathrm{C}$ bus
- for prescaler standby
- for prescaler programming (128 or 64)

[^20]
## Circuit description

TBB 200 is a complex PLL component in CMOS technology for processor controlled frequency synthesis. Pin S/D selects Single or Dual modulus operation. Functions and dividing ratios are selected via an $I^{2} \mathrm{C}$ bus interface at pins SDA and SCL. An output port PRT permits control (e.g. standby) of additional circuitry. The reference frequency is applied at input RI; its maximum value is 30 MHz . The VCO frequency is applied at input FI. Its maximum value in single modulus operation is 70 MHz and in dual modulus operation 30 MHz . The PLL can be operated optionally with or without internal voltage doubler, depending on the required frequency variation (Varicap). For operation with voltage doubler, a capacitance of typ. $1 \mu \mathrm{~F}(\mathrm{MKH})$ must be connected at pin C. C must be grounded when the voltage doubler is not in use. Output PD supplies the phase detector signal with especially short anti-backlash pulses to neutralize even the smallest phase deviations. Polarity and current of the PD output can be switched via the $I^{2} \mathrm{C}$ bus. Output LD supplies a static lock detector signal, and output FV the divided VCO frequency. LD and FV are open drain outputs.
For test purposes, a switch-on reset is provided, which is discontinued by the first H pulse at RI. In the reset state, the dividers are switched to the programming mode.

| Mode | S/D |
| :--- | :--- |
| Single modulus | L |
| Dual modulus | H |

## Pin configuration

(top view)


## Pin description

|  |  |  |
| :--- | :--- | :--- |
| Pin | Symbol | Function |
| 1 | V $_{\text {DD }}$ | Supply voltage |
| 2 | RI | Reference frequency |
| 3 | S/D | Operating mode (single modulus/dual modulus) |
| 4 | SDA | I $^{2}$ C bus data |
| 5 | SCL | I$^{2}$ bus clock |
| 6 | PRT | I $^{2}$ C PORT |
| 7 | MOD | Modulus control |
| 8 | FI | VCO frequency |
| 9 | GND 2 | Ground |
| 10 | FV | Comparison frequency |
| 11 | PD | Phase detector |
| 12 | GND 1 | Ground |
| 13 | C | Voltage-doubling capacitance |
| 14 | LD | Lock detector |



002 gal
002 gaı

## Characteristics

## Input signals SDA, SCL

$H$ input voltage
$L$ input voltage
Input capacitance
Input current

|  | Test <br> conditions | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $V_{\mathrm{IH}}$ |  | $0.7 \times V_{\mathrm{DD}}$ | $V_{\mathrm{DD}}$ | V |
| $V_{\mathrm{IL}}$ |  | 0 | $0.3 \times V_{\mathrm{DD}}$ | V |
| $C_{\mathrm{I}}$ |  | 10 | pF |  |
| $I_{\mathrm{IM}}$ | $V_{1}=V_{\mathrm{DD}}$ |  | 10 | $\mu \mathrm{~A}$ |

## Input signal S/D

Input voltage
L input voltage
Input capacitance
Input current

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{IH}}$ | $0.7 \times V_{\mathrm{DD}}$ | $V_{\mathrm{DD}}$ | V |  |
| $V_{\mathrm{IL}}$ |  | 0 | $0.3 \times V_{\mathrm{DD}}$ | V |
| $\mathrm{C}_{\mathrm{I}}$ |  | pF |  |  |
| $I_{\mathrm{IM}}$ | $V_{\mathrm{I}}=V_{\mathrm{DD}}$ |  | 10 | $\mu \mathrm{~A}$ |

Input signal RI
Input frequency
Input voltage
Input capacitance
Input current

| $f$ | $V_{\text {DD }}=4.5 \mathrm{~V}$ |  | 30 | MHz |
| :---: | :---: | :---: | :---: | :---: |
| $V_{1 \text { rms }}$ | (sine) | 500 |  | mV |
| $C_{1}$ |  |  | 10 | pF |
| $I_{\text {IM }}$ | $V_{1}=V_{D D}$ |  | 10 | $\mu \mathrm{A}$ |

## Input signal FI (dual modulus)

Input frequency
Input voltage
Input current
Input capacitance

| $f$ | $V_{D D}=4.5 \mathrm{~V}$ |  | 30 | MHz |
| :---: | :---: | :---: | :---: | :---: |
| $V_{1 \text { rms }}$ | (sine) | 50 |  | mV |
| $I_{\text {IM }}$ | $V_{I}=V_{D D}$ |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ |  |  | 10 | pF |

Input signal FI (single modulus)
Input frequency
Input voltage
Input capacitance
Input current
Input frequency

| $\boldsymbol{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  | 70 | MHz |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{Irms}}$ | (sine) | 10 |  | mV |
| $C_{\mathrm{I}}$ |  |  | 10 | pF |
| $I_{\mathrm{IM}}$ | $V_{\mathrm{I}}=V_{\mathrm{DD}}$ |  | 10 | $\mu \mathrm{C}$ |
| $f$ | $V_{\mathrm{DD}}=3 \mathrm{~V}$ |  | 35 | MHz |

## Output signal SDA, LD (open-drain output)

L output voltage

## Maximum ratings

Supply voltage
Input voltage
Output voltage at C
Power dissipation per output
Total power dissipation
Storage temperature

|  | $\min$ | typ | $\max$ |  | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | -0.3 |  | 6 | V |  |
| $V_{\mathrm{DD}}$ | -0.3 |  | $V_{\mathrm{DD}}+0.3$ | V |  |
| $V_{\mathrm{IM} 1}$ | -0.3 |  | 0 | V | Exception: C |
| $V_{\mathrm{IM} 2}$ | $-V_{\mathrm{DD}}$ |  | 10 | mW | (internally |
| $P_{\mathrm{Q}}$ |  |  | 300 | mW | generated) |
| $P_{\text {tot }}$ |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| $T_{\text {stg }}$ | -50 |  |  |  |  |

## Operating range

| Supply voltage | $V_{\mathrm{DD}}$ | 3 | 5 | 5.5 | V |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply current <br> Supply current: <br> standby FI RI | $I_{\mathrm{DD}}$ |  |  | 7 | mA |  |
| Supply current: <br> standby counter | $I_{\mathrm{DD}}$ |  |  | 1 |  |  |
| Supply current: <br> standby counter | $I_{\mathrm{DD}}$ |  | 4 |  | mA | $V_{\mathrm{FI} \text { rms }}=10 \mathrm{mV}$ |
| Supply current: <br> standby counter <br> Ambient temperature | $I_{\mathrm{DD}}$ |  | 3 |  | mA | $V_{\mathrm{FI} \mathrm{rms}}=100 \mathrm{mV}$ |

Current measurement excluding output circuitry and voltage doubling.

## Characteristics

$V_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

## Output signal PD <br> (Tri-state output)

H current mode
L current mode
Tri-state

|  | Test <br> conditions | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $I_{\mathrm{QH}}$ |  |  |  |  |
| $I_{\mathrm{QL}}$ |  |  | $\pm 1$ | mA |
| $I_{\mathrm{Q} 3}$ | $V_{\mathrm{PD}} I V_{\mathrm{DD}} \mathrm{I}, 25^{\circ} \mathrm{C}$ |  | $\pm 0.1$ | mA |
|  |  | 50 | nA |  |

## Output signal FV N

(Open-drain output)
L output voltage
L output pulse width
\(V_{\mathrm{qL}}\left|$$
\begin{array}{l|l|l}I_{\mathrm{QL}}=1 \mathrm{~mA} \\
\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} \\
t_{\mathrm{QWL}}=1 / \mathrm{FI}\end{array}
$$\right| \quad\left|\begin{array}{l} <br>

\end{array}\right|\)| V |
| :--- |

Output signal MOD, PRT
H output voltage
L output voltage

| $V_{Q H}$ | $I_{Q H}=0.5 \mathrm{~mA}$ | $V_{D D}-0.4$ |  | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{QL}}$ | $I_{\mathrm{QL}}=0.5 \mathrm{~mA}$ |  | 0.4 | V |

Output current MOD*
H output current

| $I_{Q L}$ | $V_{D D}=3 V$ |
| :--- | :--- |

500
$\mu \mathrm{A}$
Dynamic characteristics
$V_{D D}=5 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$
Input signal RI
Rise time
Fall time
Pulse width

## Input signal FI

Rise time
Fall time
Pulse width

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| $t_{\mathrm{IR}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 |  |
| $\mathrm{t}_{\mathrm{IF}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 | ns |
| $\mathrm{t}_{\mathrm{IW}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 | ns |


| $\boldsymbol{t}_{\mathrm{IR}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 |  | ns |
| :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{t}_{\mathrm{IF}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 |  | ns |
| $\boldsymbol{t}_{\mathrm{IW}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 10 | ns |  |
| $\boldsymbol{t}_{\mathrm{IW}}$ | dual modulus | 10 |  | ns |
| $\boldsymbol{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  |  |  |
| $\boldsymbol{t}_{\mathrm{IW}}$ | single modulus <br>  <br>  <br> $V_{\mathrm{DD}}=5 \mathrm{~V}$ | 5 |  | ns |

Pulse diagram


[^21]
## Dynamic Characteristics

$V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

## Output signal PRT

Rise time Fall time

## Output signal FV

Fall time

|  | Test <br> conditions | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $t_{\mathrm{QR}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}, C_{\mathrm{L}}=30 \mathrm{pF}$ |  | 1 | $\mu \mathrm{~s}$ |
| $t_{\mathrm{QF}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 1 | $\mu \mathrm{~s}$ |

Output signal MOD
Rise time Fall time
Delay time L-H to FI Delay time H-L to FI
$t_{\text {QF }}$

$$
V_{D D}=5 \mathrm{~V}, C_{\mathrm{L}}=20 \mathrm{pF}
$$

$\left.$| $t_{\mathrm{QR}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  |  |
| :--- | :--- | :--- | :--- |
| $t_{\mathrm{QF}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  |  |
| $t_{\mathrm{DQLH}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 10 | ns |
|  |  | 10 | ns |
| $t_{\mathrm{QDHL}}$ | $V_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  |  |$\quad \right\rvert\,$| ns |  |
| :--- | :--- |
|  |  |

## Pulse diagram




Transmission protocol for programming


| Status bit |  |
| :--- | :--- |
| 0 | 1 |
| Low |  |
| off*** $^{* * *}$ | High*** |
| off* | on |
| neg. | on |
| 0.1 mA | pos. |
| $\div 2$ | 1 mA |
| off | $\div 4$ |
| push pull | on |
|  | current source** |

[^22]Transmission protocol for programming


## Clock frequency

Inactive time prior to next transmission
Start condition hold time
(first CLOCK pulse is generated after this time period)
Clock LOW phase
Clock HIGH phase
DATA set-up time
SDA and SCL signal rise time
SDA and SCL signal fall time
SCL pulse set-up time with Stop condition
Status programming set-up time (S/D)
PRT delay time relative to Stop condition

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $t_{\mathrm{SCL}}$ | 0 | 100 | kHz |
| $t_{\mathrm{HD} ; \mathrm{DAT}}$ | 0 |  | $\mu \mathrm{~s}$ |
| $t_{\mathrm{BUF}}$ | 4.7 |  | $\mu \mathrm{~s}$ |

All times with reference to specified input levels $V_{\mathrm{IH}}$ and $V_{\mathrm{IL}}$.

## Pulse diagrams for I²C bus, S/D, PRT



## Application circuits


$C_{C}=$ Coupling Capacitance
$C_{B}=$ Blocking Capacitance

Operation: dual modulus ( $f_{\max }=30 \mathrm{MHz}$ at FI )


Operation: single modulus ( $f_{\text {max }}=70 \mathrm{MHz}$ at FI ) $C_{F}$ : loop filter capacitance

## Application circuits VCO coupling



Operation without voltage doubler (status bit $7=0$ )


Operation with voltage doubler (status bit $7=1$ )
$C_{F}$ : loop filter capacitance


## Pulse diagram

Phase detector


FD


LD


The TBB 469 is an FM narrow-band IC pe.rticularly intended for radio receivers. It is suited for the conversion, limiting, demodulation, and AF processing of an FM-modulated signal.
The input signal is routed via an RF amplifier to a crystal-controlled mixer. The IF signal is routed via an external selection to an adjustable limiter amplifier followed by a coincidence demodulator. The AF signal is routed via a low pass to an AF amplifier. Gain and frequency response of the first amplifier can be set externally. The second amplifier contains the volume control and a muting input for additional field strength-dependent regulation.

## Maximum ratings

Supply voltage
Load current of $V_{\text {stab }}$ Junction temperature
Storage temperature
Thermal resistance (system-air)

|  | Lower <br> limit | Upper <br> limit |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 0 | 15 | V |
| $I_{\text {stab }}$ | 0 | 50 | $\mu \mathrm{HA}$ |
| $T_{1}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| $R_{\text {th SA }}$ |  | 70 | K/W |

## Operating range

Supply voltage
Ambient temperature

| Characteristics <br> $V_{\mathrm{S}}=4.5 \mathrm{~V} ; T_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ | Test <br> conditions | Lower <br> limit | typ | Upper <br> limit |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply current | $I_{\mathrm{S}}$ |  |  | 3.0 | 5.0 | mA |
| Reference voltage | $V_{\text {stab }}$ |  | 1.9 | 2.2 | 2.5 | V |

## RF prestage

| Voltage gain | $G_{V}$ | $t_{1}=10 \ldots 50 \mathrm{MHz}^{1)}$ <br> $(-3 \mathrm{~dB})$ | 36 | 42 | 48 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input impedance | $Z_{i}$ |  |  |  |  |

IF limiter amplifier at $\Delta f= \pm 2.8 \mathrm{kHz}, \mathrm{f}_{\text {IIF }}=455 \mathrm{kHz}$
$f_{\text {mod }}=1 \mathrm{kHz}, V_{\text {if rms }}=10 \mathrm{mV} ; Q$ factor approx. 15 :
Input resistance
IF bandwidth
Limiter threshold
Setting range of the limiter threshold
AM suppression
Signal-to-noise ratio
Field strength
AF output voltage
Min. load resistance
AF bandwidth
Total harmonic distortion

| $R_{\mathrm{I}}$ <br> $B_{\text {IF }}$ <br> $V_{\text {lim rms }}$ | $V_{\mathrm{qAF} 1}=-3 \mathrm{~dB}$ | 500 | 20 10 | 20 | $\mathrm{k} \Omega$ kHz $\mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta V_{\text {lim }}$ AMS | $\begin{aligned} & V_{10}=0 \mathrm{~V} / V_{\text {stab }} \\ & m=30 \% \end{aligned}$ | $\begin{aligned} & 14 \\ & 40 \end{aligned}$ | 20 | 22 | dB $d B$ |
| $a_{S / N}$ $V_{10}$ | $V_{\text {iIF }}=0 \mathrm{~V}$ |  | 40 | 100 | dB mV |
| $V_{10}$ | $V_{\text {iIF }}=10 \mathrm{mV}$ | 0.8 | 1.2 |  | V |
| $V_{\text {QAF1 }}$ |  | 30 | 60 |  | mV |
| $R_{\text {q } 1}$ |  | 300 |  |  | $\Omega$ |
| $B_{\text {AF }}$ | $V_{\mathrm{qAF} 1}=-3 \mathrm{~dB}$ | 20 | 35 |  | kHz |
| THD |  |  | 1 | 2 | \% |

## AF amplifier 2

Voltage gain
Min. load resistance Input impedance Signal-to-noișe ratio
Total harmonic distortion ${ }^{1)}$

| $G_{V}$ | $V_{\mathrm{iAF}}=1 \mathrm{mV}$ |
| :--- | :--- |
| $R_{\mathrm{Q} 2}$ |  |
| $R_{\mathrm{I}}$ |  |
| $\mathrm{a}_{\mathrm{S} / \mathrm{N}}$ |  |
| THD |  |


| 31 | 37 |
| :--- | :--- |
| 1 |  |
| 10 | 40 |
|  | 2 |


| 43 | $d B$ <br> $k \Omega$ <br> $k \Omega$ <br> $d B$ <br> $\%$ |
| :--- | :--- |

## AF amplifier 3

Voltage gain
Max. output voltage
Min. load resistance
Total harmonic distortion
Volume control range Muting depth

Disturbance voltage in acc. with DIN 45405 ${ }^{\text {2 }}$

| $G_{V}$ | $V_{2}=0 \mathrm{~V}, V_{11}=1 \mathrm{~V}$ |  |
| :--- | :--- | :--- |
| $V_{\mathrm{qAF3} \mathrm{rms}}$ | $T H D=10 \%$ | 5 |
| $R_{\mathrm{q} 3}$ |  |  |
| $T H D$ |  |  |
| $\Delta G_{\text {vol }}$ |  |  |
| $M$ | $V_{4}=0 \mathrm{~V} / 1 \mathrm{~V}$ |  |
|  | $R_{\text {mute }}=\infty$ | 3 |
| $V_{d}$ | $R_{\text {mute }}=0$ | 20 |
|  | $V_{2}=1 / 2 V_{\text {stab }}$ |  |


| 10 | 300 | dB <br> mV <br> 2 |
| :--- | :--- | :--- |
| 80 |  | $\mathrm{k} \Omega$ <br> $\%$ <br> dB <br> 6 <br> 26 |
| 30 | 40 | dB |
|  |  | dB <br> $\mu \mathrm{V}_{0 S}$ |

[^23]


AF Output voltage $V_{q A F 3}$ with reference to $775 \mathrm{mV}_{\mathrm{rms}}$ and field strength output voltage
$V_{\mathrm{qF}}$ versus input voltage $V_{\mathrm{ifF}}$
$V_{\mathrm{S}}=4.5 \mathrm{~V}, f_{\text {mod }}=1 \mathrm{kHz}$


Mixer output voltage $V_{\mathrm{q} \text { IF }}$ with reference to $775 \mathrm{mV}_{\mathrm{rms}}$ at $18 \mathrm{k} \Omega$ versus input level $P_{\mathrm{i} \text { AF }}$ $V_{\mathrm{S}}=4.5 \mathrm{~V}$



AF Output voltage $V_{\text {q AF } 3}$ with reference to $775 \mathbf{m V}_{\text {rms }}$ versus control voltage $V_{\mathrm{iL}}$ $V_{\mathrm{S}}=4.5 \mathrm{~V}, f_{\mathrm{mod}}=1 \mathrm{kHz}$


The TBB 1469 is an FM narrow-band IC particularly intended for radio receivers. It is suited for the conversion, limiting, demodulation, and AF processing of an FM-modulated signal. The input signal is routed via an AF amplifier to a crystal-controlled mixer. The IF signal is routed via an external selection to a limiter amplifier followed by a coincidence demodulator. The AF signal is routed via a low pass to an externally adjustable AF amplifier. ESD protective diodes are internally connected to the RF inputs.

## Maximum ratings

Supply voltage
Load current
Junction temperature
Storage temperature
Thermal resistance (system-air)

|  | Lower <br> limit | Upper <br> limit |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 0 | 15 | V |
| $I_{\text {stab }}$ | 0 | 50 | $\mu \mathrm{~A}$ |
| $T_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 85 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Ambient temperature

| $V_{\mathrm{s}}$ | 3 |
| :--- | :--- |
| $T_{\text {amb }}$ | -30 |

12
$\left\lvert\, \begin{aligned} & \mathrm{V} \\ & { }^{\circ} \mathrm{C}\end{aligned}\right.$

| Characteristics <br> $V_{\mathrm{S}}=4.5 \mathrm{~V} ; \boldsymbol{T}_{\mathrm{amb}}=-30^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ | Test <br> conditions | Lower <br> limit | typ | Upper <br> limit |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply current | $I_{\mathrm{S}}$ |  |  | 2.7 | 4.0 | mA |
| Reference voltage | $V_{\mathrm{stab}}$ |  | 1.4 | 1.9 | 2.6 | V |

## RF prestage

| Voltage gain | $G_{V}$ | $\left.f_{i}=10 \ldots 50 \mathrm{MHz}^{1}\right)$ $(-3 \mathrm{~dB})$ | 36 | 42 | 48 | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input impedance | $Z_{i}$ |  |  | 10//3 |  | $\mathrm{k} \Omega / / \mathrm{pF}$ |
| Noise figure | NF |  |  |  |  | $\mathrm{dB}$ |

IF limiter amplifier at $\Delta f= \pm 2.8 \mathrm{kHz}, f_{\text {iIF }}=455 \mathrm{kHz}$
$f_{\text {mod }}=1 \mathrm{kHz}, V_{\text {iIfrms }}=10 \mathrm{mV}$; Q factor approx. 15

| Input resistance IF bandwidth | $R_{i}$ $B_{\text {IF }}$ | $V_{\mathrm{qAF} 1}=-3 \mathrm{~dB}$ | 500 | 20 |  | $\mathrm{k} \Omega$ kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Limiter threshold | $V_{\text {lim rms }}$ |  |  | 10 | 30 | $\mu \mathrm{V}$ |
| AM suppression | AMS | $m=30 \%$ | 40 |  |  | dB |
| AF output voltage | $V_{\text {qaF1 }}$ |  | 30 | 60 |  | mV |
| Min. load resistance | $\mathrm{R}_{\mathrm{q}}$ |  | 300 |  |  | $\Omega$ |
| Total harmonic distortion | THD |  |  | 1 | 2 | \% |
| Signal-to-noise ratio | $\mathrm{a}_{\mathbf{S} / \mathrm{N}}$ |  |  | 40 |  | dB |
| AF bandwidth | $B_{\text {AF }}$ | $V_{\mathrm{qAF} 1}=-3 \mathrm{~dB}$ | 20 | 35 |  | kHz |

## AF amplifier

| Voltage gain | $G_{V}$ | $V_{i A F}=1 \mathrm{mV}$ | 31 | 37 | 43 | dB <br> Min. load resistance <br> Input impedance |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $R_{\mathrm{L}}$  <br> Signal-to-noise ratio $R_{\mathrm{i}}$ |  | 1 |  |  |  |  |
| $\mathrm{k} \Omega$ |  |  |  |  |  |  |
| $\mathrm{k} \Omega$ |  |  |  |  |  |  |
| dB |  |  |  |  |  |  |

[^24]


TBB 1469

The TBB 2469 G is an FM narrow-band IC particularly intended for radio receivers. It is suited for the conversion, limiting, demodulation, and AF processing of an FM-modulated signal.
The input signal is routed via an HF amplifier to a crystal-controlled mixer. The IF signal is routed via an external selection, to a limiter amplifier followed by a coincidence demodulator. The AF signal is routed via a low pass to an AF amplifier. Gain and frequency response of the first amplifier can be set externally. The second amplifier contains the volume control.

## Maximum ratings

Supply voltage
Load current of $V_{\text {stah }}$
Junction temperature
Storage temperature
Thermal resistance (system-air)

## Operating range

Supply voltage
Ambient temperature

|  | Lower <br> limit | Upper <br> limit |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 0 | 15 | V |
| $I_{\text {Stab }}$ | 0 | 50 | $\mu \mathrm{~A}$ |
| $T_{\mathrm{j}}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -425 | ${ }^{\circ} \mathrm{C}$ |  |
| $R_{\text {th SA }}$ |  | 120 | $\mathrm{~K} / \mathrm{W}$ |


| $V_{\mathrm{s}}$ | 3 | 12 | V |
| :--- | :--- | :--- | :--- |
| $T_{\text {amb }}$ | -30 | 80 | ${ }^{\circ} \mathrm{C}$ |

## Pin configuration

top view


| Characteristics <br> at $V_{\mathrm{s}}=4.5 \mathrm{~V}, T_{\text {amb }}=-30^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ |  | Test conditions | Lower limit | typ | Upper limit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption Reference voltage | $\begin{aligned} & I_{\mathrm{S}} \\ & V_{\text {stab }} \end{aligned}$ |  | 1.4 | 3.0 1.9 | $\begin{aligned} & 5: 0 \\ & 2.6 \end{aligned}$ | mA |

## RF prestage



IF limiter amplifier at $\Delta f= \pm 2.8 \mathrm{kHz}, f_{\text {IIF }}=455 \mathrm{kHz}{ }^{1)}$
$f_{\text {mod }}=1 \mathrm{kHz}, V_{\text {iIf rms }}=10 \mathrm{mV}, Q$ factor appr. 15

| Input resistance | $\mathrm{R}_{\mathrm{i}}$ |  |  | 20 |  | $\mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF bandwidth | $B_{\text {IF }}$ | $V_{\mathrm{qAF} 1}=-3 \mathrm{~dB}$ | 500 |  |  | kHz |
| AM suppression | AMS | $m=30 \%$ | 40 |  |  | dB |
| Signal-to-noise ratio | $\mathrm{a}_{\text {S/N }}$ |  |  | 40 |  | dB |
| Field strength | $V_{10}$ | $V_{\text {iIF }}=0 \mathrm{~V}$ |  |  | 100 | mV |
|  | $V_{10}$ | $V_{\text {iIf }}=10 \mathrm{mV}$ |  | 1.9 |  | V |
| AF output voltage | $V_{\text {qAF1 }}$ |  | 30 | 60 |  | mV |
| Min. load resistance | $\mathrm{R}_{\mathrm{q} 1}$ |  | 300 |  |  | $\Omega$ |
| AF bandwidth | $\mathrm{B}_{\text {AF }}$ | $V_{\mathrm{GAF} 1}=-3 \mathrm{~dB}$ | 20 | 35 |  | kHz |
| Total harmonic distortion ${ }^{1)}$ | THD |  |  | 1 | 2 | \% |

## AF amplifier 2

| Voltage gain | $\mathrm{G}_{V}$ | $V_{\text {iAF1 }}=1 \mathrm{mV}$ |  | 37 | dB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Min. load resistance | $R_{\text {q2 }}$ |  | 1 |  | k $\Omega$ |
| Input impedance | $R_{\text {i }}$ |  | 10 |  | k $\Omega$ |
| Signal-to-noise ratio | $\mathrm{a}_{\text {S/N }}$ |  |  | 40 | dB |
| Total harmonic distortion) | THD |  |  | 2 | \% |

## AF amplifier 3

Voltage gain
Max. output voltage Min. load resistance Total harmonic distortion ${ }^{1)}$ Volume control range Noise voltage in acc. with DIN 45405 ${ }^{2)}$

| $G_{V}$ | $V_{2}=0 \mathrm{~V}, V_{11}=1 \mathrm{~V}$ |
| :--- | :--- | :--- |
| $V_{\mathrm{qAF3} \mathrm{rm}}$ | $T H D=10 \%$ |
| $R_{\mathrm{q3}}$ |  |
| $T H D$ |  |
| $\Delta G_{\text {vol }}$ |  |
| $V_{\mathrm{n}}$ | $V_{2}=1 / 2 V_{\text {stab }}$ |

5

| 10 | 300 | dB <br> mV <br> $\mathrm{k} \Omega$ <br> 2 <br> 80 |
| :--- | :--- | :--- |
|  |  | 50 |
| 20 | dB |  |
| dB |  |  |
|  | $\mu \mathrm{~V}_{0 \mathrm{~s}}$ |  |

[^25]


The TCA 105 contains an oscillator stage, a threshold switch, and two anti-valent output stages. These ICs are especially suitable for application in proximity switches, light barriers, and other contactless switching applications.

## Features

- Wide range of supply voltage, 4.5 to 30 V
- High output current, 50 mA
- TTL-compatible
- Triggerable with dc signal


## Maximum ratings

Supply voltage
Output voltage (pin 4, pin 5)
Output current
Switching frequency
Input voltage
Junction temperature
Storage temperature range
Thermal resistance (system-air)
TCA 105, TCA 105 B
TCA 105 G

|  | TCA 105; G | TCA 105 B |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 30 | 20 | V |
| $V_{\mathrm{Q}}$ | 30 | 20 | V |
| $I_{\mathrm{Q}}$ | 50 | 50 | mA |
| $f_{\mathrm{S}}$ | 40 | 40 | kHz |
| $V_{\mathrm{I}}$ | $\left.\geq 0^{*}\right)$ | $\left.20^{*}\right)$ | V |
| $T_{\mathrm{j}}$ | 125 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 to 125 | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Operating range

Supply voltage
Ambient temperature
Oscillating frequency

| $V_{\mathrm{S}}$ | 4.75 to 30 |
| :--- | :--- |
| $T_{\mathrm{A}}$ | -25 to 85 |
| $f_{\mathrm{OSC}}$ | 1 to 4.5 |

4.75 to 20 -25 to 85
1 to 4.5

[^26]
## Characteristics

Static measurement, pins 3 and 1 interconnected $V_{\mathrm{S}}=12 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C} ; R_{\mathrm{C}}=5.6 \mathrm{k} \Omega$

## Supply current

Input threshold voltage with compensation resistor $R_{C}$ Input threshold current Hysteresis
L output voltage ( $I_{\mathrm{Q}}=16 \mathrm{~mA}$ ) H output voltage
Reverse current, $V_{S}=30 \mathrm{~V}$ and/or 20 V
L output voltage ( $I_{\mathrm{Q}}=50 \mathrm{~mA}$ )
Switching time in TTL operation ( $I_{\mathrm{Q}}=16 \mathrm{~mA}$ )

|  | $\min$ | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S }}$ |  | 3.4 | 5 | mA |
| $V_{\text {I }}$ | 300 | 400 | 480 | mV |
| $I_{\text {I }}$ |  | -60 |  | $\mu \mathrm{A}$ |
| $V_{\text {hy }}$ | 20 | 35 | 50 | mV |
| $V_{Q L}$ |  | 0.25 | 0.35 | V |
| $V_{\text {QH }}$ | corresponds to $V_{S}$ |  |  |  |
| $I_{\text {QH }}$ |  |  | 60 | $\mu \mathrm{A}$ |
| $V_{Q L}$ |  | 0.7 | 1.15 | V |
| $t$ |  | 3 |  | $\mu \mathrm{s}$ |

## Pin configurations

## TCA 105, TCA 105 B



## TCA 105 G



## Measurement circuit



Circuit diagram


## Application examples

Inductive slot switch or proximity switch


Light-operated switch (switching amplifier for phototransistor BPY 61)


## Application example

## Voltage monitor



Current consumption
Supply current versus
supply voltage


L output voltage versus output current
$T_{\mathrm{A}}=25^{\circ} \mathrm{C} ; V_{\mathrm{S}}=12 \mathrm{~V}$




Input current versus ambient temperature
$V_{\mathrm{S}}=12 \mathrm{~V} ; R_{\mathrm{C}}=5.6 \mathrm{k} \Omega$


This IC is intended for applications in inductive proximity switches. The outputs switch when the oscillation is damped, e.g. by the approach of a metal object.

## Operation schematic



## Features

- Large supply voltage range
- High output current
- Antivalent outputs
- Adjustable switching distance
- Adjustable hysteresis
- Turn-on delay


## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 30 | V |
| :--- | :--- | :--- | :--- |
| Output voltage | $V_{\mathrm{Q}}$ | 30 | V |
| Output current | $I_{\mathrm{Q}}$ | 50 | $\mathrm{~mA}^{\circ}$ |
| Junction temperature | $T_{\mathrm{J}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |
| Thermal resistance (system-air) TCA 205 A | $R_{\mathrm{th} \mathrm{SA}}$ | 85 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Ambient temperature

| $V_{\mathrm{S}}$ | 4.75 to 30 |
| :--- | :--- |


| $T_{A}$ | -25 to 85 |
| :--- | :--- |



## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Open-loop supply current consumption L output voltage per output

H output current per output Integrating capacitance Internal resistance at 3 Threshold voltage at 3 Distance adjustment Hysteresis adjustment $\}$ circuit 1
$\left.\begin{array}{l}\text { Distance adjustment } \\ \text { Hysteresis adjustment }\end{array}\right\}$ circuit 2 Turn-on delay
Oscillating frequency
Switching frequency without $C_{I}$

|  | Test conditions | Lower limit B | typ | Upper <br> limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{S}$ | open pins |  | 1 | 2 | mA |
| $V_{\text {QL }}$ | $I_{Q L}=5 \mathrm{~mA}$ |  | 0.8 | 1 | V |
| $V_{Q L}$ | $I_{Q L}=50 \mathrm{~mA}$ |  | 1.25 | 1.5 | V |
| $I_{\text {Q }}$ | $V_{Q H}=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{I}}$ |  |  | 10 |  | nF |
| $R_{\text {j3 }}$ |  | 200 | 350 | 660 | $\mathrm{k} \Omega$ |
| $V_{\text {S3 }}$ |  |  | 1.3 | 1.5 | V |
| $R_{\text {di }}$ |  | 6 |  |  | $k \Omega$ |
| $R_{\text {hy }}$ |  | 0 |  |  | $k \Omega$ |
| $R_{\text {di }}$ | $R_{\text {hy }} \rightarrow \infty$ | $6^{11}$ |  |  | $k \Omega$ |
| $R_{\text {hy }}$ | $R_{\text {di }} \rightarrow \infty$ | $6^{11}$ |  |  | $k \Omega$ |
| $t_{\text {don }}$ |  |  | 200 |  | $\mathrm{ms} / \mu \mathrm{F}$ |
| $f_{\text {OSC }}$ |  | 0.015 |  | 1.5 | MHz |
| $\mathrm{f}_{\mathrm{s}}$ |  |  |  | 5 | kHz |

[^27]
## Pin configurations

## TCA 205 A

Ground 14
Distance 2
Integrating
capacitance

TCA 205 K


## Block diagram



Schematic circuit diagrams


Integrating capacitor


Outputs


## Application circuit



The resistance of distance and hysteresis $R_{\mathrm{di}}$ and $R_{\mathrm{hy}}$, for proximity switch TCA $205 \mathrm{~A} ; \mathrm{K}$ may be applied as follows:

## 1. Series hysteresis



## 2. Parallel hysteresis



Circuit 1 is more suitable for proximity switches with oscillator frequencies of $f>200 \mathrm{kHz}$ to 300 kHz , and small distances. Circuit 2 is more favorable for AF proximity switches having larger distances. This is due to the lower $R_{\text {hy }}$ values enabled by circuit 1 (min. $0 \Omega$ ) compared with circuit $2(\min .6 \mathrm{k} \Omega)$. Starting at frequencies of 200 kHz , high $R_{\text {hy }}$ values effect in addition to the hysteresis also the oscillator phase. Practical applications, however, require little phase response to receive a clear evaluation.

## Application example for a proximity switch

| Coil data | pot core coil former <br> $\varnothing=25 \mathrm{~mm}$ <br> $L=642 \mu \mathrm{H}$ <br> $n=100 \mathrm{C}$ | $\begin{aligned} & \text { B65939-A-X22 } \\ & \text { B65940-A-M1 } \\ & 8.9 \mathrm{~mm} \\ & . \mathrm{S} 30 \times 0.05 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: |
| Measuring plate | $30 \mathrm{~mm} \times 30$ | $m \times 1 \mathrm{~mm}, \mathrm{Fe}$ |  |
| Circuitry | $\begin{aligned} & R_{\mathrm{di}}=56 \text { to } 2 \\ & R_{\mathrm{hy}}=\infty \\ & \mathrm{C}_{0}=1500 \mathrm{p} \\ & f=162 \mathrm{kt} \end{aligned}$ | $0 \mathrm{k} \Omega$, metal layer STYROFLEX | circuit 2 |

Switching distance versus ambient temperature


The devices TCA 305 and TCA 355 contain all the functions necessary to design inductive proximity switches. By approaching a standard metal plate to the coil, the resonant circuit is damped and the outputs are switched.

Operation schematic: see TCA 205
The types TCA 305 and TCA 355 have been developed from the type TCA 205 and are outstanding for the following characteristics:

- Lower open-loop current consumption; $I_{\mathrm{S}}<1 \mathrm{~mA}$
- Lower output saturation voltage
- The temperature dependency of the switching distance is lower and the compensation of the resonant circuit TC (temperature coefficient) is more easily possible.
- The sensitivity is greater, so that larger switching distances are possible and coils of inferior quality can be used.
- The switching hysteresis remains constant as regards temperature, supply voltage and switching distance.
- The TCA 305 even functions without external integrating capacitance. With an external capacitance (or with RC combination) good noise suppression can be achieved.
- The outputs are temporarily short-circuit proof (approx. 10 s to 1 min depending on the package)
- The outputs are disabled when $V_{\mathrm{S}}$ <approx. 4.5 V and they are enabled when the oscillator is working steadily (from $V_{S_{\text {min }}}=5 \mathrm{~V}$ )
- Higher switching frequencies can be obtained.
- Miniature packages


## Logic functions



## Pin configuration

TCA 305 A


TCA 305 G


TCA 355 B


TCA 355 G


## Block diagram



1) TCA 305 only
2) Connected internally in case of TCA 355

## Maximum ratings

Supply voltage
Output voltage
Output current
Distance, hysteresis resistance
Capacitances
Junction temperature
Storage temperature range
Thermal resistance (system-air) TCA 305 A

|  |  |  |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 35 | V |
| $V_{\mathrm{Q}}$ | 35 | V |
| $I_{\mathrm{Q}}$ | 50 | mA |
| $R_{\text {di, }}, R_{\text {hy }}$ | 0 | $\Omega$ |
| $C_{\mathrm{I}}, C_{\mathrm{d}}$ | 5 | $\mu \mathrm{~F}$ |
| $T_{\mathrm{j}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 85 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {th SA }}$ | 140 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Oscillator frequency
Ambient temperature

| $V_{\mathrm{S}}$ | 5 to 30 | V |
| :--- | :--- | :--- |
| $f_{\mathrm{OSC}}$ | 0.015 to 1.5 | MHz |
| $T_{\mathrm{A}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |


| Characteristics $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}$ |  | Test conditions | Lower <br> limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-loop current consumption | $I_{\text {S }}$ | outputs open |  | 0.6 | 1.0 | mA |
| Reference voltage | $V_{\text {ref }}$ | $I_{\text {ref }}<10 \mu \mathrm{~A}$ |  | 3.2 |  | V |
| L output voltage | $V_{Q L}$ | $I_{\text {QL }}=5 \mathrm{~mA}$ |  | 0.04 | 0.15 | V |
| per output | $V_{Q L}$ | $I_{Q L}=25 \mathrm{~mA}$ |  | 0.10 | 0.35 | V |
|  | $V_{Q L}$ | $I_{Q L}=50 \mathrm{~mA}$ |  | 0.22 | 0.75 | V |
| H output current per output | $I_{\text {QH }}$ | $V_{Q H}=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Threshold at 3 | $V_{\text {S } 3}$ |  |  | 2.1 |  | V |
| Hysteresis at 3 | Vhy |  | 0.4 | 0.5 | 0.6 | V |
| Turn-on delay | $t_{\text {don }}$ | $T_{A}=25^{\circ} \mathrm{C}$ | -25\% | 600 | -25\% | $\mathrm{ms} / \mu \mathrm{F}$ |
| Switching frequency w/o $C_{l}$ | $f_{\text {s }}$ |  |  |  | 5 | kHz |

## Maximum ratings

Supply voltage
Output voltage
Output current
Distance, hysteresis resistance
Junction temperature
Storage temperature range
Thermal resistance (system-air) TCA 355 B TCA 355 G

|  | $v_{\text {s }}$ | 35 | V |
| :---: | :---: | :---: | :---: |
|  | $V_{\text {Q }}$ | 35 | V |
|  | $I_{\text {Q }}$ | 50 | mA |
|  | $R_{\text {dij }} R_{\text {hy }}$ | 0 | $\Omega$ |
|  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| TCA 355 B | $R_{\text {th SA }}$ | 135 | K/W |
| TCA 355 G | $R_{\text {th SA }}$ | 200 | K/W |
|  | $V_{s}$ | 5 to 30 |  |
|  | $\mathrm{f}_{\text {Osc }}$ | 0.015 to 1.5 | MHz |
|  | $T_{\text {A }}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Operating range

Supply voltage
Oscillator frequency
Ambient temperature

## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V} ; T_{\mathrm{A}}=-25$ to $85^{\circ} \mathrm{C}$
Open-loop current consumption L output voltage per output

H output reverse current per output Threshold at 3 Hysteresis at 3
Switching frequency w/o $C_{I}$

|  | Test <br> conditions | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ | outputs open |  | 0.6 | 1.0 | mA |
| $V_{\mathrm{QL}}$ | $I_{\mathrm{QL}}=5 \mathrm{~mA}$ |  | 0.04 | 0.15 | V |
| $V_{\mathrm{QL}}$ | $I_{\mathrm{QL}}=25 \mathrm{~mA}$ |  | 0.10 | 0.35 | V |
| $V_{\mathrm{QL}}$ | $I_{\mathrm{QL}}=50 \mathrm{~mA}$ |  | 0.22 | 0.75 | V |
| $I_{\mathrm{QH}}$ | $V_{\mathrm{QH}}=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{~A}$ |
|  |  |  | 2.1 |  |  |
| $V_{\mathrm{S} 3}$ |  |  | 0.4 | 0.5 | 0.6 |
| $V_{\text {hy }}$ |  |  |  | V |  |
| $f_{\mathrm{s}}$ |  |  |  |  |  |

Standard turn-on delay referred to $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


## Schematic circuit diagrams

Oscillator


## Integrating capacitor



Turn-on delay for TCA 305


Outputs


## Application circuits



| $L_{0}, C_{0}$ | Resonant circuit |
| :--- | :--- |
| $R_{\mathrm{hy}}$ | Hysteresis adjustment |
| $R_{\mathrm{di}}$ | Distance adjustment |
| D | Temperature compensation of the resonant circuit; <br> possibly with series resistance for the purpose of adjustment. <br> The diode is not absolutely necessary. <br> Whether it is used or not depends on the temperature coefficient <br> of the resonant circuit. |
|  | Integration element |
| $R_{\mathrm{l}} ; \mathrm{C}_{\mathrm{I}}$ | Delay capacitor |

Dimensioning examples in accordance with CENELEC Standard (flush)

|  | M 12 | M 18 | M 30 |
| :---: | :---: | :---: | :---: |
| Ferrite pot core | M $33(7.35 \times 3.6$ mm | N22 (14.4 $\times 7.5$ mm | $\mathrm{N} 22(25 \times 8.9) \mathrm{mm}$ |
| Number of turns | 100 | 80 | 100 |
| Cross section of wire | 0.1 CuL | $20 \times 0.05$ | $10 \times 0.1$ |
| $L_{0}$ | $206 \mu \mathrm{H}$ | $268 \mu \mathrm{H}$ | $585 \mu \mathrm{H}$ |
| $\mathrm{C}_{0}\left(\mathrm{STYROFLEX}{ }^{\text {® }}\right.$ ) | 1000 pF | 1.2 nF | 3.3 nF |
| $f_{\text {osc }}$ | appr. 350 kHz | appr. 280 kHz | appr. 115 kHz |
| Sn | 4 mm | 8 mm | 15 mm |
| $R_{\text {A }}$ (Metal) | $8.2 \mathrm{k} \Omega+330 \Omega$ | $33 \mathrm{k} \Omega$ | $22 \mathrm{k} \Omega+2.7 \mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {d }}$ | 100 nF | 100 nF | 100 nF |

## Note:

At pin 3 (integrating capacitance) we recommend a capacitor of typ. 1 nF . To increase noise immunity this capacitor can be substituted by an RC circuit with, e.g., $R_{\mathrm{I}}=1 \mathrm{M} \Omega$ and $C_{I}=10 \mathrm{nF}$.

Threshold switches featuring linear, supply voltage-dependent threshold values. Inductive loads may be switched at the output without protective diode.

## Features

- TTL-compatible
- High output current
- Very high input impedance
- Good stability due to hysteresis
- Few external components


## Pin configurations

TCA 345 A


## Maximum ratings

Supply voltage
Output current
Input voltage
Inductance at the output
Storage temperature range
Junction temperature
Thermal resistance (system-air) TCA 345 A
TCA 345 W

| $V_{\mathrm{S}}$ | 10 | V |
| :--- | :--- | :--- |
| $I_{\mathrm{Q}}$ | 70 | mA |
| $V_{\mathrm{I}}$ | 0 to $V_{\mathrm{S}}$ | V |
| $L_{\mathrm{Q}}$ | 500 | mH |
| $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{j}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |
| $R_{\text {th SA }}$ | 140 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {th SA }}$ | 200 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range

| $V_{\mathrm{S}}$ | 2 to 10 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{amb}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$T_{\text {amb }}=25^{\circ} \mathrm{C}$
Current consumption at output current
$I_{Q}=0 \mathrm{~mA} ; V_{S}=2 \mathrm{~V}$
$\begin{aligned} & =5 \mathrm{~V} \\ I_{\mathrm{Q}}=40 \mathrm{~mA} ; V_{\mathrm{S}} & =2 \mathrm{~V} \\ & =5 \mathrm{~V}\end{aligned}$
L output voltage at $I_{\mathrm{Q}}=40 \mathrm{~mA}$
$V_{\mathrm{S}}=2 \mathrm{~V}$
Output reverse current $V_{Q}=10 \mathrm{~V}$
Switching threshold ( $V_{S}=2$ to 10 V$)^{1)}$
Linearity error of the switching threshold (referred to $V_{S}=2 \mathrm{~V}$ )
Hysteresis (in \% of $V_{S}$ ) $V_{S}=2 \mathrm{~V}$
Hysteresis (in \% of $V_{\mathrm{S}}$ ) $V_{\mathrm{S}}=5 \mathrm{~V}$
Hysteresis (in \% of $V_{\mathrm{S}}$ ) $V_{\mathrm{S}}=10 \mathrm{~V}$ Input current
$Z$ voltage via output
Temperature response of switching threshold

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {SH }}$ |  | 0.55 | 0.80 | mA |
| $I_{\text {SH }}$ |  | 1.35 | 2.00 | mA |
| $I_{\text {SL }}$ |  | 1.85 | 3.00 | mA |
| $I_{\text {SL }}$ |  | 7.00 | 9.00 | mA |
| $V_{Q L}$ |  | 150 | 300 | mV |
| $I_{\text {OH }}$ |  |  | 30 | $\mu \mathrm{A}$ |
| $V_{\text {I }}$ | $0.63 \times V_{s}$ | $0.66 \times V_{s}$ | $0.69 \times V_{\text {s }}$ | V |
|  |  |  | 3.0 | \% |
| $\Delta V_{\text {I }}$ | 6.0 | 10 | 15 | \% |
| $\Delta V_{\text {I }}$ | 6.0 | 20 |  | \% |
| $\Delta V_{\text {I }}$ | 6.0 | 20 |  | \% |
| $I_{1}$ |  | 10 | 30 | nA |
| $v$ | 11.0 | 13.6 | 15.0 | V |
|  |  | 30 |  | ppm/K |

[^28]
## Circuit diagram



## Application circuits

## Twilight switch

(switches on light at nightfall)

Test circuit


Triangle-square converter


## Clock generator




Switching threshold Input voltage versus


Current consumption $I_{S L}$ versus supply voltage
mA
$I_{Q}=40 \mathrm{~mA}$


output current

50

The TCA 365A is a power op amp in a plastic package which is similar to TO-220. At a maximum supply voltage of $\pm 21 \mathrm{~V}$, the IC delivers a high output current of 3.5 A . The op amp is protected against thermal overload and short circuits.

## Features

- High peak output current, up to 3.5 A
- High supply voltage, up to 42 V
- Thermal overload protection
- Internal power limitation
- DC voltage short-circuit proof to $+v_{\mathrm{S}}$ and $-v_{\mathrm{S}}$


## Applications

- Power comparator
- Power Schmitt trigger
- Speed control of dc motors


## Pin configuration



Pin 3 is electrically connected to cooling fin.

## Maximum ratings

Supply voltage
Differential input voltage
Supply current
Ground current (min./max.)
Output voltage
Peak output current
Junction temperature
Storage temperature range
Total power dissipation (at $T_{\mathrm{C}}=85^{\circ} \mathrm{C}$ )
Thermal resistance (system-case)

|  | $\pm 21$ | V |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | $\pm V_{\mathrm{S}}$ | V |
| $V_{\mathrm{ID}}$ | 4.0 | A |
| $I_{\mathrm{S}}$ | -4.0 to +3.5 | A |
| $I_{\mathrm{GND}}$ | $V_{\mathrm{S}}+1$ | V |
| $V_{\mathrm{Q}}$ | 3.5 | A |
| $I_{\mathrm{Q}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{j}}$ | -50 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | 13 | W |
| $P_{\text {tot }}$ |  |  |
|  |  | $\mathrm{K} / \mathrm{W}$ |

## Operating range

Supply voltage
Case temperature
Voltage gain

| $V_{S}$ | $\pm 3$ to $\pm 20$ | $V$ |
| :--- | :--- | :--- |
| $T_{C}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |
| $G_{V \text { min }}$ | 20 | dB |

Characteristics
$V_{\mathrm{S}}= \pm 15 \mathrm{~V} ; T_{\mathrm{C}}=25^{\circ} \mathrm{C}$
Open-loop supply current consumption Input offset voltage Input offset current Input current Output voltage
$R_{\mathrm{L}}=12 \Omega, f=1 \mathrm{kHz}$
$R_{\mathrm{L}}=4 \Omega, f=1 \mathrm{kHz}$
Input resistance
$f=1 \mathrm{kHz}$
Open-loop voltage gain
$f=100 \mathrm{~Hz}$
Common-mode input voltage range Common-mode rejection
Supply voltage rejection
Temperature coefficient of $V_{10}$ $-25 \leq T_{C} \leq 85^{\circ} \mathrm{C}$
Temperature coefficient of $I_{\mathrm{IO}}$ $-25 \leq T_{c} \leq 85^{\circ} \mathrm{C}$
Slew rate of $V_{Q}$ for non-inverting operation
Slew rate of $V_{Q}$ for inverting operation Disturbance voltage referred to input DIN 45405 Short-circuit current (S1 closed)
(S2 closed)

|  | Test circuit | $\min$ | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S }}$ | 1 |  | 20 | 40 | $m \mathrm{~A}$ |
| $V_{10}$ | 2 | -10 |  | 10 | mV |
| $I_{10}$ | 3 | $-100$ |  | 100 | nA |
| $I_{\text {I }}$ | 3 |  | 0.2 | 1 | $\mu \mathrm{A}$ |
| $V_{\text {Qpp }}$ | 4 | $\pm 13.0$ | 13.5 |  | V |
| $V_{\text {Qpp }}$ |  | $\pm 12.5$ | 13.0 |  | V |
| $\mathrm{R}_{\mathrm{I}}$ | 4 | 1 | 5 |  | $\mathrm{M} \Omega$ |
| $\mathrm{G}_{\mathrm{vo}}$ | 5 | 70 | 80 |  | dB |
| $V$ IC | 6 | +13/-15 | +13.5/-15.1 |  | V |
| $k_{\text {CMR }}$ | 6 | 70 | 80 |  | dB |
| $k_{\text {SVR }}$ | 7 | $-70$ | -80 |  | dB |
| $\alpha_{\text {vio }}$ | 2 |  | 50 |  | $\mu \mathrm{V} / \mathrm{K}$ |
| $\alpha_{110}$ | 3 |  | 0.4 |  | nA/K |
| SR | 8 |  | 2 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| SR | 9 |  | 2 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| $V_{\text {d }}$ | 1 |  | 2 | 5 | $\mu \mathrm{V}$ |
| $I_{\text {SC }}$ | 1 |  | 0.75 |  | A |
| $I_{\text {SC }}$ | 1 |  | -0.75 |  | A |

## Test circuits

Figure 1 Open-loop supply current consumption, disturbance voltage


S1 and S2 as shown unless otherwise specified

Figure 2 Input offset voltage, temperature coefficient of $V_{\mathrm{IO}}$


Figure 3 Input offset current; input current, temperature coefficient of $I_{\mathrm{IO}}$


S1 open - S2 closed: $\quad I_{1-}=\frac{V_{Q}}{1 \mathrm{M} \Omega}$
S2 open -S1 closed: $\quad I_{I+}=\frac{V_{Q}}{1 \mathrm{M} \Omega}$
S1 open - S2 open: $\quad I_{\mathrm{IO}}=\frac{V_{\mathrm{O}}}{1 \mathrm{M} \Omega}$
S1 closed - S2 closed: offset alignment

Figure 4 Output voltage, input resistance


S closed: to measure $V_{\text {Qpp }}$
S open/closed: to measure $R_{I}$

Figure 5 Open-loop voltage gain


Figure 6 Common-mode voltage gain $\mathrm{GvC}_{\mathrm{V}}$ Common-mode rejection $k_{C M R}(d B)=G_{v o}(d B)-G_{v c}(d B)$


Figure 7 Supply voltage rejection


$$
k_{\mathrm{SVR}}=20 \log \frac{\Delta V_{Q}}{G_{V} \times \Delta V_{S}}[\mathrm{~dB}]
$$

Figure 8 Slew rate for non-inverting operation


Figure 9 Slew rate for inverting operation


Safe operating area of output stage
Output current versus collector emitter voltage


## Supply current versus supply voltage

 $T_{\mathrm{C}}=25^{\circ} \mathrm{C}$

## Maximum permissible power

 dissipation versus case temperature

mput current versus

$$
V_{\mathrm{S}}= \pm 15 \mathrm{~V}
$$




Phase response versus frequency
$T_{\mathrm{C}}=25^{\circ} \mathrm{C} ; V_{\mathrm{S}}= \pm 15 \mathrm{~V}$


Common-mode rejection versus case temperature
$V_{\mathrm{S}}= \pm 15 \mathrm{~V}$
$d B$


AM receiver circuit for LW, MW, and SW in battery and line operated radio receivers. It includes an RF prestage with AGC, a balanced mixer, separate oscillator, and an IF amplifier with AGC. Because of its internal stabilization, all characteristics are largely independent of the supply voltage. For use in high quality radio sets the TDA 4001 should be preferred to the TCA 440.

## Features

- Separately controlled prestage
- Multiplicative push-pull mixer with separate oscillator
- High large signal capability from 4.5 V supply voltage on
- 100 dB feedback control range in 5 stages
- Direct connection for tuning meter
- Few external components


## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 15 | V <br> Storage temperature range <br> Junction temperature |
| :--- | :--- | :--- | :--- |
|  | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) | $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | $R_{\text {thSA }}$ | 120 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage
Ambient temperature

| $V_{\mathrm{S}}$ | 4.5 to 15 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{A}}$ | -15 to 80 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=9 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; f_{\text {iRF }}=600 \mathrm{kHz} ; f_{\text {mod }}=1 \mathrm{kHz}$
Total current consumption

RF level deviation for $m=80 \%$

$$
\begin{aligned}
& \Delta V_{\mathrm{AF}}=6 \mathrm{~dB} \\
& \Delta V_{\mathrm{AF}}=10 \mathrm{~dB}
\end{aligned}
$$

AF output voltage for $V_{1 \text { RF }}$
(symm. measured at 1-2)

| for $m=80 \%$ | $V_{1 R F}=20 \mu V$ |
| :--- | :--- |
|  | $V_{\text {IRF }}=1 \mathrm{mV}$ |
|  | $V_{\text {IRF }}=500 \mathrm{mV}$ |
|  |  |
|  | $V_{1 R F}=20 \mu \mathrm{~V}$ |
|  | $V_{\text {IRF }}=1 \mathrm{mV}$ |
|  | $V_{\text {iRF }}=500 \mathrm{mV}$ |

Input sensitivity
(measured at $60 \Omega, f_{1 R F}=1 \mathrm{MHz}, m=30 \% / 0 \%, R_{G}=540 \Omega$ )
at signal-to-noise ratio $\frac{S+N}{N}=6 \mathrm{~dB}$ (in acc. with DIN 45405)

$$
\begin{aligned}
& \frac{S+N}{N}=26 \mathrm{~dB} \\
& \frac{S+N}{N}=58 \mathrm{~dB}
\end{aligned}
$$

## RF stage

Input frequency range
Output frequency $f_{\text {IF }}=f_{\text {OSC }}-f_{\text {IRF }}$
Control range
Input voltage (for $600 \mathrm{kHz}, m=80 \%$ )
for overdrive ( $T H D_{A F}=10 \%$ ),
symmetrically measured at pins 1 and 2
(mean carrier value)
IF suppression between 1-2 and 15
RF input impedance
a) unsymmetrical coupling
at $G_{R F \text { max }}$
at $G_{\text {RF min }}$
b) symmetrical coupling
at $G_{R F \text { max }}$
at $G_{R F \text { min }}$
Mixer output impedance
(pins 15 or 16)

| $I_{S}$ | 10.5 | mA |
| :--- | :--- | :--- |
| $\Delta \mathrm{G}_{\text {RF }}$ | 65 | dB |
| $\Delta \mathrm{G}_{\mathrm{RF}}$ | 80 | dB |
|  |  |  |
|  |  |  |
| $V_{\text {AFrms }}$ | 140 | mV |
| $V_{\text {AFrms }}$ | 260 | mV |
| $V_{\text {AFrms }}$ | 350 | mV |
| $V_{\text {AFrms }}$ | 50 | mV |
| $V_{\text {AFrms }}$ | 100 | mV |
| $V_{\text {AFrms }}$ | 130 | mV |
|  |  |  |
|  |  |  |
| $V_{\text {IRF }}$ | 1 | mV |
|  |  |  |
| $V_{\text {IRF }}$ | 7 | mV |
| $V_{\text {IRF }}$ | 1 |  |


| $f_{\text {IRF }}$ | 0 to 50 | MHz |
| :--- | :--- | :--- |
| $f_{\mathrm{IF}}$ | 460 | kHz |
| $\Delta G_{\mathrm{V}}$ | 38 | dB |
|  |  |  |
| $V_{\text {IRF }}$ | 2.6 | V |
| $V_{\text {IRFIms }}$ | 0.5 | V |
| $a_{\text {IF }}$ | 20 | dB |
|  |  |  |
| $Z_{\text {I }}$ | $2 / 5$ | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{\text {I }}$ | $2.2 / 1.5$ | $\mathrm{k} \Omega / \mathrm{pF}$ |
|  |  |  |
| $Z_{1}$ | 4.5 | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{1}$ | $4.5 / 1.5$ | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{\mathrm{q}}$ | $250 / 4.5$ | $\mathrm{k} \Omega / \mathrm{pF}$ |

## IF stage

Input frequency range
Control range at 460 kHz
Input voltage (mean carrier value)
at $G_{\text {min }}$ for overdrive
$\left(T H D_{A F}=10 \%\right)$, measured at pin 12
( $60 \Omega$ to ground, $f_{\text {ilF }}=460 \mathrm{kHz}, m=80 \% ; f_{\text {mod }}=1 \mathrm{kHz}$ )
AF output voltage for $V_{\text {iIF }}$ at $60 \Omega$ (pin 12)
$V_{\text {iIF }}=30 \mu \mathrm{~V}, \quad m=80 \% ; f_{\text {mod }}=1 \mathrm{kHz}$
$V_{\text {iIF }}=3 \mathrm{mV}, \quad m=80 \% ; f_{\text {mod }}=1 \mathrm{kHz}$
$V_{\text {iIF }}=3 \mathrm{mV}, \quad m=30 \% ; f_{\text {mod }}=1 \mathrm{kHz}$
$V_{\mathrm{iIF}}=200 \mu \mathrm{~V} ; m=30 \%, f_{\mathrm{iF}}=455 \mathrm{kHz} ; f_{\mathrm{qAF}}=1 \mathrm{kHz}$
IF input impedance (unsymm. coupling)
IF output impedance

| $f_{\text {ilF }}$ | 0 to 2 | MHz |
| :--- | :--- | :--- |
| $\Delta G_{V}$ | 62 | dB |
| $V_{\text {IFrms }}$ | 200 | mV |
|  |  |  |
|  |  |  |
| $V_{7 \text { AFrms }}$ | 50 | mV |
| $V_{7 \text { AF rms }}$ | 200 | mV |
| $V_{7 \text { AF rms }}$ | 70 | mV |
| $V_{7 \text { AF rms }}$ | 35 to 60 | mV |
| $Z_{\mathrm{i}}$ | $3 / 3$ | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{\mathrm{q} 7}$ | $200 / 8$ | $\mathrm{k} \Omega / \mathrm{pF}$ |

## Tuning meter

Recommended instruments: $500 \mu \mathrm{~A}\left(R_{\mathrm{i}}=800 \mathrm{k} \Omega\right)$

$$
\text { or } 300 \mu \mathrm{~A}\left(R_{\mathrm{i}}=1.5 \mathrm{k} \Omega\right)
$$

The IC offers a tuning meter voltage of $600 \mathrm{mV}_{\mathrm{EMF}}$ max. with a source impedance of approx. $400 \Omega$.

## Measurement circuit for output voltage




## Block diagram





## Prestage control TCA 440



The input ist not power matched and can be driven with a higher resistance. The selected $V_{i}$ ensures a constant $V_{15}$ ( 50 mV peak-to-peak).

## IF control



The selected $V_{\text {IF }}\left(469 \mathrm{kHz} ; m=80 \% ; f_{\text {mod }}=1 \mathrm{kHz}\right)$ ensures a constant $V_{\text {AF }}(200 \mathrm{mV}, \mathrm{rms})$.

## AF output voltage versus RF input voltage



## Example for medium wave applications



Total harmonic distortion versus detuning (parameter: modulation frequency)


Total harmonic distortion versus detuning (parameter: RF input voltage)


AF output voltage and noise figure versus RF input voltage switching position (1)
(20)

Signal-to-noise ratio versus
RF input voltage
switching position (2)


Signal-to-noise ratio versus RF input voltage (parameter is generator impedance) switching position (1)


## Application example for MW

Prestage control is derived from IF control

$L_{1} 105$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{2} 7$ turns 0.10 CuL
$L_{3} 80$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{4} \quad 35$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{5} 15$ turns $\quad 0.10 \mathrm{CuL}$
$L_{8} 20$ turns $12 \times 0.04 \mathrm{Cu}$ LS
Lg 50 turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{10} 22$ turns $12 \times 0.04 \mathrm{Cu}$ LS
$L_{11} 400$ turns $\quad 0.04 \mathrm{CuL}$

## Test figures for application example for MW

## Total harmonic distortion and AF output voltage <br> versus RF input voltage

measured symmetrically at pins 1 and 2
$f_{\mathrm{i}}=1 \mathrm{MHz}, f_{\mathrm{mod}}=1 \mathrm{kHz}, f_{\mathrm{IF}}=455 \mathrm{kHz}, V_{\mathrm{S}}=9 \mathrm{~V}$


## Application example for MW using BB 113 varicap diodes



## Conversion transconductance versus oscillator voltage



## Measured values for application example for MW using diode BB 113

AF output voltage and total harmonic distortion versus RF input voltage
$f_{\mathrm{i}}=1 \mathrm{MHz} ; f_{\text {mod }}=1 \mathrm{kHz} ; f_{\mathrm{IF}}=455 \mathrm{kHz}$
$V_{S}=9 \mathrm{~V} ; V_{\text {iRF }}$ symmetrically measured at pins 1 and 2


Tuning meter voltage versus IF control voltage
(parameter: impedance of tuning meter)


Example for moving coil instruments

| $R_{i}$ | Full-service deflection |
| :--- | :--- |
| $1.5 \mathrm{k} \Omega$ | $100 \mu \mathrm{~A}$ |
| $1.5 \mathrm{k} \Omega$ | $170 \mu \mathrm{~A}$ |
| $2 \mathrm{k} \Omega$ | $200 \mu \mathrm{~A}$ |
| $350 \Omega$ | $500 \mu \mathrm{~A}$ |

This phase control IC is intended to control thyristors, triacs, and transistors. The trigger pulses can be shifted within a phase angle between $0^{\circ}$ and $180^{\circ}$. Typical applications include converter circuits, AC controllers and three-phase current controllers.
This IC replaces the previous types TCA 780 and TCA 780 D

## Features

- Reliable recognition of zero passage
- Large application scope
- May be used as zero point switch
- LSL compatible
- Three-phase operation possible (3 ICs)
- Output current 250 mA
- Large ramp current range
- Large temperature range


## Pin configuration

| top view | Pin No. | Symbol | Function |
| :---: | :---: | :---: | :---: |
| $\begin{array}{llllllll}V_{S} & \text { Q2 } & \text { Q1 } & L & c_{12} & V_{11} & c_{10} & R\end{array}$ | 1 | $0{ }_{\text {S }}$ | Ground |
|  | 2 | Q2 | Output 2 inverted |
|  | 3 | QU | Output $U$ |
|  | 4 | Q1 | Output 1 inverted |
| $\square$ | 5 | $V_{\text {SYNC }}$ | Synchronous voltage |
|  | 6 | I | Inhibit |
|  | 7 | QZ | Output Z |
|  | 8 | $V_{\text {stab }}$ | Reference voltage |
| $0_{5} \bar{Q}_{2}$ QU | 9 | $\mathrm{R}_{9}$ | Ramp resistance |
| $0_{5}$ Q2 QU Q1 $V_{\text {SYNC }} 1$ Q2 ${ }^{\text {stab }}$ | 10 | $\mathrm{C}_{10}$ | Ramp capacitance |
|  | 11 | $V_{11}$ | Control voltage |
|  | 12 | $\mathrm{C}_{12}$ | Pulse extension |
|  | 13 | L | Long pulse |
|  | 14 | Q1 | Output 1 |
|  | 15 | Q2 | Output 2 |
|  | 16 | $v_{S}$ | Supply voltage |

## Functional description

The synchronization signal is obtained via a high-ohmic resistance from the line voltage (voltage $V_{5}$ ). A zero voltage detector evaluates the zero passages and transfers them to the synchronization register.
This synchronization register controls a ramp generator the capacitor $C_{10}$ of which is charged by a constant current (determined by $R_{9}$ ). If the ramp voltage $V_{10}$ exceeds the control voltage $V_{11}$ (triggering angle $\varphi$ ), a signal is processed to the logic. Dependent on the magnitude of the control voltage $V_{11}$, the triggering angle $\varphi$ can be shifted within a phase angle of $0^{\circ}$ to $180^{\circ}$.

For every half wave, a positive pulse of approx. $30 \mu \mathrm{~s}$ duration appears at the outputs Q1 and Q2. The pulse duration can be prolonged up to $180^{\circ}$ via a capacitor $\mathrm{C}_{12}$. If pin 12 is connected to ground, pulses with a duration between $\varphi$ and $180^{\circ}$ will result.
Outputs $\bar{Q} 1$ and $\bar{Q} 2$ supply the inverse signals of Q 1 and Q 2 .
A signal of $\varphi+180^{\circ}$ which can be used for controlling an external oogic, is available at pin 3.
A signal which corresponds to the NOR link of Q1 and Q2 is available at output QZ (pin 7).
The inhibit input can be used to disable outputs $\mathrm{Q} 1, \mathrm{Q} 2, \overline{\mathrm{Q}} 1, \overline{\mathrm{Q}} 2, \mathrm{QU}$.
Pin 13 can be used to extend the outputs $\bar{Q} 1$ and $\bar{Q} 2$ to full pulse length $\left(180^{\circ}-\varphi\right)$.


## Pulse diagram



## Maximum ratings

## Supply voltage

Output current at pin 14, 15
Inhibit voltage
Control voltage
Voltage short-pulse circuit Synchronization input current Output voltage at pin 14, 15
Output current at pin 2, 3, 4, 7
Output voltage at pin 2, 3, 4, 7 Junction temperature
Storage temperature
Thermal resistance (system-air)

## Operating range

Supply voltage
Operating frequency
Ambient temperature range

|  | Lower <br> limit B | Upper <br> limit $A$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.5 | 18 | V |
| $I_{\mathrm{Q}}$ | -10 | 400 | mA |
| $V_{6}$ | -0.5 | $V_{\mathrm{S}}$ | V |
| $V_{11}$ | -0.5 | $V_{\mathrm{S}}$ | V |
| $V_{13}$ | -0.5 | $V_{\mathrm{S}}$ | V |
| $I_{5}$ | -200 | $\pm 200$ | $\mu \mathrm{VA}$ |
| $V_{\mathrm{Q}}$ |  | $V_{\mathrm{S}}$ | V |
| $I_{\mathrm{Q}}$ |  | 10 | mA |
| $V_{\mathrm{Q}}$ |  | $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 80 | $\mathrm{~K} / \mathrm{W}$ |


| $V_{\mathrm{S}}$ | 8 | 18 | V |
| :--- | :--- | :--- | :--- |
| $f$ | 10 | 500 | Hz |
| $T_{\text {amb }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |


| Characteristics $8 \leq V_{\mathrm{S}} \leq 18 \mathrm{~V} ;-25^{\circ} \mathrm{C} \leq T_{\mathrm{amb}} \leq 85^{\circ} \mathrm{C} ; f=50 \mathrm{~Hz}$ | Test circuit No. | Lower limit B | $\begin{aligned} & f=50 \mathrm{~Hz} \\ & V_{\mathrm{S}}=15 \mathrm{~V} \\ & \text { typ } \end{aligned}$ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current consumption <br> S1...S 6 open $V_{11}=0 \mathrm{~V}$ $\mathrm{C}_{10}=47 \mathrm{nF} ; R_{9}=100 \mathrm{k} \Omega$ | 1 | 4.5 | 6.5 | 10 | mA |
| Synchronization pin 5  <br> Input current $I_{5 \text { ms }}$ <br> $R_{2}$ varied $\Delta V_{5}$ <br> Offset voltage  |  | 30 | 30 | $\left\lvert\, \begin{aligned} & 200 \\ & 75 \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \mu \mathrm{A} \\ & \mathrm{mV}\end{aligned}\right.$ |
| Control input pin 11 Control voltage range Input resistance | 5 | 0.2 | 15 | $V_{10 \text { peak }}$ | V k , |
| Ramp generator  <br> Load current $I_{10}$ <br> Max. ramp voltage $V_{10}$ <br> Saturation volt. at capacitor $V_{10}$ <br> Ramp resistance $R_{9}$ <br> Sawtooth return time $t_{f}$ | 1 1.6 1 1 | 10 100 3 | 225 80 | 1000 $V{ }_{s}-2$ 350 300 | $\mu \mathrm{A}$ V mV $\mathrm{k} \Omega$ $\mu \mathrm{s}$ |
| Inhibit pin 6 <br> switch-over of pin 7 <br> Outputs disabled <br> $V_{6 L}$ <br> Outputs enabled <br> $V_{6}$ <br> Signal transition time <br> $t_{r}$ <br> Input current $V_{6}=8 \mathrm{~V}$ <br> $I_{6} \mathrm{H}$ <br> Input current $V_{6}=1.7 \mathrm{~V}$ <br> Deviation of $I_{10}$ <br> $\mathrm{R}_{\mathrm{g}}=$ const. <br> $V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{C}_{10}=47 \mathrm{nF}$ | 1 1 1 1 1 | 4 1 <br> 80 <br> $-5$ | 3.3 3.3 500 150 | $\begin{aligned} & 2.5 \\ & 5 \\ & 800 \\ & 200 \\ & 5 \end{aligned}$ | $\left\lvert\, \begin{aligned} & V \\ & V \\ & \mu s \\ & \mu A \\ & \mu A \\ & \%\end{aligned}\right.$ |
| Deviation of $I_{10}$ <br> $R_{9}=$ const. <br> $V_{\mathrm{S}}=8$ to 18 V <br> Deviation of the ramp voltage <br> between 2 following <br> half-waves, $V_{\mathrm{S}}=$ const. <br> $\Delta V_{10 \text { max }}$ | 1 | -20 | $\pm 1$ | 20 | \% |

Characteristics
$8 \leq V_{\mathrm{S}} \leq 18 \mathrm{~V} ;-25^{\circ} \mathrm{C} \leq T_{\text {amb }} \leq 85^{\circ} \mathrm{C} ; f=50 \mathrm{~Hz}$

Long pulse switch-over
pin 13
switch-over of S 8 Short pulse at output Long pulse at output Input current
$V_{13}=8 \mathrm{~V}$
Input current
$V_{13}=1.7 \mathrm{~V}$
Outputs pin 2, 3, 4, 7
Reverse current
$V_{Q}=V_{S}$
Saturation voltage
$I_{\mathrm{Q}}=2 \mathrm{~mA}$
Outputs pin 14, 15
H output voltage
$-I_{\mathrm{Q}}=250 \mathrm{~mA}$
L output voltage
$I_{\mathrm{Q}}=2 \mathrm{~mA}$
Pulse width (short pulse)
S 9 open
Pulse width (short pulse)
with $\mathrm{C}_{12}$
Internal voltage control
Reference voltage
Parallel connection of
Reference voltage
Parallel connection of
10 ICs possible
TC of reference voltage

| $I_{\text {CEO }}$ |  |
| :--- | :--- |
| $V_{\text {sat }}$ |  |
|  | 2.6 |



| $V_{14 / 15 \mathrm{H}}$ | 3.6 | $V_{\mathrm{S}}-3$ |
| :--- | :--- | :--- |
| $V_{14 / 15 \mathrm{~L}}$ | 2.6 | 0.3 |
| $t_{\mathrm{p}}$ | 1 | 20 |
| $t_{\mathrm{p}}$ | 1 | 530 |


| $V_{\mathrm{s}}-2.5$ | $V_{\mathrm{s}}-1.0$ | $V$ |
| :--- | :--- | :--- |
| 0.8 | 2 | $V$ |
| 30 | 40 | $\mu \mathrm{~s}$ |
| 620 | 760 | $\mu \mathrm{~s} / \mathrm{nF}$ |



|  | No. |
| :--- | :--- |
|  |  |
|  |  |
| $V_{13 \mathrm{H}}$ | 1 |
| $V_{13 \mathrm{~L}}$ | 1 |
| $I_{13 \mathrm{H}}$ | 1 |
| $-I_{13 \mathrm{~L}}$ | 1 | it



Pulse extension versus temperature


Output voltage measured to $+V_{S}$


Supply current versus supply voltage



TCA 785

## Test and measurement circuits

Measurement circuit 2


The residual pins are connected as in measurement circuit 1

Measurement circuit 3


The residual pins are connected as in measurement circuit 1


Residual pins are connected as in measurement circuit 1
The $10 \mu \mathrm{~F}$ capacitor at pin 5 serves only for test purposes

Measurement circuit 5


Measurement circuit 6


## Inhibit 6



Long pulse 13


Reference voltage 8


## Additional circuit description

## Application examples

Triac control for up to 50 mA gate trigger current


A phase control with a diretly controlled triac is shown in the figure. The triggering angle of the triac can be adjusted continuously between $0^{\circ}$ and $180^{\circ}$ with the aid of an external potentiometer. During the positive half wave of the line voltage, the triac receives a positive gate pulse from the IC output pin 15. During the negative half wave, it receives also a positive trigger pulse from pin 14. Trigger pulse width is approx. $100 \mu \mathrm{~s}$.

Fully controlled AC power controller
Circuit for two high-power thyristors


Shown is the possibility to trigger two antiparalleled thyristors with one IC TCA 785. The trigger pulses can be shifted continuously within a phase angle between $0^{\circ}$ and $180^{\circ}$ by means of a potentiometer. During the negative line half wave the trigger pulse of pin 14 is fed to the relevant thyristor via a trigger pulse transformer. During the positive line half wave, the gate of the second thyristor is triggered by a trigger pulse transformer at pin 15.


Half-controlled single-phase bridge circuit with trigger pulse transformer and direct
control for low-power thyristors


The TCA 955 is suited for the speed control of dc motors. The principle corresponds to a clocked control. Outstanding features are its high control accuracy, its large supply voltage range, and the possible current saving. Additionally, the IC features a battery voltage indicator.

## Typical applications

Speed controi in
훈 tape recorders

- cassette recorders
- record players
- movie cameras
(2) control system drivers


## Maximum ratings

Supply voltage
Supply voltage (pin 11 and pin 15 connected)
Output current pin 16
Output current pin 12
(LED output)
Power dissipation, LED output
Junction temperature
Storage temperature range

Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | 16 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 6 | V |
| $I_{\mathrm{Q}}$ | 200 | mA |
| $I_{\mathrm{QLED}}$ | 15 | mA |
| $P_{\mathrm{QLED}}$ | 150 | mW |
| $T_{\mathrm{J}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 85 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

With internal short-circuit stabilization (pin 11 and pin 15 connected) With internal stabilization ( $V_{S}$ to pin 15)
Ambient temperature range

| $V_{\mathrm{S}}$ | 2 to 6 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 4.8 to 16.0 | V |
| $T_{\text {amb }}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$T_{\text {amb }}=25^{\circ} \mathrm{C} ; V_{\mathrm{S}}=2.2 \mathrm{~V}$ to 16.0 V

## Controller

Current consumption $V_{S}=4.8 \mathrm{~V}$ $V_{S}=16 \mathrm{~V}$
Stabilized voltage
$V_{\mathrm{S}}=4.8 \mathrm{~V}$ to 16 V Input threshold (pin 3)
to ground
Hysteresis of input threshold
Offset voltage (pin 3 to pin 2)
Input current (pin 3)
Output transistor saturation voltage
$I_{Q}=50 \mathrm{~mA}$
$I_{\mathrm{Q}}=100 \mathrm{~mA}$
Output transistor cutoff current
Duty cycle - control range ${ }^{1)}$
Rated rpm ${ }^{2)}$

Error in rpm with
duty cycle contrl ${ }^{3)}$ from 0 to 1

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S }}$ |  | 8.3 | 12.0 | mA |
| $I_{\text {S }}$ |  | 15.5 | 24.0 | mA |
| $V_{\text {stab }}$ | 2.75 | 3.00 | 3.30 | V |
| $V_{I}$ <br> $\Delta V_{1}$ <br> $V_{\text {offset }}$ <br> $I_{1}$ | $0.46 \times V_{11}$ | $\begin{aligned} & 0.485 \times V_{11} \\ & 0.015 \times V_{11} \\ & 11 \end{aligned}$ | $\begin{aligned} & 0.51 \times V_{11} \\ & 0.03 \times V_{11} \\ & 20 \\ & 1 \end{aligned}$ | V <br> V <br> mV <br> $\mu \mathrm{A}$ |
| $V_{Q \text { sat }}$ <br> $V_{Q \text { sat }}$ <br> $I_{\mathrm{QH}}$ <br> $v$ | 0 | 0.84 0.92 | $\begin{aligned} & 1.00 \\ & 1.25 \\ & 30 \\ & 1 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ |
| $n$ | $\frac{12,55}{\mathrm{p} \cdot R_{1} \cdot \mathrm{C}_{2}}$ | $\frac{14,85}{p \cdot R_{1} \cdot C_{2}}$ | $\begin{gathered} \frac{17,64}{p \cdot R_{1} \cdot C_{2}} \\ 0,224 \\ \hline N \cdot p \cdot C_{3} \end{gathered}$ | rpm $\%$ |

## Switching oscillator

Frequency
Average voltage pin 10
Voltage pin 11
peak to peak


1) Duty cycle $\quad v=\frac{t}{\tau}$
[^29]
## Battery voltage indicator

Threshold voltage
Hysteresis Input current Saturation voltage
LED output ${ }^{1)}$

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\text {I on }}$ |  |  | 1.5 | V |
| $V_{\text {I off }}$ | 1.0 |  |  | V |
| $V_{\text {hy }}$ |  | 220 |  | mV |
| $I_{\mathrm{I}}$ |  |  | 0.2 | $\mu \mathrm{~A}$ |
| $V_{\text {QLED }}$ |  |  | $0.5+500 \times I_{\text {LED }}$ | V |

## Formulae:

Rate rpm $\quad n=\frac{14,85}{p \cdot R_{1} \cdot C_{2}} \quad[r p m]$

Switching frequency $f=\quad \frac{n \cdot p}{30} \quad[\mathrm{~Hz}]$
in operation without switching oscillator.
Reference value
Precharging voltage at $C_{3}$
$V_{\text {ref }}=0.44 \times V_{11} \quad[\mathrm{~V}]$ (pin 6 and pin 7 connected)

[^30]
## Block diagram for speed control with TCA 955



## Dimensioning notes

1. The internal voltage stabilization offers the following advantages:

- operation with highly varying supply voltage,
- wide range of supply voltage.

2. In order to receive pulses with a steady duty cycle at the output, symmetrical pulses must be applied to the input.
3. It is recommended to use multipole tachometer generators as this improves the accuracy of control and possibly the power consumption.
4. The power consumption can considerably be reduced by means of the switching frequency oscillator at low electric motor time constants.
5. Higher accuracy can be obtained by using a second-order filter instead of $C_{3}$.
6. When using rapidly starting motors, the precharge circuitry reduces overshoots.

Saturation voltage of output transistor Output voltage versus output current


Current consumption versus supply voltage


Rpm versus ambient temperature
$V_{S}=12 \mathrm{~V} ; R_{1} \times \mathrm{C}_{2}=100 \mu \mathrm{~s}$


Rpm versus supply voltage
$T_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; R_{1} \times \mathrm{C}_{2}=100 \mu \mathrm{~s}$
$\%$


The TCA 965 window discriminator is particularly suited for control systems as follow-up and adjusting control device with dead space. It can also be used in measuring systems for the selection of elements whose dc values should remain within tolerated deviations from required values.

## Pin configuration



## Maximum ratings

Supply voltage
Input voltage difference between inputs 6, 7 and 8 Input voltage (pin 9)
Output current (pin 2, 3, 13, 14)
Stabilized voltage output current (pin 10)
Junction temperature
Storage temperature range
Thermal resistane (system-air)

| $V_{\mathrm{S}}$ | 27 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{I}}$ | 15 | V |
| $V_{\mathrm{I}}$ | 30 | V |
| $I_{\mathrm{Q}}$ | 50 | mA |
|  |  |  |
| $I_{\mathrm{Q}}$ | 10 | mA |
| $T_{\mathrm{j}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 80 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range

| $V_{\mathrm{S}}$ | 4.75 to 27 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{amb}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=10 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$
Current consumption
Input current (pin 6, 7, 8)
Input current (pin 9)
Input offset voltage
(pin 6/8, pin $7 / 8$ )
Input voltage range (pin 6, 7, 8)
Input voltage range (pin 9)
Differential input voltage
Reference voltage
Stabilized voltage
Temperature coefficient of reference voltage


[^31]TCA 965

## Block diagram



Schematic circuit diagrams

Inputs
Pin 6, 7, 8


Pin 9


Pin 4, 12


## Outputs

Pin 2, 3, 13, 14


Pin 5, 10


## Suggestions for application

The window discriminator analyzes the input voltage with reference to two limits that are input as voltages. The window, within which the circuit reacts »well« can be input either by an upper $\left(V_{6}\right)$ and a lower limit $\left(V_{7}\right)$, or by the window center $\left(V_{8}\right)$ and depending upon that, by a voltage $\Delta V,\left(V_{9}\right)$, which corresponds to half window width and is available to ground. A Schmitt trigger characteristic with a small hysteresis is effective at the switching points. Four output signals are available having the following meanings: input signal inside, outside the window (good, bad), too high, too low. All outputs have open collectors that can carry up to 50 mA for the control of small relays, lamps, LEDs. All the usual logic families can be driven directly requiring only few external components.

Additionally, the IC contains a reference voltage source with adjustable amplifier ( $V_{\text {ref }}$ ) for the generation of various reference voltages ( $V_{\text {stab }}$ ) for the inputs. The reference voltage source is, to a large extent, independent of temperature and supply voltage. For stabilization purposes, it requires a capacitor of up to $10 \mu \mathrm{~F}$ (electrolytic capacitor) to ground at pin 10.

Truth table (for block diagram in connection with application circuit I and II).

| $V_{1}$ |  |
| :---: | :---: |
| Application circuit \| $V_{1}=V_{8}$ | Application circuit II $V_{1}=V_{6 / 7}$ |
| $V_{8}<\left(V_{7}-V_{9}\right)$ | $V_{6 / 7}>\left(V_{8}+V_{9}\right)$ |
| $V_{8}>\left(V_{6}+V_{9}\right)$ | $V_{6 / 7}<\left(V_{8}-V_{9}\right)$ |
| $\left(V_{6}+V_{9}\right)>V_{8}>\left(V_{7}-V_{9}\right)$ | $\left(V_{8}+V_{9}\right)>V_{6 / 7}>\left(V_{8}-V_{9}\right)$ |
| $V_{6}+V_{9}--$-upper window edge <br> $V_{7}-V_{9}$---lower window edge $\left(V_{6}+V_{9}\right)-\left(V_{7}-V_{9}\right)--$ ---window width | $V_{8}--$-window center <br> $\boldsymbol{V}_{9}$---half window width (to ground) |


| Outputs |  |  |  |
| :---: | :---: | :---: | :---: |
| pin <br> 2 | 14 | 13 | 3 |
| $\mathrm{~L}(\mathrm{H})$ | $\mathrm{H}(\mathrm{H})$ | $\mathrm{H}(\mathrm{L})$ | $\mathrm{L}(\mathrm{H})^{11}$ |
| $\mathrm{H}(\mathrm{H})$ | $\mathrm{L}(\mathrm{H})$ | $\mathrm{H}(\mathrm{L})$ | $\mathrm{L}(\mathrm{H})^{2)}$ |
| H | H | L | H |
| Values in brackets refer to <br> external inhibition via pin 4 <br> and pin 12 <br> 1) inhibition pin 4 to ground <br> 2) inhibition pin 12 to ground |  |  |  |

## Application circuit I

Outputs: pin 2 "below"
pin 3 »outside"
pin 13 »inside"
pin 14 "above"


## Application circuit II

Outputs: pin 2 "above"
pin 3 »outside"
pin 13 »inside"
pin 14 "below"


Outputs

## Examples of circuit-board design for application circuits I and II

The inputs of the TCA 965 window discriminator have a Schmitt-trigger characteristic. With an input voltage that crosses the switching threshold very slowly there is nevertheless a risk of the output concerned going into oscillation before it clearly assumes the new switching state. The following circuit boards were designed specially to allow for this factor and offer a maximum possible safeguard against oscillations.

The causes of the undesired response are as follows:

1. Feedback effect of the switched load on the window-edge voltage through loading or unloading of the supply voltage.
2. Hum voltages that are superimposed on the input signal or the window-edge voltages derived from the supply voltage.
3. Unfavorable routing of the tracks on the circuit board with the voltage dividers for the window edges connected to a point of the grounding that alters in potential as a result of load variations. Pin 1 of the TCA 965 can take a load current of $2 \times 50 \mathrm{~mA}$ to ground.

## Remedies for 1

Boundary conditions for non-oscillating operation

Application circuit I
$V_{6}=k \cdot V_{S}, V_{7}=k^{\prime} \cdot V_{S}$
Condition
$k \cdot \Delta V_{\mathrm{S}}<V_{\text {hy min }}$
$k^{\prime} \cdot \Delta V_{S}<V_{\text {hy min }}$

Application circuit II
$V_{8}=k \cdot V_{S}, V_{9}=k^{\prime} \cdot V_{S}$
Condition
$\left(k+k^{\prime}\right) \cdot \Delta V_{\mathrm{S}}<V_{\text {hy min }}$

If these conditions are not fulfilled, no holding up of the window-edge voltages with capacitors will help. Instead one of the following three measures must be taken:
use of $V_{\text {stab }}$ for deriving the window-edge voltages,

- isolation of the supply voltage $V_{S}$, for the load from the supply voltage $V_{S}$ of the TCA 965 ,
- increase of the edge hysteresis according to the technical note on the TCA 965.


## Remedies for 2

Boundary condition
$V_{\text {hum pp }} / 2<V_{\text {hy min }}$
What decides fulfilment of the boundary condition is, depending on the particular application circuit, the sum of the hum voltages affecting the comparator concerned. The following interference suppression measures are suggested:
filtering of the input and window-edge voltage,
increase of the edge hysteresis ${ }^{1}$ ).

## Remedies for 3

The circuit-board suggestions for the two application circuits have optimal grounding to the voltage dividers for the window edges with filtering of the supply voltage directly on the IC. If several of the above-mentioned causes occur simultaneously, the remedies should be applied in the given sequence.

## Output wiring

There are additional driver stages at the outputs of the TCA 965 as shown in the following diagram for switching load currents up to 1 A (outputs $\bar{Q}$ )


1) Outputs 2, 3, 13, 14

## Circuit board and component layout

Application circuit I


## Circuit board and component layout

## Application circuit II



## Preliminary data

The TCA 1365 is a power op amp in a plastic power package similar to TO 220. At maximum supply voltage of $\pm 21 \mathrm{~V}$ it delivers a high output current of 3.5 A . The op amp is protected against short circuits and thermal overload.

## Features

- High peak output current up to 3.5 A
- High supply voltage up to 42 V
- Suitable up to gain of 1
- Thermal overload protection
- Internal power limiting
- External compensation
- Inhibit inpuit (TLL-compatible)
(7) DC short-circuit protection to $+V_{\mathrm{S}}$ and $-V_{\mathrm{S}}$


## Applications

(1) Power comparator
(3) Power Schmitt-trigger
(2) Speed control of dc motors

- Power buffer


## Pin configuration



Pin 4 is electrically connected to cooling fin.

## Maximum ratings

Supply voltage
Differential input voltage
Supply current
Ground current (min./max.)
Output voltage
Peak output current
Current pin 3, 7
Junction temperature
Storage temperature range
Power dissipation
(at $T_{\mathrm{C}}=85^{\circ} \mathrm{C}$ )
Thermal resistance (system-case)

| $v_{\text {s }}$ | $\pm 21$ | v |
| :---: | :---: | :---: |
| $V_{\text {ID }}$ | $\pm V_{\text {s }}$ | V |
| $I_{\text {S }}$ | 4.0 | A |
| $I_{\text {GND }}$ | -4.0 to +3.5 | A |
| $V_{0}$ | $v_{\text {S }}+1$ | V |
| $I_{\text {Q }}$ | 3.5 | A |
| $I_{3,7}$ | 5 | mA |
| $\mathrm{T}_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -50 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $P_{\text {tot }}$ | 13 | w |
| $R_{\text {th Sc }}$ | 5 | K/W |

## Operating range

| Supply voltage | $V_{\mathrm{S}}$ <br> $T_{\mathrm{C}}$ | $\pm 3$ to $\pm 20$ | -25 to 85 |
| :--- | :--- | :--- | :--- |

## TCA 1365

Characteristics
$V_{\mathrm{S}}= \pm 15 \mathrm{~V}, T_{\mathrm{C}}=25^{\circ} \mathrm{C}$
Open-loop supply current consumption Input offset voltage Input offset current Input current
Output voltage
$R_{\mathrm{L}}=12 \Omega, t=1 \mathrm{kHz}$
$R_{\mathrm{L}}=4 \Omega, f=1 \mathrm{kHz}$
Input resistance
$f=1 \mathrm{kHz}$
Open-loop voltage gain
$f=100 \mathrm{~Hz}$
Common-mode input voltage
Common-mode rejection
Supply voltage rejection
Temperature coefficient
of $V_{10}-25 \leq T_{\mathrm{C}} \leq 85^{\circ} \mathrm{C}$
Temperature coefficient of $I_{\mathrm{IO}}-25 \leq T_{\mathrm{C}} \leq 85^{\circ} \mathrm{C}$
Slew rate of $V_{Q}$ for noninverting operation
Slew rate of $V_{\mathrm{a}}$ for inverting operation Disturbance voltage referred to input DIN 45405
Short-circuit current
(S1 closed)
(S2 closed)
Open-loop supply current consumption $I_{\mathrm{S}}$ (S3 open; $V_{3} \geq 2 \mathrm{~V}$ ) ${ }^{3}$

|  | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S }}$ | 1 |  | 20 | 40 | mA |
| $V_{\text {IO }}$ | 2 | -10 |  | 10 | mV |
| $I_{10}$ | 3 | -100 |  | 100 | nA |
| $I_{\text {I }}$ | 3 |  | 0.2 | 1 | $\mu \mathrm{A}$ |
| $V_{\text {Qpp }}$ | 4 | $\pm 13.0$ | $\pm 13.5$ |  | V |
| $V_{\text {Qpp }}$ |  | $\pm 12.5$ | $\pm 13.0$ |  | V |
| $\mathrm{R}_{\mathrm{I}}$ | 4 | 1 | 5 |  | $\mathrm{M} \Omega$ |
| $G_{\text {vo }}$ | 5 | 70 | 80 |  | dB |
| $V_{\text {IC }}$ | 6 | +13/-15 | +13.5/-15.1 |  | V |
| $k_{\text {CMR }}$ | 6 | 70 | 80 |  | dB |
| $k_{\text {SVR }}$ | 7 | -70 | -80 |  | dB |
| $\alpha_{\text {vio }}$ | 2 |  | 50 |  | $\mu \mathrm{V} / \mathrm{K}$ |
| $\alpha_{\text {IIO }}$ | 3 |  | 0.4 |  | nA/K |
| SR | 8 |  | 0.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| SR | 9 |  | 0.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| $V_{\text {d }}$ | 1 |  | 2 | 5 | $\mu \mathrm{V}$ |
| $I_{\text {Sc }}$ | 1 |  | 0.75 |  | A |
| $I_{\text {Sc }}$ | 1 |  | -0.75 |  | A |
| $I_{\text {S }}$ | 1 |  | 1.5 | 3.5 | mA |

## Inhibit input (pin 3)

$\left.\begin{array}{l}V_{3} \text { for amp off } \\ V_{3} \text { for amp on }\end{array}\right\}$ 3)
Turn-on time $I_{Q} \geq 1 \mathrm{~A}$
Turn-off time $I_{Q} \leq 1 \mathrm{~A}$

| $V_{3 \text { off }}$ | 1 | 2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{3 \text { on }}$ | 1 |  |  | 0.5 |  |  |
| $t_{\text {don }}$ | 1 |  | 2 | 5 |  |  |
| $t_{\text {doff }}$ | 1 |  | 30 | 50 | $\mu \mathrm{s}$ |  |

[^32]
## Test circuits

Figure 1 Open-loop supply current consumption; disturbance voltage


S 1 to S 4 as shown unless otherwise specified

Figure 2 Input offset voltage, temperature coefficient of $V_{1 O}$


$$
V_{Q}=100 V_{10}
$$

## Test circuits

Figure 3 Input offset current; input current, temperature coefficient of $I_{\mathrm{IO}}$


S1 open-S2 closed: $I_{\mathrm{I}-}=\frac{V_{\mathrm{Q}}}{1 \mathrm{M} \Omega}$
S2 open -S 1 closed: $I_{\mathrm{I}}=\frac{V_{\mathrm{Q}}}{1 \mathrm{M} \Omega}$
S1 open -S 2 open: $\quad I_{10}=\frac{V_{\mathrm{Q}}}{1 \mathrm{M} \Omega}$
S1 closed - S2 closed: offset alignment

Figure 4 Output voltage, input resistance

$\begin{array}{ll}\text { S closed: } & \text { to measure } V_{\text {Qpp }} \\ \text { S open/closed: } & \text { to measure } R_{I}\end{array}$

## Test circuits

Figure 5 Open-loop voltage gain


Figure 6 Common-mode voltage gain $G_{v c}$
Common-mode rejection $k_{\mathrm{CMR}}(\mathrm{dB})=\mathrm{G}_{\mathrm{vo}}(\mathrm{dB})-\mathrm{G}_{\mathrm{VC}}(\mathrm{dB})$


## Test circuits

Figure 7 Supply-voltage rejection


Figure 8 Slew rate for non-inverting operation


## Test circuit

Figure 9 Slew rate for inverting operation



Maximum permissible power dissipation versus case temperature



Input current versus case temperature



1: $C_{5-6}=220 \mathrm{pF} ; 2: C_{5-6}=100 \mathrm{pF} ; 3: C_{5-6}=0 \mathrm{pF}$
 output current $T_{C}=25^{\circ} \mathrm{C}$

versus frequency
$T_{\mathrm{C}}=25^{\circ} \mathrm{C} ; V_{\mathrm{S}}= \pm 15 \mathrm{~V}$

Common-mode rejection
versus case temperature
$\mathrm{dB} V_{\mathrm{S}}= \pm 15 \mathrm{~V}$


## Preliminary data

The TCA 1560/61 is a bipolar monolithic IC designed to control the motor current in one phase of a bipolar stepper motor.
It has TTL compatible logic inputs and contains a full-bridge driver with integrated, high-speed clamp diodes and chopper-operated dynamic motor current limiting. The nominal current is infinitely variable up to 2 A with a control voltage. Using minimum external components and a single supply voltage, two TCA 1561 ICs form a complete and directly MC-drivable system for two-phase bipolar stepper motors. TCA 1560 in DIP 18 package is functionally identical but with an output current up to 1A.

## Features

- 2 A peak current
- high-speed integrated clamp diodes
- low saturation voltages
- thermal overload protection with hysteresis


## Pin configuration

(top view)


## Pin description

| Pin | Function |
| :---: | :--- |
| 1 | Output Q1 |
| 2 | Phase input |
| 3 | Enable input |
| 4 | Actual current |
| 5 | Supply voltage |
| 6 | GND |
| 7 | Sync input/RC |
| 8 | Nominal current input |
| 9 | Output Q2 |
| $10-18$ | Ground: must be connected to pin 6 |

## Pin configuration



## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | Output Q1 |
| 2 | Phase input |
| 3 | Enable input |
| 4 | Actual current |
| 5 | Supply voltage |
| 6 | GND |
| 7 | Sync input/RC |
| 8 | Nominal current input |
| 9 | Output Q2 |

The cooling fin is connected internally to pin 6 (ground).

## Maximum ratings

Supply voltage, pin 5
Supply current, pin 5
Output voltage, pins 1, 9 Output peak current, pins 1, 9
Input voltage, pins 2, 3, 7, 8
Output current, pin 4
Voltage, pin 4
Ground current, pin 6
Chip temperature
Storage temperature

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 45 | V |
| $I_{\mathrm{S}}$ | 0 | 1.25 | A |
| $V_{\mathrm{Q}}$ | -1.5 | $V_{\mathrm{S}}+1.5$ | V |
| $I_{\mathrm{Q}}$ | -1 | 1 | A |
| $V_{\mathrm{I}}$ | -0.3 | 6 | V |
| $I_{4}$ | -0.003 | 1.25 | A |
| $V_{4}$ | -0.3 | 5 | V |
| $I_{6}$ |  | 1 | A |
| $T_{\mathrm{C}}$ |  | $150^{1)}$ | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{stg}}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

Thermal resistance
System-environment
System-package
(measured at pin 14)

| $R_{\text {th SA }}$ | 70 | $\mathrm{~K} / \mathrm{W}$ |
| :--- | :--- | :--- | :--- |
| $R_{\text {th SC }}$ | 15 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage, pin 5
Package temperature
Input voltage, pins 2, 3, 7

| $V_{\mathrm{S}}$ | 10 | 38 | V |
| :--- | :--- | :--- | :--- |
| $T_{\mathrm{C}}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\mathrm{I}}$ |  | 5 | V |

[^33]
## Characteristics

$T_{\mathrm{C}}=25^{\circ} \mathrm{C} ; V_{\mathrm{S}}=24 \mathrm{~V}$

Supply current, pin 5
Standby current consumption, pin 5

## Outputs, pins 1, 9

Output voltage: source
Output voltage: sink
Reverse current
Phase dead time
Forward voltage of clamp diodes

## Inputs: enable, pin 3

 and phase, pin 2$H$ input voltage
Linput voltage
H input current
L input current
Rise and fall time

## Nominal current, pin 8

Regulating range Input current Input offset voltage

## Actual current, pin 4

Regulating range
Turn-off delay

## Sync input/RC, pin 7

Sync frequency
Duty cycle
Rise and fall time
Output current, pin 7
Trigger threshold, pin 7
Charging limit $C_{7}$
Off period
Dynamic input resistance, pin 7

|  | Test conditions | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ | $V_{13}=V_{\mathrm{IH}}$ |  | 18 | 30 | mA |
| $I_{\mathrm{S}}$ | $V_{13}=V_{\mathrm{IL}}$ |  | 0.5 | 1 | mA |


| $V_{\mathrm{OH}}$ | $\left\|I_{0}\right\|=0.5 \mathrm{~A}$ |  |  | 1.7 | $v$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {QL }}$ | $\left\|I_{Q}\right\|=0.5 \mathrm{~A}$ |  |  | 1.1 | V |
| $\mid I_{\text {QS }}$ \| |  |  |  | 300 |  |
| $t_{T}$ | figure 1 | 0.1 | 0.3 | 1.0 | $\mu$ |
| $V_{\text {D }}$ | $I_{\text {D }}=1 \mathrm{~A}$ |  |  | 1.4 |  |


| $V_{\mathrm{IH}}$ |  | 2 |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{IL}}$ |  |  |  |  |  |
| $I_{\mathrm{LH}}$ | $V_{\mathrm{IH}}=5 \mathrm{~V}$ |  | 50 | 0.8 | V |
| $-I_{\mathrm{IL}}$ | $V_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 50 | $\mu \mathrm{~A}$ |  |
| $t_{\mathrm{r}}, t_{\mathrm{f}}$ |  |  | 100 | $\mu \mathrm{~A}$ |  |
|  |  |  |  |  |  |


| $V_{18}$ | 2 <br> $V_{18}=0 \mathrm{~V}$ <br> $-I_{I 8}$ <br> $V_{\mathrm{I}(8-4)}$ | 0 |  | V <br> figure 5 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |


| $V_{14}$ | figure 3 | 0 | 2 | 2 | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{d}$ | fig |  |  |  |  |
|  |  |  |  |  |  |


| $f$ | duty cycle: 0.5 | 1 |  | 100 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $v$ | $f=40 \mathrm{kHz}$ | 0.1 |  | 0.9 |  |
| $t_{r}, t_{\text {f }}$ |  |  |  | 2 | $\mu \mathrm{s}$ |
| $-I_{\text {Q } 7}$ |  | 1.2 | 1.6 | 2.0 | mA |
| $V_{\text {L7 }}$ | figure 2 |  | 0.6 | 0.8 | V |
| $V_{G 7}$ |  | 2.2 | 2.4 |  | V |
| $t_{\text {s }}$ | figure 4 |  | 64 |  | $\mu \mathrm{s}$ |
| $\mathrm{R}_{17}$ | $V_{7}=1.5 \mathrm{~V}$ |  | 1 |  | $\mathrm{k} \Omega$ |

## Maximum ratings

Supply voltage, pin 5
Supply current, pin 5
Output voltage, pins 1, 9 Output peak current, pins 1, $\mathbf{9}^{1)}$

Input voltage, pins 2, 3, 7, 8
Output current, pin 4
Voltage, pin 4
Ground current, pin 6
Chip temperature ${ }^{2)}$
Storage temperature
Thermal resistance
System-environment
System-package

|  | min | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 45 | V |
| $I_{\mathrm{S}}$ | 0 | 2.5 | A |
| $V_{\mathrm{Q}}$ | -2 | $V_{\mathrm{S}}+1.5$ | V |
| $I_{\mathrm{Q}}$ | -2 | 2 | A |
| $V_{\mathrm{I}}$ | -0.3 | 6 | V |
| $I_{4}$ | -0.003 | 2.5 | A |
| $V_{4}$ | -0.3 | 5 | V |
| $I_{6}$ |  | 2 | A |
| $T_{\mathrm{C}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  |  |  |
| $R_{\text {th SC }}$ |  | 70 | $\mathrm{~K} / \mathrm{W}$ |
|  |  | 8 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage, pin 5 Package temperature Input voltage, pins 2, 3, 7

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{s}}$ | 10 | 38 | V |
| $T_{\mathrm{C}}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\mathrm{I}}$ |  | 5 | V |

[^34]
## Characteristics

$T_{\mathrm{C}}=25^{\circ} \mathrm{C} ; V_{\mathrm{S}}=24 \mathrm{~V}$

Supply current, pin 5
Standby current consumption, pin 5

## Outputs, pin 1, 9

Output voltage: source
Output voltage: source
Output voltage: sink
Output voltage: sink
Reverse current
Phase dead time
Forward voltage of clamp diodes

## Inputs: enable, pin 3

and phase, pin 2
$H$ input voltage
$L$ input voltage
$H$ input current
L input current
Rise and fall time

| $V_{\text {IH }}$ |  | 2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ |  |  |  | 0.8 | V |
| $I_{\text {IH }}$ | $V_{1 H}=5 \mathrm{~V}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
| $-I_{\text {IL }}$ | $V_{\text {IL }}=0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $t_{r}, t_{f}$ |  |  |  | 2 | $\mu \mathrm{s}$ |

## Nominal current, pin 8

Regulating range Input current Input offset voltage

## Actual current, pin 4

Regulating range
Turn-off delay

## Sync input/RC, pin 7

Sync frequency
Duty cycle
Rise and fall time
Output current, pin 7
Trigger threshold, pin 7
Charging limit $C_{7}$
Off period
Dynamic input resistance, pin 7

|  | Test conditions | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ | $V_{13}=V_{\mathrm{IH}}$ |  | 18 | 30 | mA |
| $I_{\mathrm{S}}$ | $V_{13}$ |  | 0.5 | 1 | mA |


| $V_{\text {QH }}$ | $\left\|I_{Q}\right\|=0.3 \mathrm{~A}$ |  |  | 1.6 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {QH }}$ | $\left\|I_{\mathrm{Q}}\right\|=1.3 \mathrm{~A}$ |  |  | 1.9 | V |
| $V_{Q L}$ | $\left\|I_{Q}\right\|=0.3 \mathrm{~A}$ |  |  | 1.0 | V |
| $V_{\text {QL }}$ | $\left\|I_{\mathrm{Q}}\right\|=1.3 \mathrm{~A}$ |  |  | 1.4 | V |
| $\left\|I_{\text {QS }}\right\|$ |  |  |  | 300 | $\mu \mathrm{A}$ |
| $t_{\top}$ | figure 1 | 0.1 | 0.3 | 1.0 | $\mu \mathrm{s}$ |
| $V_{D}$ | $I_{\mathrm{D}}=1 \mathrm{~A}$ |  |  | 1.4 | V |


| $V_{18}$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $-I_{18}$ | $V_{18}=0 \mathrm{~V}$ |  | V |  |  |
| $V_{1(8-4)}$ | figure 5 |  | 0 | 5 | $\mu \mathrm{~A}$ |
| mV |  |  |  |  |  |


| $V_{I 4}$ | figure 3 | 0 |  | 2 | $V$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{d}$ |  | 2 | 3 | $\mu \mathrm{~s}$ |  |


| $f$ | duty cycle: 0.5 | 1 |  | 100 | kHz |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\nu$ | $f=40 \mathrm{kHz}$ | 0.1 |  | 0.9 |  |
| $t_{\mathrm{r}}, t_{\mathrm{f}}$ |  |  |  | 2 | $\mu \mathrm{~s}$ |
| $-I_{\mathrm{Q7}}$ |  | 1.2 | 1.6 | 2.0 | mA |
| $V_{\mathrm{L} 7}$ | figure 2 |  | 0.6 | 0.8 | V |
| $V_{\mathrm{G7}}$ |  |  |  |  |  |
| $t_{\mathrm{s}}$ | figure 4 | 2.2 | 2.4 |  | V |
| $R_{\mathrm{i} 7}$ | $V_{7}=1.5 \mathrm{~V}$ |  | 64 |  | $\mu \mathrm{~s}$ |
|  |  |  | 1 |  | $\mathrm{k} \Omega$ |

## Circuit description

## Outputs

Outputs Q1, Q2 (pins 1, 9) are fed by push-pull output stages. The two integrated clamp diodes, referred to ground or supply voltage respectively, protect the IC against flyback voltages from an inductive load.

## Enable

Outputs Q1 and Q2 are turned off when voltage $V_{13} \leq 0.8 \mathrm{~V}$ is applied to pin 3. The supply current then decreases, typically to $500 \mu \mathrm{~A}$. The same occurs if pin 3 is open. The sink transistors are turned on when $V_{13} \geq 2 \mathrm{~V}$.

## Phase

The voltage at pin 2 determines the phase position of the output current. Output Q1 acts as sink for $V_{12} \leq 0.8 \mathrm{~V}$ and as source for $V_{12} \geq 2 \mathrm{~V}$.
Similarly output Q2 acts as
sink when $V_{12} \geq 2 \mathrm{~V}$ and
source when $V_{12} \leq 0.8 \mathrm{~V}$
The sink transistors are current-chopped. An internal circuit avoids undesired cross-over currents at phase change.

## Nominal current input

The peak current in the motor winding is determined by the voltage at pin 8. A comparator compares this with the voltage drop at the actual current sensor at pin 4. If the nominal current is exceeded, the output sink transistors are turned off by a logic circuit.

## Sync input/RC

Outputs are turned on by a signal at pin 7. Two operation modes are possible: Synchronizing by a fed-in TTL signal or free running with the external RC combination.

## Free-running operation

When the supply voltage is applied, capacitor $C_{7}$ at pin 7 charges to a limiting voltage, typically 2.4 V. With increasing current in the motor winding, the voltage rises at the actual current sensor $R_{4}$ (pin 4). After exceeding the predetermined value at the nominal current input (pin 8) the comparator, in conjunction with pulse suppression, resets an RS flip-flop. The logic turns off sink transistors T3 and T4. $\mathrm{C}_{7}$ ceases charging and the parallel resistance $R_{7}$ then discharges $C_{7}$. The sink transistors remain turned off until the lower threshold voltage of the Schmitt trigger is reached. This off period is thus controlled by the time constant $t_{s}=R_{7} \times C_{7}$. After the lower trigger threshold has been passed, the monoflop is triggered by the falling edge of the Schmitt trigger output and, provided the voltage at the actual current sensor (pin 4) is lower than the nominal value at pin 8 , the RS flip-flop is reset. The logic circuit then turns on the sink transistor T3 or T4 and recharges capacitor $\mathrm{C}_{7}$. If the voltage at pin 4 rises above the comparator value at pin 8 , the sink transistors T3 and T4 are turned off again. Turn-on cannot be repeated until capacitor $\mathrm{C}_{7}$ has discharged to the lower trigger threshold, the discharge time being a function of $R_{7}$ and $C_{7}$.

## Synchronous operation

If a TTL level sync signal is fed to pin 7, the negative edge sets the RS flip-flop, via the Schmitt trigger/monoflop combination, provided that the voltage at pin 4 is below the nominal value at pin 8. As in the free-running operation mode, the relevant output transistors become conducting. Similarly they are cut off by resetting the RS flip-flop once the voltage at pin 4 is higher than the nominal value at pin 8.

## Pulse suppression

In all cases the pulse suppression circuit eliminates positive pulses, typically of $0.5 \mu \mathrm{~s}$ duration, at pin 4. These can result from cross-over currents in chopper operation through the integrated clamp diodes. As a result, the voltage at pin 4 rises well above the nominal value, and without pulse suppression this would lead to dynamic current limiting. The duration of these basically unavoidable cross-over currents is of the same order of magnitude as the reverse-recovery time of the clamp diodes.

## Temperature safeguard

If the temperature of the IC rises to unacceptably high levels, the final stages are turned off.

$\underset{\substack{\text { Ogs ves } \\ \text { ostiva }}}{ }$

## Logic table

| Enable |  | L | L | H | H |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Phase |  | L | H | L | H |
| Output | Q1 | 1 | 1 | L | H |
| Output | Q2 | 1 | 1 | H | L |
| Transistor | T1 | X | X | X | . |
| Transistor | T2 | X | X | . | X |
| Transistor | T3 | X | X | . | X |
| Transistor | T4 | X | X | X | . |

with:
$V_{4}>10 \mathrm{mV}$
$R_{4}>0 \Omega$
$\mathrm{L}=$ low voltage level, input open
$\mathrm{H}=$ high voltage level
X $=$ transistor turned off

- =transistor conducting
.. = transistor conducting with current limiting turned on
/ =output high ohmic


## Pulse diagram 1

## Phase dead time



Figure 1

## Pulse diagram 2

Trigger threshold


Figure 2

## Turn-off delay



Figure 3

## Off period $t_{s}=f\left(C_{7}\right)$



Figure 4

Control range, input offset voltage


Figure 5

## Application circuit

TTL Drive


## Pulse diagram for application circuit



## Preliminary data <br> SIP 9 <br> DIP 18

The TCA 2365 is a dual power op amp in a SIP 9 package. The IC contains two identical op amps, each supplying a high output current of 2.5 A at supply voltages between $\pm 4 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$. Both amplifiers can be disconnected simultaneously (tristate; $Z_{Q} \approx 4 \mathrm{k} \Omega$ ) via an inhibit input. Integrated protective circuits protect the outputs against short circuit to $+V_{s}$ and $-V_{s}$ and prevent a thermal overloading of the IC.

## Features

- High output current of 2 times 2.5 A
- Large supply voltage range, 8 V to 32 V
- High slew rate $4 \mathrm{~V} / \mu \mathrm{s}$
- Outputs entirely protected (dc short-circuit proof)
- Thermal overload protection
- Inhibit input enables "tristate" outputs


## Applications

- Power comparator
- Power Schmitt trigger
- Speed control of dc motors


## Pin configuration TCA 2365 (TCA 2365 A)

- Input 1
+ Input 1

Inhibit input

- Input 2
+ Input 2


Pin 4 is electrically connected to cooling fin.
(Establish external connection between pin 4 and pin 10-18)

## Maximum ratings

Supply voltage
$t=50 \mathrm{~ms}$
Differential input voltage
Output voltage range
Peak output current
Supply current
Junction temperature
Storage temperature range
Thermal resistance
System-air
System-case

## Operating range

Supply voltage
Case temperature
( $P_{\text {tot }}=10.0 \mathrm{~W}$ )
Voltage gain

|  | TCA 2365 | TCA 2365 A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | $\pm 16$ | $\pm 16$ | V |
| $V_{\mathrm{S}}$ | $\pm 18$ | $\pm 18$ | V |
| $V_{\mathrm{ID}}$ | $\pm V_{\mathrm{S}}$ | $\pm V_{\mathrm{S}}$ | V |
| $V_{\mathrm{Q}}$ | $-V_{\mathrm{S}}-1$ to $+V_{\mathrm{S}}+1$ | V |  |
| $I_{\mathrm{Q}}$ | $\pm 2.5$ | $\pm 2.5$ | A |
| $I_{\mathrm{S}}$ | 5.5 | 5.5 | A |
| $T_{\mathrm{i}}$ | 150 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 to 150 | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |
| $R_{\text {th SA }}$ | 65 |  |  |
| $R_{\text {th SC }}$ | 6 | 60 | $\mathrm{~K} / \mathrm{W}$ |
|  |  | 10 | $\mathrm{~K} / \mathrm{W}$ |


| $V_{S}$ | $\pm 4$ to $\pm 15$ | $\pm 4$ to $\pm 15$ | $V$ |
| :--- | :--- | :--- | :--- |
| $T_{C}$ | -25 to 85 | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |
| $G_{V \text { min }}$ | 10 | 10 | dB |


| Characteristics $V_{\mathrm{S}}= \pm 10 \mathrm{~V} ; T_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-loop supply current consumption |  |  |  |  |  |  |
| S1 in position 1 | $I_{\text {S }}$ | 1 |  | 30 | 50 | mA |
| S1 in position 2 | $I_{\text {SM }}$ | 1 |  | 5 | 8 | mA |
| Input offset voltage | $V_{10}$ | 2 | -10 |  | 10 | mV |
| Input offset current | $I_{10}$ | 3 | -100 |  | 100 | nA |
| Input current | $I_{1}$ | 3 |  | 0.25 | 1 | $\mu \mathrm{A}$ |
| Output voltage |  |  |  |  |  |  |
| $R_{L}=12 \Omega ; f=1 \mathrm{kHz}$ | $V_{\text {Qpp }}$ | 4 | $\pm 8.5$ | $\pm 9.0$ |  | V |
| $R_{L}=4 \Omega ; f=1 \mathrm{kHz}$ | $V_{\text {Qpp }}$ | 4 | $\pm 8.0$ | $\pm 8.5$ |  | $V$ |
| $R_{L}=470 \Omega ; f=50 \mathrm{kHz}$ | $V_{\text {Qpp }}$ | 4 |  | $\pm 6.0$ |  | V |
| Input resistance $(f=1 \mathrm{kHz})$ | $R_{1}$ | 4 | 1 | $5$ |  | $\mathrm{M} \Omega$ |
| Open-loop voltage gain ( $f=100 \mathrm{~Hz}$ ) | $\mathrm{G}_{\text {vo }}$ | 5 | 70 | 80 |  | dB |
| Common-mode input voltage range | $V$ IC | 6 | +7/-10 | +7.5/-10.5 |  | V |
| Common-mode rejection | $k_{\text {CMR }}$ | 6 | 70 | 80 |  | dB |
| Supply voltage rejection | $k_{\text {SVR }}$ | 7 | 70 | 80 |  | dB |
| Temperature coefficient of $V_{10}$ $-25^{\circ} \mathrm{C} \leq T_{\mathrm{C}} \leq+85^{\circ} \mathrm{C}$ | $\alpha_{\text {vio }}$ | 2 |  | 50 |  | $\mu \mathrm{V} / \mathrm{K}$ |
| Temperature coefficient of $I_{10}$ $-25^{\circ} \mathrm{C} \leq T_{\mathrm{C}} \leq+85^{\circ} \mathrm{C}$ | $\alpha_{110}$ | 3 |  | 0.4 |  | nA/K |
| Slew rate of $V_{q}$ |  |  |  |  |  |  |
| Slew rate of $V_{q}$ for inverting operation* | SR | 9 |  | 4 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Disturbance voltage referred to input Inhibit input (referred to $-V_{S}$ ) | $V_{d}$ | 1 |  | 3 |  | $\mu \mathrm{V}$ |
| $V_{6}$ for IC turned off | $V_{6 \text { off }}$ | 1 | 0 |  | 1.0 | V |
| $V_{6}$ for IC turned on | $V_{6 \text { on }}$ | 1 | 3.0 |  | 6 | V |
| Turn-on time | $t_{\text {don }}$ | 1 |  | 2 | 5 | $\mu \mathrm{s}$ |
|  | $t_{\text {d off }}$ | 1 |  | 15 | 30 | $\mu \mathrm{s}$ |
| S2 and S3 in position 2 |  |  |  |  |  |  |

## Test circuits

Figure 1 Open-loop supply current consumption, disturbance voltage, turn-off voltage


Switch as drawn unless otherwise specified

## Test circuits

Figure 2 Input offset voltage, temperature coefficient of $V_{\text {IO }}$


Figure 3 Input offset current, input current, temperature coefficient of $I_{\mathrm{IO}}$


S1 open -S2 closed: $I_{\mathrm{I}-}=\frac{V_{\mathrm{Q}}}{1 \mathrm{M} \Omega}$
S2 open -S1 closed: $I_{1+}=\frac{V_{Q}}{1 \mathrm{M} \Omega}$
S1 open-S2 open: $\quad I_{\mathrm{IO}}=\frac{V_{\mathrm{Q}}}{1 \mathrm{M} \Omega}$
S1 closed - S2 closed: offset alignment

## Test circuits

Figure 4 Output voltage, input resistance


S closed: to measure $V_{\text {app }}$
S open/closed: to measure $R_{1}$

Figure 5 Open-loop voltage gain


## Test circuits

Figure 6 Common mode voltage gain $G_{V C}$
Common mode rejection $k_{C M R}(d B)=G_{V O}(d B)-G_{V C}(d B)$


Figure 7 Supply voltage rejection


## Test circuits

Figure 8 Slew rate for non-inverting operation


Figure 9 Slew rate for inverting operation



Open-loop voltage gain versus frequency


ambient temperature


Max. permissible power dissipation versus case temperature



Max. permissible power dissipation versus case temperature


The TCA 4500 A is a phase-locked loop stereo decoder which incorporates a variable channel separation control. In this IC, the sensitivity to the third harmonics of both the pilot and subcarrier frequencies has been eliminated due to the use of approprlate, digitally generated waveforms in the phase-locked loop and decoder sections.

## Features

. Low distortion

- Excellent rejection of ARI subcarrier and pilot tone harmonics
- No need for coils


## Maximum ratings

Supply voltage
Lamp drive voltage (lamp OFF)
Lamp current
Channel separation control voltage
Junction temperature
Storage temperature range
Thermal resistance (system-air)

| $V_{\mathbf{S}}$ | 16 | V |
| :--- | :--- | :--- |
| $V_{7}$ | 30 | V |
| $I_{7}$ | 100 | mA |
| $V_{11}$ | 10 | V |
| $T_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ | 90 |  |
|  |  |  |

## Operating range

| Supply voltage range | $v_{\text {s }}$ | 8 to 16 | V |
| :---: | :---: | :---: | :---: |
| Ambient temperature range | $T_{\text {amb }}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$\left(V_{\mathrm{S}}=12 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; V_{(\mathrm{MPX})}=2.5 \mathrm{~V}_{\mathrm{pp}} ; f_{\text {mod }}=1 \mathrm{kHz} ; V_{\text {piltot }}=10 \% V_{i}\right)$

Current consumption ( $I_{7}=0$ )
Stereo channel separation
unadjusted
optimized on other channel
Monaural voltage gain
THD at $2.5 \mathrm{~V}_{\mathrm{pp}}$
THD at $1.5 \mathrm{~V}_{\mathrm{pp}}$
Signal-to-noise ratio in acc. with DIN 45405 rms value $20 \mathrm{~Hz}-15 \mathrm{kHz}$
Frequency rejection 19 kHz
38 kHz
Pilot tone harmonic rejection 57 kHz ARI
Subcarrier harmonic rejection 76 kHz
114 kHz
152 kHz

|  | $\min$ | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{16}$ |  | 35 |  | mA |
| a | 30 |  |  | dB |
| $a_{\text {opt }}$ | 40 |  |  | dB |
| G | 0.8 | 1 | 1.2 |  |
| THD |  |  | 0.3 | \% |
| THD |  | 0.2 |  | \% |
| $\mathrm{a}_{\text {S }}$ N |  | 85 |  | dB |
| $\mathrm{a}_{\text {S/N }}$ |  | 90 |  | dB |
| a |  | 31 |  | dB |
| a |  | 50 |  | dB |
| a |  | 60 |  | dB |
| a |  | 45 |  | dB |
| a |  | 50 |  | dB |
| a |  | 50 |  | dB |
| $\begin{aligned} & V_{i 1 \text { rms }} \\ & H \end{aligned}$ | 12 | $\begin{aligned} & 16 \\ & 6 \end{aligned}$ | 20 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~dB} \end{aligned}$ |
| $\Delta V_{\mathrm{ql}}, \Delta V_{\mathrm{ar}}$ |  | 5 | 20 | mV |
| $v_{11}$ |  | 0.7 |  | $v$ |
| $v_{11}$ |  | 1.7 |  | v |
| a |  |  | 1 | dB |
| $\Delta V_{\text {ql, }}$ |  |  | 0.3 | dB |
| $a_{\text {num }}$ |  | 55 |  | dB |
| $R_{11}$ |  | 50 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathbf{q} 4}, \mathrm{R}_{\mathbf{q} 5}$ |  | 100 |  | $\Omega$ |
| $I_{11}$ |  |  | -300 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{f} / \mathrm{f}_{0}$ |  | $\pm 5$ |  | \% |

## Measurement circuit



## Pin configuration

| Pin No. | Function |
| :--- | :--- |
| 1 | Input |
| 2 | Preamplifier output |
| 3 | Left amplifier input |
| 4 | Left channel output |
| 5 | Right channel output |
| 6 | Right amplifier input |
| 7 | Stereo indicator lamp |
| 8 | Ground |
| 9 | Switching threshold |
| 10 | Switching threshold |
| 11 | 19 kHz output/channel separation control |
| 12 | Modulator input |
| 13 | Loop filter |
| 14 | Loop filter |
| 15 | Oscillator RC network |
| 16 | Supply voltage $+V_{S}$ |



The TCA 4511 decodes the transmitter side stereo information in both $L$ and $R$ channels. Stereo transmission is shown by means of an indicator lamp. A continual blending of mono and stereo signals is possible. The switching frequencies are controlled by a phase-locked loop. The stereo decoder can be used in time multiplex (switching) or in frequency multiplex (matrix) mode of operation.

## Features

- Good channel separation
- No need for coils
- Automatically adjustable bandwidth
- Good suppression of ARI subcarrier and pilot tone harmonics


## Maximum ratings

Supply voltage
Lamp voltage
Current for stereo indicator lamp
( $V_{18} \cdot I_{\mathrm{LP}} \leqq 300 \mathrm{~mW}$ )
Minimum values at all pins
Junction temperature
Storage temperature range
Thermal resistance (system-air)
(junction-case)

| $V_{\mathrm{S}}$ | 18 | V |
| :--- | :--- | :--- |
| $V_{\text {LP }}$ | 18 | V |
| $I_{\text {LP }}$ | 50 | mA |
| $V$ |  |  |
| $V$ |  |  |
| $T_{\mathrm{J}}$ | 150 | V |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |  |  |
| $R_{\text {thSA }}$ | 78 |  |
| $R_{\text {thJC }}$ | 45 | $\mathrm{~K} / \mathrm{W}$ |
|  |  | $\mathrm{K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range

$\left.$| $V_{s}$ | 8 to 18 <br> $T_{\text {amb }}$ | -25 to 85 |
| :--- | :--- | :--- |$\quad \right\rvert\,$| V C |
| :--- |

Characteristics for switch operation ( $V_{\mathrm{s}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )
Total current (FM operation)
S1 closed

Total current (AM operation) S1 open
Lamp current adjustment range $\left(V_{18} \cdot I_{L P} \leqq 300 \mathrm{~mW}\right)$
Lamp current short circuit $\left(V_{18} \cdot I_{\mathrm{LP}} \leqq 300 \mathrm{~mW}\right)$

|  | min | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ |  | 14 | 20 | mA |
| $I_{\mathrm{S}}$ |  | 10 | 15 | mA |
| $I_{\mathrm{LP}}$ | 10 |  | 25 | mA |
| $I_{\mathrm{LP}}$ |  |  | 50 | mA |

## Input amplifier

Op amp input signal
Op amp output signal1)
Input resistance
Feedback resistance
Reference voltage

| $V_{16 p p}$ |  |  | 1.6 | V |
| :--- | :--- | :--- | :--- | :--- |
| $V_{14 \mathrm{pp}}$ | 90 | $V_{16}$ |  | V |
| $R_{\mathrm{i}}$ | 125 |  | $\mathrm{k} \Omega$ |  |
| $R_{\mathrm{F}}$ |  |  |  |  |
| $V_{13}$ | 10 |  | $\mathrm{k} \Omega$ |  |
|  | 1.75 |  | V |  |

## Stereo matrix

Output voltage (stereo) ${ }^{1,6}$ ) for modulated output
Output voltage (mono) ${ }^{2,6}$ )
L or R modulated
Output resistance
Crosstalk attenutation ${ }^{1}$ )

$$
\left(f_{A F}=1 \mathrm{kHz}\right)
$$

Reduction 19 kHz Test circuit 1
Reduction 38 kHz Test circuit 1
Reduction 57 kHz Test circuit 1
Reduction 76 kHz Test circuit 1
Hum suppression ${ }^{3}$ )
Noise voltage ${ }^{4}$ )
Total harmonic distortion ${ }^{1,6)}$ ( $f_{\mathrm{AF}}=1 \mathrm{kHz}$ )
Channel balance ${ }^{2}$ )
Switching noise mono/stereo S1 closed/open

## Oscillator

Output resistance for $f_{\text {osc }}$ measurement
Oscillator basic frequency
Capture and hold range ${ }^{1}$ )
Balancing resistance ( $f_{\text {osc }}=19 \mathrm{kHz}$ )
Function of the oscillator S1 closed
Switch off of the oscillator ${ }^{8}$ ) S1 open
Function of the oscillator ( $I_{18}=10 \mathrm{~mA}$ )

| $R_{8}$ |  | 200 |  | $\mathrm{k} \Omega$ |
| :--- | :--- | :--- | :--- | :--- |
| $f_{\mathrm{OSC}}$ |  | 19 |  | kHz |
| $\mathrm{f}_{\mathrm{C} / \mathrm{H}}$ | $\pm 0.4$ | $\pm 1$ | $\pm 2.0$ | kHz |
| $R_{\text {OSC }}$ | 13 |  | 18 | $\mathrm{k} \Omega$ |
| $V_{18}$ | 1.0 |  |  | V |
| $V_{18}$ |  |  |  |  |
| $V_{18}$ | 0.9 |  | 0.4 | V |
|  |  |  | V |  |

Characteristics for switch operation $\left(V_{\mathrm{S}}=12 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)($ cont'd)

## Phase comparisons

Input voltage ${ }^{1}$ )
Input resistance
Input voltage

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $V_{5 p p}$ | 0.5 | 0.7 | 0.9 | V |
| $R_{5}$ |  | 3.3 |  | $\mathrm{k} \Omega$ |
| $V_{5 \mathrm{pp}}$ |  |  | 1.6 | V |

## Stereo switch

Threshold stereo ON5)

$$
(f=19 \mathrm{kHz})
$$

Threshold stereo OFF5) ( $f=19 \mathrm{kHz}$ )
Hysteresis

| $V_{\text {iPTpp }}$ |  | 30 | 55 | mV |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\text {iPTpp }}$ | 12 | 15 |  | mV |
| $H_{y}$ | 3 | 6 | 9 | dB |

## Mono/stereo blending

| Mono $\left.\left(V_{\mathrm{H}}=V_{8}=0.5 \mathrm{~V}\right)^{7}\right)$ | $a_{\mathrm{bl}}$ | 3 | 6 | 9 | dB <br> Stereo $\left.\left(V_{\mathrm{H}}=V_{8}=0.9 \mathrm{~V}\right)^{7}\right)$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| dB |  |  |  |  |  |

[^35]Circuit description (switching operation)
The MPX input signal is corrected in amplitude and phase by an operational amplifier. For this purpose an RC circuit is connected at pin 15.
Subsequently, the ( $L+R$ ) and ( $L-R$ ) signals are processed in separate stages. The ( $L-R$ ) signal is demodulated and can be reduced by the factor a through mono/stereo blending. In the final matrix circuit the aggregate signal ( $L+R$ ) is added to the demodulated signal a ( $L-R$ ) according to the following formulae:

$$
\begin{gathered}
(L+R)+a(L-R)=L(1+a)+R(1-a) \\
(L+R)-a(L-R)=L(1-a)+R(1+a) \\
0 \leq \underset{\text { Mono }}{\leq} \leq \frac{1}{\text { Blending }} \text { Stereo }
\end{gathered}
$$

The generated output signals are then forwarded to two external RC low-passes for deemphasis.
The required frequency to demodulate the $L-R$ signal is obtained by a phase-locked loop (PLL) from the divider. By means of a pilot tone applied to pin 5 , the oscillator is synchronized by phase comparison 1. An additional phase comparison 2 provides mono or stereo information. Based on this information, the indicator lamp is activated and lights up when a sufficiently strong signal is present at the input. Moreover, the ( $L-R$ ) reduction is eliminated.
If switch S1 is open, the IC switches the oscillator off, whereby the stereo switch and the mono/stereo blending suppress the L-R signal. The supply current is thus reduced. Also, since the oscillator does not resonate when switch S1 is open, AM receiver signals can be forwarded without interference via the IC.
If pin 8 is not connected, the oscillator frequency can be measured. For normal operating functions, the blending voltage $V_{H}$ is applied to pin 8 or pin 8 must be blocked by a capacitor. Otherwise, cross-talk is affected by the oscillator frequency.

## Pin configuration

| Pin No. | Function |
| :--- | :--- |
| 1 | Ground |
| 2 | Oscillator RC |
| 3 | TP phase comparison 1 |
| 4 | TP phase comparison 1 |
| 5 | Pilot tone (PT) input |
| 6 | TP phase comparison 2 |
| 7 | TP phase comparison 2 |
| 8 | fosc output/St-Mo blending $V_{\mathrm{H}}$ |
| 9 | Output L |
| 10 | Output R |
| 11 | (L+R) input |
| 12 | (L-R) input |
| 13 | Reference voltage |
| 14 | Output op amp |
| 15 | - input op amp |
| 16 | +input op amp |
| 17 | Supply voltage |
| 18 | Lamp connection/oscillator switch |

## Block diagram



## Test circuit

## Switching operation



## Application circuit

## Switching operation



AF power amplifier designed for a wide range of supply voltages to enable versatile application in entertainment electronics. The amplifier operates in the push-pull B mode and is available in the SIP 9 package. The integrated shutdown protects the IC from overheating.

## Features

- Wide supply voltage range: 4 V to 28 V
- High output power up to 8 W
- Large output current up to 2.5 A
- Simple mounting


## Maximum ratings

| Supply voltage | $R_{\mathrm{L}} \geq 16 \Omega$ |
| :--- | :--- |
|  | $R_{\mathrm{L}} \geq 8 \Omega$ |
|  | $R_{\mathrm{L}} \geq 4 \Omega$ |

Output peak current (not repetitive)
Output current (repetitive)
Junction temperature ${ }^{1}$ )
Storage temperature range

| $V_{\mathrm{S}}$ | 30 |
| :--- | :--- |
| $V_{\mathrm{s}}$ | 24 |
| $V_{\mathrm{S}}$ | 20 |
| $I_{\mathrm{a}}$ | 3.5 |
| $I_{\mathrm{a}}$ | 2.5 |
| $T_{\mathrm{j}}$ | 150 |
| $T_{\text {stg }}$ | -40 to 125 |

$$
\left\lvert\, \begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~A} \\
& \mathrm{~A} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}\right.
$$

Thermal resistance
junction-case
system-air

| $R_{\text {thJC }}$ | 12 | K/W |
| :--- | :--- | :--- |
| $R_{\text {th SA }}$ | 70 | K/W |

## Operating range

Supply voltage
Ambient temperature

| $V_{\mathrm{S}}$ | 4 to 28 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{A}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

[^36]
## Characteristics

with reference to test circuit

1. $V_{\mathrm{S}}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega ; \mathrm{C}_{1}=1000 \mu \mathrm{~F} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Quiescent output voltage
Quiescent drain current
Input DC current
Output power $\quad \begin{aligned} & \text { THD }=1 \% \\ & T H D=10 \%\end{aligned}$
Voltage gain (closed loop)
Voltage gain (open loop)
Total harmonic distortion ( $P_{\mathrm{q}}=0.05$ to 2.5 W )
Noise voltage referred to input
( $\mathrm{f}_{\mathrm{i}}=3 \mathrm{~Hz}$ to 20 kHz )
Disturbance voltage in acc. with
DIN 45405 referred to input
Hum suppression ( $f_{\text {hum }}=100 \mathrm{~Hz}$ )
Frequency range ( -3 dB )

$$
\begin{aligned}
& C_{4}=560 \mathrm{pF} \\
& \mathrm{C}_{4}=1000 \mathrm{pF}
\end{aligned}
$$

Input resistance

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{q} 2}$ | 5.4 | 6.0 | 6.6 | V |
| $I_{3}+I_{4}$ |  | 12 | 20 | mA |
| $I_{i 8}$ |  | 0.4 | 4 | $\mu \mathrm{~A}$ |
| $P_{\mathrm{q}}$ | 2.5 | 3.5 |  | W |
| $P_{\mathrm{q}}$ | 3.5 | 4.5 |  | W |
| $G_{V}$ | 37 | 40 | 43 | dB |
| $G_{\mathrm{V} 0}$ |  | 80 |  | dB |
| $T H D$ |  | 0.2 |  | $\%$ |
| $V_{\mathrm{n}}$ |  | 3.8 | 10 | $\mu V_{\mathrm{s}}$ |
|  |  |  |  |  |
| $V_{\mathrm{d}}$ |  | 2.5 |  | $\mu \mathrm{~V}$ |
| $a_{\text {hum }}$ |  | 48 |  | dB |
| $f$ | 40 |  | 20,000 | Hz |
| $f$ | 40 |  | 10,000 | Hz |
| $R_{\mathrm{i} 8}$ | 1 | 5 |  | $\mathrm{M} \Omega$ |

2. $V_{\mathrm{S}}=24 \mathrm{~V} ; R_{\mathrm{L}}=16 \Omega ; \mathrm{C}_{1}=220 \mu \mathrm{~F} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Quiescent output voltage
Quiescent drain current
Input DC current
Output power $T H D=1 \%$ $T H D=10 \%$

Voltage gain (closed loop)
Voltage gain (open loop)
Total harmonic distortion ( $\mathrm{P}_{\mathrm{q}}=0.05$ to 3 W )
Noise voltage with reference to input
$f_{i}=3 \mathrm{~Hz}$ to 20 kHz
Disturbance voltage in acc. with
DIN 45405 referred to input
Hum suppression ( $f_{\text {hum }}=100 \mathrm{~Hz}$ )
Frequency range ( -3 dB )

$$
\begin{aligned}
& \mathrm{C}_{4}=560 \mathrm{pF} \\
& \mathrm{C}_{4}=1000 \mathrm{pF}
\end{aligned}
$$

Input resistance

| $V_{\text {a }}$ | 11 | 12 | 13 | V |
| :---: | :---: | :---: | :---: | :---: |
| $I_{3}+I_{4}$ |  | 18 | 30 | mA |
| $I_{\text {i }}$ |  | 0.8 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{P}_{\mathrm{q}}$ |  | 3.5 |  | w |
| $\mathrm{Pa}_{\mathrm{q}}$ | 4.5 | 5.0 |  | W |
| $\mathrm{G}_{V}$ | 37 | 40 | 43 | dB |
| $\mathrm{G}_{\mathrm{vo}}$ |  | 80 |  | dB |
| THD |  | 0.2 | 0.5 | \% |
| $V_{n}$ |  | 5 | 15 | $\mu V_{\text {S }}$ |
| $V_{d}$ |  | 3.8 |  | $\mu \mathrm{V}$ |
| $\mathrm{a}_{\text {num }}$ |  | 40 |  | dB |
| $f$ | 40 |  | 20,000 | Hz |
| f | 40 |  | 10,000 | Hz |
| $R_{\text {i8 }}$ | 1 | 5 |  | $\mathrm{M} \Omega$ |

## Circuit diagram



## Measurement circuit



S Closed for Noise Measurement

## Application circuit



| $V_{\mathrm{S}}$ | 12 V | 18 V | 24 V |
| :--- | :--- | :--- | :--- |
| $R_{\mathrm{L}}$ | $4 \Omega$ | $8 \Omega$ | $16 \Omega$ |
| $\mathrm{C}_{1}$ | $1000 \mu \mathrm{~F}$ | $470 \mu \mathrm{~F}$ | $220 \mu \mathrm{~F}$ |


| $f_{\max }$ | 10 kHz | 20 kHz |
| :--- | :--- | :--- |
| $C_{4}$ | 1000 pF | 560 pF |

Output power versus supply voltage $T H D=10 \% ; R_{\mathrm{L}}=4,8,16 \Omega ; f=1 \mathrm{kHz}$


Total power dissipation and efficiency versus output power
$T H D=10 \% ; f=1 \mathrm{kHz}$


Max. power dissipation versus supply voltage at sine-shaped driving
$f=1 \mathrm{kHz} ; R_{\mathrm{L}}=4,8,16 \Omega, \mathrm{THD}=10 \%$

| 5 |
| :--- |
| $P$ |
| 4 |

3

2

1

0
$\begin{array}{llllllll}0 & 4 & 8 & 12 & 16 & 20 & 24 & 28 \\ & V_{S} & \end{array}$

Quiescent drain current,
quiescent current of output transistors, quiescent output voltage


Hum suppression versus feedback resistance
$f_{\text {hum }}=100 \mathrm{~Hz} ; \mathrm{C}_{5}=100 \mu \mathrm{~F}$
a: input short-circuited
b: input open


Max. total power dissipation versus ambient temperature


## Total harmonic distortion

 versus output power$f=1 \mathrm{kHz}$


Total harmonic distortion versus frequency


## Voltage gain versus frequency

$V_{S}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega$


Bandwidth $\mathrm{C}_{3}$ versus feedback resistance
$V_{\mathrm{S}}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega, G_{\mathrm{V}}=40 \mathrm{~dB}$
$C_{1}=5 \cdot C_{4}$
nF
$c_{3}$


## Output power and voltage gain versus

 feedback resistance and input voltage $V_{S}=12 \mathrm{~V} ; R_{\mathrm{L}}=4 \Omega ; f=1 \mathrm{kHz}$

Output power versus feedback resistance and input voltage $V_{S}=24 \mathrm{~V} ; R_{\mathrm{L}}=16 \Omega ; f=1 \mathrm{kHz}$


The TDA 4001 has been designed to convert, amplify, and demodulate AM signals. In addition, the component provides a search tuning stop pulse.

## Features

- Internal demodulation
- Search tuning stop signal
- Low total harmonic distortion
- Minimal IF leakage at the AF output
- 2-stage integrated low pass filter


## Maximum ratings

Supply voltage Junction temperature Storage temperature range

Thermal resistance (system-air)


## Operating range

Supply voltage
Ambient temperature
$V_{S}$
7 to 15
-25 to 85


## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; V_{\mathrm{iRF} \mathrm{ms}}=1 \mathrm{mV} ; R_{\mathrm{g}}=50 \mathrm{~V} ; f_{\mathrm{iRF}}=1 \mathrm{MHz} ;$
referred to measurement circuit
Current consumption
AF output voltage

$$
\begin{aligned}
m & =0.8 \% \\
m & =0.3 \% \\
V_{\text {iAFrms }}=15 \mu \mathrm{~V} ; \quad m & =0.8 \%
\end{aligned}
$$

$20 \lg$

Total harmonic distortion

$$
\begin{aligned}
& \text { stortion } \\
& V_{\text {iRFrms }}=30 \mathrm{mV} ; m=0.8 \% \\
& m=0.3 \%
\end{aligned}
$$

Signal-to-noise ratio

$$
\begin{aligned}
& m=0.3 ; V_{i \text { RFrms }}=10 \mu \mathrm{~V} \\
& m=0.3 ; V_{i \text { RFrms }}=1 \mathrm{mV}
\end{aligned}
$$

Reference voltage
Oscillator voltage
Counter output voltage
Input impedance RF input IF amplifier
AFC offset current without signal
AFC offset current in the whole control range
AFC output current
$f_{\mathrm{iRF}}=1 \mathrm{MHz} \pm 3 \mathrm{kHz}$
Search tuning stop output current
Search tuning stop output voltage
Search tuning stop output voltage

$$
\begin{aligned}
& V_{i R F}=0 \mathrm{~V} \\
& f_{i \mathrm{RF}}>1 \mathrm{MHz}+3 \mathrm{kHz} \\
& f_{\mathrm{iRF}}<1 \mathrm{MHz}-3 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
& \\
& \hline I_{\mathrm{S}} \\
& V_{\mathrm{qAFr}} \\
& V_{\mathrm{qAFr}} \\
& \mathrm{~V}_{\mathrm{qAFr}} \\
& \\
& T H D \\
& T H D \\
& T H D
\end{aligned}
$$

$\frac{S+N}{N}$
$\frac{S+N}{N}$
$V_{\text {stab }}$
$V_{\text {oscpp }}$
$V_{q C p p}$
$Z_{i R F}$
$Z_{\text {ilf }}$
$I_{\text {AFC }}$
$\Delta I_{\text {AFC }}$
$I_{\text {AFC }}$
$I_{q 13}$
$V_{q 13}$
$V_{q 13}$
$V_{q 13}$
$V_{q 13}$

| typ | max |  |
| :---: | :---: | :---: |
| 15 |  | mA |
| 800 |  | mV |
| 300 |  | mV |
|  | 320 | mV |
|  | 3 | dB |
|  | 2 | \% |
|  | 1 | \% |
|  | 5 | \% |
| 6 |  | dB |
| 46 |  | dB |
| 4.8 |  | V |
| 100 |  | mV |
| 100 |  | mV |
| 10/1.5 |  | $k \Omega / \mathrm{pF}$ |
| 3.3/1.5 |  | $k \Omega / \mathrm{pF}$ |
|  | $\pm 10$ | $\mu \mathrm{A}$ |
|  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\pm 80$ |  | $\mu \mathrm{A}$ |
| 2 |  | mA |
|  | 0.4 | V |
|  |  | V |
|  |  | $V$ |
|  |  | V |

## Additional data with respect to application ${ }^{1}$ )

IF suppression
3 dB limit frequency of the integrated TP
Conversion gain
AGC IF amplifier
Control range ( $\Delta V_{\mathrm{qAF}}=6 \mathrm{~dB}$ )
Input sensitivity
$V_{\mathrm{GAF}}$ at $V_{\mathrm{iRF}} \geq 07 ; V_{\mathrm{GAF}}$ at $V_{\mathrm{iRF}}=1 \mathrm{mV}$
$a_{\text {IF }}$
$f_{G}$
$G_{\mathrm{C}}$
$V_{\text {ilFrms }}$
$a$
$V_{\text {iRF rms }}$

| 40 | dB |
| :---: | :---: |
| 5 | kHz |
| 30 | dB |
| 100 | $\mu \mathrm{V}$ |
| 60 | dB |
| 30 | $\mu \mathrm{V}$ |

## Circuit description

The impedance converter forwards the input signal $V_{i \mathrm{RFF}}$ to the symmetrical double balanced mixer. Subsequently the signal is converted to IF with the amplitude-controlled oscillator. An external filter forwards the IF signal to the controlled IF amplifier. The amplifier IF signal and the carrier signal will be converted to AF in the subsequent synchronous demodulator (SD). The 2-stage low pass filter forwards the available AF to the AF output. Via an additional limiter amplifier (LA), the AF uses the carrier signal to control the coincidence demodulator (CD). The output signal of the coincidence demodulator provides the stop pulse during exact tuning and sufficient field strength.

[^37]

Oscillator frequency versus current consumption


Total harmonic distortion versus modulation factor
$V_{S}=15 \mathrm{~V} ; f_{\text {mod }}=1 \mathrm{kHz} ; V_{i}=1 \mathrm{mV}$


## Derivation of the AM-SL stop criterion

a
b


c
d
e

$$
I_{\mathrm{STS}}=V_{\mathrm{A}} \cdot V_{\mathrm{B}}
$$

SCurve Simulation (Pin 12)

Comparator Threshold A
$\Delta f$ - Stop Bandwidth
$V_{A}=\underset{\text { Discriminator } A}{\text { Output Voltage, Window }}$

IF Selection
(e.g. CFW 455)

Comparator
Threshold B
$V_{B}=$ Output Voltage, Window
Discriminator B

## Search Tuning Stop Pulse

(Pin 13)

AF output voltage, total harmonic distortion, search tuning stop versus input voltage $V_{\mathrm{S}}=15 \mathrm{~V}, f_{\mathrm{mod}}=1 \mathrm{kHz}, f_{\mathrm{i}}=1 \mathrm{MHz}$ $0 \mathrm{~dB} \cong 775 \mathrm{mV}$ (rms)


AF output voltage, total harmonic distortion, search tuning stop versus input voltage $V_{\mathrm{S}}=15 \mathrm{~V} ; f_{\mathrm{mod}}=1 \mathrm{kHz}, f=1 \mathrm{MHz}$
$\mathrm{OdB} \cong 775 \mathrm{mV}$ (rms)




Compare to TDA 4001 the TDA 4010 is an extended AM-receiver. This type is suitable for applications in car radios.

The IF-output $V_{\text {IQF }}$ is at pin 15.

## Features

- Internal demodulation
- Search tuning stop signal
- Low total harmonic distortion
- Minimal IF leakage at the AF output
- 2-stage ingrated low pass
- Standard IF-output


## Function description

The monolithic integrated bipolar receiver has been designed to convert, amplify and demodulate AM - signals. In addition, the component provides a search tuning pulse.

The search tuning stop pulses are processed from the input signal.
The standard AM-IF signal is available at the output of the IR-receiver.

## Circuit description

The impedance converter forwards the input signal $V_{\text {iRF }}$ to the symmetrical double balanced mixer. Subsequently the signal is converted to IF with the amplitude-controlled oscillator. An external filter forwards the IF signal to the controlled IF amplifier. The amplifier IF signal and the carrier signal will be converted to AF in the subsequent synchronous demodulator. The 2 -stage low pass filter forwards the available AF to the AF output.

Via an additional limiter amplifier (LA), the AF uses the carrier signal to control the coincidence demodulator (CD). The output signal of the coincidence demodulator provides the stop pulse during exact tuning and sufficient field strength.

## Maximum Ratings

Maximum ratings cannot be exceeded without causing irreversible damage to the integrated ciruit.


## Functional Range

Within the functional range, the integrated circuit operates as described; deviations from the characteristic data are possible.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Pos. \& Maximum rating for $T_{\text {amb }}=25^{\circ} \mathrm{C}$ \& Symbol \& $\min$ \& max \& dim \& remarks <br>
\hline 1 \& Operating voltage Temperature range \& $$
V_{\text {Batt }}
$$
$$
\Delta \delta
$$ \& $$
\begin{aligned}
& 7 \\
& -25
\end{aligned}
$$ \& $$
\begin{aligned}
& 15 \\
& +85
\end{aligned}
$$ \& V

C \& <br>
\hline
\end{tabular}

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at tamb $=25^{\circ} \mathrm{C}$ and the listed supply voltage.

| Pos. | Parameter | Symbo | I Test conditions | Test circuit | Min | Typ | Max | Dim |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage <br> Ambient temperature |  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V} \\ & T_{\mathrm{V}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| 1 | Current consumptio |  |  |  |  | 15 |  | mA |
| 2 | Reference voltage | $V_{\text {STAB }}$ |  |  |  | 4.8 |  | V |
| 3 | IF-output voltage | $V_{\text {qNF }}$ | $\begin{aligned} & \mathrm{m}=0.8 \\ & \mathrm{~m}=0.3 \end{aligned}$ |  |  | 800 |  | $\mathrm{mV}_{\text {eff }}$ |
| 4 | Total harmonic |  | k | $m=0.8$ |  |  |  | 2\% |
|  |  |  | $\mathrm{m}=0.3$ |  |  |  | 1 | \% |
| 5 | IF-output voltage | $V_{\text {qNF }}$ | $\begin{gathered} 20 \cdot \lg \left(V_{\mathrm{qNF}} / 30 \mathrm{mV}:\right. \\ V_{\mathrm{qNF}} / 1 \mathrm{mV} \end{gathered}$ |  |  |  | +3 | dB |
| 6 | Input sensitivity | $V_{\text {iHF }}$ | $\begin{aligned} & V_{\mathrm{qNF}} \text { for } V_{\mathrm{iHF}}= \\ & 1 \mathrm{mV}-3 \mathrm{~dB} \end{aligned}$ |  |  | 30 |  | $\mu \mathrm{V}_{\text {eff }}$ |
| 7 | Signal-to-noise ratio | $\frac{S+N}{N}$ | $\begin{aligned} & m=0.3 \\ & V_{i H F}=10 \mu V_{\text {eff }} \end{aligned}$ |  |  | 6 |  | dB |
| 8 | Signal-to-noise | $\mathrm{S}+\mathrm{N}$ | $\mathrm{m}=0.3 \mathrm{~V}_{\mathrm{iHF}}=1 \mathrm{mV}$ |  |  | 46 |  | dB |
| 9 | Oscillator voltage | $\overline{V_{\mathrm{Osc}}}$ |  |  |  | 100 |  | mV SS |
|  | Counteroutputvolta | $V_{q z}$ |  |  |  |  | 100 | $\mathrm{mV}_{\mathrm{Ss}}$ |
| 11 | Control range $\left(\Delta V_{\mathrm{qIF}}=6 \mathrm{~dB}\right)$ | a |  |  |  | 60 |  | dB |
| 12 | 3dB limit frequency of the integrated TP | $f_{g}$ |  |  |  | 5 |  | kHz |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at tamb $=25^{\circ} \mathrm{C}$ and the listed supply voltage.

| Pos. Parameter | Symbo | ITest conditions | Test circuit | Min | Typ | Max | Dim |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage Ambient temperature |  | $\begin{aligned} & V_{\mathrm{S}}=12 \mathrm{~V} \\ & T_{\mathrm{V}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| 13 IR-suppression | $A_{\text {IF }}$ |  |  |  | 40 |  | dB |
| 14 Conversion gain | $V_{m}$ |  |  |  | 30 |  | dB |
| 15 IF-output Pin 15 | $V_{\text {qiF }}$ |  |  |  | 10 |  | $\mathrm{m}_{\text {eff }}$ |
| 16 AFC-Offset current without signal | $I_{\text {AFC }}$ |  |  |  | $\pm 10$ |  | $\mu \mathrm{A}$ |
| 17 AFC-Offset current over control range | $\Delta /_{\text {AFC }}$ |  |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 18 AFC-current | $I_{\text {AFC }}$ | $f_{\text {IHF }}=1 \mathrm{MHz} \pm 3 \mathrm{kHz}$ |  |  |  | $\pm 80$ | $\mu \mathrm{A}$ |
| 19 SLS-output voltage | $V_{12}$ | $f_{\text {ZF }}=455 \mathrm{kHz}$ |  |  |  | 0.4 | V |
| 20 SLS-output voltage | $V_{12}$ | $\mathrm{F}_{\mathrm{ZF}}=0 \mathrm{~V}$ |  | 11 |  |  | V |
| 21 SLS-output voltage | $V_{12}$ | $f_{\text {ZF }}>455 \mathrm{kHz}+3 \mathrm{kHz}$ |  | 11 |  |  | C |
| 22 SLS-output voltage | $V_{12}$ | $f_{\text {ZF }}>455 \mathrm{kHz}-3 \mathrm{kHz}$ |  | 11 |  |  | V |
| 23 Input impedance | $Z_{\text {iHF }}$ | Pin 3, 4 |  |  | 10/1.5 |  | $\mathrm{k} \Omega / / \mathrm{pF}$ |
| 24 Input impedance | $Z_{\text {IHF }}$ | Pin 18 |  |  | 3.3/1.5 |  | $\mathrm{k} \Omega / / \mathrm{pF}$ |



## Pin configuration

| Pin-Nr. | pin function |
| :---: | :--- |
| 1 | Ground |
| 2 | Mixer output, IF-circuit |
| 3 | RF-input |
| 4 | RF-input |
| 5 | VStap |
| 6 | Oscillator |
| 7 | Supply voltage |
| 8 | counter output |
| 9 | FM-Demodulator circuit IF-circuit |
| 10 | FM-Demodulator circuit IF-circuit |
| 11 | AFC-output |
| 12 | Search tuning stop output |
| 13 | AF-output |
| 14 | IF-time constant |
| 15 | min. IF-output |
| 16 | IF-AP follow up device |
| 17 | IF-AP follow up device |
| 18 | IF-input |
|  |  |




The TDA 4050 B is suitable for use as infrared preamplifier in remote control facilities for radio and TV sets.

The IC includes a controlled driver stage with subsequent amplifier stage as well as an amplifier for the threshold value. The circuit is largely balanced.

## Features

- Internal AGC
- Superior large signal stability
- Short-circuit proof signal output
- Simple connection for an active band filter
- Few external components


## Maximum ratings

Supply voltage
Junction temperature
Storage temperature range
Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | $\left.16{ }^{1}\right)$ | V |
| :--- | :--- | :--- |
| $T_{\mathrm{S}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ | 140 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
Ambient temperature range Input frequency range

| $V_{\mathrm{s}}$ | 9 to 16 | V |
| :--- | :--- | :--- |
| $T_{\text {amb }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{i}}$ | 0 to 100 | kHz |

[^38]Characteristics $\left(V_{\mathrm{S}}=15 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; f_{\mathrm{IR}}=31 \mathrm{kHz}\right)$ referred to measurement circuit

Current consumption ( $R_{\mathrm{L}} \geqq 10 \mathrm{k} \Omega$ )
Input voltage for control start Input voltage for output signal

Filter output voltage (in control range)
Gain
Gain
Total control range
Control voltage without input signal
Control voltage ( $v_{8 \mathrm{rms}}=100 \mu \mathrm{~V}$ )
Control voltage ( $\mathrm{V}_{8 \mathrm{rms}}=10 \mathrm{mV}$ )
Control voltage ( $\mathrm{V}_{8 \mathrm{rms}}=1 \mathrm{~V}$ )
Operating points
Output current ( $V_{3}=V_{\mathrm{S}}$ )
Output dc voltage for $L$ level
Output dc voltage for H level
Charge current
$\left(\mathrm{V}_{8 \mathrm{rms}}=100 \mathrm{mV} ; \mathrm{V}_{2}=1.6 \mathrm{~V}\right)$
Discharge current
( $v_{8 \text { rms }}$ from 1 mV to 0 )
( $T=50 \mathrm{~ms}$ )
Input resistance
Output resistance
Rated resistance of the double-T network at pin 4
(unbalanced to ground)

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{6}$ | 6 | 9 | 12 | mA |
| $v_{\text {Brms }}$ |  | 50 |  | $\mu \mathrm{V}$ |
| $v_{\text {8rms }}$ |  |  | 85 | $\mu \mathrm{V}$ |
| $\mathrm{V}_{4 \mathrm{rms}}$ | 350 | 450 | 550 | mV |
| $\mathrm{G}_{4 / 8}$ $\mathrm{G}_{3 / 4}$ | 74 | 77 21 | 85 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\Delta G$ | 74 | 77 | 85 | dB |
| $V_{2}$ | 1325 | 1425 | 1525 | mV |
| $V_{2}$ | 1.5 |  | 2.1 | mV |
| $V_{2}$ | 1.9 |  | 2.45 | V |
| $V_{2}$ | 2.1 |  | 2.6 | $v$ |
| $V_{4 / 5 / 7}$ | 2.2 |  | 2.8 | V |
| $I_{3}$ |  | 20 |  | mA |
| $V_{3 L}$ |  | 150 | 500 | mV |
| $V_{3 H}$ | 14.6 |  |  | V |
| $-I_{2}$ | 0.4 |  | 1.0 | mA |
| $I_{2}$ | 0.4 |  | 3.0 | $\mu \mathrm{A}$ |
| $R_{\text {i8 }}$ |  | 1.8 |  | k $\Omega$ |
| $R_{\text {q3 }}$ |  | 10 |  | k $\Omega$ |
| $R_{4}$ | 2 |  |  | k $\Omega$ |

## Pin configuration

| Pin No. | Function |
| :--- | :--- |
| 1 | Ground |
| 2 | Connection for capacitance for prestage control |
| 3 | Output threshold amplifier |
| 4 | Output active filter |
| 5 | Input active filter |
| 6 | Supply voltage, positive |
| 7 | Unlocking of operating point control |
| 8 | Signal input |

g OSOt $\forall$ OI


## Application circuit II

without coil


## Notes

Circuit I uses an LC resonant circuit and is of superior quality due to its high selectivity feature (approx. 3 kHz bandwidth at -3 dB ).
Circuit 2 offers the lower cost solution without coil incl. broadband input selection. Higher requirements as to steady radiation and large signal stability can be met by means of resistor-diode-resistor connection (RDR).

## Preliminary Data

 DIP 8The TDA 4060 is a pre-amplifier suitable for use in radio, TV, automotive and other electronics systems where infrared signal transmission is utilized.

## Features

- Low voltage operation
- Wide operating frequency
- Few external components


## Maximum Ratings

| Supply voltage | $V_{S}$ | 7 | V |
| :--- | :--- | :--- | :--- |
| Junction temp. | $T_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temp. range | $T_{\mathrm{S}}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

## Operating range

| Supply voltage | $V_{s}$ | $3.5-6.5$ | V |
| :--- | :--- | :--- | :--- |
| Ambient temp. | $T_{\text {amb }}$ | -40 to +110 | ${ }^{\circ} \mathrm{C}$ |
| Input freq. | $f_{\mathrm{i}}$ | $20-200$ | kHz |

Additional data available on request.

The TDA 4210-3 has been designed as FM IF component with a special demodulator for application in car radios. The sensitivity level of the input amplifier can be adjusted for applications with search tuning mode. In addition, a search tuning stop pulse is generated. Moreover, the included multipath identification circuit activates an interference suppression circuit in case of multipath interference. The TDA 4210-3 is especially suitable for application in car radios and home receivers which require a search tuning stop pulse and include an interference suppression circuit.

## Features

- Multipath identification circuit
( 7-stage limiter amplifier
- Product demodulator
- AFC output
© Field strength dependent volume control
(1) Generation of search tuning stop pulse
- Adjustable limiter threshold
- Adjustable muting depth


## Circuit description

The integrated circuit includes a 7-stage limiter amplifier with demodulator and noncontrolled AF output. The limiter threshold can be raised by approx. 44 dB by means of external circuitry. Within this range the AF output signal can be continuously attenuated by max. 39 dB to eliminate the usually occurring noise products.

To suppress variable interference products, e.g. multipath interference, the TDA 4210-3 includes an identification circuit with an externally adjustable time constant.
Also included are a field strength output, an AFC output, as well as an open collector output. The latter will be activated at the zero crossing of the detector S-curve.

## Maximum ratings

Ground
MUTE input
Muting depth
AF output
Search tuning stop signal output AFC output

Reference voltage output
Phase shift
Phase shift
Field strength
Identification output
Demodulator time constant
Supply voltage
Identification input
Limiter threshold
Operating point feedback
IF input
Junction temperature
Storage temperature range

## Operating range

Supply voltage
IF section demodulator
Overall frequency
$\mathrm{AF}\left(V_{\mathrm{qAF}}=1 \mathrm{~dB}\right)$
Ambient temperature

| $V_{1}$ | 0 | V |
| :---: | :---: | :---: |
| $V_{2}$ | $v_{\text {s }}$ | V |
| $V_{3}$ | $V_{s}$ | V |
| $V_{4}$ | $v_{\text {s }}$ | V |
| $I_{5}$ | 5 | mA |
| $V_{6}$ | $v_{\text {s }}$ | $\checkmark$ |
| $I_{7}$ | 5 | mA |
| $V_{8}$ | $v_{\text {s }}$ | V |
| $V_{9}$ | $v_{s}$ | V |
| $I_{10}$ | 5 | mA |
| $I_{11}$ | 5 | mA |
| $V{ }_{12}$ | $V_{\text {s }}$ | $\checkmark$ |
| $V_{\text {s }}$ | 18 | V |
| $V_{14}$ | $V_{8}$ | V |
| $V_{15}$ | $V_{8}$ | V |
| $V_{16,17}$ | $V_{8}$ | V |
| $V_{18}$ | $V_{8}$ | $\checkmark$ |
| $T_{j}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |


| $V_{\mathrm{S}}$ | 7.5 to 15 <br> $f_{\mathrm{iF}}$ <br> $f$ | 0.4 to 15 |
| :--- | :--- | :--- |
| $f_{\mathrm{AF}}$ | 0.4 to 15 | MHz |
| $T_{\mathrm{A}}$ | 0.02 to 150 | MHz |
|  | -25 to 85 | kHz |
|  |  |  |

## Characteristics

$V_{\mathrm{S}}=8.5 \mathrm{~V} ; V_{\mathrm{iIFrms}}=10 \mathrm{mV} ; f_{\mathrm{iIF}}=10.7 \mathrm{MHz} ; \Delta t= \pm 75 \mathrm{kHz} ; f_{\text {mod }}=1 \mathrm{kHz} ; \mathrm{Q}_{\mathrm{B}} \approx 20 ; T_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$; adjustment when $I_{7}=0$; test circuit 1

|  |  | Test conditions | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption | $I_{13}$ |  |  | 27 | 33 | mA |
| Field strength output voltage | $\begin{aligned} & V_{10} \\ & V_{10} \end{aligned}$ | $\begin{aligned} & V_{i \mathrm{IFrms}}=50 \mathrm{mV} \\ & V_{\mathrm{ilFrms}}=0 \mathrm{~V} \end{aligned}$ | 3.0 | 3.8 0 | 0.1 | v |
| AF output voltage | $V_{\text {q4 rms }}$ |  | 270 | 380 | 520 | mV |
| Total harmonic distortion during FM IF mode | THD | $I_{\text {AFC }}=0$ |  | 0.7 | 1.5 | \% |
| Input voltage for limiter threshold | $V_{\text {ilf rms }}$ | $V_{\mathrm{q} 4}-3 \mathrm{~dB}$ |  | 15 | 30 | $\mu \mathrm{V}$ |
| AM suppression | $a_{\text {AM }}$ | $m=30 \%$ | 60 |  |  | dB |
| Signal-to-noise ratio | $\mathrm{a}_{\text {S } / \mathrm{N}}$ |  | 70 |  |  | dB |
| Current deviation of AFC output | $\Delta I_{7}$ | $f=\mathrm{f}_{\mathrm{ilF}} \pm 50 \mathrm{kHz}$ |  | $\pm 110$ |  | $\mu \mathrm{A}$ |
| AFC offset | $\Delta f_{\text {off }}$ | $V_{i}=20 \mu \mathrm{~V} . .10 \mathrm{mV}$ |  |  | $\pm 15$ | kHz |
| Search tuning stop window | $\Delta t_{\text {ST }}$ | $R_{6-7}=22 \mathrm{k} \Omega$ |  | $\pm 18$ |  | kHz |
| Search tuning stop threshold FM | $V_{\text {iSt }}$ | $V_{6}=V_{\text {S } / 2}$ |  |  | 70 | $\mu \mathrm{V}$ |
| Search tuning stop threshold AM | $V_{\text {i ST }}$ | $V_{6}=V_{\text {S } / 2}$ |  |  | 500 | $\mu \mathrm{V}$ |
| Stabilized voltage | $V_{7}$ |  | 3.6 | 4.1 | 4.6 | V |
| Adjustable range of limiter threshold via pin 15 | $v_{\text {ilF }}$ | $V_{15}=0 ; V_{15}=V_{\text {REF }}$ |  | 44 |  | dB |
| AF mute | $\mathrm{a}_{\text {AF }}$ | $V_{2}=0 ; R_{3-1}=\infty$ |  |  | 11 | dB |
|  | $\mathrm{a}_{\text {AF }}$ | $V_{2}=0 ; R_{3-1}=0$ | 31 | 39 | 47 | dB |
| AF mute switch-off voltage | $V_{2}$ |  |  | 0.5 | 0.75 | V |
| MP sensitivity for full drive at pin 1 | $V_{\text {i14 }}$ ms | $f=20 \mathrm{kHz}$ |  | 5 |  | mV |
| Charge current pin 12 | $I_{12}$ | pin 14 to ground |  | 3 |  | mA |
| Discharge current pin 12 | $I_{12}$ | pin 14 open, $V_{12}<1 \mathrm{~V}$ |  | 10 |  | $\mu \mathrm{A}$ |

## Additional data with respect to application

(data does not apply to series measurement)

| DC voltage AF output | $V_{\mathrm{a} 5}$ |  | 2.8 | 3.8 | 4.8 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Internal DC current of <br> emitter follower output | $I_{4}$ |  | 0.75 | 1 |  | mA |
| Input resistance for <br> demodulator circuit | $R_{9-10}$ |  | 27 | 35 |  | $\mathrm{k} \Omega$ |
| Search tuning stop "low" | $V_{6}$ |  |  |  |  |  |
| Search tuning stop "high" | $V_{6}$ |  | 7 |  | 1.3 | V |
| V |  |  |  |  |  |  |

## Pin description

| Pin | Function |
| :---: | :---: |
| 1 | Ground: capacitors for operating point feedback, $V_{\mathrm{S}}$, and $V_{\text {REF }}$ decoupling are to be connected directly to pin 1 |
| 2 | Mute input for (usually derived from field strength output voltage) dc voltage which attenuates the AF output voltage by the set muting depth (pin 4). Max. attenuation when $V_{2}=0 \mathrm{~V}$, no attenuation when $V_{2} \geq 0.75 \mathrm{~V}$ |
| 3 | Muting depth adjustment: by connecting a resistor to ground the requested muting depth can be set. Maximal attenuation of AF output voltage with $R=0$ (approx. 39 dB ), minimal attenuation with $R=\infty$ (approx. 7 dB ) |
| 4 | AF output for demodulated FM-IF |
| 5 | Search tuning stop (ST) output is connected when the input field strength exceeds the search tuning stop pulse threshold and the input frequency lies within the search tuning stop pulse window. |
| 6 | AFC output: push-pull current output, referenced via a resistor connected to a fixed voltage source (e.g. $V_{\text {REF }}$ ). The voltage generated at the resistor is in proportion to the deviation from the nominal input frequency and can be applied for retuning purposes. |
| 7 | Reference voltage: should be RF decoupled to pin 1. The AFC resistor and the potentiometer for the limiter threshold are referenced to $V_{\text {REF }}$. |
| 8/9 | Demodulator tank circuit: driven via two integrated capacitors (approx. $40 \mathrm{pF} \pm 25 \%$ ). The circuit voltage should be approx. 200 mV (peak-to-peak) |
| 10 | Field strength output: supplies a dc voltage proportional to the input level, which quickly adjusts to changes in the input voltage |
| 11 | Identification output: designed as an open NPN collector output, which connects an additional time constant in parallel to pin 2 during multipath interference, or activates another circuit to suppress variable interference. |
| 12 | Demodulator time constant: determines the response and hold time of the identification circuit. |
| 13 | Supply voltage: to be RF decoupled to pin 1 |
| 14 | Identification input: high impedance input ( $R_{1} \sim 10 \mathrm{k} \Omega$ ). This input receives variable interference forwarded on the field strength voltage via a high-pass filter. |
| 15 | Input for setting limiter threshold: with a potential between $V_{\text {REF }}$ and 0 V , the limiter threshold can be varied by approx. 44 dB . |
| 16/17 | Operating point feedback to be RF decoupled. For efficient push-push suppression, pin 16 should be blocked against pin 17 and latter to ground (pin 1). |
| 18 | IF input: frequency modulated IF voltage is injected at pin 18. |

Block diagram


## Measurement circuit



The TDA 4282 T is a controlled AM amplifier with FM demodulator (to produce an intercarrier) and subsequent sound-IF limiting amplifier with coincidence demodulator, standard VCR connection and separate AF-output with volume control.

- Outstanding limiting qualities
- Connection for video recorder
- Little external circuitry


## Maximum ratings

| Supply voltage |  | $V_{\mathrm{s}}$ | 15 |
| :--- | :--- | :--- | :--- |
|  | $t \leqslant 1 \mathrm{~min}$ | $V_{\mathrm{S}}$ | 16.5 |
| Thermal resistance (system-ambient air) | $R_{\text {th SA }}$ | 65 | V |
| Junction temperature | $T_{\mathrm{j}}$ | 150 | V |
| Storage temperature | $T_{\text {stg }}$ | -40 to 125 | $\mathrm{~K} / \mathrm{W}$ |
|  |  |  |  |

## Operational range

| Supply voltage | $V_{\mathrm{S}}$ | 11 to 15 | V |
| :--- | :--- | :--- | :--- |
| Frequency range AM part | FM part | $f_{\mathrm{AM}}$ | 10 to 60 |
|  | $I_{\mathrm{FM}}$ | 0.01 to 12 | MHz |
| Control voltage AM part | $V_{2}$ | 0 to 5 | MHz |
| Switch current FM part | $I_{8}$ | 0.3 to 1 | V |
| Ambient temperature in operation | $T_{\text {amb }}$ | 0 to 60 | mA |

Characteristics $\left(V_{\mathrm{S}}=15 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

Current consumption

## AM-part:

AGC-range
AGC-voltage
Input resistance
Input impedance at max. gain
at min. gain
Output resistance
FM-part: $\left(f_{d}=5.5 \mathrm{MHz} ; f_{\text {mod }}=1 \mathrm{kHz}\right)$
Input impedance
AM-suppres:sion
$\left(V_{i g-10}=1 \mathrm{mV} ; f=12.5 \mathrm{MHz} ; m=30 \%\right)$
Signal-to-noise ratio ( $V_{i 9-10}=10 \mathrm{mV}$ )
Input voltage for limiting
( $\Delta t=30 \mathrm{kHz}$ )
Demodulator output resistance
Output resistance for VCR-recording
Input resistance for VCR-playback Integrated resistor for deemphasis
AF-output voltage
$\left(V_{i}=10 \mathrm{mV}\right.$; with CDA 5.5 MC 10, $R_{\mathrm{q} 11}=2.9 \Omega$ )
( $\Delta f=12.5 \mathrm{kHz}$ )
AF-gain during VCR-playback
Total harmonic distortion
Cross talk ( $V_{1}=1 \mathrm{mV}$ )

$$
\begin{aligned}
& V_{12}=2 V_{\mathrm{rms}} \\
& V_{12}=0.3 \mathrm{~V}_{\mathrm{rms}}
\end{aligned}
$$

Range of volume control

|  | \|min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{5}$ |  | 60 | 80 | mA |
| $\Delta G$ |  | 55 |  | dB |
| $V_{2}$ | 0 |  | 5 | V |
| $R_{13-4}$ |  | 10 |  | k $\Omega$ |
| $Z_{\text {i } 20.21}$ |  | 1.8/2 |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{i 20.21}$ |  | 1.9/0 |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $R_{\text {q } 6}$ |  | 500 |  | $\Omega$ |
| $R_{\text {a }}$ |  | 500 |  | $\Omega$ |
| $Z_{\text {i9.10 }}$ |  | 800 |  | $\Omega$ |
| $a_{\text {AM }}$ |  | 42 |  | dB |
| $a_{\text {S/N }}$ |  | 85 |  | $\mathrm{dB}$ |
| $V_{i}$ lim. |  | 60 |  | $\mu \mathrm{V}$ |
| $R_{\text {q 15-16 }}$ |  | 5.4 |  | $\mathrm{k} \Omega$ |
| $R_{\text {q } 12}$ |  |  | 500 | $\Omega$ |
| $\mathrm{R}_{\mathrm{i} 12}$ | 10 |  |  | k $\Omega$ |
| $R_{17}$ |  | 10 |  | $\mathrm{k} \Omega$ |
| $V_{\text {a }}{ }^{12}$ |  | 600 |  | $\mathrm{mV} \mathrm{V}_{\text {rms }}$ |
| $V_{\text {q }}^{11}$ | 260 | 300 |  | $m V_{\text {rms }}$ |
| $V_{12.11}$ |  | 0.5 |  |  |
| $T H D_{12}$ |  | 1 |  | \% |
| $C_{12.11}$ | 50 | 52 |  | dB |
| $\mathrm{C}_{12.11}$ | 60 | 65 |  |  |
| $V_{\text {AF max }}$ | 70 | 85 |  | dB |
| $\overline{V_{\text {AF min }}}$ |  |  |  |  |

## Circuit description

The TDA 4282 T contains essentially two functional blocks:

1. A regulated $A M$ amplifier with a peak rectifier to generate the AGC voltage. The AM amplifier drives an FM demodulator, at the output of which the differential sound carrier ( $38.9 \mathrm{MHz}-33.4 \mathrm{MHz}=5.5 \mathrm{MHz}$ ) is available. The double sideband portions close to the carrier are suppressed. The 5.5 MHz carrier reaches the functional block via an external selection.
2. An FM limiter amplifier with coincidence demodulator, a standard VCR connector and a separate AF output with volume control.

## Pin assignment

| Pin No. | Pin designation |
| :--- | :--- |
| 1 | Ground |
| 2 | AM-IF control |
| 3 | AM amplifier demodulator |
| 4 | AM amplifier demodulator |
| 5 | Supply voltage (plus) |
| 6 | AM amplifier sound carrier output TT 1 |
| 7 | AM amplifier sound carrier output TT 2 |
| 8 | AM-IF amplifier negative feedback for working point |
| 9 | AM-IF amplifier negative feedback for working point |
| 10 | FM-IF amplifier IF input |
| 11 | AF output |
| 12 | VCR connection |
| 13 | FM-IF amplifier emitter follower output |
| 14 | FM-IF amplifier emitter follower output |
| 15 | FM amplifier demodulator |
| 16 | FM amplifier demodulator |
| 17 | Deemphasis condensator |
| 18 | Volume control |
| 19 | AM-IF negative feedback for working point |
| 20 | AM-IF amplifier IF input |
| 21 | AM-IF amplifier IF input |
| 22 | AM-IF negative feedback amplifier for working point |

550



Stereo tone control IC for controlling the trebles, basses, balance, volume, physiology, bandwidth of the AF signals by the aid of dc voltages.
It is in compliance with the standards DIN 45500 and IEC 268-3.
The component is especially suited for application in TV stereo devices.

## Features

- Few external components
- Low total harmonic distortion
- Large output signal capability


## Maximum ratings

| Supply voltage | $V_{\mathrm{S} 16}$ | 0 to 18 | V |
| :--- | :--- | :--- | :--- |
| Reference current | $I_{\text {REF }}$ | 5 | mA |
| Junction temperature | $T_{\mathrm{j}}$ | 150 | $\mathrm{~m}^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance (system-air) | $R_{\text {th }}$ | 70 |  |
|  |  | K/W |  |

## Operating range

Supply voltage
Ambient temperature

| $V_{\mathrm{S} 16}$ | 8 to 15.75 <br> $T_{\mathrm{A}}$ | V <br> 0 to 70 |
| :--- | :--- | :--- |

## Characteristics

$T_{A}=25^{\circ} \mathrm{C}$
Current consumption
$\mathrm{P} 1 . . \mathrm{P} 4=22 \mathrm{k} \Omega$
Reference voltage
Input resistance
Gain for $V_{24}=V_{\text {REF }}{ }^{1)}$
$V_{3,2,23}=V_{\text {REF }} / 2$
Gain for $V_{24}=0^{1)}$
any position of S3; S4 open
Control range balance ${ }^{1)}$
$V_{24}=V_{\text {REF }} ; V_{2,3}=V_{\text {REF }} / 2$
Bass emphasis ${ }^{1 /}$
$V_{3}=V_{\text {REF }} ; f_{i}=40 \mathrm{~Hz}$
Bass deemphasis
$V_{3}=0 ; f_{i}=40 \mathrm{~Hz}$
Treble emphasis ${ }^{1)}$
$V_{2}=V_{\text {REF }} ; f_{i}=15 \mathrm{~Hz}$
Treble deemphasis
$V_{2}=0 ; f_{i}=15 \mathrm{kHz}$
Channel separation S 4 open
Channel separation (antiphased)
for S 4 closed
Input voltage ${ }^{1)}$
$V_{2,3}=$ any
$V_{2,3}=V_{\text {REF }} / 2$
Total harmonic distortion ${ }^{1)}$
$V_{2,3}=$ as applied; $V_{\mathrm{irms}}=1 \mathrm{~V}$
$f_{i}=60 \mathrm{~Hz}$ to 12 kHz
Total harmonic distortion DIN 45500 ${ }^{1)}$
$V_{2,3}=V_{\text {REF }} / 2 ; V_{\mathrm{irms}}=1 \mathrm{~V}$
Flutter and wow L-R
$f_{\mathrm{i}}=1 \mathrm{kHz}, V_{\mathrm{q}} / V_{\mathrm{i}}=0$ to 40 dB
$f_{i}=20 \mathrm{~Hz}$ to 20 kHz
Any regulator
Disturbance voltage spacing
according to DIN 45405
$f_{\mathrm{i}}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz} ; V_{\mathrm{irms}}=1 \mathrm{~V}$
Noise voltage with reference to output
$f_{i}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz} \quad V_{i} / V_{\mathrm{q}}=0 \mathrm{~dB}^{2}$ $V_{i} V_{\mathrm{q}}=50 \mathrm{~dB}$
Output resistance
Input current for adjusters
$V_{\mathrm{st}}=0$ to $V_{\text {REF }}$
Input current for switches

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S } 16}$ |  | 40 | 70 | mA |
| $V_{\text {REF }}$ | 4.5 | 4.8 | 5.2 | $V$ |
| $R_{\text {i } 4 \text {; } 22}$ | 10 | 14 | 18 | k $\Omega$ |
| $V_{q} / V_{i}$ | -4 | -1 | 2 | dB |
| $V_{q} / V_{i}$ | $-75$ | $-85$ |  | dB |
| $V_{B \text { max }}$ | 1.5 | 4 -30 | 6 | dB |
| $V_{B \text { min }}$ | -20 | -30 |  | dB |
| $V_{B \text { max }}$ | +9 | +12 | +16 | dB |
| $V_{B \text { min }}$ | $-10$ | -12 |  | dB |
| $V_{\text {T max }}$ | +8.5 | +11.5 | +14.5 | dB |
| $V_{T \text { min }}$ | -10 | -12 |  | dB |
| $a_{\text {L-R }}$ | 60 |  |  | dB |
| $a_{\text {L-R }}$ | 3 | 5 |  | dB |
| $\begin{aligned} & V_{i r m s ~ 4, ~}^{22} \\ & V_{i r m s ~ 4,22} \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & 3.5 \end{aligned}$ | V |
| THD |  | 0.5 | 1 | \% |
| THD |  | 0.3 | 0.6 | \% |
| $\Delta a_{\text {L-R }}$ |  |  | 2 | dB |
| $\Delta a_{\text {L-R }}$ |  |  | 4 | dB |
| $a_{S+N / N}$ | 73 | 76 |  | dB |
| $V_{\text {n }}$ rms |  | 155 | 230 | $\mu \mathrm{V}$ |
| $V_{\text {n rms }}$ |  | 10 | 20 | $\mu \mathrm{V}$ |
| $R_{\text {q11,12,14,15 }}$ <br> $I_{\mathrm{i}} \mathbf{2 , 3 , 2 3 , 2 4}$ | -20 | 0.2 | $\begin{aligned} & 0.3 \\ & 0 \end{aligned}$ | $k \Omega$ $\mu A$ |
| $I_{\text {i }}{ }_{\text {, } 18}$ | -60 | -13 | 0 | $\mu \mathrm{A}$ |

Electrical data identified with ${ }^{1}$ ) is only applicable at $V_{S}=15 \mathrm{~V}+5 \%$ and $V_{\mathrm{rms}}=1 \mathrm{~V}$. Furthermore, the maximum input voltage decreases in accordance with lower supply voltages.
${ }^{2}$ ) Inputs terminated with $1 \mathrm{k} \Omega$.

## Characteristics

$V_{\mathrm{S}}=15 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Level of the switches
Hor open
Downcontrol diff. of the AF outputs
S3 open

$$
V_{24}=3 / 4 V_{\text {REF }}
$$

Disturbance voltage at the output (DIN 45405)
$f_{\mathrm{i}}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz} ; V_{\mathrm{i}} / V_{\mathrm{q}}=-20 \mathrm{~dB}$
Noise voltage CCIR; (DIN 45405)

$$
V_{24}=V_{\text {REF }} ; V_{2}=0
$$

Amplitude variation trebles,
basses in middle position
$V_{23}=V_{\mathrm{REF}} / 2 ; f_{\mathrm{i}}=40 \mathrm{~Hz}, 1 \mathrm{kHz}, 15 \mathrm{kHz}$
Output voltage deviation

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {sw H }}$ | $V_{\text {REF }}-1$ |  | $V_{\text {REF }}$ | V |
| $V_{\text {sW L }}$ |  |  | 1 | V |
| $\Delta V_{\mathrm{q}}$ | 14 | 21 | 28 | dB |
| $V_{\text {d }}$ |  | 35 | 50 | $\mu \mathrm{V}$ |
| $V_{\mathrm{n} p \mathrm{p}}$ |  |  | 650 | $\mu \mathrm{V}$ |
|  |  | $\pm 0.5$ | $\pm 1.5$ | dB |
| $\Delta V_{\mathrm{qL}} \mathrm{npp}$ |  |  | 300 | mV |

## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | Reference voltage |
| 2 | Treble control input |
| 3 | Bass control input |
| 4 | Input right |
| 5 | Cutoff frequency bass |
| 6 | Right |
| 7 | Cutoff frequency treble right |
| 8 | Switch input physiology |
| 9 | Start frequency base width right |
| 10 | GND |
| 11 | Output right |
| 12 | Output right |
| 13 | Blockage |
| 14 | Output left |
| 15 | Output left |
| 16 | Supply voltage |
| 17 | Start frequency base width left |
| 18 | Switch input base width |
| 19 | Cutoff frequency treble left |
| 20 | Cutoff frequency bass |
| 21 | Left |
| 22 | Input left |
| 23 | Balance control input |
| 24 | Volume control input |
|  |  |

## Circuit description

The component includes 5 operational amplifiers per stereo channel. The operational amplifiers are equipped with either dc voltage controlled attenuators or switches. By applying potentiometers to the externally connected capacitors, the emphasis or deemphasis of low or high frequencies can be controlled. The base width can be switched by the subsequent stage. This stage will not respond during open switch status. However, with a closed switch, antiphased crosstalk of estimated $66 \%$ occurs at a frequency of approx. 300 Hz , which has been determined by one of the external capacitors. To ensure that the base width effect remains independent of the balance setting, balance control is performed subsequently to the base width control. The volume control is comprised of 2 stages. The identical configuration and parallel layout of these stages, designed to affect base width, balance, and volume, provide at the same time simultaneous electrical and thermical tracking. In the volume stage the rising incline of the volume characteristic can be switched to lower values. Both outputs have been equipped with a resistor capacitor network for physiologically correct amplification adjustment. Frequency independent (linear) amplification adjustment is obtained during the identical rise of the volume characteristic at both outputs.
In order to prevent disruptive clicking noises, the delay switch releases the AF output voltage subsequently to the supply voltage and voltage stabilization in the component.

## Pin description

| Pin | Function |
| :---: | :---: |
| 1 | Reference voltage, typ. 4.8 V |
| 2 | Adjusting input for treble control. Adjusting range 0 V to $V_{1}$. |
|  | PNP transistor input, the base current flows out. |
| 3 | Adjusting input for bass control. Features like pin 2. |
| 4 | Signal input right. The dc socket is approx. $V_{16} / 2-0.7 \mathrm{~V}$. The input resistance is frequency-dependent (minimum at high frequencies) and dependent on the position of the bass control (minimum at full low-frequency peaking) |
| 5,6 | Connections for external capacitance of the right bass control $f_{3 \mathrm{~dB}} \approx 1 / C_{5,6}$. |
| 7 | Connection for ext. capacitance of the right treble control. $f_{3 \mathrm{~dB}} \approx 1 / C_{7}$ |
| 8 | Switching input for physiology. Internal pull-up resistance against $V_{1}$ is available. Physiology "ON" for not connected pin or $V_{8} \geq V_{1}-1 \mathrm{~V}$. |
| 9 | Connection for network of the stereo basewidth enlargement. Crosstalk $\approx 1 / \mathrm{Rg}$. $f_{3 \mathrm{~dB}}=\frac{1}{2 \pi C_{9}\left(R_{9}+3 \mathrm{k} \Omega\right)}$ |
| 10 | GND $2 \pi \mathrm{C}_{9}\left(R_{9}+3 \mathrm{k} \Omega\right)$ |
| 11,12 | AF outputs right. (NPN emitter follower). At physiology "OFF" both outputs supply the same level. At physiology "ON" a level difference dependent on the volume adjustment occurs. <br> (Pin 11 is on a higher level). |
| 13 | Blocking for internal dc operating points. The capacitance determines also the duration of the switch-on delay after applying $V_{16}$. |
| 14,15 | AF outputs left. The function corresponds to the function of pin 11, 12. $(\operatorname{pin} 11 \equiv \operatorname{pin} 15, \operatorname{pin} 12 \equiv \operatorname{pin} 14)$ |
| 16 | Supply voltage |
| 17 | Like pin 9, left |
| 18 | Switching input for basewidth. Internal pull-up resistance against $V_{1}$ is available. Basewidth "OFF" for not connected pin or $V_{18} \geq V_{1}-1 \mathrm{~V}$. |
| 19 | Like pin 7, left |
| 20, 21 | Like pin 5, 6, left |
| 22 | Input left, features like pin 4. |
| 23 | Adjusting input for balance control. Features like pin 2. |
| 24 | Adjusting input for volume control. Features like pin 2. |

Block diagram



## Application circuit



Bass and treble control
S3 closed, S4 open


Bass and treble control
S3 closed, S4 open


Treble control
S3 closed, S4 open


## Bass control

S3 closed, S4 open



Volume control with physiology
$V_{\mathrm{S}}=15 \mathrm{~V} ; V_{\mathrm{irms}}=1 \mathrm{~V}$



Base width



## Base width circuits



## a) Stereo reception

i.e. normal linear frequency response and stereo sensation with closely spaced loudspeakers.
With the base width ON the base-width effect has a time constant of $22 \mathrm{nF} / 15 \mathrm{k} \Omega$, i.e. the subjective spacing between the loudspeakers is greater.
b) Mono reception (with base width ON)

Normal linear frequency response and mono sensation.
With the base width ON there is a deemphasis of approx. -5 dB from about 300 Hz onwards. This causes slight treble deemphasis and the acoustic impression is duller and somewhat quieter.


Effect: At mono signal: trebles approx. -5 dB At stereo signal: cross-talk over 300 Hz
2.


## a) Stereo reception and base width ON

The trebles are emphasized from 300 Hz onwards by up to +5 dB (time constant $8.2 \mathrm{k} \Omega$ and 4 nF ), i.e. with the base width switched on there is simultaneously a slight change in the timbre of the acoustic impression.

## b) Mono reception and base width ON

Switching on the base width produces no change at all in the acoustic impression.


Effect: At mono signal: no influence At stereo signal: trebles approx. +5 dB


## a) Stereo reception and base width ON

From 300 Hz onwards emphasis of the trebles by +2.5 dB with the corresponding time constants.
b) Mono reception and base width ON

From about 300 Hz onwards deemphasis by about -2.5 dB .
With the corresponding time constants this produces a slight loss of treble and makes the acoustic impression darker and quieter.


Effect: At mono signal: trebles approx. -2.5 dB At stereo signal: trebles approx. +2.5 dB

Physiological volume control (loudness) versus frequency and capacitance values $C_{x}$ $G_{V}$ deviations for different capacitances ( $R_{L}$ at output $1 \mathrm{M} \Omega$ ).


Physiological volume control (loudness) versus frequency and load resistance $R$ Output loaded with $R\left(C_{y}=3.3 \mathrm{nF} ; \mathrm{C}_{\mathrm{x}}=680 \mathrm{nF}\right)$.


## Bass and treble control versus frequency

$G_{v}$ deviations for different capacitances (load at output $1 \mathrm{M} \Omega$ )


## Alteration of frequency response through component tolerances

- Bass control
Capacitor
Pin 21/20-5/6
$C=68 \mathrm{nF}$
68 nF - 20\%
$G_{v}=+1.5 \mathrm{~dB}$
68 nF
$G_{v}=0 \mathrm{~dB}$
$f=100 \mathrm{~Hz}$
$68 \mathrm{nF}+20 \%$
$G_{v}=-1 \quad d B$
- Treble control

Capacitor
Pin 19-7
$C=1.8 \mathrm{nF}$
$1.8 \mathrm{nF}-20 \%$
$G_{V}=-1 \quad d B$
1.8 nF
$G_{v}=0 \quad \mathrm{~dB}$
$f=10 \mathrm{kHz}$
$1.8 \mathrm{nF}+20 \%$
$G_{v}=+1.5 \mathrm{~dB}$

- Physiology network

Capacitor for bass emphasis

$$
C_{x}=330 \mathrm{nF}
$$

330 nF - 30\%
$\mathrm{G}_{\mathrm{v}}=-3 \mathrm{~dB}$
330 nF
$\mathrm{G}_{\mathrm{v}}=0 \mathrm{~dB}$
$G_{V}=+2 \mathrm{~dB}$
Capacitor for treble emphasis
$C_{y}=3.3 \mathrm{nF}$
$3.3 \mathrm{nF}-20 \%$
3.3 nF
$3.3 n F+40 \%$
$G_{V}=1 d B$
$G_{V}=0 \mathrm{~dB}$
$G_{V}=+2 d B$
$f=10 \mathrm{kHz}$

- Terminating resistor
$R_{\mathrm{A}}=10 \mathrm{k} \Omega$
$G_{V}=-5 \quad d B$
$R_{\mathrm{A}}=22 \mathrm{k} \Omega$
$G_{v}=-2.5 \mathrm{~dB}$
$R_{\mathrm{A}}=47 \mathrm{k} \Omega$
$G_{v}=-1 \quad d B$
$f=20 \mathrm{~Hz}$
$R_{\mathrm{A}}=100 \mathrm{k} \Omega$
$G_{v}=-0.5 \mathrm{~dB}$
$G_{v}=0 \mathrm{~dB}$

$$
f=100 \mathrm{~Hz}
$$

$R_{A}=1 \mathrm{M} \Omega$

## Preliminary data

The integrated circuit TDA 4600-3 is designed for driving, controlling, and protecting the switching transistor in self-oscillating flyback converter power supplies. In addition to its application in TV receivers and video tape recorders, this IC can also be used in hifi devices and active loud speakers due to its wide control range and high voltage stability.

- Direct control of the switching transistor
- Low start-up current
- Reversing linear overload characteristic
- Base current drive proportional to collector current


## Description of function

This IC is designed for driving a bipolar power transistor and for performing all necessary control and protective functions in self-oscillating flyback converter power supplies. Owing to the IC's outstanding voltage stability, which is maintained even at major load fluctuations, the IC is suited for consumer as well as for industrial applications. The rectified line voltage is applied to the series connection of the power transistor and the primary winding of the flyback transformer. During the on-phase of the transistor, energy is stored in the primary winding and released to the consumer via the secondary winding.
The IC controls the power transistor in such a way that the secondary voltage is kept at a constant value independently of changes in the line voltage or load. The control information required is derived from the rectified line voltage during the on-phase as well as from a secondary winding during the off-phase.
Load differences are compensated by altering the frequency, line voltage fluctuations are additionally counteracted by changing the pulse duty factor. This results in the following load-dependent modes of the SMPS:

- Open-loop or small load: Secondary voltage slightly above the desired value
- Control: Load-independent secondary voltage
- Overload: In case of a secondary overload or short circuit, the secondary voltage is decreased at the point of return as a function of the load current, following a reversing characteristic.


## Description of use

A flyback converter designed for color TV sets, applicable between 30 W and 120 W and for line voltages ranging from 160 V to 270 V , is described on one of the following pages. On the subsequent pages the major pulses and diagrams can be found. The line voltage is rectified by bridge rectifier Gr 1 and smoothed by $\mathrm{C}_{3}$. During start-up the IC current is supplied via the combination $\mathrm{Gr} 2+R_{11}$ while, in the post-transient condition, it is additionally supplied via winding $13 / 11$ and rectifier $G r 3$. The size of filter capacitor $C_{9}$ determines the turn-on behavior.
Switching transistor T1 is a BU 208. Parallel capacitance $C_{11}$ and primary winding $1 / 7$ form a resonant circuit, thus limiting the frequency and amplitude of collector-emitter voltage overshoots upon turn-off of T1. $R_{12}, \mathrm{Gr} 4, \mathrm{C}_{10}, R_{15}$ and Dr 2 are elements to improve the switching behavior of T 1 .
The inductance of the primary winding determines the current increase in T 1 . This sawtoothshaped current rise is simulated at network $R_{5} C_{8}$ and applied to pin 4 of the IC. Depending of the dimensions of the primary inductance, timing element $R_{5} C_{8}$ is to be adapted to the current rise angle in T1. Thus, during the on-phase, the IC receives control information at pin 4 in the form of the simulated energy content of the primary winding as a function of the line voltage versus time.
Fluctuations at pin 3 are recognized by control winding 9/15. This measure requires fixed coupling to secondary winding $2 / 16$. The control winding is also used for feedback and permits self-oscillating conditions in parallel circuit $C_{11} /$ primary inductance if power transistor T1 is blocked. In this way the maximum open-loop frequency is determined.
The control voltage required at pin 3 is rectified by diode Gr 5 and smoothed by capacitor $\mathrm{C}_{6}$. Furthermore, resistor $R_{8}$ and $C_{6}$ form a timing element. Due to these circumstances, fast changes in the control voltage are filtered out, i.e. the controlling element does not respond until several periods have occured. The secondary voltage can be set by means of the voltage divider formed of resistors $R_{7}, R_{6}, R_{3}$ and $R_{2}$. Reason: in the IC the control voltage at pin 3 is compared with a stable, internal reference voltage.
According to the result of this comparison, frequency and pulse duty factor are corrected until the secondary voltage selected by $R_{7}$ has established itself.
In the case of overload or short circuit on the secondary side, only a small voltage portion is passed to control winding 9/15; the reference voltage at pin 1 becomes directly active at control input pin 3 and activates an overload amplifier (point of return), which drives power transistor T1 down to a smaller pulse duty factor. The line power output is reduced to 6 VA .
For all operating ranges of the SMPS, the zero passages of the voltage at the control winding contain information on pulse duty factor and switching frequency of switching transistor T 1 , or on the open-loop frequency. Conditioning of the corresponding signal at pin 2 is performed by series resistor $R_{4}$, and by integrated limiter diodes. Timing network $R_{8} C_{4}$ suppresses HF spikes at pin 2.

Before the line voltage drops below its minimum value, the SMPS must be switched off in order to obtain defined on/off conditions. Winding $11 / 13$ is configured in such a way that the voltage at pin 9 changes linearly with the rectified line voltage. The IC goes into on-state if $V_{9} \geq 12.3 \mathrm{~V}$, and into off-state if $V_{9} \leq 5.7 \mathrm{~V}$. The drive of the power transistor will be blocked as soon as $V_{9} \leq 6.7 \mathrm{~V}$.
Pin 5 is connected to pin 9 via resistor $R_{9}$, since the IC's output is not enabled until voltages $V_{5} \geq 2.7 \mathrm{~V}$ prevail.
On the secondary side start-up voltages from $V_{1 \text { sec }}$ to $V_{4 \mathrm{sec}}$ are available. If switch $S 1$ is put into open position, standby is set automatically, with a secondary effective power of approx. 3 W being tapped from winding 12/16. Resistors $R_{13}$ and $R_{14}$ form a basic load of voltages $V_{1 \text { sec }}$ and $V_{2 \text { sec }}$. They contribute to maintaining standby conditions, i.e. $V_{\text {sec }}$ rise $\leq 20 \%$. Capacitors $C_{12}$ through $C_{15}$ prevent spikes caused by reversing rectifiers Gr 6 and Gr 9 . The secondary voltages are smoothed by the charging electrolytic capacitors $C_{16}$ through $C_{19}$. After the line voltage has been applied at time $t_{0}$, the following voltages start to increase:

- $V_{9}$ according to the half-cycle charge via $R_{11}$.
- $V_{4}$ to $V_{4 \text { max }}$ (typ. 6.2 V)
$-V_{5}$ to the value determined by $R_{9}$
In this case the current consumption of the IC is smaller than 3.2 mA . If $V_{9}$ reaches the threshold 12.3 V , the IC will switch on the reference voltage of pin 1 . The current consumption rises to typically 80 mA . The primary current voltage transformer adjusts $V_{4}$ down to $V_{\text {REF/2 }}$ and the start pulse generator produces the start pulse. Feedback to pin 2 starts a subsequent pulse and so forth.
The width of all pulses, including the start pulse, is controlled by the control voltage at pin 3. During turn-on the control voltage corresponds to standby conditions, i.e. $V_{3}=V_{\text {REF/2 }}+50 \mathrm{mV}$. The IC begins with narrow pulses, which become wider depending on the feedback control voltage. Instantly, the IC operates in the control mode. The control loop is in a post-transient state. If, during start-up, voltage $V_{9}$ drops below the turn-off threshold $V_{9} \leq 7.8 \mathrm{~V}$, the startup phase will be terminated (pin 8 is switched to Low). Since the IC remains in the on-state, $V_{9}$ drops further to $V_{9} \leq 5.7 \mathrm{~V}$. The IC switches to the off-state, $V_{9}$ is now able to rise again and a new start-up phase may begin. After the IC has been started, it will operate in the control mode. The voltage at pin 3 is typically $V_{\text {REF/2 }}+0.2 \mathrm{~V}$.
If the output is loaded, the control amplifier allows wider charge pulses to occur $\left(V_{8}=H\right)$. The peak value of the voltage at pin 4 rises to $V_{4}=V_{\text {REF }}$. Upon an increase in the secondary load the overload amplifier begins adjusting the pulse width down. Since altering of the pulse width is reversed, this is referred to as the reverse point of the SMPS or point of return. In case of a short circuit on the secondary side, the overload amplifier will adjust the pulse width to typically $1.6 \mu$ s and reduces the pulse duty factor to $<1: 100$. The SMPS decreases the line power consumption to typically 6 VA . A small pulse duty factor entails a drop in supply voltage $V_{9}$ below the threshold $V_{9} \leq 6.7 \mathrm{~V}$ causing a drive interrupt of the switching transistor and a continued drop of supply voltage $V_{9}$. If supply voltage $V_{9} \leq 5.7 \mathrm{~V}$, the IC is turned off and enters into a new start-up phase.

This intermittent periodic duty operation is continued until the short circuit on the secondary side has been eliminated.
If the secondary side is unloaded (standby), the control pulse width becomes narrower. The frequency rises. During open-loop operation the approximate natural frequency of the system ( 75 kHz ) is obtained; pulse duty factor $1: 11$. The rise of the secondary voltages is approx. $20 \%$. If resistors $R_{13} / R_{14}$ were absent, the IC would have to perform adjustment beyond the natural frequency of the system, with the zero passage identification only recognizing every 2 nd , 3rd or 4th zero passage as a pulse start, i.e. the frequency would divide down to the 2 nd, 3 rd or 4 th subharmonic. The pulse duty factor is thus diminished to $1: 22,1: 33$, or $1: 44$, respectively. The pulse width remains constant at approx. $1.2 \mu \mathrm{sec}$. A certain small pulse duty factor causes supply voltage $V_{9}$ to drop below the threshold voltage $V_{9} \leq 6.7 \mathrm{~V}$. Then, the interrogation intermittent periodic duty operation begins as already described for the short circuit case. Constant open-loop operation will not continue until resistors $R_{13} / R_{14}$ have been loaded.

## Circuit description

Pin 1: Reference voltage output, overload-protected.
$I_{1 \text { max }}=5 \mathrm{~mA}$. All modules, excluding the IC's output stage, are supplied by the internal reference voltage.

Pin 2: The zero passage identification driving the control logic identifies the discharged status of the transformer at the zero passage of voltage $V_{2}$ from negative to positive values and enables the logic for pulse start, which is driven by trigger start.

Pin 3: The control voltage supplied to this pin is compared with two stable reference potentials in the control amplifier, in overload identification and during standby. The outputs of these stages operate onto the trigger hold, thus terminating the pulse.
Pin 4: A voltage proportional to the collector current of the switching transistor is generated on the basis of the external RC combination in conjunction with the collector current simulation block. This voltage introduces the beginning of a pulse at a stable voltage via trigger start and determines at a second stable voltage (reverse point) the absolute maximum pulse (with respect to time length) in trigger hold. At the same time the rise angle of the voltage proportional to the collector current of the switching transistor is impressed onto the base current amplifier, and, in accordance with the smallest current amplification $B$ of the switching transistor to be expected, the base of the switching transistor is driven via pin 8.
Pin 5: If a voltage $\geq 2.7 \mathrm{~V}$ is applied, the control logic is enabled via the trigger. Pins $7 / 8$ are driven by the coupling capacitor charge circuit and the base current. In case a voltage $\leq 1.8 \mathrm{~V}$ prevails, base current switch-off pin 7 is clamped at a voltage $V_{7} \leq 1.3 \mathrm{~V}$; driving of the switching transistor is impossible. The IC will not be enabled again until the voltage at pin 9 has dropped below 5.7 V , the IC has been turned off and the SMPS has entered a new start-up phase.

Pin 6: GND
Pin 7/8: Via the voltage controller and the coupling capacitor charge circuit, the output stage of the IC is dc-adjusted to the switching transistor. The switching transistor is driven via a base current amplifier and pin 8, while it is blocked via the basic current switch-off and pin 7.
Pin 9: Current supply of the IC.

## Maximum ratings

Supply voltage

## Voltages

Reference output
Identification input
Control amplifier
Collector current simulation
Blocking input
Base current cut-off point
Base current amplifier output

## Currents

Feedback zero passage
Control amplifier
Collector current simulation
Base current cut-off point
Base current amplifier output Junction temperature
Storage temperature range
Thermal resistances
junction-air
junction-case

## Operating range

Supply voltage
Case temperature

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{9}$ | 0 | 20 | $V$ |
|  |  |  |  |
| $V_{1}$ | 0 | 6 | $V$ |
| $V_{2}$ | -0.6 | 0.6 | $V$ |
| $V_{3}$ | 0 | 3 | $V$ |
| $V_{4}$ | 0 | 8 | $V$ |
| $V_{5}$ | 0 | 8 | $V$ |
| $V_{7}$ | 0 | $V_{9}$ | $V$ |
| $V_{8}$ | 0 | $V_{9}$ | $V$ |


| $I_{\mathrm{I} 2}$ | -5 | 5 | mA |
| :--- | :--- | :--- | :--- |
| $I_{\mathrm{I} 3}$ | -3 | 3 | mA |
| $I_{\mathrm{I} 4}$ | 0 | 5 | mA |
| $I_{\mathrm{a} 7}$ | 0 | 1.5 | A |
| $I_{\mathrm{a} 8}$ | -1.5 | 0 | A |
| $\mathrm{~T}_{\mathrm{i}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |


| $R_{\text {th JA }}$ |  |  |
| :--- | :--- | :--- |
| $R_{\text {th JC }}$ | 70 | K/W |


| $V_{9}$ | 7.8 | 18 | $V^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- |
| $T_{\mathrm{c}}$ | 0 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$; according to measurement circuit 1 and diagram

## Start operation

Current consumption ( $V_{1}$ not yet switched on)

$$
\begin{aligned}
& V_{9}=2 \mathrm{~V} \\
& V_{9}=5 \mathrm{~V} \\
& V_{9}=10 \mathrm{~V}
\end{aligned}
$$

Switching point for $V_{1}$

|  | min | typ | max |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  |  |  |  |  |
| $I_{9}$ |  |  | 0.5 | mA |
| $I_{9}$ |  | 1.5 | 2.0 | mA |
| $I_{9}$ |  | 2.4 | 3.2 | mA |
| $V_{9}$ | 11.0 | 11.8 | 12.3 | V |

## Normal operation

$V_{9}=10 \mathrm{~V} ; V_{\text {cont }}=-10 \mathrm{~V} ; V_{\text {clock }}= \pm 0.5 \mathrm{~V} ; f=20 \mathrm{kHz}$; pulse duty factor $1: 2$ after switch-on
Current consumption

$$
\begin{aligned}
& V_{\text {cont }}=-10 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V}
\end{aligned}
$$

Reference voltage

$$
I_{1}<0.1 \mathrm{~mA}
$$

$$
I_{1}=5 \mathrm{~mA}
$$

Temperature coefficient of reference voltage
Control voltage $V_{\text {cont }}=0 \mathrm{~V}$
Collector current simulation voltage

$$
\begin{aligned}
& V_{\text {cont }}=0 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V} /-10 \mathrm{~V}
\end{aligned}
$$

Blocking input voltage
Output voltages

$$
\begin{aligned}
& V_{\text {cont }}=0 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V} /-10 \mathrm{~V}
\end{aligned}
$$

Feedback voltage

| $I_{9}$ | 110 | 135 | 160 | mA |
| :--- | :--- | :--- | :--- | :--- |
| $I_{9}$ | 50 | 75 | 110 | mA |
| $V_{1}$ | 4.0 | 4.2 | 4.5 | V |
| $V_{1}$ | 4.0 | 4.2 | 4.4 | V |
| $T \mathrm{C}_{1}$ |  | $10^{-3}$ |  | $1 / \mathrm{K}$ |
| $V_{3}$ | 2.3 | 2.6 | 2.9 | V |
| $\left.V_{4}{ }^{*}\right)$ |  |  |  |  |
| $\left.\Delta V_{4}{ }^{*}\right)$ | 0.8 | 2.2 | 2.5 | V |
| $V_{5}$ | 6.0 | 0.4 | 0.5 | V |
| $V_{\left.\mathrm{q} 7^{*}\right)}$ |  | 7.0 | 8.0 | V |
| $V_{\left.\mathrm{q} 8^{*}\right)}$ | 2.7 | 3.3 | 4.0 | V |
| $\left.\Delta V_{\mathrm{q}}{ }^{*}\right)$ | 1.6 | 3.4 | 4.0 | V |
| $\left.V_{2}{ }^{*}\right)$ |  | 2.0 | 2.4 | V |
|  |  | 0.2 |  | V |

Protective operation
$V_{9}=10 \mathrm{~V} ; V_{\text {cont }}=-10 \mathrm{~V} ; V_{\text {clock }}= \pm 0.5 \mathrm{~V} ; f=20 \mathrm{kHz} ;$ pulse duty factor $1: 2$
Current consumption

$$
V_{5}<1.8 \mathrm{~V}
$$

Turn-off voltage

$$
V_{5}<1.8 \mathrm{~V}
$$

Turn-off voltage

$$
V_{5}<1.8 \mathrm{~V}
$$

External blocking input
Enable voltage

$$
V_{\text {cont }}=0 \mathrm{~V}
$$

Blocking voltage

$$
V_{\text {cont }}=0 \mathrm{~V}
$$

Supply voltage blocked for $V_{8}$
$V_{\text {cont }}=0 \mathrm{~V}$
$V_{1}$ turned off (if $V_{9}$ is further decreased)

| $I_{9}$ | 14 | 22 | 28 | mA |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{q} 7}$ | 1.3 | 1.5 | 1.8 | V |
| $V_{4}$ | 1.8 | 2.1 | 2.5 | V |
|  |  |  |  |  |
| $V_{5}$ |  | 2.4 | 2.7 | V |
| $V_{5}$ | 1.8 | 2.2 |  | V |
| $V_{9}$ | 6.7 | 7.4 | 7.8 | V |
| $\Delta V_{9}$ | 0.3 | 0.6 | 1.0 | V |

[^39]
## Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$; according to measurement circuit 2

Turn-on time (secondary voltage)

Voltage change
(S3 = closed)
Sound output power ( $\mathrm{S} 2=$ closed)
Standby operation (S1 = open)

|  | Test conditions | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {on }}$ |  |  |  |  |  |
| $\Delta V_{2 \text { sec }}$ | $\Delta N_{3}=20 \mathrm{~W}$ |  | 350 | 450 | ms |
| $\Delta V_{2 \text { sec }}$ | $\Delta N_{2}=15 \mathrm{~W}$ |  | 100 | 500 | mV |
|  |  | 500 | 1000 | mV |  |
| $\Delta V_{2 \text { sec }}$ | Sec. useful load $=3 \mathrm{~W}$ |  | 20 | 30 | V |
| $f$ |  | 70 | 75 |  | kHz |
| $N_{\text {primary }}$ |  |  |  |  |  |

## Pin description

| Pin | Designation | Function |
| :--- | :--- | :--- |
| 1 | $V_{\text {REF }}$ output | The IC adjusts the secondary voltage of the SMPS <br> to a multiple of the reference voltage $V_{\text {REF- }}$ |
| 2 | Zero passage identification | Input for oscillator feedback. After build-up, each <br> zero passage of the feedback voltage (rising edge) <br> triggers an output pulse at pin 8. The triggerthreshold <br> is typically -30 mV. |
| 3 | Control amplifier and <br> overload amplifier input | Information input for secondary voltage. The output <br> pulse width at pin 8 is adapted to the load on the <br> secondary side by comparing the control voltage <br> gained from the control winding of the transformer <br> to the reference voltage (normal, overload; short- <br> circuit, open-loop operation). |
| 4 | Collector current <br> simulation | Information input for primary voltage. The rise of <br> the primary current in the primary winding is <br> simulated as voltage increase at pin 4 by means <br> of an external RC element. If a value derived from <br> the control voltage at pin 3 is reached, the compen- <br> sating pulse at pin 8 is terminated. The RC element <br> serves for setting the maximum power at the point of <br> return. In this point, the amplitude of the sawtooth- <br> shaped voltage at pin 4 rises to the value of $V_{\text {REF. }}$ |


| Pin | Designation | Function |
| :--- | :--- | :--- |
| 5 | Protective input | For response of the oscillator a voltage of at <br> least 2.7 V must be applied at pin 5. In case of <br> disturbance, an additional secondary pulse at pin 8 <br> is prevented if the voltage drops below 1.8 V, <br> which is the protective threshold value. |
| 6 | Ground | The capacitor at pin 4 is to be directly connected <br> to pin 6. The primary current of the transformer is <br> not to be routed through this connection. |
| 7 | DC voltage output for <br> charging coupling <br> capacitor | Current sink after an output pulse and charging <br> source for the coupling capacitor before an output <br> pulse. |
| switching transistor |  |  |

Block diagram


## Measurement circuit 1



## Measurement circuit 2



## Application circuit



## Supplements to test and measurement circuit 2


$\checkmark$ Output voltage versus line voltage


Measurement diagram for overload operation, measurement circuit 1




$$
\begin{aligned}
& -V_{\text {cont }}=-10 \mathrm{~V} \\
& --V_{\text {cont }}=0 \mathrm{~V}
\end{aligned}
$$

The integrated circuit TDA 4601/D is designed for driving, controlling and protecting the switching transistor in self-oscillating flyback converter power supplies as well as for protecting the overall power supply unit. In case of disturbance, the rise of the secondary voltage is prevented. In addition to the IC's application range including TV receivers, video tape recorders, hifi devices and active loudspeakers, it can also be used in power supply units for professional applications due to its wide control range and high voltage stability during increased load changes.

## Features

- Direct control of the switching transistor
- Low start-up current
- Reversing linear overload characteristic
- Base current drive proportional to collector current
- Protective circuit for case of disturbance


## Maximum ratings

Supply voltage

## Voltages

Reference output
Zero passage identification
Control amplifier
Collector current simulation
Blocking input
Base current cut-off point
Base current amplifier output

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{9}$ | 0 | 20 | V |

## Currents

Zero passage identification
Control amplifier

| $I_{\mathrm{i} 2}$ | -5 | 5 | mA |
| :--- | :--- | :--- | :--- |
| $I_{\mathrm{i} 3}$ | -3 | 3 | mA |
| $I_{\mathrm{i} 4}$ | 0 | 5 | mA |
| $I_{\mathrm{i} 5}$ | 0 | 5 | mA |
| $I_{\mathrm{a} 7}$ | -1 | 1.5 | A |
| $I_{\mathrm{a} 3}$ | -1.5 | 0 | ${ }^{\mathrm{A}}$ |
| $T_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

Blocking input
Base current cut-off point
Base current amplifier output
Junction temperature
Storage temperature range

|  |  | $\mathrm{K} / \mathrm{W}$ |
| :--- | :--- | :--- |
| $R_{\text {thSA }}$ | 70 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {thSC }}$ | 15 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {thSA }}$ | 60 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

| Supply voltage |  | $V_{9}$ | 7.8 to 18 |
| :--- | :--- | :--- | :--- |
| Case temperature | TDA 4601 | $T_{\mathrm{C}}$ | 0 to 85 |
| Ambient temperature range ${ }^{3)}$ TDA 4601 D | $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{V}$ |
|  |  |  |  |

[^40]
## Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
according to measurement circuit 1 and diagram

## Start operation

Current consumption ( $V_{1}$ not yet switched on)

$$
\begin{aligned}
& V_{9}=2 \mathrm{~V} \\
& V_{9}=5 \mathrm{~V} \\
& V_{9}=10 \mathrm{~V}
\end{aligned}
$$

Switching point for $V_{1}$

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $\min$ | typ | $\max$ |  |
|  |  |  |  |  |
|  |  |  |  |  |
| $I_{9}$ |  |  | 0.5 | mA |
| $I_{9}$ |  | 1.5 | 2.0 | mA |
| $I_{9}$ |  | 2.4 | 3.2 | mA |
| $V_{9}$ | 11.0 | 11.8 | 12.3 | V |

## Normal operation

$V_{\mathrm{g}}=10 \mathrm{~V} ; V_{\text {cont }}=-10 \mathrm{~V} ; V_{\text {clock }}= \pm 0.5 \mathrm{~V} ; f=20 \mathrm{kHz}$;
duty cycle 1:2 after switch-on
Current consumption

$$
\begin{aligned}
& V_{\text {cont }}=-10 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V}
\end{aligned}
$$

Reference voltage
$I_{1}<0.1 \mathrm{~mA}$
$I_{1}=5 \mathrm{~mA}$
Temperature coefficient of
reference voltage
Control voltage $V_{\text {cont }}=0 \mathrm{~V}$
Collector current simulation voltage

$$
\begin{aligned}
& V_{\text {cont }}=0 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V} /-10 \mathrm{~V}
\end{aligned}
$$

Clamping voltage
Output voltages

$$
\begin{aligned}
& V_{\text {cont }}=0 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V} \\
& V_{\text {cont }}=0 \mathrm{~V} /-10 \mathrm{~V}
\end{aligned}
$$

Feedback voltage

| $I_{9}$ | 110 | 135 | 160 | mA |
| :---: | :---: | :---: | :---: | :---: |
| $I_{9}$ | 50 | 75 | 100 | mA |
| $V_{1}$ | 4.0 | 4.2 | 4.5 | V |
| $V_{1}$ | 4.0 | 4.2 | 4.4 | V |
| TC ${ }_{1}$ |  | $10^{-3}$ |  | 1/K |
| $V_{3}$ | 2.3 | 2.6 | 2.9 | V |
| $V_{4}{ }^{*}$ ) | 1.8 | 2.2 | 2.5 | V |
| $\Delta V_{4}{ }^{*}$ ) | 0.3 | 0.4 | 0.5 | V |
| $V_{5}$ | 6.0 | 7.0 | 8.0 | V |
| $V_{q 7}{ }^{*}$ ) | 2.7 | 3.3 | 4.0 | V |
| $V_{\text {Q }}{ }^{*}$ ) | 2.7 | 3.4 | 4.0 | V |
| $\Delta V_{\mathrm{q} 8}$ | 1.6 | 2.0 | 2.4 | V |
| $V_{2}{ }^{*}$ ) |  | 0.2 |  | V |

Protective operation
$V_{9}=10 \mathrm{~V} ; V_{\text {cont }}=-10 \mathrm{~V} ; V_{\text {clock }}= \pm 0.5 \mathrm{~V} ; f=20 \mathrm{kHz}$;
duty cycle 1:2
Current consumption
$V_{5}<1.9 \mathrm{~V}$
Switch -off voltage $V_{5}<1.9 \mathrm{~V}$
Switch-off voltage
$V_{5}<1.9 \mathrm{~V}$
Blocking input
Blocking voltage
$V_{\text {cont }}=0 \mathrm{~V}$
Supply voltage blocked for $V_{B}$
$V_{\text {cont }}=0 \mathrm{~V}$
$V_{1}$ off (with further reduction of $V_{9}$ )

| $I_{9}$ | 14 | 22 | 28 | mA |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{q} 7}$ | 1.3 | 1.5 | 1.8 | V |
| $V_{4}$ | 1.8 | 2.1 | 2.5 | V |
| $V_{5}$ | $\frac{V_{1}}{2}-0.1$ | $\frac{V_{1}}{2}$ |  |  |
| $V_{9}$ | 6.7 | 7.4 | 7.8 | V |
| $\Delta V_{9}$ | 0.3 | 0.6 | 1.0 | V |

[^41]
## Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$; according to measurement circuit 2

|  |  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Switching time (secondary voltage) | $t_{\text {on }}$ |  | 350 | 450 | ms |
| $\begin{aligned} & \text { Voltage variation } \quad \mathrm{S} 3=\text { closed } \\ & \Delta N_{3}=20 \mathrm{~W} \end{aligned}$ | $\Delta V_{2 s e c}$ |  | 100 | 500 | mV |
| $\begin{aligned} & \text { Voltage deviation } \quad \mathrm{S} 2=\text { closed } \\ & \Delta N_{2}=15 \mathrm{~W} \end{aligned}$ | $\Delta V_{2 \text { sec }}$ |  | 500 | 1000 | mV |
| Standby operation $S_{1}=$ open secondary useful load $=3 \mathrm{~W}$ |  | 70 | 20 75 10 | 30 12 | V <br> kHz <br> VA |

The cooling conditions have to be optimized with regard to maximum ratings ( $T_{A} ; T_{j} ; R_{\text {thuc }}$; $R_{\text {thSA }}$ ).

## Circuit description

The TDA 4601 is designed for driving, controlling and protecting the switching transistor in flyback converter power supplies during start-up, normal and overload operations as well as during disturbed operation. In case of disturbance the drive of the switching transistor is inhibited and a secondary voltage rise is prevented.

## I. Start-up

The start-up procedures (on-mode) include three consecutive operating phases as follows:

1. Build-up of internal reference voltage

The internal reference voltage supplies the voltage regulator and effects charging of the coupling electrolytic capacitor connected to the switching transistor. Current consumption will remain at $I_{9}<3.2 \mathrm{~mA}$ with a supply voltage up to $V_{9}$ approx. 12 V .
2. Enabling of internal voltage - reference voltage $V_{1}=4 \mathrm{~V}$

Simultaneously with $V_{9}$ reaching approx. 12 V , an internal voltage becomes available, providing all component elements, with the exception of the control logic, with a thermally stable and overload-resistant current supply.

## 3. Enabling of control logic

In conjunction with the generation of the reference voltage, the current supply for the control logic is activated by means of an additional stabilization circuit. The integrated circuit is then ready for operation.
The above described start-up phases are necessary for ensuring the charging of the coupling eieciroiyuic capacitor, wnich in turn supplies the switching transistor. Only then is it possible to ensure that the transistor switches accurately.

## II. Normal operating mode/control operating mode

At the input of pin 2 the zero passages of the frequency provided by the feedback coil are registered and forwarded to the control logic. Pin 3 (control input, overload and standby identification) receives the rectified amplitude fluctuations of the feedback coil. The control amplifier operates with an input voltage of approx. 2 V and a current of approx. 1.4 mA . Depending on the internal voltage reference, the overload identification limits in conjunction with collector current simulator pin 4 the operating range of the control amplifier. The collector current is simulated by an external RC combination present at pin 4 and internally set threshold voltages. The largest possible collector current applicable with the switching transistor (point of return) increases in proportion to the increased capacitance ( 10 nF ). Thus the required operating range of the control amplifier is established. The range of control lies between a dc voltage clamped at 2 V and a sawtooth-shaped rising ac voltage, which can vary up to a max. amplitude of 4 V (reference voltage). During secondary load reduction to approx. 20 W , the switching frequency is increased (approx. 50 kHz ) at an almost constant pulse duty factor (1:3). During additional secondary load decreases to approx. 1 W , the switching frequency increases to approx. 70 kHz and pulse duty factor to approx. 1:11. At the same time collector peak current is reduced to $<1 \mathrm{~A}$.

The output levels of the control amplifier as well as those of the overload identification and collector current simulator are compared in the trigger and forwarded to the control logic. Via pin 5 it is possible to externally inhibit the operations of the IC. The output at pin 8 will be inhibited when voltages of $\leq \frac{V_{\text {REF }}}{2}-0.1 \mathrm{~V}$ are present at pin 5 .
Flipflops for controlling the base current amplifier and the base current shut-down are set in the control logic depending on the start-up circuit, the zero passage identification as well as on the enabling by the trigger. The base current amplifier forwards the sawtooth-spahed $V_{4}$ voltage to the output of pin 8 . A current feedback with an external resistor ( $R=0.68 \Omega$ ) is present between pin 8 and pin 7. The applied value of the resistor determines the max. amplitude of the base driving current for the switching transistor.

## III. Protective operating mode

The base current shut-down activated by the control logic clamps the output of pin 7 to 1.6 V . As a result, the drive of the switching transistor is inhibited. This protective measure is enabled if the supply voltage at pin 9 reaches a value $\leq 6.7 \mathrm{~V}$ or if voltages of $\frac{V_{\text {REF }}}{2}-0.1 \mathrm{~V}$ are present at pin 5.
In case of short-circuits occurring in the secondary windings of the switched-mode power supply, the integrated circuit continuously monitors the fault conditions. During secondary, completely load-free operation only a small pulse duty factor is set. As a result the total power consumption of the power supply is held at $N=6 \ldots 10 \mathrm{~W}$ during both operating modes. After the output has been inhibited for a voltage supply of $\leq 6.7 \mathrm{~V}$, the reference voltage ( 4 V ) is switched off if the voltage supply is further reduced by $\Delta V_{9}=0.6 \mathrm{~V}$.

## Protective operating mode at pin 5 in case of disturbance

The protection against disturbances such as primary undervoltages and/or secondary overvoltages (e.g. by changes in the component parameters for the switched-mode power supply) is realized as follows:

## - Protective operating mode with continuous fault condition monitoring

In case of disturbance the output pulses at pin 8 are inhibited by falling below the protective threshold $V_{5}$, with a typical value of $V_{1} / 2$. As a result current consumption is reduced ( $I_{9} \geq 14 \mathrm{~mA}$ at $V_{9}=10 \mathrm{~V}$ ).
With a corresponding high-impedance start-up resistor*), supply voltage $V_{9}$ will fall below the minimum shut-down threshold ( 5.7 V ) for reference voltage $V_{1} . V_{1}$ will be switched off and current consumption is further reduced to $I_{9} \leq 3.2 \mathrm{~mA}$ at $V_{9} \leq 10 \mathrm{~V}$.
Because of these reductions in current consumption, the supply voltage can rise again to reach the switch-on threshold of $V_{9} \geq 12.3 \mathrm{~V}$. The protective threshold at pin 5 (is released and the power supply is again ready for operation.
In case of continuing problems of disturbance ( $V_{5} \leq V_{1} / 2-0.1 \mathrm{~V}$ ) the switch-on mode is interrupted by the periodic protective operating mode described above, i.e. pin 8 is inhibited and $V_{9}$ is falling, etc.

## Block diagram



[^42]
## IV. Switch-on in the wide range power supply ( 90 Vac to 270 Vac) <br> (application circuit 2)

Self-oscillating flyback-converters designed as wide range power supplies require a power source independent of the rectified line voltage for TDA 4601. Therefore the winding polarity of winding $11 / 13$ corresponds to the secondary side of the flyback converter transformer. Start-up is not as smooth as with an immediately available supply voltage, because TDA 4601 has to be supplied by the start-up circuit until the entire secondary load has been charged. This leads to long switch-on times, especially if low line voltages are applied.
However, the switch-on time can be shortened by applying the special start-up circuit (dotted line). The uncontrolled phase of feedback control winding 15/9 is used for activating purposes. Subsequent to activation, the transistor T1 begins to block when winding 11/13 generates the current supply for TDA 4601. Therefore, the control circuit cannot be influenced during operation.

## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | $V_{\text {REF output }}$ |
| 2 | Zero passage identification |
| 3 | Input control amplifier, overload amplifier |
| 4 | Collector current simulation |
| 5 | Connection for additional protective circuit |
| 6 | Ground (rigidly connected to substrate mounting plate) |
| 7 | DC outupt for charging coupling capacitor |
| 8 | Pulse output-driving of switching transistor |
| 9 | Supply voltage |
| $10-18$ | Ground (TDA 4601 D only) |

Circuit diagram


## Test and measurement circuit 1



Test diagram: overload operation


## Test and measurement circuit 2


— — - .Protective circuit against rise of secondary voltage in case of disturbance

## Notes on application circuit 1

## Protective circuit against secondary voltage rise even in case of disturbance

During standby this circuit type is necessary only under certain conditions. If switch S1 is open and the secondary side is loaded with no more than 1 to 5 W , a secondary voltage overshoot of approx. $20 \%$ will occur.
In case of disturbance (e.g. if the potentiometer is loosely contacted resulting in $10 \mathrm{k} \Omega$ (2), if the capacitor exhibits a $1 \mu \mathrm{~F}$ loss in capacitance, or if the $2 \mathrm{k} \Omega$ resistor increases to a high-impedance value of $32 \mathrm{k} \Omega$ ), the protective effect of the standard turn-off is not active before the point of return has been reached. The result is that during disturbance energy is pumped into the secondary side, which will not ease off before reaching the point of return and, in the worst case, entails an instantaneous doubling of the voltage to 300 V (endangering the secondary electrolytic capacitors).
This additional protective circuit, which identifies the energy surge as voltage overshoot, is directly active at control winding $9 / 15$. Through the $56 \Omega$ resistor and the 1 N4001 rectifier the negative portion is deducted and stored in the $10 \mu \mathrm{~F}$ capacitor. If the amplitude exceeds the voltage of Z-diode BZX 83/39, pin 5 is drawn below the turn-off threshold, inhibiting further control pulses at pin 8. During disturbance conditions the voltage overshoot on the secondary side will assume maximum values of approx. $30 \%$.

Supplements to test and measurement circuit 2


Efficiency versus output power


## Supplements to test and measurement circuit 2


$V$ Output voltage $V_{2 \sec }$ (Line change)


## Application circuit 2

Wide range from 80 to 270 Vac


## Notes on application circuit 2

## Wide range SMPS

Filtering of the rectified ac voltage has been increased up to $470 \mu \mathrm{~F}$ to ensure a constant and hum-free supply at $V_{\text {line }}=80 \mathrm{Vac}$. The stabilized phase is tapped for supplying the IC. In order to ensure good start-up conditions for the SMPS in the low voltage range, the non-stabilized phase of winding $13 / 15$ is used as a starting aid (BD 139), which is turned off after start-up by means of $Z$ diode C12.
In comparison to the 220 Vac standard circuit, however, the collector-emitter circuit had to be altered to improve the switching behavior of BU 208 for the entire voltage range ( 80 to 270 Vac.) Diode BY 231 is necessary to prevent inverse operation of BU 208 and may be integrated for switching times with a secondary power < 75 W (BU 208 D).
Compared to the IC TDA 4600-2, the TDA 4601 has been improved in turn-off during undervoltage at pin 5 . The TDA 4601 is additionally provided with a differential amplifier input at pin 5 enabling precise turn-off at the output of pin 8 accompanied by hysteresis. For wide range SMPS, TDA 4601 is recommendable instead of TDA 4600-2. If a constant quality standard like that of the standard circuit is to be maintained, wide range SMPS (80 to 270 Vac ) with secondary power of 120 W can only be implemented at the expense of time.

## Thermal resistance

Standardized, ambient-related thermal resistance $R_{\text {thJA1 }}$ versus lateral length I of a square copper-clad cooling area ( $35 \mu \mathrm{~m}$ copper cladding)

$$
\begin{aligned}
R_{\text {thJA }}(I=0) & =60 \mathrm{~K} / \mathrm{W} \\
T_{\mathrm{A}} & =70^{\circ} \mathrm{C} \\
P_{\mathrm{d}} & =1 \mathrm{~W}
\end{aligned}
$$

PC board in vertical position
Circuit in vertical position
Still air


## Further application circuits

Application circuit 3


Notes on application circuit 3

## Fully insulated, clamp-contacted PTC thermistor suitable for SMPS applications at increased start-up currents

The newly developed PTC thermistor Q63100-P2462-J29 is designed for applications in SMPS as well as in various other electronic circuits, which, for example, receive the supply voltage directly from the rectified line voltage and require an increased current during turn-on. Used in the flyback converter power supply of TV sets, an application proved millions of times over, the new PTC thermistor in the auxiliary circuit branch has resulted in a power saving of no less than 2 W . This increase in efficiency has a highly favorable effect on the standby operation of TV sets.
The required turn-on current needs only 6 to 8 s until the operating temperature of the PTC thermistor is reached. Low thermal capacitance of the PTC thermistor allows the circuit to be operated again after no more than 2 s . Another positive feature is the improved shortcircuit strength. The clamp contacts permit more or less unlimited switching operations and thus guarantee high reliability. A flame-retardant plastic package and small dimensions are additional advantages of this newly developed PTC thermistor.

## Technical data

Breakdown voltage at $T_{\mathrm{A}}=60^{\circ} \mathrm{C}$
Resistance at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Resistance tolerance
Trip current (typ.)
Residual current at $V_{\text {A max }}$
Max. application voltage
Reference temperature (typ)
Temperature coefficient (typ)
Max. operating current
Storage temperature range

| $V_{\mathrm{BD} \text { rms }}$ | 350 | V |
| :--- | :--- | :--- |
| $R_{25}$ | 5 | $\mathrm{k} \Omega$ |
| $\Delta R_{25}$ | 25 | $\%$ |
| $I_{\mathrm{K}}$ | 20 | mA |
| $I_{\mathrm{R}}$ | 2 | mA |
| $V_{\text {op max rms }}$ | 265 | V |
| $T_{\text {ref }}$ | 190 | ${ }^{\circ} \mathrm{C}$ |
| $T C$ | 26 | $\% / \mathrm{K}$ |
| $I_{\text {max }}$ | 0.1 | A |
| $T_{\text {stg }}$ | -25 to 125 | ${ }^{\circ} \mathrm{C}$ |

TDA 4601 TDA 4601 D

## Application circuit 4



Notes on application circuit 4
Improved load control and short-circuit characteristics
Turn-on is the same as for circuit 3.
To make the price more attractive, switching transistor BU 508A was selected.
To ensure optimum standby conditions, the capacitance between pins 2 and 3 was increased to 100 pF .
Z diode C6.2 transfers control voltage $\Delta V_{\text {cont }}$ directly to pin 3 resulting in improved load control.
Design and coupling conditions of various flyback transformers were sometimes a reason for overshoot spectra, which, despite the RC attenuating element $33 \Omega \times 22 \mathrm{nF}$ and the $10 \mathrm{k} \Omega$ resistor, even penetrated across the feedback winding $9 / 15$ to the zero passage indicator input (pin 2) and activated double and multiple pulses in the IC. Double and multiple pulses, however, lead to magnetic saturation in the flyback transformer and thus increase the risk of damaging the switched-mode power supply.

The larger the quantities of power to be passed, the more easily overshoots are generated. This can be observed around the point of return. The switched-mode power supply, however, reduces its own power to a minimum for all cases of overload or short-circuit. A series resonant circuit, whose resonance corresponds to the transformer's self-oscillation, was created through combination of the $4.7 \mu \mathrm{H}$ inductance and the 22 nF capacitance. This resonant circuit short-circuits overshoots via a $33 \Omega$ resistor.

$$
\left(f=\frac{1}{2 \pi \sqrt{L C}} \text { approx. } 500 \mathrm{kHz}\right)
$$

## Application circuit 5



## Notes on application circuit 5

## Highly stable secondary side

Power supplies for commercial purposes require highly constant low voltages and high currents which, on the basis of the flyback converter principle, can be realized only under certain conditions, but, on the other hand, are implemented for economical reasons. An electrically isolated flyback converter with a highly stable secondary side must receive the control information from this secondary side. There are only two possibilities of meeting this requirement: either through a transformer which is magnetically isolated from the flyback converter or by means of an optocoupler. The development of CNY 17 has enabled the manufacture of a component suitable for electrical isolation and characterized by high reliability and long-term stability.
The IC TDA 4601 D is the sucessor of the TDA 4600 D . It is compatible with its predecessor in all operational functions and in the control of a self-oscillating flyback converter. Pin 3 is the input for the control information, where the latter is compared with the reference voltage prevailing at pin 1 and the control information from the optocoupler and subsequently transformed into a frequency/pulse width control.
The previous feedback and control information winding is not necessary. The feedback information (zero passage) is obtained from winding $3 / 4$ - supply winding. The time constant chain $330 \Omega / 3.3 \mathrm{nF}$ and $330 \Omega / 2.2 \mathrm{nF}$ was implemented in series with $150 \mu \mathrm{H}$ to prevent interference at pin 2. The LC element forms a series resonant circuit for overshoots of the flyback converter and short-circuits them.

## Application circuit 6



Notes on application circuit 6

## Wide range plug SMPS up to 30 W

Due to their volume and weight, plug SMPS have so far been limited to a restricted primary voltage and a secondary power of no more than 6 W .
The line-isolated wide range flyback converter presented here has a variable frequency and is capable of producing a secondary power of 30 W . It is characterized by a compact design with an approx. weight of 400 g . The entire line voltage range of 90 to 260 Vac is stabilized to $\pm 1.5 \%$ on the secondary side. Load fluctuations between 0.1 and 2 A are regulated to within $5 \%$. The output (secondary side) is overload, short-circuit, and openloop proof.

## Application circuit 7



Notes on application circuit 7

## Wide range SMPS with reducing peak collector current $I_{\text {С ви }}{ }_{208}$ for rising line voltage (variable point of return)

Wide range SMPS have to be dimensioned at line voltages of 90 to 260 Vac. The difference between the maximum collector current $I_{\text {C Bu }} 208$ max and the largest possible limit current $I_{\text {C BU }} 208$ limit which causes magnetic saturation of the flyback transformer and flows through the primary inductance winding $5 / 7$ is to be determined at $\mathrm{VaC}_{\text {min }}\left(I_{\text {C BU } 308 \text { limit }} \geq 1.2 \times I_{\text {CBU } 208 \text { max }}\right)$. Then, the transmissible power of the flyback transformer and its value at $\mathrm{Vac}_{\text {max }}$ is to be determined. In the standard circuit the collector current $I_{\text {C BU }} 208$ max is almost constant at the point of return independently of the line voltage. The transmissible power on the secondary side, however, increases at the point of return in proportion to the rising rectified line voltage applied (figures 1 and 2).
In the wide range SMPS a line voltage ratio of $270 / 90=3 / 1$ is obtained causing doubling of the transmissible power on the secondary side, i.e. in the wide range SMPS a flyback transformer had to be implemented that was much too large.
The point of return protecting the SMPS against overloads or short circuits, is derived from the time constant at pin $4 \tau_{4}=270 \mathrm{k} \Omega \times 4.7 \mathrm{nF}$. Thus, the largest possible pulse width is determined.

With the introduction of the $33 \mathrm{k} \Omega$ resistor this time constant is reduced as a function of the control voltage applied to winding 13/15, rectified by diode BY 360 and filtered by the $1 \mu \mathrm{~F}$ capacitance, which means that the pulse time becomes shorter. By means of the $Z$ diode C18 the line voltage level can be defined at which the influence of the time constant correction becomes noticeable. The change in the rectified voltage of winding $13 / 15$ is proportional to the change in the rectified line voltage.
At the point of return $I_{\text {C BU } 208}$ the peak collector current has been reduced with the aid of the given values from 5.2 A at 90 Vac to 3.3 A at 270 Vac . The transmissible power at the point of return remains stable between 125 and 270 Vac due to the set activation point of the point of return correction (unbroken curve in fig. 2).

## Preliminary data

DIP 8

This IC is designed for controlling an MOS power transistor and performing all necessary protective and control functions in self-oscillating flyback converter power supplies. Owing to the IC's outstanding voltage stability, which is maintained even at substantial fluctuations, the IC is suited for consumer as well as for industrial applications.

- Direct control of the switching transistor
- Reversing linear overload characteristic


## Description of function

The power transistor and primary winding of the flyback transformer, which are connected in series, receive direct supply of the input voltage. During the on-phase of the transistor, energy is stored in the primary winding and during the off-phase it is released to the consumer via the secondary winding. The IC controls the power transistor in such a way that the secondary voltages are kept at constant values independently of input or load changes. The control information required is obtained from the input voltage during the on-phase and from a control winding (secondary winding) during the off-phase. Load differences are compensated by altering the frequency, input voltage fluctuations are additionally counteracted by altering the pulse duty factor. This results in the following loaddependent modes of the SMPS:

- Open-loop or small load: output voltage slightly above set value
- Control: load-independent output voltage
- Overload: in case of overload or short-circuit, the secondary voltage is decreased from the point of return as a function of the load current, following a reversing characteristic
Typical values of pulse duty factor $v$, switching frequency $f$ and duration of primary phase $t$ of the power transistor:

| Mode | $\nu$ | $f / \mathrm{kHz}$ | $t / \mu \mathrm{s}$ |
| :--- | :--- | :--- | :--- |
| Open-loop | 0.1 | 150 | 0.7 |
| Small load (5 W) | 0.33 | 80 | 2.5 |
| Control mode (30-100 W) | 0.33 | 40 | 5.6 |
| Reversing point 150 W | $<0.5$ | 20 | $<25$ |
| Short-circuit | 0.02 | 1.5 | $<15$ |

## Description of use

A flyback converter designed for color TV sets, applicable between 30 W and 120 W and for line voltages ranging from 90 to 140 V , is shown in one of the following figures. On the subsequent pages the major pulses can be found.
The line voltage is rectified by bridge rectifier Gr1 and smoothed by $\mathrm{C}_{3}$.
During start-up the IC current is supplied via resistors $R_{2}$ and $R_{3}$, and in the post-transient condition it is additionally supplied via winding 13/11 and rectifier D3. The size of filter capacitor $\mathrm{C}_{6}$ determines the turn-on behavior.
Switching transistor T1 is a BUZ 45. Parallel capacitance $C_{9}$ and primary winding $1 / 7$ form a resonant circuit, thus limiting the frequency and amplitude of drain-source voltage overshoots during turn-off of T1. Self-oscillation is attenuated by $R_{14}$. Diode D5 limits positive overshoots. $R_{12}$ prevents static charging of the gate of T1. D1 improves the turn-off behavior. The current rise in T 1 is determined by the inductance of the primary winding. This sawtoothshaped rise is simulated at network $R_{7} C_{4}$ and applied to pin 2 of the IC.
Depending on the dimensioning of the primary inductance, timing element $R_{7} C_{4}$ is to be adapted to the current rise angle in T1. Thus, during the on-phase, the IC receives the control information in the form of the simulated energy content of the primary winding at pin 2 as a function of line voltage versus time.
The control deviation at pin 1 is recorded by control winding $9 / 15$. This measure requires fixed coupling with the secondary winding $2 / 16$. The control winding is also used for feedback and permits self-oscillation of the parallel circuit $C_{9}$ /primary inductance if the power transistor is inhibited. Thus, the maximum possible open-loop frequency is determined.
The control voltage required for pin 1 is rectified by diode D 4 and smoothed by capacitor $\mathrm{C}_{7}$. Furthermore, $R_{13}$ and $C_{8}$ form a timing element, which serves for filtering fast changes in the control voltage, i.e. the final element does not become active until several periods have occurred. By means of the voltage divider formed of resistors $R_{8}, R_{9}, R_{10}$, the secondary voltage can be set. Reason: in the IC the control voltage produced at pin 1 is compared with a stable, internal reference voltage.
According to the result of this comparison, frequency and pulse duty factor are corrected until the secondary voltage selected by $R_{10}$ has established itself. For all operating modes of the SMPS, the zero passages of the voltage at the control winding contain information on pulse duty factor and switching frequency of the switching transistor T1, or the open-loop frequency. Conditioning of the corresponding signal at pin 8 is performed by series resistor R11 and by integrated limiter diodes.
An SMPS based on these principles would have a point of return dependent on the line voltage. With respect to the distance to the saturation point, the transformer must be dimensioned for maximum power, i.e. for maximum line voltage and the power then occurring at the point of return.

In order to keep the size of the transformer as small as possible, the IC makes the point of return largely independent of the rectified line voltage. If necessary, the reverse point correction of the IC can be altered by a network from pin 7 to ground. The information on the line voltage is applied to pin 3. Before the line voltage falls below its minimum value, the SMPS must be turned off by the IC in order to obtain defined turn-off conditions.
During undervoltage, the information required for turn-off is applied to pin 3 via the resistive divider $R_{4} / R_{5}$. On the secondary side the output voltages $V_{1 \text { sec }}$ to $V_{4}$ sec are available. If the secondary side is further deloaded, standby is set automatically. Resistor $R_{15}$ forms a basic load of voltage $V_{1}$ sec and contributes to maintaining standby conditions ( $V_{\text {sec }}$ rise 20\%). Capacitors $C_{10}$ and $C_{13}$ prevent spikes generated by reversing the rectifiers D7 through D9. The secondary voltages are smoothed by charging electrolytic capacitors $C_{14}$ through $C_{17}$.

## Circuit description

Pin 1 In the control and overload amplifier the control voltage supplied to this pin is compared with two stable, internal reference potentials - in the control and overload mode with $V_{\text {cont, }}$ in the case of a short-circuit with $V_{\text {short }}$. The output of this stage operates on the stop comparator.
Pin 2 By means of the external RC combination in conjunction with the primary current voltage converter, a voltage is generated which is proportional to the collector current of the switching transistor. Controlled by the control logic and referred to the internal stable voltage $V_{2 B}$, the output of this converter operates on the stop comparator and the output stage. If voltage $V_{2}$ exceeds the output voltage of the control amplifier, the control logic is set back by the stop comparator and, as a result, the output of pin 5 is put to low potential. Other inputs for the logic stage are the output for the start pulse generator with a stable reference potential $V_{\text {st }}$ as well as the operating voltage monitoring.
Pin 3 The applied, scaled down primary voltage stabilizes the point of return. Furthermore, in case of undervoltage, the control logic is blocked by comparison with the internal stable voltage $V_{v}$ in the primary voltage monitoring block.
Pin 4 GND
Pin 5 In the output stage the output signals generated by the control logic are converted into driving suitable for MOS power transistors.

Pin 6 For the operating voltage monitoring, a stable internal reference voltage $V_{\text {REF }}$ and the switching thresholds $V_{6 A}, V_{6 E}, V_{6 \text { max }}$ and $V_{6 \text { min }}$ are derived from the supply voltage at pin 6. $V_{\text {REF }}$ is the basis for all reference magnitudes ( $V_{\text {cont, }}, V_{\text {short, }} V_{4 \mathrm{~B}}, V_{\mathrm{st}}$ ). If $V_{6}>V_{6 E}, V_{\text {REF }}$ is switched on; if $V_{6}<V_{6 A}$, it is turned off. Furthermore, the control logic is enabled only with $V_{6 \text { min }}<V_{6}<V_{6 \text { max }}$.
Pin 7 In the reverse point correction block, the rectified, scaled down line voltage of pin 3 serves for correction. If required, the correction can be altered by a network from pin 7 to ground. The output of this block influences the primary current voltage converter and stop comparator stages.

Pin 8 The zero passage detector, which drives the control logic block, recognizes the discharged state of the transformer by means of the zero passage of voltage $V_{8}$ from positive to negative values and enables the control logic for the pulse start.
At the end of the pulse parasitic oscillations at pin 8 may occur (ringing of transformer), which cannot cause a new pulse start (double pulse) however, since an internal circuit makes the zero passage detector inactive for a limited period of time.

## 1. Start-up behavior

On page 61 the start-up behavior of the application circuit is illustrated for a line voltage that is barely above the value for undervoltage.
After application of the line voltage at the point in time $t_{0}$, the following voltages build up:

- $V_{6}$ according to the halfwave charge across $R_{2}$ and $R_{3}$
- $V_{2}$ to $V_{2 \text { max }}$ (typ. 6.2 V)
- $V_{3}$ to the value given by divider $R_{4} / R_{5}$

The current consumption of the IC in this mode of operation is smaller than 1.5 mA . When $V_{6}$ reaches the threshold $V_{6 E}$ (time $t_{1}$ ), the IC turns on the internal reference voltage. The current consumption increases to typically 12 mA . The primary-current voltage transformer reduces $V_{2}$ to $V_{2 B}$ and between time $t_{5}$ and $t_{6}$ the start-pulse generator will produce the start pulse. The feedback at pin 8 starts the next pulse and so on. All pulses, including the start pulse, are controlled in width by the control voltage at pin 1. Upon turn-on this corresponds to the case of short-circuit, i.e. $V_{1}=0 \mathrm{~V}$. Thus, the IC starts with "short-circuit pulses" that widen according to the feed-back control voltage. The IC operates in the point of return. Afterwards the peak values rapidly drop to $V_{2}$ because the IC is operating in the control range. The control loop is stabilized. If voltage $V_{6}$ falls below the cutout threshold $V_{6 \text { min }}$ before the point of return is reached, the start will be interrupted (pin 5 goes Low). The IC remains turned on, so $V_{6}$ drops further to $V_{6 A}$. Then the IC turns off, $V_{6}$ can build up again (time $t_{4}$ ) and a new turn-on attempt begins at time $t_{1}$. If the rectified line ac voltage (primary voltage) breaks down because of the load, $V_{3}$ can, as happens at time $t_{3}$, fall below $V_{3 A}$ (turn-on attempt with undervoltage). The primary-voltage monitoring then clamps $V_{3}$ to $V_{3 S}$ until the IC turns off $\left(V_{6}<V_{6 A}\right)$. Then a new turn-on attempt is started at time $t_{1}$.

## 2. Control, overload and open-circuit behavior

When the IC has started up, it operates in the control range. The voltage on pin 1 is typically 400 mV .
When the output is loaded, the control amplifier permits wider charge pulses $\left(V_{5}=\mathrm{H}\right)$. The peak value of the voltage at pin 2 increases to $V_{25 \text { max }}$. If the secondary load is increased further, the overload amplifier will start to reduce the pulse width. Because the change in pulse width reverses, this is called the point of return of the power supply. The IC supply voltage $V_{6}$ is directly proportional to the secondary voltage, so it breaks down according to the overload control response. If $V_{6}$ falls below the value $V_{6 \text { min }}$, the IC will go into sampling operation. The time constant of the halfwave start-up is relatively large, so the short-circuit power remains small. The overload amplifier reduces to the pulse width $t_{\mathrm{psh}}$. This pulse width must remain possible so that the IC can start without any problems from the virtual short-circuit, i.e. the turn-on with $V_{1}=0$.
If the load is reduced on the secondary side, the charge pulses $\left(V_{5}=H\right)$ become narrower. The frequency increases up to the natural frequency of the system. If the load is reduced further, the secondary voltages build up to $V_{6}$. At $V_{6}=V_{6 \text { max }}$ the logic is blocked. The IC goes into sampling operation. Thus the circuit is absolutely open-circuit-proof.

## 3. Overtemperature response

An integrated temperature cutout blocks the logic if the chip temperature becomes inadmissibly high. The IC automatically samples the temperature and starts as soon as it drops to an admissible level.

## Maximum ratings

## Voltages

Pin 1
Pin 2
Pin 3
Pin 5
Pin 6
Pin 7
Pin 8

|  | $\min$ | $\max$ |  | Remarks |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $V_{1}$ | -0.3 | 3 | V |  |
| $V_{2}$ | -0.3 |  | V |  |
| $V_{3}$ | -0.3 |  | V |  |
| $V_{5}$ | -0.3 | $V_{6}$ | V |  |
| $V_{6}$ | -0.3 | 20 | V | Supply voltage |
| $V_{7}$ | -0.3 |  | V |  |
| $V_{8}$ | -0.3 |  | V |  |

## Currents

Pin 1
Pin 2
Pin 3
Pin 4
Pin 5
Pin 6
Pin 7
Pin 8
Junction temperature
Storage temperature range

| $I_{1}$ | -3 | 1 |
| :--- | :--- | :--- |
| $I_{2}$ | -3 | 3 |
| $I_{3}$ | -3 | 3 |
| $I_{4}$ | -1.5 |  |
| $I_{5}$ | -1.5 | 1.5 |
| $I_{6}$ | -0.01 | 1.5 |
| $I_{7}$ | -3 | 1 |
| $I_{8}$ | -3 | 3 |
| $T_{\mathrm{j}}$ |  | 125 |
| $T_{\text {stg }}$ | -40 | 125 |


| mA |  |
| :--- | :--- |
| mA |  |
| mA |  |
| A | $t_{\mathrm{p}} \leq 50 \mu \mathrm{~s} ; v \leq 0.5$ |
| A | $\mathrm{t}_{\mathrm{p}} \leq 50 \mu \mathrm{~s} ; v \leq 0.5$ |
| A | $t_{\mathrm{p}} \leq 50 \mu \mathrm{~s} ; v \leq 0.5$ |
| mA |  |
| mA |  |
| ${ }^{\circ} \mathrm{C}$ |  |
| ${ }^{\circ} \mathrm{C}$ |  |

Thermal resistances
junction-air
junction-case
measured at pin 4

$\left.$| $R_{\text {thJA }}$ |
| :--- | :--- | :--- |
| $R_{\text {thJC }}$ |$|\quad|$| 100 |
| :--- |
| 70 | \right\rvert\, | K/W |
| :--- |
| K/W |

## Operating range

Supply voltage
Case temperature

| $V_{6}$ | 7.5 | 15 | V |
| :--- | :--- | :--- | :--- |
| $T_{\mathrm{C}}$ | -20 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$T_{A}=25^{\circ} \mathrm{C}$

## Start-up hysteresis

Start-up current consumption

$$
V_{6}=5 \mathrm{~V}
$$

Start-up current consumption

$$
V_{6}=8 \mathrm{~V}
$$

Turn-on voltage
Turn-off voltage
Turn-on current

$$
V_{6}=V_{6 \mathrm{E}}
$$

Turn-off current $V_{6}=V_{6 A}$
Voltage limiter
( $V_{6}=10 \mathrm{~V}$, IC turned off)
at pin $2\left(V_{6}<V_{6 E}\right)$ $I_{2}=1 \mathrm{~mA}$
at pin $3\left(V_{6}<V_{6 E}\right)$

$$
I_{3}=1 \mathrm{~mA}
$$

|  | Measurement <br> circuit | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $I_{6 / 5}$ | 1 |  | 0.5 | 0.75 | mA |
| $I_{6 / 8}$ | 1 | 11 | 12 | 13 | V |
| $V_{6 \mathrm{E}}$ | 1 | 6 | 6.5 | 7 | V |
| $V_{6 \mathrm{~A}}$ | 1 | 1 | 12 | 16 | mA |
| $I_{6 \mathrm{E}}$ | 1 |  | 10 |  | mA |
| $I_{6 \mathrm{~A}}$ | 1 |  |  |  |  |
|  |  | 5.6 | 6.6 | 7.6 | V |
| $V_{4 \max }$ | 1 | 5.6 | 6.6 | 7.6 | V |
| $V_{5 \max }$ | 1 |  |  |  |  |

## Control range

Control input voltage
Gain in control range
$G_{\text {cont }}=\frac{d\left(V_{2 S}-V_{2 B}\right)}{d V_{1}}$

| $V_{1 \text { cont }}$ | 2 |
| :--- | :--- |
| $G_{\text {cont }}$ | 2 |

$\left|\begin{array}{l}400 \\ -400\end{array}\right| \mathrm{mV}$

## Primary-current simulation voltage

Basic value
Maximum peak value

$$
G_{1}=V_{1 \text { cont }}\left(2 \mathrm{~V} / V_{\text {cont }}\right)
$$

| $V_{2 B}$ | 2 |
| :--- | :--- |
| $V_{2 S \text { max }}$ | 2 |

\(\left|\begin{array}{l|l}1 <br>

3\end{array}\right|\)| $V$ |
| :--- |
| $V$ |

Overload and short-circuit operation
Overload range upper limit
Overload range lower limit
Gain in overload range
$G_{\text {over }}=\frac{\mathrm{d}\left(V_{2 S}-V_{2 \mathrm{~B}}\right)}{\mathrm{d} V_{1}}$
Input voltage in overload range $V_{\text {cont }}=3.5 \mathrm{~V}$
Input current in short-circuit operation $V_{\text {cont }}=0 \mathrm{~V}$
Peak value in overload range

$$
V_{\text {cont }}=3.5 \mathrm{~V}
$$

Peak value in short-circuit operation $V_{\text {cont }}=0 \mathrm{~V}$
Output pulse width in overload range $V_{\text {cont }}=3.5 \mathrm{~V}$
Output pulse width in short-circuit operation $V_{\text {cont }}=0 \mathrm{~V}$
Current consumption in overload range $V_{\text {cont }}=3.5 \mathrm{~V}$
Current consumption in short-circuit
operation
$V_{\text {cont }}=0 \mathrm{~V}$

| $V_{1 \mathrm{U}}$ | 2 |
| :--- | :--- |
| $V_{1 \mathrm{~L}}$ | 2 |
| $\mathrm{G}_{\mathrm{over}}$ | 2 |
|  |  |
| $V_{1}$ | 2 |
| $I_{1}$ | 2 |
| $V_{2 \text { over }}$ | 2 |
| $V_{2 \mathrm{sh}}$ | 2 |
| $t_{\mathrm{pover}}$ | 2 |
| $t_{\mathrm{psh}}$ | 2 |
| $I_{6}$ | 2 |
| $I_{6}$ | 2 |


| 400 <br> 150 <br> 2 | mV |
| :--- | :--- | :--- |
| 360 |  |
| -140 |  |
| 3.0 | mV |
| 2.7 | mV |
| 8.5 | $\mu \mathrm{~A}$ |
| 7.5 | V |
| 12 | V |
| 10 | ms |
| 10 | mA |

## Characteristics

$T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Generally valid data
( $V_{6}=10 \mathrm{~V}$ )
Point-of-return correction
Point-of-return correction voltage $V_{3}{ }^{\prime}=5 \mathrm{~V} ; V_{2}{ }^{\prime}=0 \mathrm{~V}$
Point-of-return correction current
$V_{3}{ }^{\prime}=5 \mathrm{~V} ; V_{2}{ }^{\prime}=0 \mathrm{~V}$

|  | Measurement <br> circuit | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $V_{7}$ | 2 |  |  |  |  |
| $I_{4}$ | 1 |  | 5 |  | V |

## Zero-passage detector voltage

Positive value
Negative value
Delay between $V_{8}$ and $V_{2}$

| $V_{8 \mathrm{P}}$ | 2 |
| :--- | :--- |
| $V_{8 \mathrm{~N}}$ | 2 |
| $t_{\mathrm{d} 4}$ | 2 |


$V$
$V$
$\mu s$

Output-stage data
Saturation voltages
$S$ in setting 1
of upper transistor
$I_{5}=-1.5 \mathrm{~A}$
of lower transistor
$I_{5}=+1.5 \mathrm{~A}$


## Slew rate of output voltage

Rising edge
$V_{\text {cont }}=3.5 \mathrm{~V}$
Falling edge
$V_{\text {cont }}=3.5 \mathrm{~V}$

|  |  |
| :--- | :--- |
| $+d V_{5} / d t$ | 2 |
| $-d V_{5} / d t$ | 2 |


| 10 | $\mathrm{~V} / \mu \mathrm{s}$ |
| :--- | :--- |
| 50 | $\mathrm{~V} / \mu \mathrm{s}$ |

## Characteristics

$$
T_{\mathrm{A}}=25^{\circ} \mathrm{C}
$$

## Protective circuits

1. Undervoltage protection for $V_{6}$ :
voltage on pin $5=V_{5 \text { min }}$ when $V_{6}<V_{6 \text { min }}$ (with $V_{6 \text { min }}=V_{6 A}+\Delta V_{6}$ )
2. Overvoltage protection for $V_{6}$ :
voltage on pin $5=V_{5 \text { min }}$ when $V_{6}<V_{6 \text { max }}$
3. Undervoltage protection for $V_{\text {line }}$ : voltage on pin $5=V_{5 \text { min }}$ when $V_{3}>V_{3 A}$ $V_{2}^{\prime}=0 \mathrm{~V}$
4. Overtemperature: chip temperature at which IC switches $V_{5}$ to $V_{5 \text { min }}$
Voltage on pin 3 after response of protective function
( $V_{3}$ is clamped until $V_{6}<V_{6 A}$ ) $I_{3}=3 \mathrm{~mA}$
Sampling current consumption $V_{3}=V_{2}=0 \mathrm{~V}$


## Characteristics

Normal operation ( $V_{\text {line }}=220 \mathrm{~V}$; S1, S2, S3, S4 closed)

1. Secondary voltage
2. Secondary voltage
3. Secondary voltage
4. Secondary voltage

Turn-on time for secondary voltages
Voltage alteration between S5 open and S5 closed
Load variation cross-talk
Voltage alteration between S6 open and S6 closed
Standby operation
$\left(V_{\text {line }}=220 \mathrm{~V} ; P_{\text {sec }} \leq 2 \mathrm{~W}\right)$
Voltage build-up
Frequency
Power consumption
Point-of-return stability
Max. secondary current
(secondary point of return)
S 1 closed $I_{1 \mathrm{Smax}}$ is set with $R_{17}$ $V_{1 \mathrm{~S}}=85 \mathrm{~V}$
Relative alteration of $I_{1 \text { Smax }}$ $80 \mathrm{~V}<V_{\text {line }}<140 \mathrm{~V}$

|  | Measurement circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 s}$ | 3 |  | 95 |  | V |
| $V_{2 S}$ | 3 |  | 26 |  | V |
| $V_{3 S}$ | 3 |  | 15 |  | V |
| $V_{4}$ | 3 |  | 8.5 |  | V |
| $t_{\text {on }}$ | 3 |  | 120 |  | ms |
| $\Delta V_{1 s}$ | 3 |  | 100 | 500 | mV |
| $\Delta V_{1 s}$ | 3 |  | 500 | 1000 | mV |
| $\Delta V_{1} \mathrm{~s}$ | 3 |  | 20 | 30 | V |
| $f$ | 3 | 75 | 80 |  | kHz |
| $P_{\text {prim }}$ | 3 |  | 10 | 15 | VA |
| $I_{1 \text { Smax }}$ | 3 |  | 1.85 |  | A |
| $\Delta I_{1 \text { Smax }}$ | 3 |  |  | $\pm 10$ | \% |

Block diagram


## Pin description

$\left.\begin{array}{l|l|l}\text { Pin } & \text { Designation } & \text { Function } \\ \hline 1 & \text { Control voltage } & \begin{array}{l}\text { Information input for secondary voltage. By compar- } \\ \text { ison of the control voltage derived from the control } \\ \text { winding of the transformer with the internal reference } \\ \text { voltage the output pulse width at pin } 5 \text { is matched } \\ \text { to the load on the secondary side (normal, overload, } \\ \text { short-circuit, open-circuit). }\end{array} \\ \hline 2 & \begin{array}{l}\text { Primary-current } \\ \text { simulation }\end{array} & \begin{array}{l}\text { Information input for primary voltage. The primary- } \\ \text { current rise in the primary winding is simulated as a } \\ \text { voltage rise at pin } 2 \text { by means of an external RC net- } \\ \text { work. When a value derived from the control voltage } \\ \text { at pin } 1 \text { is reached, the output pulse at pin } 5\end{array} \\ \text { terminated. The maximum power in the point of return } \\ \text { is set with the RC network. }\end{array}\right\}$

## Measurement circuit 1



628



## Diagram



## Diagram



## 1. Start-up hysteresis



## 2. Operation in measurement circuit 2



Frequency $f$ versus secondary power $P_{1 s}$


## Secondary voltage $V_{1 S}$ versus

 secondary current $I_{1}$ s

Efficiency $\eta$ versus secondary power $P_{1 s}$


Peak collector current $I_{\text {max }}$ of switching transistor versus primary voltage $V_{\text {line }}$


This device contains the components for designing a switched-mode power supply with sinusoidal line-current consumption. Sinusoidal line current is drawn from the supply network in particular when there is high power consumption. One possible application is in electronic ballasts for fluorescent lamps, especially when a large number of these lamps are concentrated on one supply point. This IC is additionally suitable for general driving of switched-mode power supplies. The possibility of regulating the output voltage will enable operation on different line voltages ( $110 \mathrm{Vac} / 220 \mathrm{Vac}$ ) without any switchover.
A monitoring circuit makes it possible to control various turn-on and turn-off functions of different units of equipment.

Pin configuration
(top view)


Pin description

| Pin | Function |
| ---: | :--- |
| 1 | Ground $0_{S}$ |
| 2 | Driver output QD |
| 3 | Supply voltage V |
| 4 | Negative comparator |
|  | input -I COMP |
| 5 | Positive input Op Amp/V REF |
| 6 | Start input I START |
| 7 | N.C. |
| 8 | Start output Q START |
| 9 | Stop output Q STOP |
| 10 | Stop input I STOP |
| 11 | Multiplier input M1 IM1 |
| 12 | Negative input Op Amp |
| 13 | Op Amp output/multiplier |
|  | input M2 Q Op Amp/I M2 |
| 14 | Detector input I DET |

## Circuit description

The IC switches from standby to full current consumption when the turn-on threshold on $V_{\mathrm{S}}$ is exceeded. Turn-off is controlled by hysteresis. The integrated Z diode limits the voltage on $V_{S}$ when impressed current is fed.
The operational amplifier (op amp) can be wired as a control amplifier. It will then compare the divided output voltage $V_{Q}$ to a reference voltage $V_{\text {REF }}$ that is stable with temperature. The output voltage of the op amp that is produced in this way is multiplied by a sinemagnitude voltage in the multiplier (M). At the output of the latter a sine-magnitude voltage then appears that is variable in amplitude. This nominal voltage is applied to the plus input of the comparator. The nominal voltage at the multiplier output can then be compared via the comparator to a voltage derived from the actual line current. The output of the comparator feeds the reference signal via a logic circuit to the driver that switches the SIPMOS transistor. No current gaps may appear in the choke, otherwise the line current would no longer be sinusoidal. To achieve that, the detector input I DET senses when the choke current has fallen to zero after turn-off of the SIPN.JS transistor. This ensures that the SIPMOS transistor does not turn on too early and that no current gaps occur.
When the detector input I DET is on High potential, the SIPMOS driver output QD is blocked. At the same time the flipflop can be set by the comparator.

When I DET is Low, the Q output is enabled and can be disabled again by the comparator by resetting the flipflop.
Consequently the choke is always currentless when the SIPMOS transistor turns on and no current gaps appear in the choke.

## Driver output QD for SIPMOS transistors

The output driver is designed as a push-pull stage. There is a resistor of $10 \Omega$ in series with the output for the purpose of current limiting. Between $Q$ and ground there is a resistor of $10 \mathrm{k} \Omega$. This keeps the SIPMOS transistor reliably turned off during standby.
The $Q$ output is additionally connected to the supply voltage $V_{S}$ and to ground by way of diodes.
When the supply voltage to the switched-mode power supply is turned on, the diode towards $V_{S}$ conducts the capacitive displacement currents from the gate of the SIPMOS transistor into the smooting capacitor on $V_{\mathrm{S}}$. The voltage $V_{\mathrm{S}}$ may not exceed 0.7 V if the SIPMOS transistor is to remain turned off.
The diode towards ground clamps negative voltages on $Q$ to -0.7 V . Capacitive currents produced by voltage incursion on the drain of the SIPMOS transistor are thus able to flow away unhindered.

Reference voltage ( $V_{\text {REF }}$ )
The reference-voltage source is highly stable with temperature. It can be used if additional, external components are wired.

## Monitoring circuit (I START, I STOP, Q START, Q STOP)

The monitoring circuit guarantees the secure operation of a unit of equipment. Any circuitry that is shut down because of a fault, for instance, cannot be started up again until the monitoring start (I START/Q START) has turned on and a positive voltage pulse has been impressed on Q START.
If there is a defect present, the monitoring stop (I STOP/Q STOP) will turn on and shut down either the entire unit or simply the circuitry that has to be protected. No restart is then possible until the hold current impressed on I START or I STOP has been interrupted (e.g. by a power-down).

## Maximum ratings

Supply voltage

## Inputs

Comparator
Op Amp
Multiplier
Output Op Amp
$Z$ current $V_{S}$ GND
Driver output
Q clamping diodes
Input START
STOP
Output START
STOP
Detector input
Detector clamping diodes
Capacitance at I START to ground

Junction temperature
Storage temperature
Thermal resistance
system-air

|  | Notes | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $v_{s}$ | $\mathrm{V}_{\mathrm{z}}=\mathrm{Z}$ voltage | -0.3 | $V_{z}$ | v |
| $V_{\text {I Comp }}$ |  | -0.3 | 33 | v |
| $V_{\text {-I Comp }}$ |  | -0.3 | 33 | v |
| $V_{\text {I op Amp }}$ |  | -0.3 | 6 | V |
| $V_{\text {-IOpAmp }}$ |  | -0.3 | 6 | V |
| $V_{\text {M1 }}$ |  | -0.3 | 33 | V |
| $V_{\text {Qopamp }} / I_{\text {M2 }}$ |  | -0.3 | 6 | v |
| $I_{\text {z }}$ | Observe $P_{\text {max }}$ | 0 | 300 | mA |
| $V_{Q}$ |  | -0.3 | $V_{\text {s }}$ | $\checkmark$ |
| $I_{\text {Q }}$ | $\begin{aligned} & V_{Q}>V_{S} \text { or } \\ & V_{Q}<-0.3 V \end{aligned}$ | -10 | 10 | mA |
| $V_{\text {IStaRt }}$ | see characteristics | -0.3 | 25 | v |
| $V_{\text {I STOP }}$ | see characteristics | -0.3 | 33 | v |
| $V_{\text {Q Start }}$ |  | -10 | 3 | V |
| $V_{\text {Q Stop }}$ |  | -0.3 | 6 | V |
| $V_{\text {IDET }}$ |  | 0.9 | 6 | V |
| $I_{\text {IDET }}$ | $\begin{aligned} & V_{\text {IDET }}>6 \mathrm{~V} \text { or } \\ & V_{\text {IDET }}<0.9 \mathrm{~V} \end{aligned}$ | -10 | 10 | mA |
| $\mathrm{C}_{\text {I START }}$ |  |  | 150 | $\mu \mathrm{F}$ |
| $\begin{aligned} & T_{\mathrm{j}} \\ & T_{\text {sta }} \end{aligned}$ |  | -55 | 125 125 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {th SA }}$ |  |  | 65 | K/W |

Operating range

| Supply voltage | $v_{\text {s }}$ | Values for $V_{\text {S }}$, $V_{z}$ : see characteristics | $V_{\text {SON }}$ | $v_{z}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Z current | $I_{\text {z }}$ | Observe $P_{\text {max }}$ | 0 | 200 | mA |
| Driver current | $I_{\text {QD }}$ |  | -300 | 300 | mA |
| Operating temperature | $T_{\text {A }}$ |  | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |

Characteristics $\left(V_{\text {SON }}{ }^{*}<V_{\mathrm{S}}<V_{\mathrm{Z}} ;-25^{\circ} \mathrm{C}<T_{\mathrm{A}}<+85^{\circ} \mathrm{C}\right.$ )

## Current consumption

Without load on driver Q
and $V_{\text {REF }}$; Q Low
$0 \mathrm{~V}<V_{\mathrm{s}}<V_{\text {SON }}$
$V_{\text {SON }}<V_{\text {S }}<V_{Z}$
Load on QD with SIPMOS gate;
dynamic operation 50 kHz
$V_{\mathrm{S}}=12 \mathrm{~V}$
load on $\mathrm{Q}=10 \mathrm{nF}$

## Hysteresis on $V_{\mathrm{S}}$

Turn-on threshold for $V_{S}$ rising
Switching hysteresis

## Comparator (COMP)

Input offset voltage
Input current
Common-mode input voltage range

Operational amplifier (Op Amp)
Open-loop voltage gain
Input offset voltage
Input current
Common-mode input voltage
Output current
Output voltage
Transition frequency
Transition phase

|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $I_{\mathrm{S}}$ |  |  | 0.5 | mA |
| $I_{\mathrm{S}}$ | 2.5 | 5 | 6.5 | mA |
| $I_{\mathrm{S}}$ |  |  | 15 | mA |


|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\text {hyH }}$ | 9.6 | 10.4 | 11.2 | $V$ |
| $V_{\text {Shy }}$ | 1.0 |  | 1.7 | V |

Characteristics ( $V_{\text {SON }}{ }^{*}<V_{\mathrm{S}}<V_{\mathrm{Z}} ;-25^{\circ} \mathrm{C}<T_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ )

## Output driver (QD)

Output voltage high
$I_{Q}=-10 \mathrm{~mA}$
Output voltage low
$I_{Q}=+10 \mathrm{~mA}$
Output current
rising edge $C_{L}=10 \mathrm{nF}$
falling edge $C_{L}=10 \mathrm{nF}$

## Reference-voltage source

Voltage
$0<I_{\text {REF }}<3 \mathrm{~mA}$
Load current
Voltage change
$10 \mathrm{~V}<V_{\mathrm{s}}<V_{\mathrm{z}}$
Voltage change
$0 \mathrm{~mA}<I_{\text {REF }}<3 \mathrm{~mA}$
Temperature response
Z Diode ( $V_{s}$-GND)
Z voltage
$I_{Z}=200 \mathrm{~mA}$
Observe $P_{\text {max }}$

## Multiplier (M1) ${ }^{1)}$

Quadrant for input voltages
Input voltage M1
Reference level for M1
Input voltage M2
Reference level for M2
Input current M1, M2
Coefficient for output-voltage source
Temperature response of output-voltage coefficient

|  | Lower <br> limit B | typ | Upper <br> limit $A$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{Q H}$ | 5 |  |  |  |
| $V_{Q L}$ |  |  |  | V |
|  |  |  | 1 | V |
| $-I_{\mathrm{Q}}$ | 200 | 300 | 400 | mA |
| $I_{\mathrm{Q}}$ | 250 | 350 | 450 | mA |


| $V_{\mathrm{REF}}$ | 1.8 | 2 | 2.2 | V |
| :--- | :--- | :--- | :--- | :--- |
| $-I_{\mathrm{L}}$ | 0 |  | 3 | mA |
| $\Delta V_{\mathrm{REF}}$ |  |  | 5 | mV |
| $\Delta V_{\mathrm{REF}}$ |  |  | 20 | mV |
| $\Delta V_{\mathrm{REF}} / \Delta T$ | -0.5 |  | +0.5 | $\mathrm{mV} / \mathrm{K}$ |


| $V_{Z}$ | 13 | 15.5 | 17 | V |
| :--- | :--- | :--- | :--- | :--- |


|  |  | 1 |  | qu |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\text {M1 }}$ | 0 |  | 1 | V |
| $V_{\text {REF } 1}$ |  | 0 | $V_{\text {REF }}$ |  |
| $V_{\text {M2 }}$ |  | V |  |  |
| $V_{\text {REF } 2}$ | 0 | $V_{\text {REF }}$ | 2 | V |
| $-I_{\mathrm{I}}$ | 0 |  | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{Q}}$ | 0.4 | 0.6 | 0.8 | $\mathrm{I} / \mathrm{V}$ |
| $\Delta T C / C_{Q}$ | -0.3 | -0.1 | 0.1 | $\% / \mathrm{K}$ |

[^43]Characteristics ( $\left.V_{\text {SON }}{ }^{*}<V_{S}<V_{Z} ;-25^{\circ} \mathrm{C}<T_{A}<+85^{\circ} \mathrm{C}\right)$

## Monitoring circuit

Input I START
Turn-on voltage
Turn-on current
Turn-off voltage
Turn-off current
Input I STOP3)
Turn-on voltage
Turn-on current
Turn-off voltage
Turn-off current
Transfer I START - Q START
Output current on Q START
$V_{\text {START }}=15 \mathrm{~V}$;
$V_{\mathrm{QSTART}}=2 \mathrm{~V}$
Transfer I STOP - Q STOP
Output current on Q STOP
$I_{\text {STOP }}=1.5 \mathrm{~mA}$;
$V_{\text {STOP }}=18 \mathrm{~V}$;
$V_{\text {Q STOP }}=1.2 \mathrm{~V}$
$I_{\text {STOP }}=0.4 \mathrm{~mA}$;
$V_{\text {STOP }} \approx 7 \mathrm{~V}$;
$V_{Q S T O P}=1.2 \mathrm{~V}$

|  | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {Ion start }}$ | 17 | 22 | 26 | V |
| $I_{\text {Ionstart }}$ | 50 | 90 | 130 | $\mu \mathrm{A}$ |
| $V_{\text {Ioff start }}$ | 2 | 3.5 | 5 | V |
| $I_{\text {I OfF Start }}$ | 70 | 110 | 150 | $\mu \mathrm{A}$ |
| $V_{\text {I Onstop }}$ | 27 | 30 | 3 | V |
| $I_{\text {ION Stop }}$ | 50 | 90 | 130 | $\mu \mathrm{A}$ |
| $V_{\text {IOfF Stop }}$ | 3 | 5 | 7 | $\checkmark$ |
| $I_{\text {IOFF Stop }}$ | 70 | 110 | 150 | $\mu \mathrm{A}$ |
| - $I_{\text {Q Start }}$ | 400 | 600 | 800 | mA |
| $-I_{\text {Q STOP }}$ | 0.9 | 1.2 |  | mA |
| $-I_{\text {Q STOP }}$ | 90 | 150 |  | $\mu \mathrm{A}$ |

## Detector (I DET)

Upper switching voltage for voltage rising (H)
Lower switching voltage for voltage falling (L) Switching hysteresis Input current $0.9 \mathrm{~V}<V_{\mathrm{DET}}<6 \mathrm{~V}$
Clamping-diode current
$V_{D E T}>6 \mathrm{~V}$ or $V_{D E T}<0.9 \mathrm{~V}$

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\text {DETH }}$ | 1 | 1.3 | 1.6 | V |
| $V_{\mathrm{DETL}}$ | 0.95 |  |  | V |
| $V_{\mathrm{Shy}}$ | 50 |  | 300 | mV |
| $-I_{\mathrm{DET}}$ |  | 5 |  | $\mu \mathrm{~A}$ |
| $I_{\mathrm{DET}}$ | -3 |  | 3 | mA |

[^44]Characteristics ( $V_{\text {SON }}{ }^{*}<V_{S}<V_{Z} ;-25^{\circ} \mathrm{C}<T_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ )

## Delay times

Input comparator $\rightarrow Q^{2)}$

|  | Lower <br> limit B | typ | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- | :--- |
| $t$ |  |  |  |  |
|  |  | 200 | 500 | ns |

1) Calculation of the output voltage $V_{\mathrm{QM}}: V_{\mathrm{QM}}=C \cdot V_{M 1}{ }^{1)} \cdot V_{\mathrm{M} 2}{ }^{2}$ in $V$. The voltages $V_{M 1}{ }^{1)}$ and $V_{M 2}{ }^{2)}$ are referred to the particular reference level.
2) Step functions at comparator input $\Delta V_{\text {COMP }}=-100 \mathrm{mV} \rightarrow \Delta V_{\text {СОMP }}=+100 \mathrm{mV}$.
3) The turn-on voltage of $I_{\text {STOP }}$ exceeds the turn-on voltage of $I_{\text {START }}$ by at least 3 V .
*) $V_{\text {SON }}$ means that $V_{\mathrm{SH}}$ has been exceeded but that the voltage is still greater than $V_{\mathrm{SL}}$.

## Use and advantages of IC TDA 4814 in SMPS and electronic ballasts

## 1 Switched mode power supplies

The "active harmonics filter" consists of a rectifier arrangement in a bridge circuit followed by an up-converter. Through a controller action it is possible to draw a virtually sinusoidal current from the single-phase line and produce a regulated dc voltage at the output.

In the case of an SMPS with conventional line rectification it is possible to achieve a power factor (ratio of active power to apparent power) of 0.5 to 0.7 . The active harmonics filter serves for improving the power factor, which reaches a value of almost 1 , and for reducing the load on the line produced by harmonics. The losses caused by the active harmonics filter are more than compensated by the fact that a subsequent converter can constantly be operated at an optimal operating point because of the input control of the operating voltage.
The extra effort that is necessary, compared to an SMPS without an active harmonics filter, is made good upwards of about 500 W by savings elsewhere (e.g. smaller smoothing capacitance and transistors of a higher resistance in the SMPS). With the wide-ranging power supplies that are in increasing demand, i.e. power supplies that can work on a line of 90 through 240 Vac without any sfwitching changes, the power pay-off limit reduces markedly.

## 2 Electronic ballasts for fluorescent lamps

The VDE and the EVUs require of industrial consumers that they take "sinusoidal current" from the line, i.e. exhibit a purely ohmic response. This is the case with incandescent lamps, cooker rings and heating fixtures.
In all electronic devices with rectification and a CR load the current drain is pulsed, i.e. afflicted by a large harmonic content and impermissible according to VDE. The reflected current ripple can interfere with installations for AF power-line carrier control for instance, i.e. lead to faulty switching. The harmonic content of the current consequently may not exceed certain values.
The line current for a ballast operating with a stable fluorescent lamp must be such that the share of harmonics in relation to the fundamental does not exceed the values given in table 1.

Table 1 Line-current harmonic content in acc. with VDE 0712, part 2

| Harmonics | Permissible <br> harmonic content ${ }^{1)}$ <br> in \% |
| :--- | :--- |
| 3rd harmonic | $25 \times \frac{\lambda}{0.9}$ |
| 5th harmonic | 7 |
| 7th harmonic | 4 |
| 9th harmonic | 3 |
| 11th harmonic | 2 |
| 13th harmonic | 1 |
| and higher |  |

1) $\lambda$ is the power factor

The values given here are achieved using the TDA 4814 to drive a SIPMOS in an upconverter regulating circuit.

Application example
Electronic ballast


## Remark

Kindly note that the SIEMENS AG holds patents on electronic ballasts for fluorescent lamps, published in "Siemens Energy and Automation", Vol. II, No. 2, March/April 1985

This versatile switched-mode power supply control IC for the control of SIPMOS power transistors comprises digital and analog functions. These functions are required in the design of high quality flyback and forward converters in single-phase and push-pull operation in normal, half-bridge and full bridge circuits. The component can also be used for single-ended voltage multipliers and speed-controlled motors. Malfunctions in the electrical operation of the switched-mode power supply are recognized by the comparators in the SMPS IC and activate protective functions.

## Pin configuration

(top view)


## Pin names

| Pin no. | Function |
| :--- | :--- |
| 1 | GND Q SIP |
| 2 | Output SIPMOS driver Q SIP 1 |
| 3 | Output SIPMOS driver Q SIP 2 |
| 4 | Supply voltage $V_{\text {SQSIP }}$ |
| 5 | Supply voltage $V_{\mathrm{S}}$ |
| 6 | Soft start $C_{\text {soft start }}$ |
| 7 | VCO $C_{\mathrm{T}}$ |
| 8 | VCO $R_{\mathrm{T}}$ |
| 9 | Ramp generator $C_{\mathrm{R}}$ |
| 10 | Input standby I St |
| 11 | Reference voltage $V_{\text {REF }}$ |
| 12 | Input overvoltage K 3 |
| 13 | Input undervoltage K 4 |
| 14 | Ramp generator $R_{\mathrm{R}}$ |
| 15 | Input dynamic current limitation K 5 (+) |
| 16 | Input dynamic current limitation K $5(-)$ |
| 17 | Input operational amplifier (+) |
| 18 | Input operational amplifier (-) |
| 19 | Output operational amplifier Q OpAmp/I COMP K 1 |
| 20 | GND 0 V |

## Circuit description

The various functional units of the component and their interaction are described in the following.

## Supply voltage $V_{S}$

The IC enables the two outputs not before the turn-on threshold $\left(V_{\text {SoN }}\right)$ at $V_{\mathrm{S}}$ is exceeded. The duty cycle (active time/disable time) at the enabled outputs can then rise from zero to the value set with K1 in the time specified by the soft start.
An undervoltage at the standby input causes the current consumption $I_{\mathrm{S}}$ to remain at the very low standby current level independent of the voltage $V_{s}$.

## Voltage controlled oscillator (VCO)

The VCO is connected with the capacitor $C_{T}$ and the resistor $R_{\mathrm{T}}$. The charge current at $C_{\mathrm{T}}$ flows continuously and is set with resistor $R_{\mathrm{T}}$. The discharge current is active during the discharge of $C_{T}$ and is set internally.
In the typical mode of operation the duration of the rising edge is considerably greater than that of the falling edge. During the falling edge the VCO passes a trigger signal to the ramp generator thus discharging the ramp generator capacitance. Additionally, the trigger signal is routed to other parts of the IC.

## Ramp generator

The ramp generator is controlled by the VCO and operates at the same frequency as the VCO. The duration of the ramp generator falling edge must be shorter than the VCO fall time. Only then do the ramp generator upper and lower switching levels reach their rated values.
To control the pulse width at the output, the voltage of the ramp generator rising edge is compared with an externally adjustable dc voltage at comparator K1. The slope of the rising edge is adjusted via the current by means of $R_{\mathrm{R}}$. This provides the possibility of an additional superimposed control of the output duty cycle. This control capability (feedforward control) permits the compensation of known interference (e.g. input voltage ripple). A superimposed load current control (current mode control) however, can also be implemented.

## Push-pull flipflop

The push-pull flipflop is switched by the falling edge of the VCO. This ensures that only one output of the two push-pull outputs is enabled at a time.

## Comparator K1 (duty cycle control)

The two plus inputs of the comparator are switched such that the lower plus level is always compared with the level of the minus input. As soon as the voltage of the rising sawtooth edge (minus input) exceeds the lower level of the two plus inputs, the currently active output is disabled via the turn-off flipflop. The "high"-duration of the respectively active output can thus be infinitely varied. As the frequency remains constant, this process corresponds to a change in duty cycle.

## Operational amplifier (op amp)

The op amp is a high quality operational amplifier. It can be used in the control circuit to transmit the amplified variations of the voltage to be regulated to the free plus input of comparator K1. A voltage change is thus converted to a duty cycle change.

## Turn-off flipflop

The falling edge of the VCO causes a pulse at the turn-off flipflop set input. It can, however, only be actually set if no reset signal is pending. With the turn-off flipflop set, the two outputs are enabled and one of them can be active. Upon an error signal from K 5 or upon a turn-off signal from K1 the flipflop disables the outputs.

## $Z$ diode

The Z diode limits the voltage at capacitor $C_{\text {soft start }}$ to a maximum of 5 V . The ramp generator voltage can reach 5.5 V . For an appropriate slope of the rising ramp generator edge, the duty cycle can be limited to a desired maximum value. This can be a possible advantage in flyback converter operation.

## Comparator K2

The comparator has its switching threshold at 1.5 V at the plus input, and with its output sets the error flipflop if the voltage at capacitor $C_{\text {soft start }}$ is below 1.5 V . The error flipflop, however, will only accept the set pulse if no reset pulse (error) is pending. This prevents a restart of the outputs as long as an error signal is pending.

## Soft start

The lower of the two voltages at the K1 plus inputs - compared with the ramp generator voltage - is a measure for the duty cycle at the output. At component turn-on, the voltage at capacitor $C_{\text {soft start }}$ is equal to 0 V . As long as no error exists, the capacitor will be charged to the maximum value of 5 V with a current of $6 \mu \mathrm{~A}$.
In the case of an error, $C_{\text {soft start }}$ is discharged with a current of $2 \mu \mathrm{~A}$. The currently active output, however, is immediately disabled by the error flipflop. Below a charge voltage of 1.5 V , a set signal is pending at the error flipflop and the outputs are enabled if no reset signal is pending at the same time. As the minimum ramp generator voltage, however, is 1.8 V , the duty cycle at the outputs is actually only increased slowly and continuously after the voltage at $C_{\text {soft start }}$ exceeds 1.8 V .

## Error flipflop

Error signals, routed to the error flipflop reset input, cause an immediate disabling of the output (low), and after elimination of the error, a restart of the component by soft start.

## Comparators K3 (overvoltage), $V_{\text {REF }}$ overcurrent, $V_{S}$ undervoltage

These are error detectors that on error, cause the error flipflop to immediately disable the outputs. After elimination of the error, the duty cycle is raised again using the soft start. Upon overvoltage, a current is impressed at the input of $K 3$, that can be used to enable an adjustable hysteresis or a holding function.

## Comparator K4 (undervoltage)

Comparator K 4 switches with an adjustable hysteresis. The value of the hysteresis is derived from the internal resistance of the external control source and the current impressed internally at the input of K 4 . In the undervoltage case, the set current flows into the component in the technical direction of current flow.
In the error case (undervoltage), both outputs are disabled. The component restarts by soft start.

## Comparator K 5 (dynamic current limiter)

K 5 serves to recognize overcurrents at the switching transistors. Both inputs of the comparator are externally accessible. After elimination of the error, the outputs are enabled with the VCO trigger pulse at the turn-off flipflop. The delay time between occurrence of an error and disabling of the outputs is only approximately 250 ns .

## Standby input (ISt)

This input switches with voltage and current hysteresis. The voltage levels for switching from standby to active operation can be set with an external voltage divider between $V_{S}$ - standby input - ground.

## Reference voltage ( $V_{\text {REF }}$ )

The reference voltage source is a highly constant source with regard to its temperature behavior. It can be used for the external wiring of the op amp; the error comparators, the ramp generator, or other external components.

## SIPMOS driver output (QSIP)

The two outputs operate in the push-pull mode. They are active high. The duration during which one of the outputs is active, can be varied infinitely. The duration of the falling edge at the frequency generator is equal to the minimum duration during which both outputs are simultaneously low.
The output driver is designed as a push-pull stage. The output current is internally limited to the specified values.
A $10 \mathrm{k} \Omega$ resistor is connected between the output and ground. This resistor holds the SIPMOS transistor reliably disabled during standby operation (undervoltage at ISt.)
Output QSIP is connected with the supply voltage $V_{\text {SQSIP }}$ and with ground via diodes.
The diode connected to $V_{\text {SOSIP }}$ routes the capacitive shift currents from the SIPMOS transistor gate to the filter capacitor at $V_{\text {sasip }}$ during turning on the SMPS supply voltage. The voltage at $V_{\text {SQSIP }}$ can reach approximately 2.3 V without the SIPMOS transistor being turned on.
The diode connected to ground connects negative voltages at QSIP to -0.7 V . This provides an unimpeded flow off of capacitive currents occurring during voltage breakdown at the SIPMOS transistor drain connection.
For supply voltages starting at approx. 2 V , both outputs are active low in the disabled state. The function of the diode connected to $V_{\text {sosip }}$ is then taken over by the pull-down source.

## Maximum ratings

## Supply voltage

Inputs K 1, Op Amp, K 3, K 4, K 5, I St
Frequency generator (VCO)
Voltage at $R_{\mathrm{T}} / C_{\mathrm{T}}$
$V_{\text {CT }}>6 \mathrm{~V}$
Ramp generator
Voltage at $C_{\mathrm{R}} / R_{\mathrm{R}}$
Reference voltage
Output Op Amp
Driver output QSIP1)
QSIP clamp diodes at OSIP
$V_{\text {QSIP }}>V_{\mathrm{S}}$ or $V_{\text {QSIP }}<-0.3 \mathrm{~V}$
Soft start
Junction temperature ${ }^{2}$ )
Storage temperature
Thermal resistance (system-air)

## Operating range

Supply voltage ${ }^{3}$ )
Driver current at QSIP 1, 2
Frequency generator (VCO)
Ramp generator
Ambient temperature

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| $V_{\mathrm{S}}$ | -0.3 | 33 | V |
| $V_{\mathrm{CT}}, V_{\mathrm{RT}}$ | -0.3 | 6 | V |
| $I_{\mathrm{CT}}$ |  | 3 | mA |
|  |  |  |  |
| $V_{\mathrm{CR},} V_{\mathrm{RR}}$ | -0.3 | 6 | V |
| $V_{\mathrm{REF}}$ | -0.3 | 6 | V |
| $V_{\mathrm{Qopamp}}$ | -0.3 | 6 | V |
| $V_{\mathrm{QSIP}}$ | -0.3 | $V_{\mathrm{S}}$ | V |
| $I_{\mathrm{QSIP}}$ | -10 | 10 | mA |
| $V_{\mathrm{C} \text { soft start }}$ | -0.3 | 6 | V |
| $T_{\mathrm{j}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\mathrm{th} \text { SA }}$ |  | 63 | $\mathrm{~K} / \mathrm{W}$ |

[^45]
## Characteristics

$\mathrm{V}_{\text {Son }}{ }^{1}$ ) $<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

|  |  | Test conditions | Lower limit B | typ | Upper <br> limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption |  |  |  |  |  |  |
| without load at $V_{\text {REF }}$ QOP, QSIP 1, 2 | $I_{\text {S }}$ | $\begin{aligned} & C_{T}=1 \mathrm{nF} \\ & \text { frequency } \\ & \text { generator with } \\ & 100 \mathrm{kHz} \end{aligned}$ |  |  | 20 | mA |
| Standby operation | $I_{\text {St }}$ |  |  |  | 2 | mA |
| Hysteresis at $V_{S}$ |  |  |  |  |  |  |
| Turn-on threshold for $V_{\mathrm{s}}$ rising | $V_{\text {SH }}$ | $V_{\text {on-THR }} \geq V_{\text {on-THR }}$ |  | 8.3 | 9.6 | V |
| Turn-off threshold for $V_{\text {S }}$ falling | $V_{\text {SL }}$ |  |  | 7.6 |  | V |
| Reference voltage |  |  |  |  |  |  |
| Voltage | $V_{\text {REF }}$ | $\begin{aligned} & I_{\mathrm{REF}}=1 \mathrm{~mA} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{\mathrm{S}}=15 \mathrm{~V} \end{aligned}$ | 2.475 | 2.5 | 2.525 | V |
| Load current | $-I_{\text {REF }}$ |  | 0 |  | 3 | mA |
| Voltage change | $\Delta V_{\text {REF }}$ | $V_{\text {S }} \pm 20 \%$ |  |  | 10 | mV |
| Voltage change | $\Delta V_{\text {REF }}$ | $I_{\text {REF }} \pm 20 \%$ |  |  | 5 | mV |
| Temperature response | $\Delta V_{\text {REF }} / \Delta \mathrm{T}$ |  | -0.3 |  | +0.3 | $\mathrm{mV} / \mathrm{K}$ |
| Reponse threshold for $I_{\text {REF }}$ overcurrent | $I_{\text {ov }}$ |  |  | 7 |  | mA |
| Short-circuit current | $I_{\text {Sc }}$ | $V_{\text {REF }}=0 \mathrm{~V}$ |  | 10 |  | mA |
| Frequency generator (VCO) |  |  |  |  |  |  |
| Frequency range | $f_{\text {vco }}$ |  |  |  | 300 | kHz |
| Frequency change | $\Delta f / f o$ | $V_{\mathrm{s}} \pm 20 \%$ |  |  | 1 | \% |
| Tolerance | $\Delta f / f o$ | $\begin{aligned} & C_{\mathrm{T}}=0.2 \mathrm{nF} \\ & R_{\mathrm{T}}=50 \mathrm{k} \Omega \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -5 |  | +5 | \% |

[^46]
## Characteristics

$V_{\text {SoN }}<V_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

Charging current for $C_{\top}$ (perm.)
$=$ current at pin $R_{T} \quad I_{\mathrm{RT}}$
Discharging current for $C_{T} \quad I_{\text {dch }}$
$\mathrm{C}_{\mathrm{T}}$ range
Upper switching threshold
Lower switching threshold
Ramp generator
$\begin{array}{ll}\text { Frequency range } & f_{\mathrm{R}} \\ \text { Maximum voltage at } C_{\mathrm{R}} & V_{\mathrm{CRH}}\end{array}$
Minimum voltage at $C_{R}$
Charging current for $C_{R}$ (perm) $=$ current at pin $R_{\mathrm{R}} \quad I_{\mathrm{ch}}$

Discharging current for $C_{\mathrm{R}} \quad I_{\text {dch }}$
Ratio $I_{\mathrm{RR}} / I_{\mathrm{CR}}$ charge
Comparator K1
Input current
Turn-off delay time ${ }^{2}$ )
(signal transit time input K1 to QSIP)
Common-mode input voltage range

|  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {RT }}$ | $I_{\text {RT }}=V_{\text {REF/RT }}$ | 0 |  | 1 | $m A$ |
| $I_{\text {dch }}$ | internally fixed | 2.1 | 3 | 3.9 | mA |
|  | 1) | 0.2 |  | 1000 | nF |
| $V_{u}$ |  |  | 5 |  | V |
| $V_{1}$ |  |  | 2 |  | V |
| $f_{\text {R }}$ |  |  |  | 300 | kHz |
| $V_{\text {CRH }}$ |  |  | 5.5 |  | V |
| $V_{\text {CRL }}$ |  | 1.7 | 1.8 | 1.9 | V |
| $I_{\text {ch }}$ | $V_{\mathrm{RR}} \text { approx. }$ $0.7 \mathrm{~V}$ | 0 |  | 3 | mA |
| $I_{\text {dch }}$ | internally fixed | 2.8 | 4 | 5.2 | mA |
|  | $I_{\text {RR }}=0.5 \mathrm{~mA}$ | 0.95 |  | 1.05 |  |
| $I_{\text {IK1 }}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
|  |  |  |  | 500 | ns |
| $V$ Ic |  | 0 |  | 5.5 | V |

[^47]Characteristics
$V_{\text {SON }}<V_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

Operational amplifier Open-loop voltage gain Input offset voltage Input current Common-mode input voltage range Output current
Output voltage range Transition frequency Transition phase

|  |
| :---: |
|  |
| $G_{\mathrm{Vo}}$ |
| $V_{\mathrm{IO}}$ |
| $-I_{\text {lop a }}$ |
| $V_{\mathrm{IC}}$ |
| $I_{\mathrm{Qop}}$ |
| $V_{\mathrm{Qop}}$ |
| $f_{\mathrm{T}}$ |
| $\varphi_{\mathrm{T}}$ |
| $T C$ |

Source current at QOp Amp $I_{\text {op amp }}$

## Soft start

Charging current for $C_{\text {soft start }}-I_{\mathrm{ch}}$
Discharging current for $C_{\text {soft start }}$
Upper limiting voltage
Switching voltage of K 2
$I_{\text {dch }}$

Dynamic current limitation K5

| Input current | $-I_{\text {IDYN }}$ |
| :--- | :--- |
| Input offset voltage | $V_{10}$ |

Common-mode input voltage range
Turn-off delay time ${ }^{3}$ )

Undervoltage K4
$\begin{array}{ll}\text { Input current at K 4 } & -I_{\text {IK4 }} \\ \text { Switching voltage at K4 } & V_{\text {sw }}\end{array}$

Hysteresis current

Turn-off delay time ${ }^{2}$ )

[^48]
## Characteristics

$V_{\text {SON }}<V_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Overvoltage K3 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input current | $-I_{\text {IK } 3}$ |  |  |  | 0.2 | $\mu \mathrm{A}$ |
| Switching voltage | $V_{\text {Sw }}$ |  | $\begin{aligned} & V_{\text {REF }} \\ & -20 \mathrm{mV} \end{aligned}$ |  | $\begin{aligned} & V_{\text {REF }} \\ & +20 \mathrm{mV} \end{aligned}$ | V |
| Turn-off delay time ${ }^{\text {2 }}$ ) | $t$ |  |  |  | 3 | $\mu \mathrm{S}$ |
| Hysteresis current | $\begin{aligned} & -I_{\text {Ну } 3 \mathrm{H}} \\ & -I_{\text {Ну }} \end{aligned}$ | $\begin{aligned} & V_{(- \text {K } 3)}>V_{\text {sw }} \\ & V_{(- \text {K 3) }}<V_{\text {sw }} \end{aligned}$ | 7 | 10 | $\begin{aligned} & 13 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Output driver QSIP 1, 2 |  |  |  |  |  |  |
| Output voltage high | $V_{\text {OH }}$ | $I_{\text {QSIP }}=-300 \mathrm{~mA}$ | $V_{s}-3$ |  |  | V |
| Output voltage low | $\begin{aligned} & V_{\text {OL }} \\ & V_{\mathrm{oL}} \end{aligned}$ | $\begin{aligned} & I_{\mathrm{aSIP}}=+300 \mathrm{~mA} \\ & I_{\mathrm{QSIP}}=+10 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 1.8 \\ & 1.4 \end{aligned}$ | V |
| Output current | $\begin{array}{r} I_{\mathrm{QSIP}} \\ -I_{\mathrm{QSIP}} \end{array}$ | 1) | $\begin{aligned} & 500 \\ & 300 \end{aligned}$ | 700 | 1000 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Input standby ISt |  |  |  |  |  |  |
| Turn-on threshold for $V_{\text {Ist }}$ rising | $V_{\text {IStH }}$ | $V_{\text {S }}>V_{\text {SoN }}$ | 6.3 | 6.9 | 7.5 | V |
| Turn-off threshold for <br> $V_{\text {ISt }}$ falling $V_{1 \text { StL }}$  5.6 6.2 6.8 $V$ |  |  |  |  |  |  |
| Hysteresis current | $-I_{\mathrm{HyStH}}$ <br> $I_{\mathrm{HyStL}}$ | $\begin{aligned} & V_{1 \mathrm{st}}>V_{1 \mathrm{stH}} \\ & V_{1 \mathrm{st}}<V_{1 \mathrm{stL}} \end{aligned}$ | 18 | 25 | 5 32 | $\mu \mathrm{A}$ |

[^49]
## Pulse diagram




This versatile single-phase switched-mode power supply control IC for the direct control of SIPMOS power transistors comprises digital and analog functions. These functions are required in the design of high quality flyback, forward, and choke converters with switching frequencies up to 300 kHz . The IC can also be used for single-ended voltage multipliers and speed-controlled motors. Malfunctions in the electrical operation of the switched-mode power supply are recognized by the comparators in the SMPS IC and activate protective functions.

## Pin configuration

(top view)


## Pin names

| Pin no. | Function |
| :--- | :--- |
| 1 | GND Q SIP |
| 2 | N.C. |
| 3 | SIPMOS driver Q SIP |
| 4 | Supply voltage $V_{\text {SaSIP }}$ |
| 5 | Supply voltage $V_{\mathrm{S}}$ |
| 6 | Soft start $C_{\text {soft start }}$ |
| 7 | VCO $C_{\mathrm{T}}$ |
| 8 | VCO $R_{\mathrm{T}}$ |
| 9 | Ramp generator $C_{\mathrm{R}}$ |
| 10 | Input standby ISt |
| 11 | Reference voltage $V_{\text {REF }}$ |
| 12 | Input overvoltage K 3 |
| 13 | Input undervoltage K 4 |
| 14 | Ramp generator $R_{\mathrm{R}}$ |
| 15 | Input dynamic current limitation (+) K 5 |
| 16 | Input dynamic current limitation (-) K 5 |
| 17 | Input operational amplifier (+) |
| 18 | Input operational amplifier (-) |
| 19 | Output operational amplifier/input comparator K1 |
| 20 | GND 0 V |

## Circuit description

The various functional units of the component and their interaction are described in the following.

## Supply voltage $V_{S}$

The IC enables the output not before the turn-on threshold ( $V_{\text {SoN }}$ ) at $V_{\mathrm{S}}$ is exceeded. The duty cycle (active time/disable time) at the output can then rise from zero to the value set with K1 in the time specified by the soft start.
An undervoltage at the standby input causes the current consumption $I_{\mathrm{S}}$ to remain at the very low standby current level independent of the voltage $V_{s}$.

## Voltage controlled oscillator (VCO)

The VCO is connected with the capacitor $C_{T}$ and the resistor $R_{T}$. The charge current at $C_{T}$ flows continuously and is set with resistor $R_{\mathrm{T}}$. The discharge current is active during the discharge of $C_{T}$ and is set internally.
In the typical mode of operation the duration of the rising edge is considerably greater than that of the falling edge. During the falling edge the VCO passes a trigger signal to the ramp generator thus discharging the ramp generator capacitance. Additionally, the trigger signal is routed to other parts of the IC.

## Ramp generator

The ramp generator is controlled by the VCO and operates at the same frequency as the VCO. The duration of the ramp generator falling edge must be shorter than the VCO fall time. Only then do the ramp generator upper and lower switching levels reach their rated values.
To control the pulse width at the output, the voltage of the ramp generator rising edge is compared with an externally adjustable dc voltage at comparator K1. The slope of the rising edge is adjusted via the current by means of $R_{\mathrm{R}}$. This provides the possibility of an additional superimposed control of the output duty cycle. This control capability (feedforward control) permits the compensation of known interference (e.g. input voltage ripple). A superimposed load current control (current mode control) however, can also be implemented.

## Comparator K1 (duty cycle control)

The two plus inputs of the comparator are switched such that the lower plus level is always compared with the level of the minus input. As soon as the voltage of the rising sawtooth edge (minus input) exceeds the lower level of the two plus inputs, the output is disabled via the turn-off flipflop. The "high"-duration of the output can thus be infinitely varied. As the frequency remains constant, this process corresponds to a change in duty cycle.

## Operational amplifier (Op Amp)

The op amp is a high quality operational amplifier. It can be used in the control circuit to transmit the amplified variations of the voltage to be regulated to the free plus input of comparator K1. A voltage change is thus converted to a duty cycle change.

## Turn-off flipflop

The falling edge of the VCO causes a pulse at the turn-off flipflop set input. It can, however, only be actually set if no reset signal is pending. With the turn-off flipflop set, the output is enabled and can be active. Upon an error signal from K 5 or upon a turn-off signal from K1 the flipflop disables the output.

## $Z$ diode

The Z diode limits the voltage at capacitor $C_{\text {soft start }}$ to a maximum of 5 V . The ramp generator voltage can reach 5.5 V . For an appropriate slope of the rising ramp generator edge, the duty cycle can be limited to a desired maximum value. This can be a possible advantage in flyback converter operation.

## Comparator K2

The comparator has its switching threshold at 1.5 V at the plus input, and with its output sets the error flipflop if the voltage at capacitor $C_{\text {soft start }}$ is below 1.5 V . The error flipflop, however, will only accept the set pulse if no reset pulse (error) is pending. This prevents a restart of the output as long as an error signal is pending.

## Soft start

The lower of the two voltages at the K 1 plus inputs - compared with the ramp generator voltage - is a measure for the duty cycle at the output. At component turn-on, the voltage at capacitor $C_{\text {soft start }}$ is equal to 0 V . As long as no error exists, the capacitor will be charged to the maximum value of 5 V with a current of $6 \mu \mathrm{~A}$.
In the case of an error, $C_{\text {soft start }}$ is discharged with a current of $2 \mu \mathrm{~A}$. The output, however, is immediately disabled by the error flipflop. Below a charge voltage of 1.5 V , a set signal is pending at the error flipflop and the output is enabled if no reset signal is pending at the same time. As the minimum ramp generator voltage, however, is 1.8 V , the duty cycle at the outputs is actually only increased slowly and continuously after the voltage at $C_{\text {soft start }}$ exceeds 1.8 V .

## Error flipflop

Error signals, routed to the error flipflop reset input, cause an immediate disabling of the output (low), and after elimination of the error, a restart of the component by soft start.

## Comparators K3 (overvoltage), $V_{\text {REF }}$ overcurrent, $V_{S}$ undervoltage

These are error detectors that on error, cause the error flipflop to immediately disable the output. After elimination of the error, the duty cycle is raised again using the soft start. Upon overvoltage, a current is impressed at the inputs of $K 3$ and $K 4$, that can be used to enable an adjustable hysteresis or a holding function.

## Comparator K4 (undervoltage)

Comparator K4 switches with an adjustable hysteresis. The value of the hysteresis is derived from the internal resistance of the external control source and the current impressed internally at the input of $K 4$. In the undervoltage case, the set current flows into the component in the technical direction of current flow.
In the error case (undervoltage), the output is disabled. The component restarts by soft start.

## Comparator K 5 (dynamic current limiter)

K 5 serves to recognize overcurrents at the switching transistor. Both inputs of the comparator are externally accessible. After elimination of the error, the output is enabled with the VCO trigger pulse at the turn-off flipflop. The delay time between occurrence of an error and disabling of the output is only approximately 250 ns .

## Standby input ( ISt )

This input switches with voltage and current hysteresis. The voltage levels for switching from standby to active operation can be set with an external voltage divider between $V_{S}$ standby input - ground.

## Reference voltage ( $V_{\text {REF }}$ )

The reference voltage source is a highly constant source with regard to its temperature behavior. It can be used for the external wiring of the op amp; the error comparators, the ramp generator, or other external components.

## SIPMOS driver output (QSIP)

The output is active high. The duration during which the output is active, can be varied infinitely. The duration of the falling edge at the frequency generator is equal to the minimum duration during which the output is low (dead time).
The output driver is designed as a push-pull stage. The output current is internally limited to the specified values.
A $10 \mathrm{k} \Omega$ resistor is connected between the output and ground. This resistor holds the SIPMOS transistor reliably disabled during standby operation (undervoltage at I St.)
Output QSIP is connected with the supply voltage $V_{\text {Sosip }}$ and with ground via diodes.
The diode connected to $V_{\text {SOSIP }}$ routes the capacitive shift currents from the SIPMOS transistor gate to the filter capacitor at $V_{\text {sosip }}$ during turning on the SMPS supply voltage. The voltage at $V_{\text {SosIP }}$ can reach approximately 2.3 V without the SIPMOS transistor being turned on.
The diode connected to ground connects negative voltages at QSIP to -0.7 V . This provides an unimpeded flow off of capacitive currents occurring during voltage breakdown at the SIPMOS transistor drain connection.
For supply voltages starting at approx. 2 V , the output is active low in the disabled state. The function of the diode connected to $V_{\text {S Q SIP }}$ is then taken over by the pull-down source.

## Maximum ratings

## Supply voltage

Inputs K 1, Op Amp, K 3, K 4, K 5, ISt
Frequency generator (VCO)
Voltage at $R_{\mathrm{T}} / C_{\mathrm{T}}$
$V_{\text {CT }}>6 \mathrm{~V}$
Ramp generator
Voltage at $C_{\mathrm{R}} / R_{\mathrm{R}}$

Reference voltage
Output Op Amp
$V_{\text {Qopamp }}>6 \mathrm{~V}$
Driver output QSIP1)
QSIP clamp diodes at QSIP
$V_{\text {QSIP }}>V_{\text {S }}$ or $V_{\text {QSIP }}<-0.3 \mathrm{~V}$
Soft start
$V_{\text {c softstart }}>6 \mathrm{~V}$
Junction temperature
Storage temperature
Thermal resistance (system-air) (SO-20 L)

|  | Lower limit B | Upper <br> limit A |  |
| :---: | :---: | :---: | :---: |
| $V_{\text {S }}$ | -0.3 | 33 | V |
| $\begin{aligned} & V_{\mathrm{CT}}, V_{\mathrm{RT}} \\ & I_{\mathrm{CT}} \end{aligned}$ | -0.3 | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| $V_{\text {CR }}, V_{\text {RR }}$ | -0.3 | 6 | V |
| $V_{\text {REF }}$ | -0.3 | 6 | V |
| $V_{\text {Qopamp }}$ <br> $I_{\text {Qopamp }}$ | -0.3 | $\begin{aligned} & 6 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| $V_{\text {QSIP }}$ | -0.3 | $V_{\text {S }}$ | V |
| $I_{\text {QSIP }}$ | -10 | 10 | mA |
| $V_{\text {C soft start }}$ | -0.3 | 6 | V |
| $I_{\text {C soft start }}$ |  | 100 | $\mu \mathrm{A}$ |
| $T_{\text {j }}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 90 | K/W |

## Operating range

Supply voltage ${ }^{2}$ )
Driver current at QSIP Take $P_{\text {max }}$ into account!
Frequency generator (VCO)
Ramp generator
Ambient temperature

| $V_{\mathrm{S}}$ | $V_{\mathrm{SON}}$ | 30 | V |
| :--- | :--- | :--- | :--- |
| $I_{\mathrm{QSIP}}$ | -1000 | +300 | mA |
|  |  |  |  |
| $f_{\mathrm{VCO}}$ |  | 300 | kHz |
| $f_{\mathrm{R}}$ |  | 300 | kHz |
| $T_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

[^50]
## Characteristics

$\mathrm{V}_{\text {SON }}{ }^{1}$ ) $<\mathrm{V}_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

|  |  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption without load at $V_{\text {REF }}$ QOP, QSIP | $I_{\text {S }}$ | $\begin{aligned} & C_{T}=1 \mathrm{nF} \\ & \text { frequency } \\ & \text { generator with } \\ & 100 \mathrm{kHz} \end{aligned}$ |  |  | 20 | mA |
| Standby operation | $I_{\text {St }}$ |  |  |  | 2 | mA |
| Hysteresis at $V_{S}$ |  |  |  |  |  |  |
| Turn-on threshold for $V_{\text {s }}$ rising | $V_{\text {SH }}$ | $V_{\text {On-THR }} \geq V_{\text {On-THR }}$ |  | 8.3 | 9.6 | V |
| Turn-off threshold for $V_{\mathrm{S}}$ falling | $V_{\text {SL }}$ |  |  | 7.6 |  | V |
| Reference voltage |  |  |  |  |  |  |
| Voltage | $V_{\text {REF }}$ | $\begin{aligned} & I_{\mathrm{REF}}=1 \mathrm{~mA} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{\mathrm{S}}=15 \mathrm{~V} \end{aligned}$ | 2.475 | 2.5 | 2.525 | V |
| Load current | $-I_{\text {REF }}$ |  | 0 |  | 3 | mA |
| Voltage change | $\Delta V_{\text {REF }}$ | $V_{S} \pm 20 \%$ |  |  | 10 | mV |
| Voltage change | $\Delta V_{\text {REF }}$ | $I_{\text {REF }} \pm 20 \%$ |  |  | 5 | mV |
| Temperature response | $\Delta V_{\text {REF }} / \Delta T$ |  | -0.3 |  | +0.3 | $\mathrm{mV} / \mathrm{K}$ |
| Reponse threshold for $I_{\text {REF }}$ overcurrent | $I_{\text {OV }}$ |  |  | 7 |  | mA |
| Short-circuit current | $I_{\text {Sc }}$ | $V_{\text {REF }}=0 \mathrm{~V}$ |  | 10 |  | mA |

[^51]
## Characteristics

$V_{\text {SoN }}<V_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

|  |  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency generator (VCO) |  |  |  |  |  |  |
| Frequency range | $f_{v c o}$ |  |  |  | 300 | kHz |
| Frequency change | $\Delta f / f o$ | $V_{\text {S }} \pm 20 \%$ |  |  | 1 | \% |
| Tolerance | $\Delta f / f o$ | $\begin{aligned} & C_{\mathrm{T}}=0.2 \mathrm{nF} \\ & R_{\mathrm{T}}=50 \mathrm{k} \Omega \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -5 |  | +5 | \% |
| Charging current for $C_{\mathrm{T}}$ (perm.) |  |  |  |  |  |  |
| = current at pin $R_{\text {T }}$ | $I_{\text {RT }}$ | $I_{\text {RT }}=V_{\text {REF/RT }}$ | 0 |  | 1 | mA |
| Discharging current for $C_{T}$ | $I_{\text {dch }}$ | internally fixed | 2.1 | 3 | 3.9 | mA |
| $\mathrm{C}_{T}$ range |  | $\left.{ }^{1}\right)$ | 0.2 |  | 1000 | nF |
| Upper switching threshold | $V_{u}$ |  |  | 5 |  | V |
| Lower switching threshold | $V_{1}$ |  |  | 2 |  | V |
| Ramp generator |  |  |  |  |  |  |
| Frequency range | $f_{\text {R }}$ |  |  |  | 300 | kHz |
| Maximum voltage at $C_{R}$ | $V_{\text {CRH }}$ |  |  | 5.5 |  | V |
| Minimum voltage at $C_{R}$ | $V_{\text {CRL }}$ |  | 1.7 | 1.8 | 1.9 | V |
| Charging current for $C_{R}$ (perm) $=$ current at pin $R_{\mathrm{R}}$ | $I_{\text {ch }}$ | $\begin{aligned} & V_{R R} \text { approx. } \\ & 0.7 \mathrm{~V} \end{aligned}$ | 0 |  | 3 | mA |
| Discharging current for $C_{R}$ | $I_{\text {dch }}$ | internally fixed | 2.8 | 4 | 5.2 | mA |
| Ratio $I_{\text {RR }} / I_{\text {CR }}$ charge |  | $I_{\mathrm{RR}}=0.5 \mathrm{~mA}$ | 0.95 |  | 1.05 |  |
| Comparator K1 |  |  |  |  |  |  |
| Input current | $I_{\text {IK } 1}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| Turn-off delay time ${ }^{2}$ ) (signal transit time input K 1 to QSIP) |  |  |  |  | 500 | ns |
| Common-mode input voltage range | $V_{\text {IC }}$ |  | 0 |  | 5.5 | V |

[^52]
## Characteristics

$V_{\text {SON }}<V_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

## Operational amplifier

Open-loop voltage gain
Input offset voltage
Input current
Common-mode input voltage range
Output current
Output voltage range
Transition frequency
Transition phase

|  | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $G_{\text {vo }}$ |  | 60 | 80 |  | dB |
| $V_{10}$ | Pin 10 n.c. | -10 |  | +10 | mV |
| $-I_{\text {lop amp }}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| $V_{\text {IC }}$ |  | 0 |  | 4 | V |
| $I_{\text {Qopamp }}$ |  | 0 |  | 2 | mA |
| $V_{\text {Oopamp }}$ | $0 \mathrm{~mA}<I_{\mathrm{o}}<2 \mathrm{~mA}$ | 0.5 |  | 5.5 | V |
| $f_{\top}$ |  |  |  |  | MHz |
| $\varphi_{T}$ |  |  | 120 |  | degrees |
| TC |  | -30 |  | +30 | $\mu \mathrm{V} / \mathrm{K}$ |
| $\mathrm{p} I_{\text {op amp }}$ | $0.5 \mathrm{~V}<V_{0}<5.5 \mathrm{~V}$ |  | 120 |  | $\mu \mathrm{A}$ |
| ${ }_{\text {art }}-I_{\text {ch }}$ |  |  | 6 |  | $\mu \mathrm{A}$ |
| $I_{\text {dch }}$ |  |  | 2 |  | $\mu \mathrm{A}$ |
| $V_{\text {lim }}$ |  |  | 5 |  | V |
| $V_{\text {K2 }}$ |  |  | 1.5 |  | V |
| $-I_{\text {IDYN }}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| $V 10$ |  | -10 |  | +10 | mV |
| $V_{\text {IC }}$ |  | 0 |  | $V_{s}-3$ | V |
| $t$ | Rated load 3 nF at QSIP |  | 250 | 400 | ns |
| $-I_{\text {IK } 4}$ |  |  |  | 0.2 | $\mu \mathrm{A}$ |
| $V_{\text {sw }}$ |  | $\begin{aligned} & V_{\text {REF }} \\ & -20 \mathrm{mV} \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\text {REF }} \\ & +20 \mathrm{mV} \end{aligned}$ | V |
| $I_{\text {Hy } 4 \mathrm{H}}$ |  | 10 | 15 |  | $\mu \mathrm{A}$ |
| $I_{\text {Hy } 4 \mathrm{~L}}$ | $V_{(+\mathrm{K} 4)}>V_{\text {sw }}$ |  |  | 0.1 | $\mu \mathrm{A}$ |
| $t$ |  |  |  | 3 | $\mu \mathrm{S}$ |

Turn-off delay time ${ }^{2}$ )
For footnotes refer to page 666.

## Characteristics

$V_{\text {SON }}<V_{\mathrm{S}}<30 \mathrm{~V} ; T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Overvoltage K3 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Input current | $-I_{\text {IK }}$ |  |  |  | 0.2 | $\mu \mathrm{A}$ |
| Switching voltage | $V_{\text {sw }}$ |  | $\begin{aligned} & V_{\text {REF }} \\ & -20 \mathrm{mV} \end{aligned}$ |  | $\begin{aligned} & V_{\text {REF }} \\ & +20 \mathrm{mV} \end{aligned}$ | V |
| Turn-off delay time ${ }^{2}$ ) | $t$ |  |  |  | 3 | $\mu \mathrm{s}$ |
| Hysteresis current | $-I_{\text {Ну }} \text { H }$ $-I_{\mathrm{Hy} 3 \mathrm{~L}}$ | $\begin{aligned} & V_{(- \text {K } 3)}>V_{\mathrm{sw}} \\ & V_{(-\mathrm{K} 3)}<V_{\mathrm{sw}} \end{aligned}$ | 7 | 10 | $\begin{aligned} & 13 \\ & 0.1 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Output driver QSIP |  |  |  |  |  |  |
| Output voltage high | $V_{\text {OH }}$ | $I_{\text {QSIP }}=-300 \mathrm{~mA}$ | $V_{s}-3$ |  |  | V |
| Output voltage low | $\begin{aligned} & V_{\mathrm{oL}} \\ & V_{\mathrm{oL}} \end{aligned}$ | $\begin{aligned} & I_{\mathrm{QSIP}}=+300 \mathrm{~mA} \\ & I_{\mathrm{QSIP}}=+10 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 1.8 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Output current | $\begin{array}{r} I_{\mathrm{QSIP}} \\ -I_{\mathrm{QSIP}} \end{array}$ | $C_{\text {QSIP }}=10 \mathrm{nF}$ | $\begin{aligned} & 500 \\ & 300 \end{aligned}$ | 700 | 1000 | $\begin{aligned} & \left.\mathrm{mA}^{1}\right) \\ & \mathrm{mA}^{1} \end{aligned}$ |
| Input standby ISt |  |  |  |  |  |  |
| Turn-on threshold for $V_{1 \text { st }}$ rising | $V_{\text {IStH }}$ | $V_{\mathrm{s}}>V_{\text {SoN }}$ | 6.3 | 6.9 | 7.5 | V |
| Turn-off threshold for $V_{1 \text { st }}$ falling | $V_{15 t L}$ |  | 5.6 | 6.2 | 6.8 | V |
| Hysteresis current | $-I_{\mathrm{HyStH}}$ <br> $I_{\mathrm{HyStL}}$ | $\begin{aligned} & V_{1 \mathrm{St}}>V_{1 \mathrm{stH}} \\ & V_{1 \mathrm{st}}<V_{1 \mathrm{stt}} \end{aligned}$ | 18 | 25 | 5 32 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |

[^53]
## Pulse diagram




TDA 4919 G

The TDA 4930 can be applied as a class B stereo amplifier or mono amplifier in bridge configuration for AF signals. In addition, the component is provided with a protective circuitry against overtemperature and overload.

## Features

- Universal application as stereo amplifier or mono amplifier in bridge configuration
- Wide supply voltage range
- Minimum of external components
- Outputs AC and DC short-circuit resistant


## Maximum ratings

Supply voltage
Output peak current Input voltage range Junction temperature Storage temperature range

Thermal resistance (system-case)

| $V_{\mathrm{S}}$ | 32 | V |
| :--- | :--- | :--- |
| $I_{1} ; I_{9 \mathrm{pp}}$ | 2.5 | A |
| $V_{2} ; V_{3} ; V_{7}$ | -0.3 to $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{i}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th Jc }}$ | 6 |  |

## Operating range

Supply voltage
$R_{\mathrm{L}} \geq 8 \Omega$
$R_{\mathrm{L}}=4 \Omega$
Case temperature
$P_{V}=10 \mathrm{~W}$

| $V_{\mathrm{s}}$ | 8 to 26 | V |
| :--- | :--- | :--- |
| $V_{\mathrm{s}}$ | 8 to 22 | V |
| $T_{\mathrm{C}}$ | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=19 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Quiescent current ( $V_{i}=0$ )
Output voltage ( $V_{i}=0$ )
Input resistance ${ }^{1)}$
Output power ( $f=1 \mathrm{kHz}$ )

- stereo operation
$T H D=1 \%$
$T H D=10 \%$
- bridge operation
$T H D=1 \%$
$T H D=10 \%$
Line hum suppression ${ }^{2}$ )
$f_{\mathrm{r}}=100 \mathrm{~Hz} ; V_{\mathrm{r}}=0.5 \mathrm{~V}$
Current consumption
$P_{9}=P_{1}=10 \mathrm{~W} ; f_{\mathrm{j}}=1 \mathrm{kHz}$
Efficiency
$P_{9}=P_{1}=10 \mathrm{~W} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz}$
Total harmonic distortion
$P_{9 / 1}=0.05$ to 6 W
$f_{\mathrm{i}}=40 \mathrm{~Hz}$ to 15 kHz
Cross-talk rejection
$f_{i}=1 \mathrm{kHz} ; P_{9}$ or $P_{1}=10 \mathrm{~W}$
Transmission range ${ }^{3)}$
Disturbance voltage ( $B=30 \mathrm{~Hz}$ to 20 kHz )
in acc. with DIN 45405 referred to input ${ }^{4}$ )
Noise voltage (CCIR filter)
in accordance with DIN 45405
referred to the input ${ }^{4)}$
Difference in transmission measure
$P_{9}=P_{1}=7 \mathrm{~W}$
$f_{\mathrm{i}}=40 \mathrm{~Hz}$ to 20 kHz
Voltage gain stereo
Voltage gain bridge configuration
DC output voltage at
active DC protection
if $S 1 / 9$ is closed; $V_{S} \geq 10 \mathrm{~V}$

|  | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{5}$ | 1 |  | 30 | 60 | mA |
| $V_{\text {a } 9 ; 1}$ | 1 | 9 | 9.5 | 10 | V |
| $\mathrm{R}_{\mathrm{i7} 73}$ | 1 |  | 20 |  | $\mathrm{k} \Omega$ |
| $\mathrm{Pa}_{\mathrm{q} 9 ; 1}$ | 1 | 7 | 8 |  | W |
| $\mathrm{P}_{\mathrm{q} 9 ; 1}$ | 1 | 9 | 10 |  | W |
| $\mathrm{P}_{\mathrm{q} 9 ; 1}$ | 2 | 14 | 16 |  | w |
| $\mathrm{P}_{\mathrm{q} 9 ; 1}$ | 2 | 18 | 20 |  | W |
| $a_{\text {hum }}$ | 1 | 40 | 46 |  | dB |
| $I_{5}$ | 1 |  | 1.5 |  | A |
| $\eta$ | 1 |  | 70 |  | \% |
| THD | 1 |  | 0.2 | 0.5 | \% |
| $a_{\text {cr }}$ | 1 |  | 50 |  | dB |
| $B$ | 1 | 40 | 60 kHz |  |  |
| $V_{\text {d }}$ | 1 |  |  |  | $\mu \mathrm{V}$ |
| $v_{n}$ | 1 |  | 15 |  | $\mu \mathrm{V}_{\text {s }}$ |
| $\Delta G_{V}$ | 1 |  |  | 1 | dB |
| $G_{v}$ | 1 |  | 30 |  | dB |
| $\mathrm{G}_{V}$ | 2 |  | 36 |  | dB |
| $V_{\text {q } 9 ; 1}$ | 2 |  | 0.15 | 0.30 | V |

[^54]
## Circuit description

The IC contains 2 complete amplifiers and can be used for a wide variety of applications with a minimum of external circuitry.
The TDA 4930 can be applied as stereo amplifier or amplifier in bridge configuration for operating voltages ranging between 8 V and 26 V , with speakerload impedance from 1 to $16 \Omega$.
The prestages are differential amplifiers with strong negative feedback. Internal frequency compensation in the driver amplifier limits the gain-bandwidth product to 4.5 MHz .
The power output stages are comprised of quasi PNP transistors (small saturation voltage).
Each power element is equipped with an independent protective circuit, rendering the outputs of the amplifiers AC and DC short-circuit resistant.
A DC protective circuit of the outputs prevents overloading of the loudspeakers, if ground connections become apparent during bridge operations. To avoid overheating, a temperature fuse affecting both amplifiers prevents current supply to the power output stages during inadmissibly high chip temperatures.
As a special economic feature, the negative feedback resistances for $G_{v}=30 \mathrm{~dB}$ and the input voltage reference divider have been integrated.

## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | Output right channel <br> Inverting input right channel <br> (more than $22 \mathrm{k} \Omega$ ) |
| 2 | Non-inverting input right channel |
| 3 | GND |
| 4 | $+V_{\mathrm{S}}$ |
| 5 | GND |
| 6 | Non-inverting input left channel |
| 7 | Line hum suppression right and left channel |
| 8 | Output left channel |
| 9 |  |

## Block diagram



## Test and measurement circuit

## 1. Stereo operation



Test and measurement circuit
2. Bridge operation


## Application circuit

## 1. Stereo operation



## Layout/Plug-in location plan

## Application circuit

2. Bridge operation (only one channel)


## Layout/Plug-in location plan



Quiescent current versus supply voltage


Stereo operation
Output power versus
W supply voltage


Typical operating range of the final transistors adjusted by internal protective circuits

A (SOA = Safe Operating Area)


## Stereo operation

Output power versus
W supply voltage



## Stereo operation

## Total harmonic distortion versus

\%


Stereo operation
Total harmonic distortion
\% versus output power


## Stereo operation

Power dissipation (each channel)
w



## Stereo operation

Efficiency versus output power


Stereo operation
Efficiency versus output
power


## Stereo operation

Power dissipation (each channel)
W



Line hum suppression versus frequency dB


## Stereo operation

Total harmonic distortion \% versus frequency



Cross-talk rejection dB

The TDA 4935 can be applied as a class B stereo amplifier or mono amplifier in bridge configuration for AF signals. In addition, the component is provided with a protective circuitry against overtemperature and overload.

## Features

- Universal application as stereo amplifier or mono amplifier in bridge configuration
- Wide supply voltage range
- Minimum of external components


## Maximum ratings

Supply voltage Output peak current Input voltage range Junction temperature Storage temperature range

Thermal resistance (system-case)

## Operating range

Supply voltage
$R_{\mathrm{L}} \geq 8 \Omega$
$R_{L}=4 \Omega$
Case temperature
$P_{\mathrm{V}}=15 \mathrm{~W}$

| $V_{\mathrm{S}}$ | 32 | V |
| :--- | :--- | :--- |
| $I_{1} ; I_{9}$ | 2.8 | A |
| $V_{2} ; V_{3} ; V_{7}$ | -0.3 to $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th Jc }}$ | 4 |  |
|  | $4 / \mathrm{W}$ |  |

## Characteristics

$V_{\mathrm{s}}=24 \mathrm{~V} ; T_{\mathrm{C}}=25^{\circ} \mathrm{C}$

Quiescent current

$$
V_{i}=0
$$

Output voltage

$$
V_{i}=0
$$

Input resistance ${ }^{1)}$
Output power

$$
f=1 \mathrm{kHz}
$$

- stereo operation

$$
\begin{aligned}
& T H D=1 \% \\
& T H D=10 \%
\end{aligned}
$$

- bridge operation

$$
\begin{aligned}
& T H D=1 \% \\
& T H D=10 \%
\end{aligned}
$$

Line hum suppression ${ }^{\text {2 }}$

$$
f_{\mathrm{R}}=100 \mathrm{~Hz} ; V_{\mathrm{R}}=0.5 \mathrm{~V}
$$

Current consumption

$$
P_{9}=P_{1}=15 \mathrm{~W} ; f_{\mathrm{i}}=1 \mathrm{kHz}
$$

Efficiency

$$
P_{9}=P_{1}=10 \mathrm{~W} ; f_{\mathrm{i}}=1 \mathrm{kHz}
$$

Total harmonic distortion

$$
\begin{aligned}
& P_{9 / 1}=0.05-10 \mathrm{~W} \\
& f_{\mathrm{i}}=40 \mathrm{~Hz} \text { to } 15 \mathrm{kHz}
\end{aligned}
$$

Cross-talk rejection $f_{i}=1 \mathrm{kHz}$; $P_{9}$ or $P_{1}=15 \mathrm{~W}$
Transmission range ${ }^{3)}$
Disturbance voltage ( $\mathrm{B}=30 \mathrm{~Hz}$ to 20 kHz ) $V_{\mathrm{d}}$ in acc. with DIN 45405
referred to input ${ }^{4}$ )
Noise voltage (CCIR filter)
in acc. with DIN 45405
referred to the input ${ }^{4)}$
Difference in transmission measure

$$
P_{9}=P_{1}=10 \mathrm{~W}
$$

$f_{i}=40 \mathrm{~Hz}$ to 20 kHz
Voltage gain
stereo
bridge configuration

$$
G_{V}
$$

|  | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{5}$ | 1 |  | 40 | 80 | mA |
| $V_{\text {q1; }}$ | 1 | 11 | 12 | 13 | V |
| $R_{\mathrm{i} 3 ; 7}$ | 1 |  | 20 |  | $\mathrm{k} \Omega$ |
| $P_{\text {q } 1 ; 9}$ | 1 | 10 | 12 |  | W |
| $P_{\text {a } 1 ; 9}$ | 1 | 13 | 15 |  | W |
| $P_{\text {q } 1 ; 9}$ | 2 | 20 | 24 |  | W |
| $P_{\text {q } 1 ; 9}$ | 2 | 26 | 30 |  | W |
| $a_{\text {hum }}$ | 1 | 40 | 46 |  | dB |
| $I_{5}$ | 1 |  | 1.8 |  | A |
| $\eta$ | 1 |  | 70 |  | \% |
| THD | 1 |  | 0.2 | 0.5 | \% |
| $a_{\text {cr }}$ | 1 |  | 50 |  | dB |
| $B$ $V_{d}$ | 1 | ${ }_{5}^{40 \mathrm{~Hz} \text { to } 60 \mathrm{kHz}}$ |  |  | $\mu \mathrm{V}$ |
| $V_{n}$ | 1 |  | 15 |  | $\mu V_{S}$ |
| $\Delta G_{V}$ | 1 |  |  | 1 | dB |
| $G_{V}$ | 1 |  | 30 |  | dB |
| $\mathrm{G}_{V}$ | 2 |  | 36 |  | dB |

[^55]
## Circuit description

The IC contains 2 complete amplifiers and can be used for a wide variety of applications with a minimum of external circuitry.
The TDA 4935 can be applied as stereo amplifier or amplifier in bridge configuration for operating voltages ranging between 8 V and 26 V .
The prestages are differential amplifiers with strong negative feedback. Internal frequency compensation in the driver amplifier limits the gain-bandwidth product to 4.5 MHz .
The power output stages are comprised of quasi PNP transistors (small saturation voltage).
To avoid overheating, a temperature fuse affecting both amplifiers prevents current supply to the power output stages during inadmissibly high chip temperatures.
As a special economic feature, the negative feedback resistances for $G_{V}=30 \mathrm{~dB}$ and the input voltage reference divider have been integrated.

## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | Output right channel <br> Inverting input right channel <br> (more than $22 \mathrm{k} \Omega$ ) |
| 2 | Non-inverting input right channel |
| 3 | GND |
| 4 | $+V_{\mathrm{S}}$ |
| 5 | GND |
| 6 | Non-inverting input left channel |
| 7 | Line hum suppression right and left channel |
| 8 | Output left channel |
| 9 |  |

## Block diagram



## Test and measurement circuit

## 1. Stereo operation



## Test and measurement circuit

## 2. Bridge operation



## Application circuit

## 1. Stereo operation



## Layout/Plug-in location plan



## Application circuit

## 2. Bridge operation (only one channel)



## Layout/Plug-in location plan




Stereo operation
Output power versus
$W$ supply voltage


## Stereo operation

Total harmonic distortion
\% versus output power



## Stereo operation

Power dissipation (each channel) W versus supply voltage



Stereo operation
Total harmonic distortion \% versus frequency




## Cross-talk rejection

 dB versus frequency

The high gain, controlled video IF amplifier with controlled demodulator includes lowimpedance outputs for the positive and negative video signal, gated control as well as delayed tuner control and an AFC output.

TDA 5400-2: for PNP tuners

## Features

- High degree of integration
- Extensive control range
- High input sensitivity


## Maximum ratings

Supply voltage
Junction temperature
Storage temperature range
Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | 16.5 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 70 | $\mathrm{~K} / \mathrm{W}$ |

## Operational range

Supply voltage
IF frequency
Ambient temperature

| $V$ |  |  |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ |  |  |
| $f_{\mathrm{IF}}$ | 10 to 15.8 <br> $T_{\mathrm{A}}$ | V <br> 0 to 75 <br> 0 |
|  | to 70 | ${ }^{\circ} \mathrm{CHz}$ |

## Characteristics

$V_{\mathrm{S}}=13 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Current consumption
Stabilized reference voltage
Control current for tuner $V_{16}=0.5 V_{13}$
Tuner AGC threshold
Gating pulse voltage pos. gating pulse neg. gating pulse

Input voltage at $G_{\text {max }}$
${ }^{\prime} V_{3}=3 V_{p p}$
AGC range
IF control voltage
$V_{\text {max }}$
$V_{\text {min }}$
AFC output current
AFC switching

$$
\begin{array}{ll}
V_{8}=V_{9} ; R=10 \mathrm{k} \Omega & \text { OFF } \\
V_{8}=V_{9} ; R=\infty & \text { ON }
\end{array}
$$

AFC direction
$d i / d f>0$
$\mathrm{d} / / \mathrm{d} f<0$
Video output voltage (pos.) $R_{L}=\infty$
Sync pulse level
DC voltage $V_{2}=4 \mathrm{~V} ; V_{17 / 18}=0$
Output current to ground through $R$ to plus $V_{3}=7 \mathrm{~V}$

Video output voltage (neg.) ( $R_{\mathrm{L}}=\infty$ )
Sync pulse level
DC voltage ( $V_{2}=4 \mathrm{~V} ; V_{17 / 18}=0$ )
Output current to ground through $R$ to plus $V_{4}=V_{13}$

## Additional application data ${ }^{1}$ )

Input impedance
Output impedance
AFC input impedance
Output resistance
Output resistance
Residual IF (basic frequency)
Video bandwidth ( -3 dB )
Intermodulation ratio with
reference to $f_{\mathrm{CC}}$
(sound-color-beat frequency)

| $I_{13}$ | 60 | mA |
| :--- | :--- | :--- |
| $V_{14 / 12}$ | 6.0 | Vdc |
| $I_{16}$ | 4.0 | mA |
| $V_{15 / 12}$ | 0 to 4 | Vdc |
|  |  |  |
| $V_{1}$ | +3.0 | V |
| $V_{1}$ | -3.0 | V |
| $V_{\text {i17/18 }}$ | $\operatorname{max~} 100$ | HV |
| $\Delta \mathrm{G}$ | 60 | dB |
| $V_{2 / 12}$ | $\min 0$ | Vdc |
| $V_{2 / 12}$ | $\max 4.0$ | Vdc |
| $I_{\mathrm{q} 6}$ | $\pm 1.0$ | mA |
| $V_{8 / 12}$ | $\max 4.0$ | Vdc |
| $V_{8 / 12}$ | 6.0 | Vdc |
| $V_{5 / 12}$ | 4.0 to $V_{13}$ | Vdc |
| $V_{5 / 12}$ | 0 to 1.0 | Vdc |
| $V_{\mathrm{q} 3 \mathrm{pp}}$ | 3.0 | V |
| $V_{3 / 12}$ | 2.0 | Vdc |
| $V_{3 / 12}$ | 5.3 | Vdc |
| $I_{\mathrm{q} 3}$ | -5.0 | mA |
| $I_{\mathrm{q} 3}$ | +2.0 | mA |
| $V_{\mathrm{q} 4 \mathrm{pp}}$ | 3.0 | V |
| $V_{4 / 12}$ | $V_{13}-2.0$ | $V_{13}-5.3$ |
| $V_{4 / 12}$ | -5.0 | Vdc |
| $I_{\mathrm{q} 4}$ | -1.0 | mA |
| $I_{\mathrm{q} 4}$ | +1 |  |


| $Z_{i 17 / 18}$ | $1.8 / 2$ | $\mathrm{k} \Omega / \mathrm{pF}$ |
| :--- | :--- | :--- |
| $Z_{\mathrm{q} 10 / 11}$ | $6.6 / 2$ | $\mathrm{k} \Omega / \mathrm{pF}$ |
| $Z_{\mathrm{i} 8 / 9}$ | 20 | $\mathrm{k} \Omega$ |
| $R_{\mathrm{q} 3}$ | 150 | $\Omega$ |
| $R_{\mathrm{q} 4}$ | 150 | $\Omega$ |
| $V_{3 ;} V_{4}$ | 10 | m |
| $B_{\text {video }}$ | 6.0 | MHz |
| a | 45 | dB |

## Circuit description

The integrated circuit is comprised of a 4-stage controlled AM amplifier, a limiter and mixer for synchronous demodulation of the video signals as well as an FM demodulator to generate positive or negative AFC voltages. In addition, an amplifier for both the positive and negative video output signal is included. The positive video signal together with the positive flyback pulse are used for gated control.


## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | Gating pulse |
| 2 | Time constant AGC |
| 3 | Positive video output |
| 4 | Negative video output |
| 5 | AFC polarity switch |
| 6 | AFC output |
| 7 | White level adjustment |
| 8 | AFC circuit |
| 9 | AFC circuit |
| 10 | Tank circuit |
| 11 | Tank circuit |
| 12 | GND |
| 13 | Supply voltage |
| 14 | Reference voltage |
| 15 | Tuner AGC |
| 16 | Delayed AGC output |
| 17 | Video IF input |
| 18 | Video IF input |

## Block diagram



The monolithically integrated circuit TDA 5660 P is especially suitable as modulator for the 48 to 860 MHz frequency range and is applied e.g. in video recorders, cable converters, TV converter installations, demodulators, video generators, video security systems, amateur TV applications, as well as personal computers.

- Synchronizing level-clamping circuit
- Peak white value gain control
- Continuous adjustment of modulation index for positive and negative modulation
- Dynamic residual carrier setting
- FM sound modulator
- AM sound modulator
- Picture carrier to sound carrier adjustment
- Symmetrical mixer output
- Symmetrical oscillator with own RF ground
- Low radiation
- Superior frequency stability of main oscillator
- Superior frequency stability of sound oscillator
- Internal reference voltage


## Circuit description

Via pin 1, the sound signal is capacitively coupled to the AF input for the FM modulation of the oscillator. An external circuitry sets the preemphasis. This signal is forwarded to a mixer which is influenced by the AM modulation input of pin 16. The picture to sound carrier ratio can be changed by connecting an external voltage to pin 16, which deviates from the internal reference voltage. In case, the sound carrier should not be FM but AM modulated, pin 1 should be connected to pin 2, while the AF signal is capacitively coupled to pin 16. Through an additional external dc voltage at pin 16, the set AM modulation index can be changed by overriding the internally adjusted control voltage for a fixed AM modulation index. At the output of the above described mixer the FM and/or AM modulated sound signal is added to the video signal and mixed with the oscillator signal in the RF mixer. A parallel resonant circuit is connected to the sound carrier oscillator at pin 17, 18. The unloaded $Q$ of the resonant circuit must be $Q=25$ and the parallel resistor $R_{T}=6.8 \mathrm{k} \Omega$ to ensure a picture to sound carrier ratio of 12.5 dB . At the same time, the capacitative and/or inductive reactance for the resonance frequency should have a value of $X_{\mathrm{C}} \approx X_{\mathrm{L}} \approx 800 \Omega$.
The video signal with the negative synchronous level is capacitively connected to pin 10. The internal clamping circuit is referenced to the synchronizing level. Should the video signal change by 6 dB , this change will be compensated by the resonant circuit which is set to the peak white value. At pin 11, the current pulses of the peak white detector are filtered through the capacitor which also determines the control time constant. When pin 12 is connected to ground, the RF carrier switches from negative to positive video modulation.

With the variable resistor of $R=\infty \ldots .0 \Omega$ at pin 12, the modulation depth, beginning with $R=\infty$ and a negative modulation of $m_{D / N}=80 \%$, can be increased to $m_{D / N}=100 \%$ and continued with a positive modulation of $m_{D / P}=100 \%$ down to $m_{D / P}=88 \%$ with $R=0 \Omega$. The internal reference voltage has to be capacitively blocked at pin 2.
The amplifier of the RF oscillator is, available at pins 3-7. The oscillator operates as a symmetrical ECO circuit. The capacitive reactance for the resonance frequency should be $X_{C} \approx 70 \Omega$ between pins 3,4 and 6,7 and $X_{C} \approx 26 \Omega$ between pins 4,6 . In order to set the required residual carrier suppression, pin 9 is used to compensate for any dynamic asymmetry of the RF mixer during high frequencies of $>300 \mathrm{MHz}$. The oscillator chip ground, pin 5, should be connected to ground at the oscillator resonant circuit shielding. Via pin 3 and 7 an external oscillator signal can be injected inductively or capacitively. The peripheral layout of the pc board should be provided with a minimum shielding attenuation of approx. 80 dB between the oscillator pins 3-7 and the modulator outputs 13-15.
For optimum residual carrier suppression, the symmetric mixer outputs at pins 13,15 should be connected to a matched balanced-to-unbalanced broadband transformer with excellent phase precision at 0 and 180 degrees, e.g. a Guanella transformer. The transmission loss should be less than 3 dB . In addition, an LC low pass filter combination is required at the output. The cut-off frequency of the low pass filter combination must exceed the maximum operating frequency.
If the application circuit according to figure 1,2 is used, a multiplication factor V/RF (application) $=$ V/RF (data sheet) 3.9 must be used to convert a $300 \Omega$ symmetrical impe:dance to an asymmetrical impedance of $75 \Omega$ for the stated RF output voltage $V_{q}$ of the type specification in order to ensure a transmission attenuation of 0 dB for the balanced-to-unbalanced mixer.

## Maximum ratings

Supply voltage
Current from pin 2
Voltage at pin 1
Voltage at pin 9
Voltage at pin 10
Capacitance at pin 2
Capacitance at pin 11
Voltage at pin 12
Voltage at pin 13
Voltage at pin 15
Voltage at pin 16
Only the external circuitry shown in application circuits 1 and 2 may be connected to pins $3,4,6,7,17$ and 18
Junction temperature
Storage temperature
Thermal resistance (system-air)

## Operating range

Supply voltage
Video input frequency
Sound input frequency
Output frequency

Ambient temperature
Sound oscillator
Voltage at pin 13, 15

|  | $\min$ | $\max$ |  | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 14.5 | V |  |
| $-I_{2}$ | 0 | 2 | mA | $V_{2}=7$ to 8 V |
| $V_{1}$ | $V_{2}-2$ | $V_{2}+2$ | V | $V_{\mathrm{S}}=9.5$ to 13.5 V |
| $V_{9}$ | -4 | 1 | V |  |
| $V_{10 \mathrm{pp}}$ |  | 1.5 | V | only via C |
|  |  |  |  | (max. $1 \mu \mathrm{~F})$ |
| $C_{2}$ | 0 | 100 | nF |  |
| $\mathrm{C}_{11}$ | 0 | 15 | $\mu \mathrm{~F}$ |  |
| $V_{12}$ | -0.3 | 1.4 | V |  |
| $V_{13}$ | $V_{2}$ | $V_{\mathrm{S}}$ | V |  |
| $V_{15}$ | $V_{2}$ | $V_{\mathrm{S}}$ | V |  |
| $V_{16}$ | $V_{2}-1.5$ | $V_{2}+1.5$ | V | $V_{\mathrm{S}}=9.5$ to 13.5 V |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |

$V_{\mathrm{S}}$
$f_{\mathrm{VIDEO}}$
$f_{\mathrm{AF}}$
$f_{\mathrm{q}}$
$T_{\mathrm{A}}$
$t_{\text {Osc }}$
$V_{13,15}$

| 9.5 | 13.5 | V |
| :--- | :--- | :--- |
| 0 | 5 | MHz |
| 0 | 20 | kHz |
| 48 | 860 | MHz |
|  |  |  |
|  |  |  |
| 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| 4 | 7 | MHz |
| $V_{2}$ | $V_{\mathrm{S}}$ | V |

depending on the oscillator circuitry at pins 3-7

## Characteristics

$V_{\mathrm{S}}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Current consumption
Reference voltage
Oscillator frequency range

Turn-on start-up drift $\quad \Delta f_{\text {OSC }}$

Frequency drift as function of $V_{\mathrm{S}}$

Video input current
at pin 10
Video input voltage
at pin 10
Modulation depth
$V_{\text {VIDEO }}=1 \mathrm{~V} ; \mathrm{f}_{\mathrm{VIDEO}}=$
200 kHz sine signal 200 kHz sine signal
Output impedance
RF output voltage Modulation signal in neg. modulation pin 12 open
Output capacitance
$S$ parameter at pins
3, 4 and 6, 7
RF output phase
RF output voltage
change; adjustment
range
RF output voltage change
RF output voltage change Oscillator interference FM caused by AM modulation and coupling of the modulator output with the oscillator resonant circuit;
$V_{\text {VIDEO pp }}=1 \mathrm{~V}$;
$f_{\text {VIDEO }}=10 \mathrm{kHz}$; sine signal
Ch 40

## Characteristics

$V_{\mathrm{S}}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Intermodulation ratio
Harmonic wave ratio
$a_{M R}$
$a_{H}$

| Harmonic wave ratio <br> Harmonic wave ratio | $a_{\mathrm{H}}$ <br> $a_{\mathrm{H}}$ |
| :--- | :--- |
|  |  |
| Sound carrier ratio |  |$\quad a_{\mathrm{P} / \mathrm{s}}, a_{\mathrm{P}}$.

Amplitude response of $a_{v}$ the video signal

| Residual carrier <br> suppression | $a_{\mathrm{R}}$ |
| :--- | :--- |
| Static mixer balance <br> characteristic | $\Delta V_{13 / 15}$ |
| Dynamic mixer balance <br> characteristics | $V_{13 \mathrm{rms}}$ |
| Stability of set <br> modulation depth | $\Delta m_{\mathrm{D}}$ |
| mod |  |

Stability of set modulation depth Stability of set modulation depth Stability of set modulation depth

## Characteristics

$V_{S}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Stability of set modulation depth Interference product ratio sound in video; sound carrier FM mod. Signal-to-noise ratio in video; sound carrier unmodulated Interference product ratio sound in video sound carrier AM mod. Umweighted FM noise level ratio video in sound; FuBK test picture as video signal
Unweighted FM noise level


Differential phase Period required for peak white detector to reach steady state for full modulation depth with 1 white pulse per half frame with control in steady state
Signal-to-noise ratio of sound oscillator Differential gain
-

## Characteristics

$V_{\mathrm{S}}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Setting time for video signal change from $0 V_{p p}$ to $1.4 V_{p p}$

Setting time for video blanking signal from $100 \%$ white level to $42 \%$ grey level with subsequent rise in grey level to $71 \%$ of video blanking signal (due to decontrol process)
Sound oscillator frequency range

Turn-on start-up drift

Sound oscillator frequency operating voltage

FM mod. harmonic distortion Audio preamplifier input impedance (dyn.); FM operation FM sound modulator, static modulation characteristic

FM sound modulation characteristic (dynamic)
AM sound modulation factor
AM sound modulation harmonic distortion

AM audio preamplifier input impedance
AM sound modulator input voltage

|  | Test conditions | Figure | min | typ | max |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t$ | Video blanking <br> signal content is <br> uniform white level | 1 |  | 120 | 500 | $\mu \mathrm{~s}$ |
| $t$ |  |  |  |  |  |  |

## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | AF input for FM modulation |
| 2 | Internal reference voltage |
| 3 | Symmetrical oscillator input |
| 4 | Symmetrical oscillator output |
| 5 | Oscillator ground |
| 6 | Symmetrical oscillator output |
| 7 | Symmetrical oscillator input |
| 8 | Supply voltage |
| 9 | Dynamic residual carrier adjustment |
| 10 | Video input with clamping |
| 11 | Connection for smoothing capacitor |
|  | for video control loop |
| 12 | Switch for positive and negative modulation |
| 13 | as well as residual carrier control |
| 14 | Symmetrical RF output |
| 15 | Remaining ground of component |
| 16 | Symmetrical RF output |
| 17 | Picture to sound carrier ratio (adjustment and AM sound input) |
| 18 | Sound oscillator symmetrical input for tank circuit |
|  | Sound oscillator symmetrical input for tank circuit |



Test and measurement circuit 1 for FM sound carrier and negative video modulation


Figure 1

## Test and measurement circuit 1 for FM sound carrier and negative video modulation



Figure 1a

Test and measurement circuit 1 for FM sound carrier and negative video modulation


Figure 1b

## Test and measurement circuit 2 for FM sound carrier and negative video modulation



Figure 2

## AM sound modulation measurement



Figure 3

AM sound carrier modulation index versus
AF input voltage at pin 16


Figure 4a

## AM sound carrier modulation index versus

## dc voltage offset at pin 16



Figure 4b

## Measurement circuits



Figure 5


TDA 5660 P Remaining External Circuitry as Fig. 1


Figure 6

Frequency spectrum above the video carrier, measured at clamp $V_{\mathrm{a}}$ with a spectrum analyzer


Figure 7

BT = Video Carrier
FT = Frequency Carrier
TT = Sound Carrier

## Description of the measurement configuration to measure the noise voltage, video in sound



Figure 8

Calibration: A signal of $V_{\mathrm{AF} \mathrm{ms}}=270 \mathrm{mV}$ and $f=0.4 \mathrm{kHz}$, corresponding to a nominal deviation of 30 kHz , is connected to the sound input, and the demodulated AF reference level at the audio measurement device is defined as 0 dB . No video signal is pending.
Measurement: 1) The AF signal is switched off and the FuBK video signal is connected to the video input with $V_{V I D E O \text { pp }}=1 \mathrm{~V}$. The audio level in relation to the reference calibration level is measured as ratio $a_{\mathrm{p} / \mathrm{s}}=20 \log \left(V_{\text {FUBK }}\right) /\left(V_{\text {nominal }}\right)$.
2) AF and video signal are switched off. The noise ratio in relation to the AF reference calibration level is measured as signal-to-noise ratio $a_{s / N}$.

Description of the measurement configuration to measure the oscillator interference FM


Description of the measurement configuration to measure the total harmonic distortion during FM operation of the sound carrier


Figure 10

Description of the measurement configuration to measure the total harmonic distortion during FM operation of the sound carrier


Figure 10a

Description of the measurement configuration to measure the sound and/or noise in video during FM and/or AM sound carrier modulation


Figure 11

Calibration: AF signals are switched off; video signal is pending at the video input; device to measure modulation set at AM is adjusted to video carrier; filter: $300 \mathrm{~Hz} \ldots 200 \mathrm{kHz}$; detector $(P+P) / 2$; resulting modulation index is defined as $m_{v}=0 \mathrm{~dB}$.
Measurement: 1) Measurement of interference product ratio sound in video during FM modulation of the sound carrier: AF signal is connected to FM sound input; video signal is switched off; device to measure modulation is set to AM; filter: $300 \mathrm{~Hz} \ldots 3 \mathrm{kHz}$; detector: $(P+P) / 2$; a ratio of $a_{S / P}=20 \log$ $m_{\mathrm{V} / \mathrm{S}} / \mathrm{mV}$ ) is derived from the resulting modulation index $m_{\mathrm{V} / \mathrm{s}}$.
2) Measurement of interference product ratio sound in video during AM modulation of sound carrier: AF signal is connected to AM sound input; otherwise identical with measurement 1.
3) Measurement of signal-to-noise ratio in video without AM/FM modulation of sound carrier: AF signals are switched off; video signal is switched off; control voltage at pin 11 is clamped to value present during connected video signal; modulation device is set to AM; filter: $300 \mathrm{~Hz} . .3 \mathrm{kHz}$; detector: RMS $\sqrt{2}$; readout in dB to reference level of calibration is $\mathrm{a}_{\mathrm{S} / \mathrm{p}}$.

## Description of the measurement configuration to measure the residual carrier suppression



Adjust Cp in Circuit 1 and Dynamic Residual Carrier Suppression to Suppression Maximum.

Figure 12

Description of the measurement configuration to measure the video amplitude response


Figure 13

## Static modulation characteristic of the FM sound modulator



Figure 14

Description of the measurement configuration to measure the 1.07 MHz moires

$V_{\mathrm{VID} \mathrm{pp}}=250 \mathrm{mV}$ : Frequency carrier level lies below the activation point of the video amplitude control and has been set to provide a ratio of 17 dB with respect to the video carrier.

Figure 15

Modulation index during negative video modulation and/or the voltage at pin 12 versus current at pin 12


Figure 16a

Modulation depth is calculated as $m_{D}=(2 \times m) /(1+m)$ from the modulation index. Prerequisite is a sine-shaped modulation.
$m_{\mathrm{N}}=$ modulation index for negative modulation
$m_{\mathrm{p}}=$ modulation index for positive modulation
If a resistor is connected to ground at pin 12 to adjust modulation depth, the resistor is calculated as $\left.R_{12 / \mathrm{M}}=\left(V_{12 / \mathrm{M}}\right) / I_{12}\right)$.

Modulation index during positive video modulation and/or the voltage at pin 12 versus current at pin 12


Figure 16

Modulation depth is calculated as $m_{D}=(2 \times m) /(1+m)$ from the modulation index. Prerequisite is a sine-shaped modulation.
$m_{\mathrm{N}}=$ modulation index for negative modulation
$m_{\mathrm{P}}=$ modulation index for positive modulation
If a resistor is connected to ground at pin 12 to adjust modulation depth, the resistor is calculated as $\left.R_{12 / \mathrm{M}}=\left(V_{12 / \mathrm{M}}\right) / I_{12}\right)$.

## Picture to sound carrier ratio versus dc voltage offset at pin 16

 unloaded $Q$ factor of resonant circuit $Q_{U}=25, R_{T}=6.8 \mathrm{k} ; f=5.5 \mathrm{MHz}$.The picture to sound carrier ratio of $a_{P / S}=13 \mathrm{~dB}$ was set via the loaded $Q$ factor $Q_{L}$ without external voltage at pin 16.


Figure 17

To adjust the picture to sound carrier ratio, a component was used with a resistance of typ. $11.5 \mathrm{k} \Omega$ at pins $17,18$.
The loaded $Q$ factor of the resonant circuit was derived from the internal resistance $R_{17 / 18}$ connected in parallel with the external resistor $R_{s}$.

Measurement of the sound oscillator FM deviation without preemphasis and deemphasis; $f_{\mathrm{AF}}=1 \mathrm{kHz}$; modulation deviation, sensitivity $\left(\Delta f_{\mathrm{AF}}\right) /\left(\Delta V_{\mathrm{AF}}\right)=0.38 \mathrm{kHz} / \mathrm{mV} ; V_{\mathrm{AF}}=\mathrm{var}$; detector $(P+P) / 2$; AF filter 30 Hz to 20 kHz , measurement in accordance with CCIR $468-2$ DIN 45405; test circuit 1 a.


Figure 18

Measurement of the sound oscillator FM deviation without preemphasis and deemphasis; $f_{\mathrm{AF}}=1 \mathrm{kHz}$; modulation deviation, sensitivity $\left(\Delta f_{\mathrm{AF}}\right) /\left(\Delta V_{\mathrm{AF}}\right)=0.38 \mathrm{kHz} / \mathrm{mV}$; $V_{\mathrm{AF}}=\mathrm{var}$; detector $(P+P) / 2$; AF filter 30 Hz to 20 kHz , measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1a


Figure 18a

Sound oscillator harmonic distortion without preemphasis and deemphasis;
AF signal routed in at pin 1; AF amplitude $=150 \mathrm{mV}_{\text {rms }}$; AF filter 30 Hz to 20 kHz ; detector $(P+P) / 2$; measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1a


Figure 18 b

## Sound oscillator frequency without preemphasis and deemphasis;

AF signal routed in at pin 1; AF amplitude $=150 \mathrm{mV}_{\text {rms }}$; AF filter 30 Hz to 20 kHz ; detector $(P+P) / 2$; measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1a


Figure 18 c

Sound oscillator frequency with pre-/deemphasis;
AF filter 30 Hz to 20 kHz ; measurement in accordance with CCIR 468-2 DIN 45405; test circuit 1; $V_{A F}=1 \mathrm{~V}_{\text {rms }}$


Figure 18d

Description of the measurement configuration to measure the video signal control characteristics and the dynamic signal suppression in video frequencies


Figure 19

Characteristic of the video signal control circuit


Static and dynamic mixer test with respect to balance characteristics based on a typical component


Figure 21

Measurement of the static output impedance


$$
\begin{aligned}
& Z_{15}=\frac{\Delta V_{15}}{\Delta I_{15}} \\
& Z_{13}=\frac{\Delta V_{13}}{\Delta I_{13}}
\end{aligned}
$$



Figure 22

Output circuit S parameter


Typ. output capacity is approx. 1 pF


Figure 23

## Oscillator section S parameter



Figure 24

## Application circuit 1



## Application circuit 2



## Application circuit 3



## Application circuit 4



## Application circuit 5




The monolithically integrated circuit TDA 5660 X is especially suitable as modulator for the 48 to 860 MHz frequency range and is applied e.g. in video recorders, cable converters, TV converter installations, demodulators, video generators, video security systems, amateur TV applications, as well as personal computers.

- Synchronizing level-clamping circuit
- Peak white value gain control
- Continuous adjustment of modulation index for positive and negative modulation
- Dynamic residual carrier setting
- FM sound modulator
(2) Picture carrier to sound carrier adjustment
- Symmetrical mixer output
(3) Symmetrical oscillator with own RF ground
- Low radiation
(3) Superior frequency stability of main oscillator
- Superior frequency stability of sound oscillator
(1) Internal reference voltage


## Circuit description

Via pin 2, the sound signal is capacitively coupled to the AF input for the FM modulation of the oscillator. An external circuitry sets the preemphasis. This signal is forwarded to a mixer. At the output of the mixer the FM modulated sound signal is added to the video signal and mixed with the oscillator signal in the RF mixer. A parallel resonant circuit is connected to the sound carrier oscillator at pin 18, 19. The unloaded $Q$ of the resonant circuit must be $Q=25$ and the parallel resistor $R_{T}=6.8 \mathrm{k} \Omega$ to esnure a picture to sound carrier ratio of 12.5 dB . At the same time, the capacitative and/or inductive reactance for the resonance frequency should have a value of $X_{C} \approx X_{L} \approx 800 \Omega$.
The video signal with the negative synchronous level is capacitively connected to pin 10. The internal clamping circuit is referenced to the synchronizing level. Should the video signal change by 6 dB , this change will be compensated by the resonant circuit which is set to the peak white value. At pin 12, the current pulses of the peak white detector are filtered through the capacitor which also determines the control time constant. When pin 13 is connected to ground, the RF carrier switches from negative to positive video modulation.

With the variable resistor of $R=\infty \ldots .0 \Omega$ at pin 13 the modulation depth, beginning with $R=\infty$ and a negative modulation of $m_{D / N}=80 \%$, can be increased to $m_{D / N}=100 \%$ and continued with a positive modulation of $m_{D / P}=100 \%$ down to $m_{D / P}=88 \%$ with $R=0 \Omega$. The internal reference voltage has to be capacitively blocked at pin 2 .
The amplifier of the RF oscillator is available at pins 4-8. The oscillator operates as a symmetrical ECO circuit. The capacitive reactance for the resonance frequency should be $X_{C} \approx 70 \Omega$ between pins 4,5 and 7,8 and $X_{c} \approx 26 \Omega$ between pins 5, 7 . In order to set the required residual carrier suppression, pin 10 is used to compensate for any dynamic asymmetry of the RF mixer during high frequencies of $>300 \mathrm{MHz}$. The oscillator chip ground, pin 6, should be connected to ground at the oscillator resonant circuit shielding. Via pin 4 and 8 an external oscillator signal can be injected inductively or capacitively. The peripheral layout of the pc board should be provided with a minimum shielding attenuation of approx. 80 dB between the oscillator pins 4-8 and the modulator outputs 14-16.
For optimum residual carrier suppression, the symmetric mixer outputs at pins 14-16 should be connected to a matched balanced-to-unbalanced broadband transformer with excellent phase precision at 0 and 180 degrees, e.g. a Guanella transformer. The transmission loss should be less than 3 dB . In addition, an LC low pass filter combination is required at the output. The cut-off frequency of the low pass filter combination must exceed the maximum operating frequency.
If the application circuit according to figure 1,2 is used, a multiplication factor V/RF (application) $=\mathrm{V} / \mathrm{RF}$ (data sheet) 3.9 must be used to convert a $300 \Omega$ symmetrical impedance to an asymmetrical impedance of $75 \Omega$ for the stated RF output voltage $V_{q}$ of the type specification in order to ensure a transmission attenuation of 0 dB for the balanced-to-unbalanced mixer.

## Maximum ratings

Supply voltage
Current from pin 2
Voltage at pin 1
Voltage at pin 9
Voltage at pin 10

Capacitance at pin 2
Capacitance at pin 11
Voltage at pin 12
Voltage at pin 13
Voltage at pin 15
Voltage at pin 16
Only the external circuitry shown
in application circuits 1 and 2 may be connected to pins $3,4,6,7,17$ and 18
Junction temperature
Storage temperature
Thermal resistance (system-air)

|  | min | max |  | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 14.5 | V |  |
| $-I_{2}$ | 0 | 2 | mA | $V_{2}=7$ to 8 V |
| $V_{1}$ | $V_{2}-2$ | $V_{2}+2$ | V | $V_{\mathrm{S}}=9.5$ to 13.5 V |
| $V_{9}$ | -4 | 1 | V |  |
| $V_{10 \mathrm{pp}}$ |  | 1.5 | V | only via C |
|  |  |  |  | (max. $1 \mu \mathrm{~F})$ |
| $\mathrm{C}_{2}$ | 0 | 100 | nF |  |
| $\mathrm{C}_{11}$ | 0 | 15 | $\mu \mathrm{~F}$ |  |
| $V_{12}$ | -0.3 | 1.4 | V |  |
| $V_{13}$ | $V_{2}$ | $V_{\mathrm{S}}$ | V |  |
| $V_{15}$ | $V_{2}$ | $V_{\mathrm{S}}$ | V |  |
| $V_{16}$ | $V_{2}-1.5$ | $V_{2}+1.5$ | V | $V_{\mathrm{S}}=9.5$ to 13.5 V |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| $T_{\mathrm{J}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| $R_{\text {th SA }}$ |  | 80 | $\mathrm{~K} / \mathrm{W}$ |  |

## Operating range

Supply voltage
Video input frequency
Sound input frequency
Output frequency

Ambient temperature
Sound oscillator
Voltage at pin 13,15

| $v_{s}$ | 9.5 | 13.5 | V |  |
| :---: | :---: | :---: | :---: | :---: |
| $f_{\text {VIDEO }}$ | 0 | 5 | MHz |  |
| $f_{\text {AF }}$ | 0 | 20 | kHz |  |
| $f_{\text {q }}$ | 48 | 860 | MHz | depending on the oscillator circuitry at pins 3-7 |
| $T_{\text {A }}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |
| $f_{\text {OSC }}$ | 4 | 7 | MHz |  |
| $V_{13,15}$ | $V_{2}$ | $v_{\text {s }}$ | V |  |

## Characteristics



## Characteristics

$V_{\mathrm{S}}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Intermodulation ratio
Harmonic wave ratio

Harmonic wave ratio $\quad a_{H}$
Harmonic wave ratio $a_{H}$

| Sound carrier ratio <br> Color picture to sound <br> carrier ratio | $a_{\mathrm{P} / \mathrm{S}}$ <br> $a_{\mathrm{p}}$ |
| :--- | :--- |
| All remaining harmonic <br> waves | $a$ |

Amplitude response of $a_{v}$ the video signal

| Residual carrier suppression | $\mathrm{a}_{\mathrm{R}}$ | With adjustment at pin 9 Ch 30 ...Ch 40 | 1; 12 | 32 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static mixer balance characteristic | $\Delta V_{13 / 15}$ | $V_{9}$ adjusted to $\Delta V_{13 / 15}$ minimum | 21; 23 | -100 | 0 | +100 | mV |
| Dynamic mixer balance characteristics | $V_{13 \mathrm{~ms}}$ | $V_{9}$ adjusted to $V_{13 \mathrm{rms}}$ minimum | 21; 23 |  | 0 | 10 | mV |
| Stability of set modulation depth | $\Delta m_{\text {D }}$ | Video input voltage changes with sine signals $f=0.2 \mathrm{MHz} ; \Delta V_{\text {VIDEO PD }}=1 \mathrm{~V}$ $\pm 3 \mathrm{~dB}$; Ch 30...Ch 40; $\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=$ const. |  |  | 1 | $\pm 2.5$ | \% |
| Stability of set modulation depth | $\Delta m_{\text {D }}$ | $f=48 \ldots 100 \mathrm{MHz}$ | 6 |  | 1 | $\pm 2.5$ | \% |
| Stability of set modulation depth | $\Delta m_{D}$ | $f=100 \ldots 300 \mathrm{MHz}$ | 6 |  | 2 | $\pm 4$ | \% |
| Stability of set modulation depth | $\Delta m_{D}$ | $T_{\text {A }}=0-60^{\circ} \mathrm{C} ; V_{\mathrm{S}}=12 \mathrm{~V}$ | 1 |  | 1 | $\pm 2.5$ | \% |

## Characteristics

$V_{\mathrm{S}}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Stability of set modulation depth Interference product ratio sound in video; sound carrier FM mod. Signal-to-noise ratio in video; sound carrier unmodulated Unweighted FM noise level ratio video in sound; FuBK test picture as video signal Unweighted FM noise level ratio video in sound

Signal-to-noise ratio of sound oscillator Differential gain

Differential phase Period required for peak white detector to reach steady state for full modulation depth with 1 white pulse per half frame with control in steady state

|  | Test conditions | Figure | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta m_{D}$ $\mathrm{a}_{\mathrm{S} / \mathrm{P}}$ | $\begin{aligned} & V_{\mathrm{S}}=9.5-13 ; 5 \mathrm{~V} \\ & T_{\mathrm{A}}=\text { const. } \\ & \text { Ch } 30 \ldots \text { Ch } 40 \end{aligned}$ | 1 $1 ; 11$ | 48 | 1 60 | $\pm 2.5$ | $\%$ $d B$ |
| $a_{N / P}$ | Ch 30...Ch 40 | 1;11 | 48 | 74 |  | dB |
| $a_{\text {P/S }}$ | Ch 39 | 1a; 8 | 48 | 54 |  | dB |
| $a_{\text {P/S }}$ | Ch 39; test picture VU | 2; 8 | 48 | 56 |  | dB |
|  | Ch 39; color bar | 2; 8 | 46 | 52 |  | dB |
|  | Ch 39; uniform red level | 2;8 | 48 | 58 |  | dB |
|  | Ch 39; uniform white level | 2; 8 | 45 | 51 |  | dB |
|  | Ch 39; test pattern | 2; 8 | 48 | 55 |  | dB |
|  | Ch 39; white bar | 2;8 | 46 | 52 |  | dB |
|  | Ch 39; bar | 2; 8 | 45 | 50.8 |  | dB |
|  | Ch 39; 20T/2T | 2;8 | 43 | 49 |  | dB |
|  | Ch 39; 30\% white level | 2;8 | 48 | 58 |  | dB |
|  | Ch 39; 250 kHz | 2; 8 | 46 | 52 |  | dB |
|  | Ch 39; multiburst | 2; 8 | 46 | 53 |  | dB |
|  | Ch 39; ramp | 2; 8 | 44 | 50 |  | dB |
| $a_{S / N}$ |  | 1a; 8 | 48 | 54 |  | dB |
| $G_{\text {dif }}$ | measured with measurement demodulator, video test signals and vector scope | 1 |  |  | 10 | \% |
| $\varphi_{t}$ | $\begin{aligned} & \text { C at } \operatorname{pin} 11=10 \mu \mathrm{~F} ; \\ & I_{\text {leak }} \leq 2 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | 6 | $\begin{aligned} & 15 \\ & 50 \end{aligned}$ | \% $\mu \mathrm{s}$ |

## Characteristics

$V_{S}=11 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Setting time for video signal change from $0 V_{p p}$ to $1.4 V_{p p}$

Setting time for video blanking signal from $100 \%$ white level to $42 \%$ grey level with subsequent rise in grey level to $71 \%$ of video blanking signal (due to decontrol process)
Sound oscillator frequency
range

Turn-on start-up drift

Sound oscillator frequency operating voltage

FM mod. harmonic distortion Audio preamplifier input impedance (dyn.); FM operation FM sound modulator, static modulation characteristic

FM sound modulation characteristic (dynamic)

|  | Test conditions | Figure | min | typ | max |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t$ | Video blanking <br> signal content is <br> uniform white level | 1 |  |  | 120 | 500 |
| $t$ |  |  | $\mu \mathrm{~s}$ |  |  |  |
|  |  |  |  |  |  |  |



## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | GND |
| 2 | AF input for FM modulation |
| 3 | Intenal reference voltage |
| 4 | Symmetrical oscillator input |
| 5 | Symmetrical oscillator output |
| 6 | Oscillator ground |
| 7 | Symmetrical oscillator output |
| 8 | Symmetrical oscillator input |
| 9 | Supply voltage |
| 10 | Dynamic residual carrier adjustment |
| 11 | Video input with clamping |
| 12 | Connection for smoothing capacitor for video control loop |
| 13 | Switch for positive and negative modulation |
|  | as well as for residual carrier control |
| 14 | Symmetrical RF output |
| 15 | GND |
| 16 | Symmetrical RF output |
| 17 | N.C. |
| 18 | Sound oscillator symmetrical input for tank circuit |
| 19 | Sound oscillator symmetrical input for tank circuit |
| 20 | N.C. |

Measurement circuit


## Video IF section

Controlled AM broadband amplifier with synchronous demodulator, video amplifier, VTR input and output, and AGC voltage generation for the video IF amplifier and tuner.

## Quasi-parallel sound section

Controlled AM broadband amplifier with quadrature demodulator, sound carrier output, and internal AGC voltage generation.
The TDA 5830-2 is especially suitable for application with black and white or color television receivers and/or VTR systems with PNP/MOS tuners for TV standards with negative video modulation and FM sound.

## Circuit description

The video IF section is comprised of a 4-stage controllable AM amplifier, a limiter, and a mixer for the synchronous demodulation of video signals as well as an amplifier for the positive video output signal.
The positive video signal is used for gated control. In addition, the IC includes a standard VTR connection via an external transistor. The delayed tuner AGC is generated by a threshold amplifier driven by the control voltage.
The quasi-parallel sound section also includes a 4-stage AM amplifier, a limiter, and a mixer for the quadrature demodulation of the 1st sound IF with subsequent sound carrier output for the 2 nd sound IF. The control voltage is generated by a peak value rectifier from the 1 st sound IF signal.

## Maximum ratings

Supply voltage
Max. dc voltage
Max. dc voltage
Max. dc current
Max. dc voltage
Max. dc voltage
Max. dc current
Max. dc current
Max. dc voltage
Max. dc voltage
Max. dc voltage
Max. dc voltage
Max. dc current
Junction temperature
Storage temperature range
Thermal resistance (system-air)

## Operating range

Supply voltage
IF frequency
Ambient temperature

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{1}$ |  | 13 | V |
| $V_{2,3}$ | $V_{5}$ | $V_{1}$ | V |
| $V_{4}$ | 0 | $V_{1}$ | V |
| $I_{5}$ | -2 | 2 | mA |
| $V_{6,7}$ | $V_{5}$ | $V_{1}$ | V |
| $V_{8,9}$ | 0 | $V_{1}$ | V |
| $I_{10}$ | -1 | 3 | mA |
| $-I_{11}$ | -1 | 3 | mA |
| $V_{12}$ | -10 | $V_{1}$ | V |
| $V_{13,14}$ | 0 | $V_{1}$ | V |
| $V_{15,16}$ | 0 | $V_{1}$ | V |
| $V_{18,19,20}$ | 0 | $V_{1}$ | V |
| $I_{21}$ | -1 | 2 | mA |
| $T_{\mathbf{j}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  |  |  |
|  |  | 55 | $\mathrm{~K} / \mathrm{W}$ |


| $V_{\mathrm{S}}$ | 10.5 | 12.6 | V |
| :--- | :--- | :--- | :--- |
| $f_{\mathrm{IF}}$ | 15 | 75 | MHz |
| $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Current consumption
Stab. reference voltage

## Video IF

Control current for tuner Tuner AGC threshold Gating pulse voltage

Input voltage at $G_{\text {max }}$
AGC range
IF control voltage
Video output voltage
Sync pulse level
DC voltage
$V_{13}=4 \mathrm{~V} ; V_{15 / 16}=0 \mathrm{~V}$
Output current
VTR output voltage (neg.)
Sync pulse level
DC voltage
$V_{13} \leq 5 \mathrm{~V} ; V_{15 / 16}=0 \mathrm{~V}$
DC voltage $V_{13}=8 \mathrm{~V}$
Output current
Video amplifier
(VTR playback)

|  | Test conditions | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{1}$ |  |  | 95 |  | mA |
| $V_{5 / 22}$ |  |  | 6.7 | 7.0 | V |


| $I_{14}$ |  |  | 4.5 |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{4 / 22}$ |  | 0 |  | 4.0 | V |
| $V_{12}$ | pos. gating pulse | 4.0 |  | $V_{1}$ | V |
| $V_{12}$ | neg. gate pulse | -10 |  | -4.0 | $v$ |
| $V_{\text {i15/16 }}$ | $V_{11 \mathrm{pp}}=3 \mathrm{~V}$ |  | 30 | 60 | $\mu \mathrm{V}$ |
| $\Delta \mathrm{G}$ |  |  | 60 |  | dB |
| $V_{13 / 22}$ | $\mathrm{G}_{\text {max }}$ | 0 |  |  | V |
| $V_{13 / 22}$ | $G_{\text {min }}$ |  |  | 4.0 | V |
| $V_{\text {q11 pp }}$ | $R_{\text {L }}=\infty$ |  | 3.0 |  | V |
| $V_{11 / 22}$ |  |  | 2.0 |  | V |
| $V_{11 / 22}$ |  |  | 5.3 |  | V |
| $I_{\text {q11 }}$ | to ground via $R$ |  | -5.0 |  | mA |
| $I_{\text {a } 11}$ | to plus $V_{11}=7 \mathrm{~V}$ |  | +2.0 |  | mA |
| $V_{\text {q10 pp }}$ | VTR record. $R_{L}=\infty$ |  |  |  | V |
| $V_{10 / 22}$ | VTR record. $R_{L}=\infty$ |  | $V_{1}-1.6$ |  | V |
| $V_{10 / 22}$ | VTR recording |  | $V_{1}-3.8$ |  | V |
| $V_{10 / 22}$ | VTR playback |  | $V_{1}-0.9$ |  | V |
| $I_{\text {a } 10}$ | to ground via R |  | $-5.0$ |  | mA |
| $I_{\text {q } 10}$ | to plus $V_{10}=V_{1}$ |  | +1.0 |  | mA |
| $V_{\text {video }}$ | $V=V_{11} / V_{9} ;$ |  | 3.0 |  |  |
|  | $V_{9 \mathrm{pp}}=1 \mathrm{~V}$ |  |  |  |  |

## Quasi-parallel sound

Sound carrier output voltage
Input voltage at $G_{\text {max }}$
AGC range
Signal-to-noise-ratio
White/staircase signal
Black pịcture

## Test conditions

Video carrier/sound carrier Modulation frequency
Frequency deviation
IF input voltage

| $V_{21}$ | $V_{\mathrm{ivc}}=1 \mathrm{mV}$ | 10 |  | 100 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{\text {isc }}=300 \mu \mathrm{~V}$ |  |  |  |  |
| $\begin{aligned} & V_{i 18 / 19} \\ & \Delta G \end{aligned}$ | $V_{21}=V_{21}-3 \mathrm{~dB}$ |  | 50 |  | $\mu \mathrm{V}$ |
|  | $V_{21}=V_{21} \pm 3 \mathrm{~dB}$ |  | 60 |  | dB |
|  | IEC 468 |  |  |  |  |
|  | Peak weighting |  | 61 |  | dB |
|  |  |  | 66 |  | dB |

\(\left|\begin{array}{|l|l}10 <br>
1 <br>
50 <br>

20\end{array}\right| \quad |\)| dB |
| :--- |
| kHz |
| kHz |
| mV |

## Characteristics



## Alignment procedures

a) Video IF

At a video carrier input level of $V_{15 / 16 \mathrm{rms}}=10 \mathrm{mV}$ and a superimposed AGC voltage of $V_{13}=3 \mathrm{~V}$, the demodulator tank circuit is preliminary aligned so that the demodulated video signal $V_{11 \text { pp }}$ reaches its maximum output level at the positive video output. Any suitable video test signal can be used for modulation. Subsequently, the AGC voltage $V_{13}$ is reduced until the video signal equals approx. 3 V (peak-to-peak). By fine-aligning the dernodulator tank circuit, the maximum output level of the video signal is reached. The flat response characteristic of the demodulator ensures a non-critical alignment procedure.
b) QPS

At an input signal of $V_{18 / 19 \mathrm{rms}}=10 \mathrm{mV}$, the demodulator tank circuit is preliminarily aligned until a max. AM suppression of the demodulated video signal $V_{21}$ is reached at the sound carrier output. A video signal critical for the sound-interference ratio should be used for modulation (white/staircase, FuBK). Subsequent fine-aligning is performed by measuring the sound-interference ratio at the output of a FM demodulator and fine-aligning the demodulator tank circuit for a max. interference ratio. If several sound carriers are used in a device, the sound carrier with the lowest level should be used for alignment purposes.

## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | Supply voltage |
| 2 | Demodulator tank circuit QPS |
| 3 | Demodulator tank circuit QPS |
| 4 | Tuner AGC threshold |
| 5 | Reference voltage |
| 6 | Demodulator tank circuit video IF |
| 7 | Demodulator tank circuit video IF |
| 8 | White level setting |
| 9 | VTR input |
| 10 | VTR output |
| 11 | Video output |
| 12 | Gating pulse input |
| 13 | AGC time constant video IF |
| 14 | Delayed tuner AGC |
| 15 | Video IF input |
| 16 | Video IF input |
| 17 | GND |
| 18 | QPS IF input |
| 19 | QPS IF input |
| 20 | AGC time constant QPS |
| 21 | Sound carrier output |
| 22 | GND |

Block diagram


## Measurement circuit




## Demodulator tank circuit QPS



## Tuner AGC threshold and output



## Reference voltage



## Demodulator tank circuit video IF



## Positive video output



## AGC time constant video IF



Pos. Video

## Gating pulse input



IF input video IF
IF input QPS


VTR interface


From Demodulator

AGC time constant QPS


Sound carrier output QPS


## AGC time constant QPS



## Measurement configuration


(SAW 351 D)
(SAW 361 S)
Test signal: $f_{\mathrm{vC}}=38.9 \mathrm{MHz}$ with test signal modulated with $10 \%$ residual carrier; sound carrier -13 dB (transmitter side)

Intermodulation


$$
a_{I M}=20 \log \frac{V_{\text {video }(f-1 M H z)}}{\left.V_{\text {video }(f-f s c}-f \mathrm{fC}\right)}
$$

The $50 \%$ IRE signal with $\pm 50 \%$ IRE color carrier corresponds to Cyan with $75 \%$ color saturation.

## Video IF section

Controlled AM broadband amplifier with synchronous demodulator, video amplifier, and AGC voltage generation for the video IF amplifier and tuner.

## Quasi-parallel sound section

Controlled AM broadband amplifier with quadrature demodulator, sound carrier output, internal AGC voltage generation, and an AFC section which can be disabled.
The TDA 5835 is especially suitable for application with black and white or color television receivers and/or VTR systems with PNP/MOS tuners for TV standards with negative video modulation and FM sound.

## Circuit description

The video IF section is comprised of a 4-stage controllable AM amplifier, a limiter, and a mixer for the synchronous demodulation of video signals as well as an amplifier for the positive video output signal. The positive signal is used for gated control and a threshold amplifier to derive the delayed tuner AGC from the AGC voltage.
The quasi-parallel sound section also includes a 4 -stage AM amplifier, a limiter, and a mixer for the quadrature demodulation of the 1st sound IF with subsequent sound carrier output for the 1 st sound IF. The control voltage is generated by a peak value rectifier from the 2 nd sound IF signal. The quasi-parallel sound also drives the AFC section.

## Maximum ratings

Supply voltage
Max. dc voltage
Max. dc voltage
Max. dc voltage
Max. dc voltage
Max. dc current
Max. dc voltage
Max. dc current
Max. dc voltage
Max. dc voltage
Max. dc voltage
Max. dc voltage
Max. dc current
Junction temperature Storage temperature range

Thermal resistance (system-air)

## Operating range

Supply voltage IF frequency Ambient temperature

|  |  |  |  |
| :--- | :--- | :--- | :--- |
|  | min | max |  |
| $V_{1}$ |  | 13 | V |
| $V_{2,3}$ | $V_{8}$ | $V_{1}$ | V |
| $V_{4}$ | 0 | $V_{1}$ | V |
| $V_{5,6}$ | $V_{8}$ | $V_{1}$ | V |
| $V_{7}$ | 0 | $V_{1}$ | V |
| $I_{8}$ | -2 | 2 | mA |
| $V_{9,10}$ | $V_{8}$ | $V_{1}$ | V |
| $-I_{11}$ | -1 | 3 | mA |
| $V_{12}$ | -10 | $V_{1}$ | V |
| $V_{13,14,15}$ | 0 | $V_{1}$ | V |
| $V_{16,18}$ | 0 | $V_{1}$ | V |
| $V_{19,20}$ | 0 | $V_{1}$ | V |
| $I_{21}$ | -1 | 2 | mA |
| $T_{\mathbf{j}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $I_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  |  |  |


| $V_{\mathrm{S}}$ | 10.5 | 12.6 | V |
| :--- | :--- | :--- | :--- |
| $f_{\mathrm{IF}}$ | 15 | 75 | MHZ |
| $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{S}=12 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Current consumption
Stab. reference voltage

## Video IF

Control current for tuner
Tuner AGC threshold
Gating pulse voltage
Input voltage at $G_{\max }$
AGC range
IF control voltage
Video output voltage
Sync pulse level
DC voltage
$V_{13}=4 \mathrm{~V} ; V_{15 / 16}=0 \mathrm{~V}$
Output current
AFC output current
AFC OFF
ON
Quasi-parallel sound
Sound carrier output voltage
Input voltage at $G_{\max }$
AGC range
Signal-to-noise-ratio White/staircase signal Black picture

## Test conditions

Video carrier/sound carrier Modulation frequency
Frequency deviation IF input voltage

| $V_{\text {q } 21}$ | $\begin{aligned} & V_{\text {iPC }}=1 \mathrm{mV} \\ & V_{i S C}=300 \mu V \end{aligned}$ | 10 |  |  | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {i18/19 }}$ | $V_{21}=V_{21}-3 \mathrm{~dB}$ |  | 50 | 100 | $\mu \mathrm{V}$ |
| $\Delta \mathrm{G}$ | $V_{21}=V_{21} \pm 3 \mathrm{~dB}$ |  | 60 |  | dB |
|  | IEC 468 |  |  |  |  |
|  | peak weighting |  | 61 |  | dB |
|  |  |  | 66 |  | dB |


|  | Test conditions | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{1}$ |  |  | 102 | 134 | mA |
| $V_{9 / 22}$ |  |  | 6.7 | 7.0 | V |


| $I_{14}$ |  |  | 4.5 |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{7 / 22}$ |  | 0 |  | 4.0 | V |
| $V_{12}$ | pos. gating pulse | 4.0 |  | $V_{1}$ | V |
| $V_{12}$ | neg. gating pulse | -10 |  | -4.0 | V |
| $V_{i 15 / 16}$ | $V_{11 \mathrm{pp}}=3 \mathrm{~V}$ |  | 30 | 60 | $\mu \mathrm{V}$ |
| $\Delta \mathrm{G}$ |  |  | 60 |  | dB |
| $V_{13 / 22}$ | $\mathrm{G}_{\text {max }}$ | 0 |  |  | V |
| $V_{13 / 22}$ | $\mathrm{G}_{\text {min }}$ |  |  | 4.0 | V |
| $V_{\text {q11 }}{ }^{\text {pp }}$ | $R_{L}=\infty$ |  | 3.0 |  | V |
| $V_{11 / 22}$ |  |  | 2.0 |  | V |
| $V_{11 / 22}$ |  |  | 5.3 |  | V |
| $I_{\text {q } 11}$ | to ground via $R$ |  | -5.0 |  | mA |
| $I_{\text {a } 11}$ | to plus $V_{11}=7 \mathrm{~V}$ |  | +2.0 |  | mA |
| $I_{\text {q } 4}$ | $\mathrm{di} / \mathrm{df}<0$ |  | $\pm 1$ |  | mA |
| $V_{5 / 22}$ | $V_{5}=V_{6} ; R=10 \mathrm{k} \Omega$ | 0 |  | 4.0 | V |
| $V_{5 / 22}$ | $V_{5}=V_{6} ; R=\infty$ |  | 6.0 |  | V |

## Characteristics

| $V_{\mathrm{S}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Test conditions | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Design-related characteristics |  |  |  |  |  |  |
| Input impedance | $Z_{\text {i } 15 / 16}$ |  |  | 1.8/2 |  | k $\Omega / \mathrm{pF}$ |
|  | $Z_{\text {i } 18 / 19}$ |  |  | 1.8/2 |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
| Output impedance | $Z_{\text {q2/3 }}$ |  |  | 6.6/2 |  | k $\Omega / \mathrm{pF}$ |
|  | $\mathbf{Z}_{\mathrm{q} 9 / 10}$ |  |  | 6.6/2 |  | $\mathrm{k} \Omega / \mathrm{pF}$ |
|  | $Z_{\text {q } 5 / 6}$ |  |  | 20 |  |  |
| Output resistance | $\mathrm{R}_{\mathrm{q} 11}$ |  |  | 150 |  | $\Omega$ |
| Residual IF (fundamental wave) | $V_{11}$ |  |  | 10 |  | mV |
| Video bandwidth ( -3 dB ) | $B_{\text {video }}$ |  |  | 6.0 |  |  |
| Intermodulation ratio | $\alpha_{1 M}$ | sound color |  | 50 |  |  |
| with reference to $f_{\text {cc }}$ |  | interference |  |  |  |  |
| Output resistance | $\mathrm{R}_{\mathrm{q} 21}$ |  |  | 200 |  | $\Omega$ |
| IF control voltage | $V_{20 / 22}$ | $\mathrm{G}_{\text {max }}$ | 0 |  |  | V |
|  | $V_{20122}$ | $\mathrm{G}_{\text {min }}$ |  |  | 4 | V |

## Alignment procedures

a) Video IF

At a video carrier input level of $V_{15 / 16 \mathrm{rms}}=10 \mathrm{mV}$ and a superimposed AGC voltage of $V_{13}=3 \mathrm{~V}$, the demodulator tank circuit is preliminarily aligned so that the demodulated video signal $V_{11 \mathrm{pp}}$ reaches its maximum output level at the positive video output. Any suitable video test signal can be used for modulation. Subsequently, the AGC voltage $V_{13}$ is reduced until the video signal equals approx. 3 V (peak-to-peak). By fine-aligning the demodulator tank circuit, the maximum output level of the video signal is reached.
The flat response characteristic of the demodulator ensures a non-critical alignment procedure.
b) QPS

At an input signal of $V_{18 / 19 \mathrm{~ms}}=10 \mathrm{mV}$ the demodulator tank circuit is preliminarily aligned until a max. AM suppression of the demodulated video signal $V_{21}$ is reached at the sound carrier output. A video signal critical for the sound-interference ratio should be used for modulation (white/staircase, FuBK). Subsequent fine-aligning is performed by measuring the sound-interference ratio at the output of a FM demodulator and fine-aligning the demodulator tank circuit for a max. interference ratio. If several sound carriers are used in a device, the sound carrier with the lowest level should be used for alignment purposes.

## Pin description

| Pin | Function |
| ---: | :--- |
| 1 | Supply voltage |
| 2 | Demodulator tank circuit QPS |
| 3 | Demodulator tank circuit QPS |
| 4 | Push-pull current output AFC |
| 5 | Demodulator tank circuit AFC |
| 6 | Demodulator tank circuit AFC and switch-off |
| 7 | Tuner AGC threshold |
| 8 | Reference voltage |
| 9 | Demodulator tank circuit video IF |
| 10 | Demodulator tank circuit video IF |
| 11 | Video output |
| 12 | Gating pulse input |
| 13 | AGC time constant video IF |
| 14 | Delayed tuner AGC |
| 15 | Video IF input |
| 16 | Video IF input |
| 17 | GND |
| 18 | QPS IF input |
| 19 | QPS IF input |
| 20 | AGC time constant QPS |
| 21 | Sound carrier output |
| 22 | GND |

## Block diagram



## Measurement circuit



## Application circuit



## Demodulator tank circuit QPS



## Demodulator tank circuit AFC



## Tuner AGC threshold and output



Reference voltage


## Demodulator tank circuit video IF



## Positive video output



## Gating pulse input



AGC time constant video IF


Pos. Video

IF input video IF
IF input QPS


AGC time constant QPS


## Sound carrier output QPS



## Pos. video output



## Measurement configuration



Test signal: $f_{v C}=38.9 \mathrm{MHz}$ with test signal modulated with $10 \%$ residual carrier; sound carrier -13 dB (transmitter side)


Intermodulation ratio: $a_{1 \mathrm{M}}=20 \log \frac{V_{\text {video }(f=1 \mathrm{MHz})}}{V_{\text {video }\left(f=f_{\mathrm{SC}}-f \mathrm{CC}\right)}}$

The $50 \%$ IRE signal with $\pm 50 \%$ IRE color carrier corresponds to Cyan with $75 \%$ color saturation.

The TDA 5850 is a switchable video amplifier with connections for the French and IEC VCR standards.

## Features

- Standard connection for VCR (CCIR) and Peri TV sets
- Input clamping
- Positive and negative video outputs


## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 16.5 | V |
| :--- | :--- | :--- | :--- |
| Junction temperature | $T_{\mathrm{J}}$ | 150 |  |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  | ${ }^{\circ} \mathrm{C}$ |  |  |
| Thermal resistance (system-air) | $R_{\text {th }}$ | 70 | KA |

## Operating range

Supply voltage range
Video bandwidth
Ambient temperature range

| $V_{\mathrm{S}}$ | 10 to 15.8 | V |
| :--- | :--- | :--- |
| $B_{\text {video }}$ | 6 | MHz |
| $T_{\text {amb }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics $\left(V_{\mathrm{s}}=13 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

Current consumption (pin 2 open)
Switch input VCR recording
Switch input VCR playback
Switch input $V_{3 / 1}=15 \mathrm{~V}$
Video output voltage pos.
( $\mathrm{V}_{3}=1.2 \mathrm{~V} ; \mathrm{V}_{8 \mathrm{pp}}=3 \mathrm{~V}$ )
Video output voltage pos.
$\left(V_{3} \geqq 3 \mathrm{~V} ; \mathrm{V}_{4}=1 \mathrm{~V}_{\mathrm{pp}}\right)$
Sync pulse level
Output current (to ground)
Output current (to + )
Output resistance
Video output voltage neg.
$\left(V_{3}=1.2 \mathrm{~V} ; V_{8}=3 \mathrm{~V}_{\mathrm{pp}}\right)$
Video output voltage neg.
$\left(V_{3} \geqq 3 \mathrm{~V} ; \mathrm{V}_{4}=1 \mathrm{~V}_{\mathrm{pp}}\right)$
Sync pulse level
Output current (to ground)
Output current (to + )
Output resistance
Video output voltage pos.
( $V_{8 \mathrm{pp}}=3 \mathrm{~V} ; R_{2 / 1}=75 \Omega$ )
Sync pulse level
( $R_{2 / 1}=75 \Omega$ )
Output current (to ground)
Output current (to + )
Output resistance
Video input current ( $V_{8 \mathrm{pp}}=3 \mathrm{~V}$ )
Video input current ( $V_{4 \mathrm{pp}}=1 \mathrm{~V}$ )
Video gain ( $V_{8 \mathrm{pp}}=3 \mathrm{~V} ; R_{2 / 1}=75 \Omega$ )
Video gain ( $V_{8 \mathrm{pp}}=3 \mathrm{~V} ; V_{3}=1.2 \mathrm{~V}$ )
Video gain ( $V_{8 \mathrm{pp}}=3 \mathrm{~V} ; V_{3}=1.2 \mathrm{~V}$ )
Video gain ( $V_{4 \mathrm{pp}}=1 \mathrm{~V} ; V_{3} \geqq 3 \mathrm{~V}$ )
Video gain ( $V_{4 \mathrm{pp}}=1 \mathrm{~V} ; \mathrm{V}_{3} \geqq 3 \mathrm{~V}$ )
Video bandwidth ( -3 dB )
Cross talk rejection referred to $V_{5 \text { pp }}=3 \mathrm{~V}$
( $f=50 \mathrm{~Hz} \ldots 6.0 \mathrm{MHz} ; \mathrm{V}_{3}=1.2 \mathrm{~V} ; \mathrm{V}_{4 \mathrm{pp}}=1 \mathrm{~V}$ )


Block diagram, test circuit and application circuit


Playback/ recording
VCR switch over

## Preliminary data

Bipolar circuit
The controlled AM broadband amplifier includes a PLL synchronous demodulator, a video amplifier as well as a control voltage generation for the IF amplifier and tuner.

TDA 6000: for PNP tuner

## Features

- True synchronous demodulation
- Large control range
- High input sensitivity
- Very low luma-chroma crosstalk
- Positive and negative video signal
- Extremely low differential phase and gain errors
- Reduced phase errors for chroma processing


## Maximum ratings

Supply voltage
Junction temperature Storage temperature range

Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | 16.5 | V |
| :--- | :--- | :--- |
| $T_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 70 | $\mathrm{~K} / \mathrm{W}$ |

## Operating range

Supply voltage range
IF frequency
Ambient temperature range

| $V_{\mathrm{S}}$ | 10.5 to 15.8 | V |
| :--- | :--- | :--- |
| $f_{\mathrm{IF}}$ | 60 | MHz |
| $T_{\text {amb }}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

Characteristics $\left(V_{\mathrm{s}}=13 \mathrm{~V} ; T_{\mathrm{amb}}=25^{\circ} \mathrm{C}\right)$

Current consumption
Stab. reference voltage
Control current for tuner
( $V_{14}=0.5 V_{11}$ )
Tuner AGC threshold
Gating pulse voltage
pos. gating pulse
neg. gating pulse
Input voltage at $G_{\text {max }}$
$\left(V_{3 \mathrm{pp}}=3 \mathrm{~V}\right)$
AGC range
Video output voltage (pos.)
( $R_{\mathrm{L}}=\infty$ )
Sync pulse level
DC voltage
( $V_{2}=4 \mathrm{~V} ; V_{15 / 16}=0$ )
Output current
to ground across $R$
to plus $V_{3}=7 \mathrm{~V}$
Video output voltage (neg.)
( $R_{\mathrm{L}}=\infty$ )
Sync pulse level
DC voltage
( $V_{2}=4 \mathrm{~V} ; V_{15 / 16}=0 \mathrm{~V}$ )
Output current
to ground across $R$
to plus $V_{4}=V_{11}$
IF control voltage $G_{\text {max }}$
$G_{\text {min }}$

## Additional application data

Input impedance
Output impedance
Output resistance
Output resistance
Residual IF (basic frequency)
Video bandwidth ( -3 dB )
Intermodulation ratio with
reference to $f_{\mathrm{FT}}(1.07 \mathrm{MHz})$

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{11}$ |  | 70 |  | mA |
| $V_{12}$ |  | 6.0 |  | Vdc |
| $I_{14}$ |  | 4.0 |  | mA |
| $V_{13 / 1}$ | 0 |  | 4.0 | Vdc |
| $V_{1}$ |  | +3.0 |  | V |
| $V_{1}$ |  | -3.0 |  | V |
| $V_{115 / 16}$ |  |  | 100 | $\mu \mathrm{V}$ |
| $v$ |  | 60 |  | dB |
| $V_{\text {q3pp }}$ |  | 3.0 |  | V |
| $V_{\text {q3 }}$ |  | 2.0 |  | Vdc |
| $V_{3 / 1}$ |  | 5.3 |  | Vdc |
| $I_{\text {q }}$ |  | -5.0 |  | mA |
| $I_{\text {q }}$ |  | +2.0 |  | mA |
| $V_{\text {q4pp }}$ |  | 3.0 |  | V |
| $V_{4 / 10}$ |  | $v_{11}-2.0$ |  | Vdc |
| $V_{4 / 10}$ |  | $v_{11}-5.3$ |  | Vdc |
|  |  | -5.0 |  | mA |
| $I_{\text {q } 4}$ |  | +1.0 |  | mA |
| $V_{2 / 10}$ | 0 |  |  | Vdc |
| $V_{2 / 10}$ |  |  | 4.0 | Vdc |


| $Z_{\text {i15/16 }}$ | 1.8/2 | k $\Omega$ /pF |
| :---: | :---: | :---: |
| $Z_{\text {q } 8 / 9}$ | 6.6/2 | k $\Omega$ /pF |
| $\mathrm{R}_{\mathrm{q} 3}$ | 150 |  |
| $R_{\text {q } 4}$ | 150 | $\Omega$ |
| $V_{3} ; V_{4}$ | 10 | mV |
| $B_{\text {video }}$ | 6.0 | MHz |
| a | 45 | dB |

## Circuit description

This integrated circuit consists of a 4-stage controlled gain AM amplifier and a PLL circuit for video carrier regeneration. The synchronous demodulator features very low intermodulation distortion between video IF and color carrier ( 1.1 MHz or 920 kHz beat). Also included are a mixer for the synchronous demodulation of the video signals and an amplifier for the positive and negative video output signal. The positive signal is used for gate control of the AGC amplifier. The delayed tuner AGC is derived from the control voltage via a threshold amplifier.

## Pin configuration

| Pin No. | Function |
| :--- | :--- |
| 1 | Gating pulse |
| 2 | Time constant AGC |
| 3 | Positive video output |
| 4 | Negative video output |
| 5 | Offset adjustment |
| 6 | PLL time constant |
| 7 | White level adjustment |
| 8 | Tank circuit |
| 9 | Tank circuit |
| 10 | Ground |
| 11 | Supply voltage |
| 12 | Reference voltage |
| 13 | AGC threshold |
| 14 | Tuner control |
| 15 | Video IF input |
| 16 | Video IF input |



The TDA 6200 is comprised of a SCART switch-over, channel $1 / 2$ switch-over, quasi-stereo circuit, stereo basewidth expansion, physiological volume control, a treble, bass, and volume control of the injected AF signals as well as an LED driver. The IC is controlled by means of an $I^{2} C$ bus serial interface as well as by the bidirectional 4 level line from the TDA 6600. The component is used for AF sound signal processing in stereo TV sets.

## Features

- Treble, bass, balance, and volume control by means of an integrated digital-to-analog converter
- Quasi-stereo circuit during mono operation
- Stereo basewidth expansion during stereo operation
- Physiological volume control
- Channel $1 / 2$ switch-over during dual audio transmission
- SCART connection
- Control of all functions via the $I^{2} \mathrm{C}$ bus and the bidirectional 4 level line of the TDA 6600 (stereo demodulator IC)
- LED driver
- Volume control range 80 dB
- Treble, bass control $\pm 12 \mathrm{~dB}$
- Channel separation min. 60 dB , cross-talk rejection min. 60 dB
- Parasitic voltage spacing up to 78 dB


## Circuit description

## The monolithically integrated circuit is comprised of three sections:

1. AF input analog switch for SCART and channel $1 / 2$ switch-over
2. Sound and volume control with quasi-stereo, physiology and stereo basewidth expansion section
3. Control section including the $I^{2} \mathrm{C}$ bus, 4 level line and digital-to-analog converter
4. A two-channel AF analog switch is used to switch from standard TV operation to the SCART playback mode. An additional analog switch is applied for the channel $1 / 2$ switchover during multichannel transmission. During standard TV operations, this switch will be functional during two-channel transmission and/or SCART playback if the Kbit has been set accordingly.
5. The quasi-stereo section in the signal path is applied to generate an acoustic sound impression similar to stereo during the mono signal. This circuitry section is comprised of one op amplifier per channel. While one amplifier is provided with an internally regulated gain factor of -1 , the second amplifier can be switched between a gain factor of -1 and a freely selectable gain factor provided by means of external components. The quasi-stereo effect is achieved by forwarding two different types of signals to the input of the second amplifier. While a standard phase AF signal is forwarded via an external band stop filter, a phase inverted signal is forwarded via an external band filter. The attenuation of these networks is compensated by the op amplifier. The result is the generation of a largely amplitude-linear signal, however, turned by $180^{\circ}$ in its phase during medium frequencies. This section of the circuit can be switched off.
The sound and volume control section is comprised per stereo channel of 3 op amplifiers with electronic potentiometers and/or switches. By using one external capacitor each for the bass and treble control, 31 different levels for emphasis and deemphasis can be set for the bass and treble control during low and/or high frequencies. The subsequent stage enables a switch-controlled expansion of the basewidth. When the basewidth expansion has been switched on, an anti-phase cross-talk of approx. $60 \%$ will occur at an input frequency of approx. 300 Hz . The frequency to be applied as well as the percentage of cross-talk are determined by an external RC combination. The volume control, separate for each channel, is comprised of 64 stages each. As a result, the balance control can be realized by using different settings for the channels.
A physiological volume characteristic is achieved by connecting the volume setting with the treble/bass control. For this purpose, the mean value of the two volume control settings is used. The physiology section can be switched off.
Subsequent to the connection of the supply voltage, the AF output voltage will be delayed by a delay circuit until all voltages are stabilized. In this manner, interfering crackling noises are prevented.
6. The integrated circuit is controlled by means of an $\mathrm{I}^{2} \mathrm{C}$ bus interface and a 4 level line from the stereo decoder TDA 6600. Via this line the evaluation circuit of the TDA 6600 provides the necessary information with respect to the 3 modes mono, dual audio, and stereo by means of three different dc voltage levels. For a compulsory (manual) mono mode, a fourth dc voltage level in opposite direction can be used by the TDA 6600. This dc voltage level is programmed via the $I^{2} \mathrm{C}$ bus interface of the TDA 6200. The system clock for the input SCL of the $1^{2} \mathrm{C}$ bus interface is provided by the processor. Pin SDA functions as data input. It can also supply the setting of the identification signal decoder established via the 4 level output and/or an acknowledge message.
The data forwarded by the processor are controlled by the $I^{2} \mathrm{C}$ bus and subsequently filed in registers according to their functions (latch 1-6).
If the bus is free (t off time), both lines will be in the marking state (SDA, SCL are HIGH). Each message begins with the start conditions of SDA returning into LOW, while SCL remains HIGH. All additional information transfer takes place during SCL = LOW, and the data is forwarded to the control with the positive clock edge. However, if SDA returns to HIGH, while SCL is in HIGH, the message is ended since the circuit acknowledges a stop condition.
The logic functions according to the tables on pages 725-727. All messages are transmitted byte-by-byte, followed by a 9th clock pulse, while the control returns the SDA line to LOW (acknowledge condition). In the read mode, the processor transmits the acknowledge bit (will not be checked by the tone control). The first byte is comprised of 7 address bits used by the processor to select the tone control among several peripheral components (chip select). The 8. bit establishes the direction of the subsequent data flow (read/write bit). The 1. and 2. bit of the data bytes determine which latch will be called up (sub-address).
The volume information is set with 6 bits ( 64 positions); the treble and bass control with 5 bits of which the 1 . bit (4. bit of the byte) is the sign bit. The 4 bits of the digital-to-analog converter provide 31 different setting levels. The two volume bytes (left, right) and/or treble and bass bytes have to be transmitted in successive order, since they have the same sub-address. The two bytes for the switching function are subdivided into an AF setting byte and a byte for the operation of the SCART jack.
If the R/W bit $=1$ is set during chip addressing, the $I^{2} \mathrm{C}$ bus operates in the transmission mode. The momentary position of the stereo decoder (corresponds with the status of the 4 level line) is transmitted.
The two LED driver outputs enable the display of stereo, mono or dual audio transmission and/or the SCART playback mode.

## Maximum ratings

Supply voltage
Reference current
DC voltage
DC voltage
DC voltage
DC voltage
DC voltage
DC voltage
DC current
DC current
DC current
Junction temperature Storage temperature range

Thermal resistance (system-air)

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 0 | 16 | V |
| $I_{26}$ | 0 | 2 | mA |
| $V_{1,2,3}$ | 0 | $V_{\mathrm{S}}$ | V |
| $V_{6,8,9}$ | 0 | $V_{\mathrm{S}}$ | V |
| $V_{10,14,18}$ | 0 | $V_{\mathrm{S}}$ | V |
| $V_{19,20,22}$ | 0 | $V_{\mathrm{S}}$ | V |
| $V_{23,24,25}$ | 0 | $V_{\mathrm{S}}$ | V |
| $V_{27,28}$ | 0 | $V_{\mathrm{S}}$ | V |
| $I_{4,5,7}$ | 0 | 2 | mA |
| $I_{11,13,15}$ | 0 | 2 | mA |
| $I_{17,21}$ | 0 | 2 | mA |
| $T_{\mathrm{j}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  |  | K |

## Operating range

Supply voltage
Ambient temperature Input frequency

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 8 | 15.75 | V |
| $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{i}}$ | 0 | 20 | kHz |

## Characteristics

$V_{\mathrm{S}}=15 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Current consumption Reference voltage
Max. gain
AF input/AF output
$L$ byte $=B F$;
$\mathrm{KL}^{2}$ ) byte $=\mathrm{CO}$
SCART input/
AF output
L byte $=\mathrm{BF}$;
KL byte $=\mathrm{CO}$
Min. gain
AF input/AF output
L byte $=80$;
KL byte $=$ C0
SCART input/
AF output
L byte $=80$;
KL byte $=\mathrm{C} 0$
Flutter and wow L-R
Bass emphasis*)
KL byte $=\mathrm{C} 0+\mathrm{DF}$
Bass deemphasis KL byte $=\mathrm{CO}+\mathrm{CF}$
Treble emphasis*)

$$
\mathrm{KL} \text { byte }=\mathrm{DF}+\mathrm{C} 0
$$

Treble deemphasis
KL byte $=\mathrm{CF}+\mathrm{CO}$
Input voltage*)
SCART, AF
Input voltage*)
SCART, AF
Permissible gain
quasi-stereo op
Channel separation
Antiphased cross talk with basewidth ON

|  | Test conditions | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{16}$ $V_{26}$ | LEDs OFF | 5.4 | 55 6 | 80 6.6 | mA |
| $G_{\text {max }}$ | $\begin{aligned} & S C=0 ; \text { phys }=0 ; \\ & R^{11}=0 ; \\ & Q-S / B w=0 \end{aligned}$ | -2 | 0 | 2 | dB |
| $G_{\text {max }}$ | $\begin{aligned} & S C=1 ; \text { phys }=0 ; \\ & R K=0 ; \\ & Q-S / B w=0 \end{aligned}$ | -2 | 0 | 2 | dB |
| $\mathrm{G}_{\text {min }}$ | $\begin{aligned} & S C=0 ; \text { phys }=0 ; \\ & R K=0 ; \\ & Q-S / B w=0 \end{aligned}$ |  |  | -80 | dB |
| $G_{\text {min }}$ | $\begin{aligned} & \mathrm{SC}=1 ; \text { phys }=0 ; \\ & \mathrm{RK}=0 ; \\ & \mathrm{Q}-\mathrm{S} / \mathrm{Bw}=0 \end{aligned}$ |  |  | -80 | $d B$ |
| $\Delta \mathrm{a}_{\text {L-R }}$ |  |  |  | -2 | dB |
| $G_{B \text { max }}$ | $f_{i}=40 \mathrm{~Hz}$ | 9 | 12 |  | dB |
| $G_{B \text { min }}$ | $t_{i}=40 \mathrm{~Hz}$ |  | -12 | -10 | dB |
| $G_{\text {T max }}$ | $f_{\mathrm{i}}=15 \mathrm{~Hz}$ | 8.5 | 12 |  | dB |
| $G_{\text {T min }}$ | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{~Hz}$ |  | -12 | -10 | dB |
| $V_{\text {i rms }}$ | any KL byte | 1 |  |  | V |
| $V_{\text {i rms }}$ | KL byte $=C X$ | 3.5 |  |  | V |
| $G_{7 / 6}$ | $Q-S / B w=1$ |  |  | 30 | dB |
| $\mathrm{a}_{\text {L-R }}$ | $Q-S / B w=0 ; R K=0$ | 60 |  |  | dB |
| $C T_{\text {L-R }}$ | stereo; RK = 1 | 45 | 60 | 75 | \% |

[^56]
## Characteristics

$V_{\mathrm{S}}=15 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Cross-talk rejection
SCART switch
Ch1/Ch2 switch
Total harmonic distortion
Total harmonic distortion DIN 45500*)
Disturbance voltage spacing $f_{i}=20 \mathrm{~Hz}-20 \mathrm{kHz}$

Disturbance voltage at output $f=20 \mathrm{~Hz}-20 \mathrm{kHz}$

Noise voltage
CCIR DIN 45405
Deviation in amplitude when tone control is in linear position
Volume decontrol for max. phys.
Attenuation during
mute mode
Switching output
LED driver

4 level line
Input voltage

Input current
Compulsory mono


## Characteristics

$V_{\mathrm{S}}=15 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## $\mathbf{I}^{2} \mathbf{C}$ bus (SCL, SDA)

SCL, SDA edges
Rise time
Fall time
Shift register clock pulse SCL
Frequency
H pulse width
L pulse width
Start
Set-up time
Hold time
Stop
Set-up time
Bus free time
Data transfer
Set-up time Hold time
Inputs SCL, SDA Input voltage

Input current
Output SDA (open collector)
Output voltage
$R_{\mathrm{L}}=2.5 \mathrm{k} \Omega ; I_{\mathrm{qL}}=2 \mathrm{~mA}$

## Design-related characteristics

Input impedance SCART
Input impedance AF
Output impedance
Output impedance AF output
Internal resistance Bw

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {R }}$ |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{\text {F }}$ |  |  | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\text {SCL }}$ | 0 |  | 100 | kHz |
| $t_{\text {HIGH }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| tow | 4 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {SUSTA }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {hddat }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {susto }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {BuF }}$ | 4 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {sudat }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {hdoat }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $V_{\text {iH }}$ | 2.4 |  | 5.5 | V |
| $V_{\text {iL }}$ | 0.3 |  | 1 | V |
| $I_{\text {i }}$ |  |  | 50 | $\mu \mathrm{A}$ |
| $I_{\mathrm{iL}}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{qH}}$ | 4.5 |  | 5.5 | V |
| $V_{\text {qL }}$ |  |  | 0.4 | v |


| $\mathrm{R}_{\mathrm{i} 27,28}$ | 35 |  | k $\Omega$ |
| :---: | :---: | :---: | :---: |
| $R_{\text {i1, } 3}$ | 35 |  | $k \Omega$ |
| $R_{\text {q 5, 7, } 21}$ |  | 200 | $\Omega$ |
| $\mathrm{R}_{\mathrm{q} 13,15}$ |  | 200 | $\Omega$ |
| $\mathrm{R}_{\mathrm{i11,17}}$ |  | 1 | $\mathrm{k} \Omega$ |

The data marked with an asterisk*) depend on the supply voltage. With lower $V_{\mathrm{s}}$ the input voltage decreases accordingly.


## Pin description

| Pin | Function |
| :---: | :---: |
| 1 | AF input for signal from matrix section of TDA 6600 |
| 2 | Bidirectional 4 level control line between TDA 6200 and TDA 6600 used to transmit information with respect to dual audio, mono, stereo and compulsory mono mode |
| 3 | AF input for signal from matrix section of TDA 6600 |
| 4 | Switching output to control additional functions (open collector), in turn controlled via $\mathrm{I}^{2} \mathrm{C}$ bus |
| 5 | Low-impedance output to control the quasi-stereo network |
| 6 | Inverted input of the quasi-stereo op |
| 7 | Low-impedance output of quasi-stereo op, controls bass control |
| 8,9 | Connections for external capacitor for right bass control $f_{-3 \mathrm{~dB}} \sim 1 / \mathrm{C}_{8,9}$ |
| 10 | Connection for external capacitor for right treble control $f_{-3 \mathrm{~dB}} \sim 1 / \mathrm{C}_{10}$ |
| 11 | Connection for network of stereo basewidth expansion percentage of cross- | talk $\sim 1 / R_{11}$

$$
f_{-3 \mathrm{~dB}}=\frac{1}{2 \pi C_{11}\left(R_{11}+1 \mathrm{k} \Omega\right)}
$$

GND
AF output right (emitter follower)
Decoupling for internal dc operation points. Capacitor also determines the duration of the switch-on delay when connecting $V_{16}$.
AF output left (emitter follower)
Supply voltage
Connection for network of stereo basewidth expansion percentage of crosstalk $\sim 1 / R_{17}$

$$
f_{-3 \mathrm{~dB}}=\frac{1}{2 \pi C_{17}\left(R_{17}+1 \mathrm{k} \Omega\right)}
$$

18
19, 20
21
22
23
24
25
26
27
28

Connection for external capacitor of left treble control $f_{-3 \mathrm{~dB}} \sim 1 / C_{18}$
Connections for external capacitor of left bass control $f_{-3 \text { वB }} \sim 1 / C_{19,20}$
Low-impedance output to control the quasi-stereo network and the left bass control
LED driver output for LED 2 (open collector with current limiter)
LED driver output for LED 1 (open collector with current limiter)
Clock frequency input of $\mathrm{I}^{2} \mathrm{C}$ bus control (Inter-IC)
Data input/output of $\mathrm{I}^{2} \mathrm{C}$ bus control
Reference voltage of typ. 6 V
AF input of SCART interface
AF input of SCART interface


## $I^{2} \mathrm{C}$ bus time diagram


$t_{\text {susta }}$ Set-up time (start)
$t_{\text {HDSTA }}$ Hold time (start)
$t_{\text {HIGH }} \quad$ Pulse width (clock)
$t_{\text {Low }} \quad$ Pulse width (clock)
$t_{\text {SUDAT }} \quad$ Set-up time (data transfer)
$t_{\text {HDDAT }}$ Hold time (data transfer)
$t_{\text {susto }}$ Set-up time (stop)
$t_{\text {BuF }} \quad$ Bus free time
$t_{F} \quad$ Fall time
$t_{\mathrm{R}} \quad$ Rise time
The listed times are referenced to the $V_{\mathrm{HH}}$ and $V_{\mathrm{IL}}$ values.

## Software

The following data format is used:

1) Chip address

| MSB |  |  |  |  |  |  |  | LSB |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | R/W | ack. |

MSB will be transmitted first
$R / W=0 \quad I C$ in the receiving mode
2) Data bytes with sub-addresses
a) Volume

| MSB |  |  |  |  |  |  | LSB |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | V05 | V04 | V03 | V02 | V01 | V00 | (left) + |
| 1 | 0 | V15 | V14 | V13 | V12 | V11 | V10 | (right) |

The two bytes are always transmitted in successive order
$\mathrm{V} \times 5=\mathrm{MSB}$
$V \times 0=$ LSB

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\min$. volume |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\max$. volume |

b) Tone

| MSB |  |  |  |  |  |  | LSB |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $X$ | HV | H3 | H2 | H1 | HO |
| 1 | 1 | $X$ | TV | T3 | T2 | T1 | T0 |$+$

The two bytes are always transmitted in successive order
HV or TV are sign bits
H3 or T3 = MSB
HO or $\mathrm{TO}=\mathrm{LSB}$

| 1 | 1 | $X$ | 0 | 1 | 1 | 1 | 1 | min. treble or bass |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | $X$ | $X$ | 0 | 0 | 0 | 0 | linear treble or bass |
| 1 | 1 | $X$ | 1 | 1 | 1 | 1 | 1 | max. treble or bass |

## Software



## Note:

The AF section is automatically controlled by the 4 level line. Compulsory mono M 2 is given priority. After Power-ON-Reset all latches are set at 0 (volume min., tone linear,...); only the function $\mathrm{Q}-\mathrm{S} / \mathrm{Bw}$ is set at 1 .

## Software

3) Transmission mode
requires new chip addressing with R/W bit $=1$.

| MSB |  |  |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| St | $D$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |

St D

11 Decoder recognizes mono
01 Decoder recognizes stereo
10 Decoder recognizes dual
$0 \quad 0 \quad$ Does not occur (internally suppressed)
The transmission function is not required for the operation of the IC. Instead this function is used to inform the $\mu \mathrm{C}$ about the status of the identification signal decoder to enable additional functions.

## LED driver

TV operating mode:

| 4 level line | Ch1/2 bit | LED 1 | LED 2 |
| :---: | :---: | :---: | :---: |
| Mono | $X$ | OFF | OFF |
| Stereo | $X$ | ON | ON |
| Dual | 0 | ON | OFF |
| Dual | 1 | OFF | ON |

SCART playback mode:

| SC bit | Ch bit | Ch1/2 bit | LED 1 | LED 2 |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | $x$ | ON | ON |
| 1 | 1 | 0 | ON | OFF |
| 1 | 1 | 1 | OFF | ON |



The bipolar IC TFA 1001 W contains a photodiode and an amplifier. At its output (open NPN collector), the TFA 1001 W supplies a current directly proportional to the illuminance. Another pin permits a linearized characteristic curve at low illuminances and can be used to inhibit the output.

## Application

- Exposure meters
- Exposure control systems
- Electronic flashes
- Optical follow-up control
- Smoke detectors
- Linear optocouplers
- Color identification


## Features

- High sensitivity
- High output current linearity
- Good spectral sensitivity
- Low current consumption
- Wide modulation range
- Large operating voltage range


## Pin configuration



## Maximum ratings

Supply voltage
Output current
Power dissipation
Junction temperature
Storage temperature
Thermal resistance (system-air)

Characteristics at $T_{\text {amb }}=25^{\circ} \mathrm{C}$, supply voltage applied to pin 5

Supply voltage
Current consumption at $E_{v}=01 x$
Ambient temperature (during operation)
Illuminance
Sensitivity in range
$E_{\mathrm{v}}=1 \mathrm{~lx}$ to 1000 lx
Output current at
$E_{\mathrm{v}}=0.05 \mathrm{~lx}$
$E_{v}=1 \mathrm{~lx}$
$E_{v}=1000 \mathrm{~lx}$
$E_{v}=5000 \mathrm{~lx}$
Stabilized voltage at pin 6
Supply voltage dependence of stabilized voltage $V_{\text {stab }}$
Temperature dependence of stabilized voltage $V_{\text {stab }}$

|  | Lower <br> limit B | Upper <br> limit A |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | $\therefore$ |  | 15 |
| $I_{\mathrm{Q}}$ |  | 50 | V |
| $P_{\text {tot }}$ |  | 200 | mA |
| $T_{\mathrm{j}}$ |  | 100 | mW |
| $T_{\text {stg }}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  |  | ${ }^{\circ} \mathrm{C}$ |
|  |  | 250 | $\mathrm{~K} / \mathrm{W}$ |


|  | Lower <br> limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: |
| $V_{S}$ | 2.5 |  | 15 | V |
| $I_{S}$ | $-10$ |  | 1 | mA |
| $T_{\text {amb }}$ |  |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $E_{v}$ | 0 |  | 5000 | lx |
| $S$ | 2.5 | 5 | 7.5 | $\mu \mathrm{A} / \mathrm{lx}$ |
| $I_{Q}$ |  | 0.25 . |  | $\mu \mathrm{A}$ |
| $I_{0}$ | 2.5 | 5 , | 7.5 | $\mu \mathrm{A}$ |
| $I_{Q}$ | 2.5 | 5 | 7.5 | mA |
| $I_{Q}$ |  | 25 |  | mA |
| $V_{\text {stab }}$ | 1.2 | 1.35 | 1.5 | V |
| $\Delta V_{\text {stab }} / \Delta V_{\text {S }}$ |  | 2 |  | $\mathrm{mV} / \mathrm{V}$ |
| $\Delta V_{\text {stab }} / \Delta T_{\text {amb }}$ |  | -0.3 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |



## Possible applications of TFA 1001 W as light/current transducer

1) for operating voltage 2.5 to 15 V

2) for low operating voltage 1.2 to 1.5 V

3) for especially low illuminance down to 0.01 lx


In case of low illuminance (see characteristic: output current versus illuminance), the output current can be balanced by means of the adjustment control $R_{1}$. The lower range of the output characteristic can be linearized even more by setting a dark current of about 5 nA .

## Dynamic behavior



The dynamic behavior can be influenced at connection 2 by connecting capacitors.


Attenuation $A=\frac{I_{Q}(f)}{I_{Q}(f=0)}$

## Inhibiting the output



The output can be inhibited by connecting the balancing input with the stabilized voltage (switch, PNP transistor, FET).


Relative output current versus ambient temperature in range $E_{v}=1 \mathrm{~lx}$ to 1000 lx


Output current
versus supply voltage


## Application examples

## Simple threshold switch with TAB 1453 A op amp



The illustration shows a simple threshold switch as can, for example, be used in cameras to change the aperture or indicate the illuminance. Operational amplifier TAB 1453 A serves as comparator. It has a PNP input and is able to operate at very low supply voltage.
The output is an open collector which can switch currents up to 70 mA .
Since the stabilized voltage at pin 6 is used as reference voltage, the circuit is highly independent of the supply voltage.

## Shutter speed or exposure control



The illustration above shows a light/time control which can, e.g. be used to control the shutter speed in cameras or for exposure time control in enlargers. This circuit operates also largely independently of the supply voltage. A further essential advantage is, that for the major part of the exposure time the comparator input current is insignificant as the corresponding input transistor remains fully off-state. By means of potentiometer $P$, the operating range can be extended to lower illuminance values. Opening the switch starts the exposure, and capacitor $C$ is charged from pin 4 of the photo IC. The comparator switches if the voltage $V_{C}$ falls below the reference voltage determined by resistors $R_{1}$ and $R_{2}$. The relationship between illuminance and time is defined by capacitor $C$ and precision adjustment is possible by means of $V_{1} ; V_{1}$, however, must not become less than 0.4 V .

The dark current may be set in the circuit by means of potentiometer P. For this purpose, capacitor $C$ is removed. $P$ is then adjusted in darkness such that the output of the comparator is just blocked. Capacitor C is then inserted. (See illustration below).


Schematic circuit diagram for an electronic flash control


TFA 1001 W can also be used for electronic flash control. It must, however, be ensured that the illuminance does not exceed 5 klx ; use a grey filter if necessary. To be able to control very short times, it is useful to connect an additional capacitor to pin 1.

## Combied aperture and exposure control



The aperture and exposure control may be combined, with the information for aperture switching being taken from the total current of the photo IC (voltage drop at $R_{5}$ ).

## Aperture follow-up control for cine cameras



The op amp compares the voltage drop at $R_{3}$, generated by the photoelectric current, with a reference voltage derived from the stabilized voltage, and controls the aperture via motor M .

## Light/frequency transducer



Sensitivity: approx. $600 \mathrm{~Hz} / 1 \mathrm{x}$
Range: $\quad 4 \mathrm{~Hz}$ to 400000 Hz

- High resolution
- Fully temperature-compensated

Wide operating voltage range

- High operating voltage suppression
- Wide dynamic range (5 decades)

Particularly suitable for digital processing.

The Hall-effect IC TLB 4902 F is a static contactless switch operated by an alternating magnetic field. The outputs are switched to the conducting state by the south pole of the magnetic field and are blocked by its north pole.
The IC is particularly intended as rpm sensor in consumer applications or as commutation sensor in brushless dc motors.

## Features

- Low switching thresholds
- Miniature plastic package
- Suited to low cost applications


## Pin configuration



[^57]Pin description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{\mathrm{S}}$ | Supply voltage |
| 2 | GND | Ground |
| 3 | Q | Output |

## Block diagram



## Maximum ratings

$T_{\mathrm{A}}=70^{\circ} \mathrm{C}$

Supply voltage
Output current Junction temperature
Storage temperature
Thermal resistance
system-air
Flux density
Output voltage
$B<B_{\text {OFF }}$

## Operating range

Supply voltage Output current Ambient temperature

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.5 | 6 | V |
| $I_{\mathrm{Q}}$ |  | 20 | $\mathrm{~mA}^{\circ} \mathrm{C}$ |
| $T_{\mathrm{J}}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 125 | $\mathrm{~K} / \mathrm{W}$ |
| $R_{\text {th SA }}$ |  | 240 |  |
| $B$ | $-\infty$ | $+\infty$ | V |
| $V_{\mathrm{Q}}$ |  | 30 |  |

## Characteristics

$V_{\mathrm{S}}=5 \mathrm{~V} ; T_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$

Magnetic flux density ${ }^{1}$ )
Operate point

Release point
Hysteresis
$B_{\text {ON }}-B_{\text {OFF }}$
Output leakage current
Supply current
Output saturation voltage
Rise time
Fall time

| $=5 \mathrm{~V} ; T_{A}=0$ to 7 |  | Test conditions | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Magnetic flux density ${ }^{1}$ ) |  |  |  |  |  |  |  |
| Operate point | $B_{\text {ON }}$ | $T_{A}=25^{\circ} \mathrm{C}$ | 2 |  |  | 17 | $\mathrm{mT}^{\text {2 }}$ |
|  |  | $T_{\text {A }}=0$ to $70^{\circ} \mathrm{C}$ |  |  |  | 25 | mT |
| Release point | $B_{\text {OFF }}$ | $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -17 |  |  | mT |
|  |  | $T_{\text {A }}=0$ to $70^{\circ} \mathrm{C}$ |  | -25 |  |  | mT |
| Hysteresis |  |  |  |  |  |  |  |
| $B_{\text {ON }}-B_{\text {OFF }}$ | $B_{H y}$ |  | 2 | 5 |  | 15 | mT |
| Output leakage current | $I_{\text {Qlk }}$ | $B<B_{\mathrm{OFF}} ; V_{\mathrm{QH}}=30 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Supply current | $I_{\text {S }}$ | $B<B_{\text {OFF }}$ |  | 2 |  | 5.5 | mA |
|  |  | $B>B_{\text {ON }}$ |  | 3 |  | 6.5 | mA |
| Output saturation voltage | $V_{Q \text { sat }}$ | $I_{Q}=16 \mathrm{~mA}$ | 2 |  |  | 0.4 | V |
| Rise time | $t_{\text {LH }}$ | $I_{\mathrm{Q}}=5 \mathrm{~mA}$ | 1 |  | 0.3 | 1 | $\mu \mathrm{s}$ |
| Fall time | $t_{\text {HL }}$ | $I_{Q}=5 \mathrm{~mA}$ | 1 |  | 0.5 | 1 | $\mu \mathrm{s}$ |

[^58]
## Measurement circuits



Figure 1


Figure 2


Figure 3

## Application circuit



For optimum efficiency of the integrated overvoltage protection, it is suggested, that a resistance $R_{\mathrm{S}}$ of approx. $100 \Omega$ be provided in the component's power supply to limit the current.

Figure 4

Pulse diagram


Figure 5

| Flux density | $V_{\mathrm{O}}$ |
| :--- | :--- |
| $B>B_{\text {ON }}$ | $L$ |
| $B<B_{\text {OFF }}$ | $H$ |

## Phase Control

TLE 3101
TLE 3102
TLE 3103
TLE 3104
DIP 18
DIP 14
DIP 14
DIP 8
These bipolar phase control ICs require, for most applications, only a minimum number of external components. Typical applications are motor control, brightness control, temperature control, $\cos \varphi$ optimization for squirrel-cage motors, and starting current limitation.
Thanks to their high efficiency, the TLE $310 \times$ ICs are particularly suitable for consumer goods, such as kitchen equipment and washing machines, vacuum cleaners, electric irons and hobbyist appliances.
A special feature is the soft start which requires only straightforward wiring, and is e.g. used in portable drills for center punching.

## Features

- Direct supply from ac line possible
- Low power consumption, typically 2.4 mA
- Only one capacitor for trigger pulse width and phase angle
- Highly stabilized reference voltage
- Negative triac gate trigger current, 100 mA max.
- No triac drive pulses during supply undervoltage
- Optional voltage or current synchronization
- TLE 3101 with independent on-chip op amp OP and comparator K3

The following versions were produced from that basic IC:

- TLE 3102 without comparator K3
- TLE 3103 without op amp OP
- TLE 3104 without K3, enable input E/A, control input $V_{\text {control }}$, and without $Z$ diode output.

These simplified versions are provided for less complex low cost applications.

## Functional description

The following is a description of the individual functional units (refer to block diagram) and their interactions:

## Operational amplifier OP

Two inputs and the output are available. The op amp is internally compensated and has a push-pull output. Should be op amp not be required, the +input is to be connected to ground (the TLE 3101 and TLE 3102 then consume minimum current).

## Comparator K 3

Comparator K3 ist not frequency-compsensated. The output is an open NPN collector which may drive e.g. an LED in switching operation. Should the comparator not be required, the -input is to be connected to ground. K3 then has minimum current consumption.

## Reference voltage source

A temperature-stabilized voltage source is available for control and regulating circuits.

## Sawtooth generator

In this unit, a sawtooth synchronized to the line is generated by the external $R_{\mathrm{S}}$ and $\mathrm{C}_{\mathbf{S}}$. The phase angle of the triac is determined by comparison of the sawtooth voltage and the control voltage. The trigger pulse width for the driver is provided by the falling edge of the sawtooth generator. The charge of $C_{S}$ determines the trigger pulse width. A special circuit ensures the release of only one trigger pulse per line half period.

## Comparators K1, K2

Sawtooth voltage and control voltage are compared by means of comparators K1 and K2. Comparator K2 receives only half the sawtooth voltage. The phase angle limit can be adjusted within the complete phase angle range by applying a reduced reference voltage to input " $V \varphi_{\max }$ ". Comparator K2 provides starting current limitation and/or phase angle limitation for inductive loads. Both comparator outputs are fed to the logic and driver unit.
The comparator with the smaller conduction angle is the dominating one. With $V \varphi_{\max }$ dominating, the trigger pulse width is doubled - compared with the trigger pulse width in case of a dominating $V_{\text {control }}$.

## Logic + driver

The logic and driver unit for triac triggering is controlled by comparators K1, K2, and the enable input E/A. The E/A input is TLL-compatible and may disable or enable the trigger pulse. Logic + driver obtain information on the trigger pulse width from the sawtooth. The undervoltage monitoring enables the driver output only if the IC's supply voltage has reached the permissible minimum value. The driver output to the triac supplies negative pulses.

## Synchronization

At the sync input, the phase angle is synchronized to the zero crossing point of the line voltage. The sync pulse width $\tau_{\text {sYNC }}$ has to be twice as large as the trigger pulse width.

## Pulse diagram


*) With $V_{\varphi_{\max }}$ dominating, the trigger pulse width is doubled.

TLE 3101
TLE 3102
TLE 3103
TLE 3104

## Maximum ratings

$T_{\text {amb }}=-25$ to $85^{\circ} \mathrm{C}$
Supply voltage
Inputs op amp K3
Output op amp
Output K3 (disabled)
(enabled)
Output $V_{\text {ref }}$
$Z$ diode
Input sync
Input $R_{S}$
Input $\mathrm{C}_{\mathrm{s}}$
Input $V_{\text {control }}$
$I_{\text {nput }} V_{\varphi_{\text {max }}}$
Enable input E/A
Output driver (disabled)
(enabled)
Total power dissipation (time integral)
Junction temperature
Storage temperature
Thermal resistance (system-air) TLE 3104
TLE 3102, TLE 3103
TLE 3101

## Operating range

Supply voltage
Ambient temperature Input sync

|  | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: |
| $v_{\text {S }}$ | -0.3 | 33 | V |
| $V_{\text {I }}$ | -0.3 | 33 | V |
| $V_{\text {Q1 }}$ | -0.3 | $V_{\text {S }}$ | V |
| $I_{\text {a } 1}$ | -5 | 3 | mA |
| $V_{\text {Q2 }}$ | -0.3 | 33 | V |
| $\mathrm{I}_{\mathrm{Q} 2}$ | 0 | 40 | mA |
| $V_{\text {ref }}$ | -0.3 | 5 | V |
| $I_{\text {z }}$ | -35 | 35 | mA |
| $I_{\text {sync }}$ | -10 | 10 | mA |
| $V_{\text {RS }}$ | -0.3 | 5 | V |
| $V_{\text {cs }}$ | -0.3 | 5 | $v$ |
| $V V_{\text {control }}$ | -0.3 | $V_{\text {s }}$ | v |
| $V_{\varphi_{\text {max }}}$ | -0.3 | $V_{\text {S }}$ | v |
| $V_{\text {E/A }}$ | -0.3 | 33 | $v$ |
| $V_{\text {Qdr }}$ | -0.3 | 33 | V |
| $I_{\text {adr }}$ | 0 | 120 | mA |
| $P_{\text {tot }}$ |  | 700 | mW |
| $T_{\text {j }}$ |  | 125 |  |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {th SA }}$ |  | 100 | K/W |
| $R_{\text {th SA }}$ |  | 70 | K/W |
| $\mathrm{R}_{\text {th SA }}$ |  | 70 | K/W |


| $V_{\text {s }}$ | 10 | 30 | V |
| :--- | :--- | :--- | :--- |
| $T_{\text {amb }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $I_{\text {SYNC }}$ | -3.5 | 3.5 | mA |

Characteristics
$V_{\mathrm{S}}=10$ to $30 \mathrm{~V}, T_{\text {amb }}=-25$ to $85^{\circ} \mathrm{C}$

## Current consumption

without output load at op amp, K3, driver, $V_{\text {ref }}$ without
$R_{\text {SYNC }}$ current

## Reference voltage

Load current
Stability $V_{S}=10$ to 30 V
$I_{\text {ref }}=0$ to 3 mA
Temperature coefficient

| ${ }^{\circ} \mathrm{C}$ | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {S }}$ | $V_{S}=14.5 \mathrm{~V}$ |  | 2.4 | 3.2 | mA |
| $\begin{gathered} V_{\text {ref }} \\ -I_{\mathrm{L}} \\ \Delta V_{\text {ref }} \\ \Delta V_{\text {ref }} \\ \Delta V_{\text {ref }} / \Delta T \end{gathered}$ |  | $\begin{aligned} & 1.8 \\ & 0 \\ & -0.5 \end{aligned}$ | 2.0 | 2.2 3 10 20 0.5 | V mA mV mV $\mathrm{mV} / \mathrm{K}$ |

## Operational amplifier OP

| Open-loop voltage gain | $\mathrm{G}_{\text {vo }}$ | 60 | 90 |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input offset voltage | $V_{10}$ | -10 |  | 10 | mV |
| Input current | $-I_{\text {I }}$ |  |  | 2 | $\mu \mathrm{A}$ |
| Common-mode input voltage range | $V_{\text {IC }}$ | 0 |  | $v_{\text {s }}-3$ | V |
| Output current | $I_{\text {Q1 }}$ | -3 |  | 1.5 | mA |
| Transition frequency | ${ }_{\text {f }}$ |  | 2 |  | MHz |
| Transition phase | $\varphi_{T}$ |  | 120 |  | degrees |
| Output voltage | $V_{\text {Q1 }}$ | 1.0 |  | $v_{s}-3$ | V |

## Comparator K3

Input current Input offset voltage
Output enabled disabled
Common-mode input voltage range

| $-I_{\text {I }}$ |  |  |  | 2 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{10}$ |  | -20 |  | 20 | mV |
| $V_{\text {Q2 }}$ | $I_{\text {Q2 }}=20 \mathrm{~mA}$ |  | 1.0 | 1.5 | V |
| $I_{02}$ | $V_{Q 2}=30 \mathrm{~V}$ |  |  | 5 | $\stackrel{\mu}{\mathrm{V}}$ |
| $V$ IC |  | 0 |  | $v_{\text {s }}-3$ |  |

## Input K1 ( $V_{\text {control }}$ )

Input current
Control range:
Conduction angle $=0^{\circ}$
(dependent on $R_{\mathrm{S}}$ and $\mathrm{C}_{\mathrm{S}}$ )
Conduction angle $=175^{\circ}$
Max. perm. conduction angle

|  | 4 | 2 |
| :--- | :--- | :--- |
| 1.2 | $\mu \mathrm{~A}$ |  |
| SYNC <br> pulse <br> end -5 | V |  |
| degrees |  |  |


| Characteriscs $V_{\mathrm{S}}=10 \text { to } 30 \mathrm{~V}, T_{\mathrm{amb}}=-25 \text { to } 85^{\circ} \mathrm{C}$ | Test conditions | Lower limit B | typ | Upper limit A |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Z}$ diode |  |  |  |  |  |
| $Z$ voltage $\quad V_{Z}$ | $I_{\mathrm{Z}}=5 \mathrm{~mA}$ | 13 | 14.5 | 16 | V |

## Enable input E/A

Input current H input voltage for driver output, active L driver output, disabled
$-I_{\mathrm{I}}$
$V_{\mathrm{IH}}$
$V_{\mathrm{IL}}$
2.8

| 2 | $\mu \mathrm{~A}$ |
| :--- | :--- |
|  |  |
| 0.8 | V |
| V |  |

## Triac trigger output

Output, enabled

Output, disabled

| $V_{L}$ | $I_{Q}=10 \mathrm{~mA}$ | 1.4 | 2 | 2.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 20 mA | 1.4 | 2 | 2.5 | V |
|  | 50 mA | 1.4 | 2 | 3.0 | V |
|  | 100 mA | 1.4 | 4 | 6.0 | V |
| $I_{\text {Q }}$ | $V_{Q}=30 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |

## Input SYNC

Switching current
Switching threshold
Output disconnection at $V_{S}$ undervoltage
$I_{\mathrm{SYNC}}$
$V_{\mathrm{SYNC}}$
$v_{\mathrm{S}}$

|  | $\pm 20$ |  | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- |
| 7.5 | 8 | V |  |
| $V_{S} \pm 7.5$ | 10 | V |  |

## Input $R_{\mathrm{S}}, \mathrm{C}_{\mathrm{S}}$ <br> Limit value $C_{S}$ <br> Limit value $R_{S}$

(refer to calculation formulae)

| $C_{S}$ |
| :--- | :--- | :--- | :--- |
| $R_{S}$ |\(\left|\begin{array}{ll}5 <br>

33\end{array}\right|\)| $n F$ |
| :--- |
| $k \Omega$ |

## Dimensioning notes and calculation formulae

1. Select trigger pulse width according to triac type and load.
2. Calculate $\mathrm{C}_{\mathrm{S}}$ (for a $V_{\text {control }}$ domination)
$C_{S}(\mathrm{nF})=$ trigger pulse width $(\mu \mathrm{s}) \times 0.2$
The formula yields the typical value
e.g. $T=50 \mu$ s results in $C_{S}=10 \mathrm{nF}$
3. Calculate $R_{\mathrm{S}}$ (for 4 V max. sawtooth voltage)
$R_{S}(k \Omega)=\frac{1}{\text { trigger pulse width }(\mu \mathrm{s})} \times 2 \times 10^{4}$
The formula yields the typical value
e.g. $\mathrm{T}=50 \mu \mathrm{~s}$ results in $R_{\mathrm{S}}=400 \mathrm{k} \Omega$
4. Select $R_{\text {SYNC }}$ resistance at SYNC input

The sync pulse width (from $V_{S} \pm 7.5 \mathrm{~V}, I_{\mathrm{SYNC}}= \pm 20 \mu \mathrm{~A}$ ) has to be twice as large as the trigger pulse width.
4.1 Sync pulse width $\geq 2 \times$ trigger pulse width $x$ safety factor (according to component deviation and line voltage variation)
4.2 $R_{\text {SYNC }}(k \Omega)=$ [sync pulse width $(\mu s) \times$ line voltage $\left.(V \mathrm{rms}) \times 2.23 \times 10^{-4}-7.5\right] \times 50$. e.g. $560 \mu$ s sync pulse width and 220 V rms result in $R_{\text {SYNC }}=1 \mathrm{M} \Omega$.

With 220 V rms line voltage, the minimum permissible resistance $R_{\text {SYNC }}$ is $100 \mathrm{k} \Omega$ corresponding to a pulse width of $195 \mu \mathrm{~s}$.
5. Calculate $R_{G}$
$R_{\mathrm{G}}=\frac{V_{\mathrm{S}}-\text { triac gate voltage }- \text { low-voltage triac trigger output }}{I_{\mathrm{G}}}$


## 6. Calculate $R_{\mathrm{s}}$

6.1 Calculation of $R_{\mathrm{s}}$ requires first of all the determination of the total current consumption. Insert the arithmetic mean values of the currents for one line cycle.
$6.2 \bar{I}_{\text {tot }}=\bar{I}_{\mathrm{S}}=3.2 \mathrm{~mA}+\bar{I}\left(V_{\text {ref }}\right)+\bar{I}_{\mathrm{Q} 1}(\mathrm{OP})+\bar{I}_{\mathrm{Q} 2}(\mathrm{~K} 3)+\bar{I}$ (driver output) $+\bar{I}$ (additional external circuit currents) $+|\bar{I}|$ ( $\left.R_{\text {SYNC }}\right)$.
6.3 $R_{\mathrm{s}}(\mathrm{k} \Omega)=\frac{\mathrm{rms} \text { line voltage }(\mathrm{V})}{\bar{I}_{\text {tot }}(\mathrm{mA})} \times 0.455 \times$ safety factor (corresponding to component deviation and line voltage variation)
e.g. $\bar{I}_{\text {tot }}=5 \mathrm{~mA}$ und $V_{\text {line }}=220 \mathrm{~V}$ result in $R_{\mathrm{s}}=20 \mathrm{k} \Omega$.

Employing the internal $Z$ diode reduces the IC's $V_{S}$ voltage to 14.5 V .

## 7. Calculate $\mathrm{C}_{\mathrm{G}}$

7.1 Selection of the maximum permissible ripple at the $V_{S}$ input, based on the desired functional quality and the special external components.
7.2 The ripple amplitude at the $V_{\mathrm{S}}$ input of the unit should not exceed $V_{\mathrm{pp}}=2 \mathrm{~V}$.
$7.3 \mathrm{C}_{\mathrm{G}}(\mu \mathrm{F}) \geq \frac{\overline{\bar{I}}_{\text {tot }}(\mathrm{mA})}{V_{\mathrm{pp}}} \times 15$
e.g. ripple $V_{\mathrm{pp}}=0.75 \mathrm{~V} ; \bar{I}_{\text {tot }}=5 \mathrm{~mA}$ results in $\mathrm{C}_{\mathrm{G}}=100 \mu \mathrm{~F}$

Pin configuration for TLE 3101

| Pin No. | Function | Pin No. | Function |
| :--- | :--- | :--- | :--- |
| 1 | Ground | 10 | + input op amp |
| 2 | Triac trigger output | 11 | $V_{S}$ |
| 3 | $R_{\mathrm{S}}$ | 12 | $V_{\text {¢max }}$ |
| 4 | $\mathrm{C}_{\mathrm{S}}$ | 13 | $V_{\text {control }}$ K1 |
| 5 | Output Q2, K3 | 14 | $V_{\text {ref }}$ |
| 6 | - input K3 | 15 | Z diode |
| 7 | +input K3 | 16 | N.C. |
| 8 | Output Q1, op amp | 17 | Enable input E/A |
| 9 | - input op amp | 18 | Synchronization input (SYNC) |



## Application examples

Schematic circuit diagram for motor control using TLE 3101
The tachogenerator provides a frequency being processed by the op amp (monoflop).


Schematic circuit diagram for motor control using TLE 3101
The tachogenerator provides a voltage which is rectified and stabilized, and then fed to input $V_{\text {control }}$.


The TLE 3102 with on-chip op amp for external use is particularly suitable as a speed controller with P, PI, or PID characteristic; the op amp serves as adjustable gain amplifier. An actual value which is proportional to speed can be formed by rectification of the tacho amplitude.

## Pin configuration

| Pin No. | Function | Pin No. | Function |
| :--- | :--- | :--- | :--- |
| 1 | Ground | 8 | $V_{S}$ |
| 2 | Triac trigger output | 9 | $V_{\varphi \max }$ |
| 3 | $R_{S}$ | 10 | $V_{\text {control }}$ K1 |
| 4 | C $_{S}$ | 11 | $V_{\text {ref }}$ |
| 5 | Output Q1, op amp | 12 | Zdiode |
| 6 | - input op amp | 13 | Enable input E/A |
| 7 | + input op amp | 14 | Synchronization input (SYNC) |

## Block diagram



The TLE 3103 with on-chip comparator for external use is particularly suitable for phase control systems in which special functions, such as blocking protection or overtemperature protection, are required.

## Pin configuration

| Pin No. | Function | Pin No. | Function |
| :--- | :--- | :--- | :--- |
| 1 | Ground | 8 | $V_{S}$ |
| 2 | Triac trigger output | 9 | $V_{\varphi \text { max }}$ |
| 3 | $R_{S}$ | 10 | $V_{\text {montrol }}$ K1 |
| 4 | CS $_{S}$ | 11 | $V_{\text {ref }}$ |
| 5 | Output Q2, K3 | 12 | diode |
| 6 | - input K3 | 13 | Enable input E/A |
| 7 | + input K3 | 14 | Synchronization input (SYNC) |

## Block diagram



The TLE 3104 is particularly suitable for simple, low-cost phase control and motor control systems, in which the actual value is formed by rectification of the tacho amplitude.

## Pin configuration

| Pin No. | Function | Pin No. | Function |
| :--- | :--- | :--- | :--- |
| 1 | Ground | 5 | $V_{S}$ |
| 2 | Triac trigger output | 6 | $V_{\varphi \text { max }}$ |
| 3 | $R_{S}$ | 7 | $V_{\text {ref }}$ |
| 4 | $C_{S}$ | 8 | Synchronization input (SYNC) |

Block diagram



Schematic circuit diagram for motor control using TLE 3104

## Schematic circuit diagram for motor control using TLE 3104

The tachogenerator supplies a voltage, which is rectified and stabilized and then fed to input $V_{\text {control }}$.


## Current synchronization in case of inductive load control using TLE 3104

Particularly in case of phase control of inductive loads, such as transformers and shadedpole motors, there is a risk of half-wave operation as a result of the phase shift between voltage and current. In order to avoid this condition, the synchronization resistor is connected to A 2 of the triac (this method cannot be applied in the event of severe brush sparking of the motor).


## Notes:

The pulse width selected for the trigger pulse must be so great that the triac reaches its holding current, even with a great phase angle (critical: positive half-wave). For this reason, it may be necessary to select a lower value for the ac line series resistor.
The sync pulse must be at least twice as wide as the trigger pulse (see also page 323 and page 327/para. 4).

The TLE 4201 IC is a dual comparator that is particularly suitable as a driver for reversible dc motors and may also be used as a versatile power driver.
The push-pull power-output stages work in a switch mode and can be combined into a full bridge configuration.
The driving of the comparators may be analog in the form of a window discriminator, or it can be accomplished very simply with digital logic.
Typical applications are follow-up controls, servo drives, servo motors, drive mechanisms, etc.

## Features

- Max. output current 2.5 A
- Open-loop gain 80 dB typ.
- PNP input stages
- Large common-mode input-voltage range
- Wide control range
- Low saturation voltages
- SOA protective circuit
- Temperature protection

The TLE 4201 IC comes in two different packages: with the SIP 9 package it is possible to remove the heat by way of a cooling fin to a suitable heatsink, whereas with the DIP 18-L9 package the pins 10 through 18 are thermally linked to the chip and provide for heat dissipation by way of the circuit board.

## Block diagram



Figure 1

## Pin configuration

| TLE 4201 A <br> Pin No. | TLE 4201 S <br> Pin No. | Function |
| :--- | :--- | :--- |
| 1 | 1 | Output of 1st amplifier |
| 2 | 2 | Inverting input of 1st amplifier |
| 3 | 3 | Non-inverting input of 1st amplifier |
| 4 | 4 | Ground |
| 5 | 5 | Supply voltage |
| 6 | 6 | Divider potential |
| 7 | 7 | Non-inverting input of 2nd amplifier |
| 8 | 8 | Inverting input of 2nd amplifier |
| 9 | 9 | Output of 2nd amplifier |
| 10 to 18 | - | Ground; to be connected to pin 4 |

## Circuit description

The IC contains two amplifiers featuring a typical open-loop voltage gain of 80 dB at 500 Hz . The input stages are PNP differential amplifiers. This results in a common-mode input voltage range from 0 V to almost the value of $V_{\mathrm{S}}$, and in a maximum input differential voltage of $I V_{\mathrm{S}} \mathrm{I}$. To obtain low saturation voltages, the sink transistor (lower transistor) of the push-pull AB output stage is internally bootstrapped. An SON protective circuit protects the IC against motor short circuits and ground short circuits. An internal overtemperature protection protects the IC against overheating in case of failure due to insufficient cooling or overload.
For logic control, a divider potential of approx. $V_{S} / 2$ is available at pin 6 (see application circuit 2). This makes the IC particularly suitable for digital circuits, as power driver.

## Application

Figure 2 shows a window discriminator operation with the control voltage $V_{I}$.
The window within which the motor is to stop is set by $R_{2}$.
Figure 3 shows driving by logic inputs A and B. The motor is controlled according to the following truth table.

| A | B | Output |
| :--- | :--- | :--- |
| L | L | Motor stopped (slowed down) |
| L | H | Motor turns right |
| H | L | Motor turns left |
| H | H | Motor stopped (slowed down) |

## Application circuits

## Operated as window discriminator



## Digital control

for input signals applies: $\mathrm{H} \geq 0.6 \mathrm{~V}$

$L \leq 0.3 \mathrm{VS}$

## Maximum ratings

$T_{\text {case }}=-35^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Supply voltage
Supply voltage ( $t \leq 50 \mathrm{~ms}$ )
Output current
Voltage of pins 2, 3, 6, 7, 8
Voltage of pins 1,9
Junction temperature
Storage temperature
Thermal resistance
TLE 4201 S: system-air system-case
TLE 4201 A: system-air ${ }^{1}$ system-PC board ${ }^{1)}$

|  | Lower limit B | Upper limit A |  |
| :---: | :---: | :---: | :---: |
| $V_{\text {S }}$ |  | 25 | V |
| $V_{s}$ |  | 36 | V |
| $I_{\text {a }}$ |  | 2.5 | A |
| $v$ | -0.3 | $V_{\text {S }}$ | $v$ |
| $v$ | -0.3 |  | V |
| $T_{1}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th JA }}$ |  | 65 | K/W |
| $\mathrm{R}_{\text {th Jc }}$ |  | 8 | K/W |
| $R_{\text {th JA }}$ |  | 60 | K/W |
| $\mathrm{R}_{\text {th }} \mathrm{JA} 1$ |  | 44) | K/W |

## Operating range

Supply voltage
Case temperature
Voltage gain
(at negative feedback with external components)

| $V_{\mathrm{S}}$ | 3.5 | 17 | V |
| :--- | :--- | :--- | :--- |
| $T_{\text {case }}$ | -35 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}_{\mathrm{V}}$ | 25 | dB |  |

Characteristics
$V_{S}=13 \mathrm{~V}, T_{\text {case }}=25^{\circ} \mathrm{C}$
Supply current Open-loop voltage gain Input resistance Saturation voltages, source operation
sink operation
Rise time of $V_{Q}$ Fall time of $V_{Q}$ Turn-on delay time Turn-off delay time Input current (pins 2, 3, 7, 8) Input offset voltage


[^59]Test circuits


Figure 5

Pulse diagram


Figure 6

## Test and measurement circuit



Figure 7

## Thermal resistance of TLE 4201 A

Thermal resistance, junction-air, $R_{\text {th }}{ }_{\mathrm{JA}}^{1}$ (standard) versus side length $/$ of a square copperclad cooling surface ( $35 \mu \mathrm{~m}$ copper plate)

$$
\begin{array}{ll}
R_{\text {th JA }} & (I=0)=60 \mathrm{~K} / \mathrm{W} \\
& T_{\text {amb }} \leq 70^{\circ} \mathrm{C} \\
& P_{\mathrm{V}}=1 \mathrm{~W} \\
& \text { substrate vertical } \\
& \text { circuit vertical } \\
& \text { static air }
\end{array}
$$



## Preliminary data

The Hall-effect IC TLE 4901 is a static contactless switch operated by an alternating magnetic field. The outputs are switched to the conducting state by the south pole of the magnetic field and blocked by its north pole.
The IC includes an integrated overvoltage protection against most of the transients occurring in automotive and industrial applications.
The IC is particularly intended as rpm sensor or shaft encoder. The IC along with a multiple pole ring magnet is especially suited to high-speed applications: speedometer, pickups, rpm indicators, angle indicators, etc.

## Features

- Low switching thresholds
- High interference immunity
- Overvoltage protection
- Large temperature range


## Pin configurations

## TLE 4901 F



Dimensions in mm

## TLE 4901 F

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{\mathrm{S}}$ | Supply voltage |
| 2 | GND | Ground |
| 3 | Q | Output |

## Pin description

TLE 4901 K


## TLE 4901 K

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{\mathrm{S}}$ | Supply voltage |
| 2 | Q | Output |
| 3 | GND | Ground |

## Block diagram



## Maximum ratings

$T_{A}=-30$ to $125^{\circ} \mathrm{C}$
Supply voltage
Output current Junction temperature Storage temperature

Thermal resistance system-air
Flux density
Output voltage
$B<B_{\text {OFF }}$

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -1.2 | 30 | V |
| $I_{\mathrm{Q}}$ |  | 40 | mA |
| $T_{\mathrm{J}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 135 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ |  | 240 | $\mathrm{~K} / \mathrm{W}^{11}$ |
| $B$ |  | $+\infty$ |  |
| $V_{\mathrm{Q}}$ | $-\infty$ | 30 | V |

## Operating range

Supply voltage
Output current
Ambient temperature

| $V_{S}$ | 4.5 | 30 | V |
| :--- | :--- | :--- | :--- |
| $I_{\mathrm{Q}}$ |  | 32 |  |
| $T_{\mathrm{A}}$ | -30 | 130 | ${ }^{\circ} \mathrm{CA}$ |

## Characteristics

$V_{\mathrm{S}}=14 \mathrm{~V} ; T_{\mathrm{A}}=-30$ to $125^{\circ} \mathrm{C}$

Magnetic flux density ${ }^{2}$ )
Operate point
Release point
Hysteresis TLE 4901F
(BoN
(BoFF) TLE 4901K
Output leakage current
Supply current
Output saturation voltage
Rise time
Fall time

|  | Test conditions | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{B}_{\text {ON }}$ | $T_{A}=0$ to $70^{\circ} \mathrm{C}$ |  |  |  | 20 | $\mathrm{mT}^{3}$ |
|  | $T_{A}=-30$ to $100^{\circ} \mathrm{C}$ |  |  |  | 22 | mT |
|  | $T_{A}=-30$ to $125^{\circ} \mathrm{C}$ | 2 |  |  | 25 | mT |
| $B_{\text {OFF }}$ | $T_{A}=0$ to $70^{\circ} \mathrm{C}$ |  | -20 |  |  | mT |
|  | $T_{A}=-30$ to $100^{\circ} \mathrm{C}$ |  | -22 |  |  | mT |
|  | $T_{A}=-30$ to $125^{\circ} \mathrm{C}$ | 2 | -25 |  |  | mT |
| $\mathrm{B}_{\mathrm{Hy}}$ |  | 2 | 2 |  | 15 | mT |
|  |  |  |  |  | 15 | mT |
| $I_{\text {Qik }}$ | $\mathrm{B}<\mathrm{B}_{\mathrm{OFF}} ; \mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
|  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| $I_{\text {S }}$ | $B<B_{\text {OFF }}$ | 1 |  |  | 13 | mA |
|  | $B>B_{\text {ON }}$ |  |  |  | 14 | mA |
| $V_{Q \text { sat }}$ | $I_{Q}=10 \mathrm{~mA}$ | 2 |  |  | 0.4 | V |
| $t_{\text {LH }}$ | $I_{Q}=10 \mathrm{~mA}$ |  |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{\text {HL }}$ | $I_{Q}=10 \mathrm{~mA}$ |  |  |  | 1 | $\mu \mathrm{s}$ |

[^60]
## Measurement circuits



Figure 1


Figure 2


Figure 3

## Application circuit



For optimum efficiency of the integrated overvoltage protection, it is suggested that a resistance $R_{\mathrm{s}}$ of approx. $100 \Omega$ be provided in the component's power supply to limit the current.

Figure 4

Pulse diagram


Figure 5

The integrated Hall-effect switch TLE 4903 F is a contactless "normally-off" switch operated by a magnetic field. The open collector output is switched to conducting state by the south pole of the magnetic field.
The IC is provided with an integrated overvoltage protection against most of the transients occurring in automotive and industrial applications.

## Features

- Low switching thresholds
- High interference immunity
- Overvoltage protection
- Large temperature range


## Pin configuration



[^61]Pin description

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{\mathrm{S}}$ | Supply voltage |
| 2 | GND | Ground |
| 3 | Q | Output |

## Block diagram



## Maximum ratings

$T_{A}=-30$ to $125^{\circ} \mathrm{C}$
Supply voltage
Output current
Junction temperature
$<70000 \mathrm{~h}$
Storage temperature
Thermal resistance
system-air
Flux density
Output voltage

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -1.2 | 30 | V |
| $I_{\mathrm{Q}}$ | -40 | 40 | mA |
| $T_{\mathrm{j}}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -55 | ${ }^{\circ} \mathrm{C}$ |  |
| $R_{\text {th SA }}$ |  | 240 | $\mathrm{~K} / \mathrm{W}$ |
| $B$ | $-\infty$ | $+\infty$ |  |
| $V_{\mathrm{Q}}$ |  | 30 | V |

## Operating range

Supply voltage
Output current
Ambient temperature

| $V_{\mathrm{S}}$ | 4.3 | 30 | V |
| :--- | :--- | :--- | :--- |
| $I_{\mathrm{Q}}$ |  | 25 | mA |
| $T_{\mathrm{A}}$ | -30 | 125 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{S}=14 \mathrm{~V} ; T_{\mathrm{A}}=-30$ to $125^{\circ} \mathrm{C}$

|  |  | Test conditions | Test circuit | $\min$ | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Magnetic flux density ${ }^{11}$ |  |  |  |  |  |  |  |
| Operate point | $B_{\text {ON }}$ | $T_{A}=0$ to $70^{\circ} \mathrm{C}$ |  | 24 |  | 46 | $\mathrm{mT}^{2}$ |
|  |  | $T_{A}=-30$ to $100^{\circ} \mathrm{C}$ |  | 18 |  | 52 | mT |
|  |  | $T_{A}=-30$ to $125^{\circ} \mathrm{C}$ | 2 | 17 |  | 53 | mT |
| Release point | $B_{\text {OFF }}$ | $T_{A}=0$ to $70^{\circ} \mathrm{C}$ |  | 17 |  | 31 | mT |
|  |  | $T_{A}=-30$ to $100^{\circ} \mathrm{C}$ |  | 11 |  | 37 | mT |
|  |  | $T_{A}=-30$ to $125^{\circ} \mathrm{C}$ | 2 | 10 |  | 38 | mT |
| Hysteresis | $B_{H y}$ |  | 2 | 7 |  | 15 | mT |
| $B_{\text {ON }}{ }^{-B_{\text {OFF }}}$ |  |  |  |  |  |  |  |
| Output leakage current | $I_{\text {Qlk }}$ | $\mathrm{B}<\mathrm{B}_{\mathrm{OFF}} ; V_{\mathrm{OH}}=24 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  |  |  |
| Supply current | $I_{\text {S }}$ | $B<B_{\text {OFF }}$ | 1 |  |  | 13 | mA |
|  |  | $B>B_{\text {ON }}$ | 1 |  |  | 14 | mA |
| Output saturation voltage | $V_{Q \text { sat }}$ | $I_{\mathrm{Q}}=30 \mathrm{~mA}$ | 2 |  |  | 0.4 | V |
| Rise time | $t_{\text {LH }}$ | $I_{Q}=10 \mathrm{~mA}$ |  |  |  | 1 | $\mu s$ |
| Fall time | $t_{\text {HL }}$ | $I_{Q}=10 \mathrm{~mA}$ |  |  |  | 1 | $\mu s$ |

[^62]
## Measurement circuits



Figure 1


Figure 2


Figure 3

## Application circuit



For optimum efficiency of the integrated overvoltage protection, it is suggested that a resistance $R_{\mathrm{S}}$ of approx. $100 \Omega$ be provided in the component's power supply to limit the current.

Figure 4

## Pulse diagram



Figure 5

## Preliminary Data

The TUA 1574 has been designed as monolithic integrated tuner with strictly symmetrical RF parts for use in car radios and home receivers. In addition the IC provides a pre-stage control by means of narrow and wideband information and IF post amplification.

## Features

- double-balanced mixer
- AGC generation
- strictly symmetrical RF parts
- Stand-by switch
- decoupled counter output


## Description of function and applications

## Description of functions:

The TUA 1574 has been designed as a monolithic integrated tuner with strictly symmetrical RF parts for use in car radios and home receivers. In addition the IC rovides a pre-stage control by means of narrow and wideband information and an IF post amplificication.

- double-balanced mixer
- AGC generation
- strictly symmetrical RF parts
- stand-by switch
- decoupled counter output


## Description of applications:

The TUA 1574 is especially suitable for use in car radios and home receivers with pre-stage control and distributed IF selection.

## Description of circuitry:

The integrated circuit includes an oscillator with symmetrical input, buffered output and a double balanced mixer for frequency conversion. The resulting IF is post-amplified in a linear IF driver. The AGC stage integrated for pre-stage control generates combined wide and narrowband information. The IC also includes a reference voltage source and a stand-by switch.

## Maximum Ratings

Exceeded maximum ratings cause irreversible damage to the IC.

| Pos. | Maximum rating for <br> ambient temperature | Symbol | $\min$ | $\max$ | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ |  |  |  |  |  |$\quad$|  | $V_{15}$ | -0.3 | +13.5 |
| :--- | :--- | :--- | :--- |
| 1 | Supply voltage | $V_{16}, V_{17}$ |  |
| 2 | Mixer | $V_{11}$ | -0.3 |
| 3 | Stand-by switch | $V_{5}$ | -0.3 |
| 4 | Reference voltage | +13.5 | V |
| +7 | V |  |  |

5 Currents: all pins are short-circuit protected against ground.

Functional Range
Within the functional range, the IC operates as described; deviations from the characteristic data are possible.

| Pos. | functional range | Symbol | $\min$ | $\max$ | unit |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 1 | Supply voltage | $\mathrm{V}_{15}$ | 7 | 12 | V |
| 2 | Ambient temperature | $T_{\mathrm{amb}}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at $t_{a m b}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}{ }^{5} 8.5 \mathrm{~V}$.

| Pos. | Parameter | Symbol | Measurement circuit | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Current Consumption (without mixer) | $I_{15}$ |  | 14 | 23 4. | 28 | mA V |
| Mixer |  |  |  |  |  |  |  |
| 3 | Third order | $I_{\text {P3 }}$ |  |  | 115 |  | $\mathrm{dB} / \mu \mathrm{V}$ |
| 4 | Noise figure | $F$ |  |  | 11 |  | dB |
| 5 | Mixer gain | $V$ |  |  | 14 |  | dB |
| Oscillator |  |  |  |  |  |  |  |
| 6 | DC characteristics | $V_{7}, V_{8}$ |  |  | 1.3 |  | V |
| 7 | DC characteristics | $U_{6}$ |  |  | 2 |  | V |
| 8 | Interference | $\Delta f$ |  |  | 2.2 |  | Hz |
| 9 | Output signal 758 |  |  | 25 |  | MV ${ }_{\text {eff }}$ |  |
| 10 | Output signal open | $V_{9}$ |  |  | 110 | $\mathrm{mV}_{\text {eff }}$ |  |
| 11 | Output impedance | $\mathrm{R}_{9}$ |  |  | 2.9 |  | k $\Omega$ |
| Control voltage generation |  |  |  |  |  |  |  |
| 12 | Control voltage for prestage | $V_{18}$ | 0.5 |  | (VP-0.3) | 0.3 | V |
| 13 | Output current $\left(V_{3}=0 \text { or } V_{12}=550 \mathrm{~V}\right.$ $\text { and } \left.V_{18}=V_{P / 2}\right)$ | $-I_{18}$ |  |  | 50 |  | $\mu \mathrm{A}$ |
| 14 | Output current $\left(V_{3}=2 V \text { and } V_{12}=1 V\right)$ | $I_{18}$ |  |  | $\text { 2. . . } 5$ | mA |  |
| 15 | Narrowband-control threshold when $V_{3}=2 \mathrm{~V}$ ) | $V_{12}$ |  |  | 500 |  | mV |

## Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit.
Typical characteristics specify mean values expected over the production spread. If not stated otherwise, typical characteristics will apply at tamb $=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}{ }^{5} 8.5 \mathrm{~V}$.

| Pos. | Parameter | Symbol | Measurement circuit | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | Wideband control threshold when $V_{12}=0.7 \mathrm{~V}$ |  | $V_{\text {IHF EMK2 }}$ |  | 19 |  | mV |
| Linear IF amplifier |  |  |  |  |  |  |  |
| 17 | Input DC voltage | $V_{13,14}$ |  |  | 1.2 |  | V |
| 18 | Output DC voltage | $V_{10}$ |  |  | 3.5 |  | V |
| 19 | Input resistance | $R_{113}$ |  |  | 300 |  | $\Omega$ |
| 20 | Input capacitance | $C_{113}$ |  |  | 13 |  | pF |
| 21 | Output impedance | $R_{10}$ |  |  | 300 |  | $\Omega$ |
| 22 | Output capacitance | $C_{10}$ |  |  | 3 |  | pF |
| 23 | Voltage gain | $G_{V}$ |  |  | 30 |  | dB |
| 24 | Noise figure at $R_{\mathrm{S}}=300 \Omega$ | $F$ |  |  | 6.5 |  | dB |
| 25 | Reference voltage | $V_{5}$ |  |  |  |  | V |
| 26 | Stand-by | $V_{11}$ |  |  | 3.3...vs |  | v |

Block diagram


## Pin functions

Pin 1/2: RF input for mixer:
low impedance (basic circuitry) input directly to the mixer pair.
Pin 3: Input for wideband information:
RF signal is present after pre-stage selection. Strong adjacent channel transmitter activates control.

Pin 4: Ground:
Decoupling should be referenced to this pin.
Pin 5: Reference voltage:
To be decouple to pin 4.
Pin 6/718: Oscillator:
3 point oscillator with low levels especially for tuning vector diodes.
Pin 9: Decoupled oscillator output:
Buffered output specially designed for synthesizer.
Pin 10: Output IR driver:
Output with $300 \Omega$ corresponding to impedance of conventional IF ceramic filters.
Pin 11: Stand-by switch:
The tuner is activated when this pin is tied to ground.

## Pin 12: Input for narrowband information: <br> Field strength information of inband signal is forwarded to this pin for use in prestage control.

Pin 13/14: IF driver input:
IF signal is forwarded to mixer via selection.
Pin 15: Supply voltage:
Pin should be RF decoupled against pin 4.
Pin 16/17: Mixer output:
Symmetrical open collector output.
Pin 18: Coutput:
Output can be used as current output (pin diodes)
or as voltage output (for bipolar
and/or field effect transistors.

## Application circuit



The TUA 2000-4 is a monolithically integrated circuit and suitable as a tuner for the VHF range up to 400 MHz , e.g. for TV tuners.

## RF section

- Few external components
- Stable oscillator frequency and amplitude with very low interference radiation
- Optimal rejection of oscillator and input frequencies at the IF output due to a decoupled active ring mixer circuit
- High interference voltage resistance
- High-impedance mixer input, for symmetrical and asymmetrical connections
- IF post-amplifier for the UHF IF signal


## IF section

- Optimal cross-talk rejection
- Large signal-modulation range
- Low noise figure with wide minimum over large load-impedance range


## Maximum ratings

Supply voltage range $V_{3} \leq V_{S}$
Reference voltage $V_{S} \geq V_{3}$
Voltage at pin 1,2 $V_{3} \leq V_{1,2}$
Voltage at pin 8, 9 $V_{3} \leq V_{8,9}$
Voltage at pin 14 $V_{14} \leq V_{S}$
AC voltage at pin $4,5,6,11,12,13,15$
Junction temperature
Storage temperature range
Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | -0.3 to 16.5 | V |
| :--- | :--- | :--- |
| $V_{3}$ | -0.3 to 8.3 | V |
| $V_{1,2}$ | -0.3 to 16.5 | V |
| $V_{8,9}$ | -0.3 to 16.5 | V |
| $V_{14}$ | -0.3 to 16.5 | V |
| $V_{\text {rms }}$ | 0 to 0.5 | V |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {th SA }}$ | 80 | $\mathrm{~K} / \mathrm{W}$ |

Only the specified external circuitry may be applied to pins $4,5,6,11,12,13,15$.

## Operating range

Supply voltage
Reference voltage
Input frequency - mixer section Input frequency of the UHF IF amplifier Input frequency of the SAW amplifier Oscillator amplifier
depending on the oscillator
circuitry at pin 4,5
Voltage at pin $1,2,8,9$
Output frequency of the mixer/UHF
Output frequency of the SAW amplifier Ambient temperature

|  |  |  |
| :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 9 to 15 | V |
| $V_{3}$ | 7.2 to 8.2 | V |
| $f_{\mathrm{M} 12 / 13}$ | 10 to 400 | MHz |
| $f_{\mathrm{UHF} 11}$ | 10 to 400 | MHz |
| $f_{\mathrm{IF} 15}$ | 10 to 400 | MHz |
| $f_{\mathrm{OSC} 4,5}$ | 10 to 400 | MHz |
|  |  |  |
|  |  |  |
| $V_{1,2,8,9}$ | 9 to 15 | V |
| $f_{\mathrm{IF} \mathrm{M} / \mathrm{UHF} \mathrm{B} / 9}$ | 10 to 400 | MHz |
| $f_{\mathrm{IF} 1,2}$ | 10 to 400 | MHz |
| $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V} ; V_{3}=7.5 \mathrm{~V} ; T_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Total current consumption

$$
\begin{aligned}
& I_{14}=0 ; V_{3}=7.2 \mathrm{~V} ; V_{\mathrm{S}}=9 \mathrm{~V} \\
& I_{14}=0 ; V_{\mathrm{S}}=12 \mathrm{~V}
\end{aligned}
$$

Current consumption at pin 3

$$
I_{14}=0
$$

Output characteristic
$V_{8,9}=9-15 \mathrm{~V} ; V_{3}=7.8 \mathrm{~V}$
Output characteristic
$V_{1,2}=9-15 \mathrm{~V} ; V_{3}=7.8 \mathrm{~V}$
UHF switching voltage
$V_{1(u)}=-25 \mathrm{dBm}$
$V_{Q} \geq-5 \mathrm{dBm} ; \mathrm{f}_{\mathrm{IF}}=36.15 \mathrm{MHz}$
VHF switching voltage
$V_{1(u)}=-25 \mathrm{dBm}$
$V_{Q} \leq-30 \mathrm{dBm} ; \mathrm{f}_{\mathrm{IF}}=36.15 \mathrm{MHz}$
Mixer gain
Bd I ; $V_{(\text {(RF })}=-40 \mathrm{dBm}$;
$f_{\mathrm{RF}}=60 \mathrm{MHz} ; \mathrm{f}_{\mathrm{IF}}=36.15 \mathrm{MHz}$;
$R_{G 12 / 13}=100 \Omega$;
refer to response characteristic page 750
Mixer gain
Bd III; $V_{\text {l(RF) }}=-40 \mathrm{dBm}$;
$f_{\mathrm{IF}}=36.15 \mathrm{MHz} ; R_{\mathrm{G} 12 / 13}=100 \Omega$;
refer to response characteristic page 751
Mixer noise
Bd I, white noise
$R_{G 12 / 13}=100 \Omega$; refer to response characteristic page 750
Mixer noise

$$
N F_{220}
$$

Bd III; white noise
$R_{\mathrm{G} 12 / 13}=100 \Omega$; refer to response characteristic page 751
Gain UHF input
$V_{1(u)}=-40 \mathrm{dBm} ; V_{14}=V_{\mathrm{S}}=12 \mathrm{~V}$
$f_{\text {RFU }}=f_{\text {IF }}=36.15 \mathrm{MHz}$;
$R_{\mathrm{G} 11}=200 \Omega$; refer to response characteristic page 751
Noise figure UHF input
$N F_{\text {UHF }}$
$V_{14}=V_{\mathrm{S}}=12 \mathrm{~V}$; white noise
$R_{\mathrm{G} 11}=200 \Omega$; refer to response characteristic page 751
Oscillator turn-on drift
$V_{\mathrm{D}}=28 \mathrm{~V} ; \mathrm{t}=0-500 \mathrm{~ms} ;$
Bd II; $f_{\mathrm{OSC}}=216 \mathrm{MHz}$
Oscillator turn-on drift
$V_{D}=28 \mathrm{~V} ; t=0-10 \mathrm{~s}$;
$\mathrm{Bd} \mathrm{II} ; f_{\mathrm{OSC}}=216 \mathrm{MHz}$

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $I_{10,1,2,8,9,3}$ |  |  |  |  |
|  | 37 | 49 | 60 | mA |
|  | 40 | 52 | 64 | mA |
| $I_{3}$ | 14 | 19 | 25 | mA |
| $\Delta I_{8,9}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\Delta I_{1,2}$ |  |  | 200 | $\mu \mathrm{A}$ |
| $V_{14}$ UHF | 7 |  | $V_{\text {S }}$ | V |
| $V_{14} \mathrm{VHF}$ | 0 |  | 3 | V |
| $\mathrm{G}_{60}$ | 25 | 27 | 29 | dB |
| $\mathrm{G}_{220}$ | 25 | 27 | 29 | dB |
| $N F_{60}$ |  |  | 13 | dB |
| $\begin{aligned} & \text { page } 750 \\ & N F_{220} \end{aligned}$ |  |  | 14 | dB |
| page 751 <br> $V_{U H F}$ | 31 | 33 | 35 | dB |
| ge 751 NF ${ }_{\text {UHF }}$ |  |  | 7 | dB |
| $\begin{aligned} & \mathrm{gec} 751 \\ & \mathrm{f}_{\mathrm{osc}} \end{aligned}$ | -10 |  | -250 | kHz |
| $f_{\text {Osc }}$ | -10 |  | -450 | kHz |

## Additional application data

Differential input resistance ${ }^{1)}$
Differential input capacitance ${ }^{1)}$
IF input resistance ${ }^{1)}$
IF input capacitance ${ }^{1)}$
UHF input resistance ${ }^{1)}$
UHF input capacitance ${ }^{1)}$
Interference voltage resistance $\mathrm{Bd} \mathbf{1}^{2)}$
$m_{N}=1 \% ; m_{\text {int }}=80 \% ;$
$f_{\text {int }}=f_{N} \pm 15 \mathrm{MHz}$
$f_{\text {mod }}=1 \mathrm{kHz} ; f_{\mathrm{N}}=65 \mathrm{MHz}$
refer to response characteristic
Interference voltage resistance Bd $\|^{2)}$
$m_{N}=1 \% ; m_{\text {int }}=80 \% ;$
$f_{\text {int }}=f_{N} \pm 15 \mathrm{MHz}$
$f_{\text {mod }}=1 \mathrm{kHz} ; f_{\mathrm{N}}=220 \mathrm{MHz}$
refer to response characteristic

|  | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: |
| $R_{12 / 13}$ |  | 3 |  | k ת |
| $\mathrm{C}_{12 / 13}$ |  | 2.7 |  | pF |
| $R_{15}$ |  | 2 |  | $\mathrm{k} \boldsymbol{\Omega}$ |
| $\mathrm{C}_{15}$ |  | 3.9 |  | pF |
| $R_{11}$ |  | 2.2 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{11}$ |  | 3.4 |  | pF |
| $V_{\text {int (EMF/2) } \mathrm{rms}}$ |  | 38 |  | mV |
| $V_{\text {int (EMF/2)rms }}$ |  | 30 |  | mV |

## Note on characteristics

Due to quasi no-load of the transformer output and $2 \times 50 \Omega$ source impedance, the interference voltage at pins $12 / 13$ is calculated by

$$
V_{\mathrm{int} 12 / 13} \approx V_{\mathrm{int}(\text { source } / 2)} \times 2 \times \sqrt{2}
$$

[^63]
## Circuit description

The TUA 2000-4 contains a symmetrical mixer input, as well as a multiplicative mixer. The oscillator amplitude is regulated. All oscillator operating currents and voltages are stabilized, so that the oscillator's amplitude and frequency are largely independent of temperature and operating voltage changes.
The IF amplifier has been provided with a high impedance input.
The output has two open collector connections.
During UHF operation, oscillator and mixer are switched off and the UHF IF input coupling stage is activated.

## RF section

- Few external components
- Stable oscillator frequency and amplitude with very low interference radiation
- Optimal rejection of oscillator and input frequencies at the IF output due to a decoupled active ring mixer circuit
- High interference voltage resistance
- High-impedance mixer input, for symmetrical and asymmetrical connections
- IF post-amplifier for the UHF IF signal


## IF section

- Optimal cross-talk rejection
- Large signal-modulation range
- Low noise figure with wide minimum over large load-impedance range


## Plug-in location plan



PCB layout of test and measurement circuit 1

## Block diagram



## Pin description

| Pin | Function |
| :---: | :---: |
| 1 | "Open collector" output of the IF SAW driver |
| 2 | "Open collector" output of the IF SAW driver |
| 3 | Input for external reference voltage |
| 4 | Low-ohmic collector output to the high reference point of a parallel resonant circuit |
| 5 | High-ohmic base input to the high reference point of a parallel resonant circuit |
| 6 | Oscillator signal output for counter connection |
| 7 | GND |
| 8 | "Open collector" output of the mixer |
| 9 | "Open collector" output of the mixer |
| 10 | Supply voltage |
| 11 | Asymmetrical IF signal input for the UHF IF signal |
| 12 | Mixer high-impedance differential input |
| 13 | Mixer high-impedance differential input |
| 14 | Switching voltage input for the VHF-UHF switch selection |
| 15 | Asymmetrical signal input of the IF SAW amplifier |
| 16 | GND |

Test and measurement circuit 1


Notes on test and measurement circuit 1
Response of passband curve for operation in VHF band I
$f_{\mathrm{RF}}=60 \mathrm{MHz} \pm 10 \mathrm{MHz} ; V_{14}=0 \mathrm{~V} ; V_{\text {(REF) }}=-40 \mathrm{dBm} ;$ ref. level $=-10 \mathrm{dBm}$ gain test point $f_{\text {RF }}=60 \mathrm{MHz} ; \mathrm{f}_{\mathrm{IF}}=36.15 \mathrm{MHz}$

2dB/div

$\begin{aligned} \text { CENTER } & 36.15 \mathrm{MHz} \\ \text { RES } & \text { BW } 300 \mathrm{kHz}\end{aligned}$
VBW 3 MHz
SPAN $20,00 \mathrm{MHz}$ SWP 75s

Explanations to diagrams
$2 \mathrm{~dB} / \mathrm{div} \quad=2 \mathrm{~dB} /$ division of $Y$ axis
Center $36.15 \mathrm{MHz}=$ center frequency of display at IF $=36.15 \mathrm{MHz}$
RES BW $300 \mathrm{kHz}=$ resolution bandwidth of spectrum analyzer is 300 kHz in its IF section
VBW $3 \mathrm{MHz} \quad=$ video bandwidth in IF section of spectrum analyzer is 3 MHz
SPAN $20.00 \mathrm{MHz}=$ overall display range of diagram is 20 MHz , i.e. $2 \mathrm{MHz} /$ division on $X$ axis
SWP $75 \quad=$ sweep time on $X$ axis is 75 s
Ref. level $\quad=$ reference level is top horizontal line of diagram

## Notes on test and measurement circuit 1

Response of passband curve for operation in VHF band III
$f_{\mathrm{RF}}=220 \mathrm{MHz} \pm 10 \mathrm{MHz} ; V_{14}=0 \mathrm{~V} ; V_{(\mathrm{RF})}=-40 \mathrm{dBm}$; ref. level $=-10 \mathrm{dBm}$ gain test point $f_{\mathrm{RF}}=220 \mathrm{MHz} ; f_{\mathrm{IF}}=36.15 \mathrm{MHz}$

2dB/div


CENTER $36,15 \mathrm{MHz}$
RES BW 300 kHz
VBW 3 MHz
SPAN $20,00 \mathrm{MHz}$
SWP 75 s

## Response of passband curve for operation in VHF IF position

$f_{\text {RFU }}=36.15 \mathrm{MHz} \pm 10 \mathrm{MHz} ; V_{14}=12 \mathrm{~V} ; V_{\text {l(RF) }}=-40 \mathrm{dBm} ;$ ref. level $=0 \mathrm{dBm}$ gain test point $f_{\text {RFU }}=f_{\text {IF }}=36.15 \mathrm{MHz}$

2dB/div


CENTER $36,15 \mathrm{MHz}$
RES BW 300 kHz
VBW 3 MHz
SPAN $20,00 \mathrm{MHz}$
SWP 75 s

## Notes on test and measurement circuit 1

Between pin 4-C18-D1-D2-C19-pin 5 ensure minimal lead inductance for the suppression of parasitic series resonance outside the oscillator's useful band.

Transformer $\operatorname{Tr} 1$ :
$\operatorname{Tr} 1=$ anzac $=\mathrm{HH}-109 \quad 30$ to 500 MHz $\mathrm{C}=0^{\circ} ; R_{\mathrm{g}} \mathrm{C}=50 \Omega$ $\mathrm{D}=180^{\circ} ; R_{\mathrm{gD}}=50 \Omega$

Attenuator: $\mathrm{X} 1=6 \mathrm{~dB}$

BdI 58 to 85 MHz
Bd II 110 to 216 MHz
Bd III 200 to 400 MHz

|  | I | II | III |
| :--- | :--- | :--- | :--- |
| Band I | -12 V | X | X |
| Band II | -12 V | +12 V | X |
| Band III | -12 V | +12 V | +12 V |

## Notes on test and measurement circuit 1

## Part list

Resistors:
$R_{1}-10 \Omega$
$R_{2}-47 \mathrm{k} \Omega$
$R_{3}-47 \mathrm{k} \Omega$
$R_{4}-10 \mathrm{k} \Omega$
$R_{5}-2.2 \mathrm{k} \Omega$
$R_{6}-100 \mathrm{k} \Omega$
$R_{7}-100 \mathrm{k} \Omega$
$R_{8}-100 \mathrm{k} \Omega$
$R_{9}-400 \quad \Omega$
$R_{11}-2.2 \mathrm{k} \Omega$

## Capacitors:

$\mathrm{C}_{1}$ - 1 nF Chip capacitor
$\mathrm{C}_{2}-15 \mathrm{pF}$ STYROFLEX
$\mathrm{C}_{3}-1 \mathrm{nF}$ STYROFLEX
$\mathrm{C}_{4}-10 \mathrm{pF}$ STYROFLEX
$\mathrm{C}_{5}-47 \mathrm{pF}$ STYROFLEX
$\mathrm{C}_{6}-1 \mathrm{nF}$ Chip capacitor
$\mathrm{C}_{7}-1 \mathrm{nF}$ Chip capacitor
$\mathrm{C}_{8}-1 \mathrm{nF}$ Chip capacitor
$\mathrm{C}_{9}-1 \mathrm{nF}$ Chip capacitor
$\mathrm{C}_{10}-10 \mathrm{nF}$ Chip capacitor
$\mathrm{C}_{11}-82 \mathrm{pF}$ Chip capacitor
$\mathrm{C}_{12}$ - 2.2 pF Chip capacitor
$\mathrm{C}_{13}$ - 1 nF Chip capacitor
$\mathrm{C}_{14}$ - 1 nF Chip capacitor
$\mathrm{C}_{15}-1 \mathrm{nF}$ Chip capacitor
$\mathrm{C}_{16}-150 \mathrm{pF}$ Chip capacitor (Trapezoidal cap.)
$\mathrm{C}_{17}-27 \mathrm{pF}$ Chip capacitor (Chip capacitor)
$\mathrm{C}_{18}-\quad 6.8 \mathrm{pF}$ Chip capacitor (Chip capacitor)
$\mathrm{C}_{19}-33 \mathrm{pF}$ Chip capacitor (Chip capacitor)
$\mathrm{C}_{20}-1 \mathrm{nF}$ Chip capacitor
$\mathrm{C}_{21}-10 \mathrm{nF}$ Chip capacitor
D2 - BB 609
D3 - BB 609
D4 - BA 282
D5 - BA 282

Coils:

5140500000
Catalog p. 41-8

## Chokes:

$\mathrm{Ch}-10 \mu \mathrm{H}$

Diodes:
D1 - BB 505 G
IC:
TUA 2000-4

D6 - BZX 97 C 75 V
$L_{1}-4$ turns; core Ø 2 mm ; wire Ø 0.5 mm ; CuL
$L_{3}-5$ turns; core $\varnothing 4 \mathrm{~mm}$; wire $\varnothing 0.5 \mathrm{~mm}$; CuL
$L_{3}-9$ turns; core $\varnothing 4 \mathrm{~mm}$; wire $\varnothing 0.5 \mathrm{~mm}$; CuL
$L_{1}, L_{2}, L_{3}$-air-core coils
$L_{4}-2.5$ turns; CuLs wire $\varnothing 0.25 \mathrm{~mm}$
$L_{8}-2^{*} 6$ turns; CuLs wire $\varnothing 0.25 \mathrm{~mm}$
$L_{7}-15$ turns; CuLs wire $\varnothing 0.25 \mathrm{~mm}$
$L_{5}-2 * 4.5$ turns; CuLs wire 0.25 mm
$L_{6}-3$ turns; CuLs wire $\varnothing 0.25 \mathrm{~mm}$
Coil formers of $L_{4} / L_{8}, L_{7}, L_{5} / L_{6}$
Vogt filter set $10 * 12$

## Test and measurement circuit 2



For the determination of the input admittance values of pins 11, 12, 13, 15



## Test and measurement circuit 3

## Measurement configuration to measure cross modulation



## Interference voltage for 1\% cross modulation

$V_{\mathrm{int}}=\mathrm{EMF} / 2 ; m_{\mathrm{int}}=80 \%$


## Bd I



The TUA 2005 has been designed as monolithically integrated circuit suitable as TV tuner for a CATV frequency range extended to 700 MHz .

## RF section

- Few external components
- Frequency and amplitude-stable oscillator
- Optimal suppression of oscillator and input frequency at IF output
- High resistance to interference voltages
- High-impedance symmetrical mixer input
- IF post-amplifier for UHF IF signal
- Symmetrical mixer output
- Low-noise, internal reference voltage


## IF SAW driver section

- Optimal cross-talk rejection
- High-impedance, asymmetrical input with high signal modulation capability
- Low-impedance symmetrical output for driving SAW filters


## Circuit description

## RF section

The integrated circuit includes a symmetrical high-impedance, low-noise mixer input and a multiplicative mixer.

The amplitude of the oscillator is controlled for maintaining suitable resonant circuit voltages of the oscillator circuit. All operating currents and voltages of the oscillator are internally stabilized. The amplitude and the frequency of the oscillator are therefore largely independent of changes in temperature or operating voltages.
During UHF operation the oscillator and the mixer are disabled and the asymmetrical, low-noise UHF IF coupling stage is activated.

## IF SAW driver section

The IF SAW driver includes a high-impedance, asymmetrical input. The low-impedance symmetrical output of the IF SAW driver has two open collectors. The basic volume and the output resistance can be further reduced by an ohmic symmetrical load resistor. When the operating voltage is not connected to the collectors, the current consumption of the IF SAW driver section is zero. The signal modulation capability of the IC depends on the connected supply voltage.

## Maximum ratings

Supply voltage
Current from pin 15
Voltage at pin 1
Voltage at pin 2
Voltage at pin 8
Voltage at pin 9
Voltage at pin 10
Capacitance at pin 15
Capacitance at pin 7

|  | $\min$ | $\max$ |  | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | -0.3 | 14 | V |  |
| $-I_{15}$ | 0 | 2 | mA |  |
| $V_{1}$ | -0.3 | $V_{\mathrm{S}}$ | V |  |
| $V_{2}$ | -0.3 | $V_{\mathrm{S}}$ | V |  |
| $V_{8}$ | $V_{14}$ | $V_{\mathrm{S}}$ | V | $V_{\mathrm{S}}=10$ to 13.5 V |
| $V_{9}$ | $V_{14}$ | $V_{\mathrm{S}}$ | V |  |
| $V_{10}$ | -0.3 | $V_{\mathrm{S}}$ | V |  |
| $C_{15}$ | 0 | 100 | nF |  |
| $C_{3}$ | 0 | 1 | $\mu \mathrm{~F}$ |  |

Only the specified external components can be connected to pins $4,5,6,11,12,13,16$.

Junction temperature
Storage temperature range
Thermal resistance (system-air)

## Operating range

Supply voltage Mixer input frequency UHF IF input frequency Mixer IF output frequency
Oscillator frequency
Voltage at pin 8, 9
Voltage at pin 1,2
Ambient temperature

|  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| :--- | :--- | :--- | :--- |
| $T_{\mathrm{J}}$ | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | -40 | 80 | $\mathrm{~K} / \mathrm{W}$ |


|  |  |  |  |
| :--- | :--- | :--- | :--- |
| $V_{\mathrm{S}}$ | 10 | 13.5 | V |
| $f_{\mathrm{M}}$ | 20 | 650 | MHz |
| $f_{\mathrm{UHF}}$ | 20 | 650 | MHz |
| $f_{\mathrm{MFF}}$ | 20 | 650 | MHz |
| $f_{\mathrm{OSC}}$ | 20 | 700 | MHz |
| $V_{8,9}$ | $V_{14}$ | $V_{\mathrm{S}}$ | V |
| $V_{1,2}$ | 5 | $V_{\mathrm{S}}$ | V |
| $T_{\mathrm{A}}$ | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## Characteristics

$V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## RF section

Current consumption
Reference voltage
Oscillator frequency range
Turn-on start-up drift
Frequency drift
versus $V_{S}$
UHF switching voltage

## Characteristics

| $V_{S}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Test conditions | Test circuit | min | typ | max |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAW IF driver |  |  |  |  |  |  |  |
| Current consumption | $I_{1}+I_{2}$ | $V_{S}=12 \mathrm{~V}$ |  | 17 | 22 | 28 | mA |
| Input impedance | $Z_{16}$ | S-parameter measurement | 2 |  | 3 |  | $k \Omega$ |
| Input capacitance | $\mathrm{C}_{16}$ | S-parameter measurement | 2 |  | 1.5 |  | pF |
| Symmetrical output resistance | $\left\|z_{1 / 2}\right\|$ | S-parameter measurement | 5 | 50 | 100 | 200 | $\Omega$ |
| Linearity (permissible input signal) | $V_{16}$ | $m_{\mathrm{s}}=80 \% ; f_{\mathrm{S}}=36.5 \mathrm{MHz}$ <br> total harmonic distortion <br> of output signal <br> $V_{Q}$ is $T H D=1 \%$ | 3 |  | 250 |  | mV |
| Noise figure | NF | $R_{\mathrm{G}}=200 \Omega$ | 4 |  | 10 |  | $d B$ |
| Gain | G | $R_{L}=R_{G}=50 \Omega$ | 3 |  | -16 |  | dB |

## Block diagram



## Pin description

| Pin | Function |
| :--- | :--- |
| 1 | Low-impedance symmetrical output of SAW driver <br> 2 |
| Low-impedance symmetrical output of SAW driver |  |
| 3 | anti-phased to pin 1 |
| 4 | GND |
| 5 | High-impedance input of oscillator amplifier |
| 6 | Low-impedance output of oscillator amplifier |
| 7 | Oscillator signal output for PLL systems with possible <br> open collector output |
| 8 | Blocking capacitor for controlling oscillator amplitude <br> 9 |
| 10 | Symmetrical mixer output |
| 11 | Symmetrical mixer output anti-phased to pin 8 |
| 12 | Switching voltage input for VHF/UHF switch-over |
| 13 | High-impedance asymmetrical RF input for UHF IF signal |
| 14 | High-impedance symmetrical RF input of VHF mixer |
| High-impedance symmetrical RF input of VHF mixer, |  |
| 15 | anti-phased to pin 12 |
| 16 | Supply voltage <br> Blocking point of internal reference voltage <br> High-impedance asymmetrical IF input of SAW driver |



## Measurement circuit 2



The input reflection factor $S_{16}$ is measured at 36.5 MHz for computing the parallel equivalent circuit.

## Measurement circuit 3



## Measurement circuit 4



## Measurement circuit 5

 computing the $\pi$ equivalent circuit.

## Measurement circuit 6



The 4-pole matrix $S_{81}, S_{82}, S_{91}, S_{92}$ is measured at 100 MHz for computing the output capacitance.

## Measurement circuit 7

Measurement of static output impedance



IC for driving 16 light emitting diodes. Depending on the input voltage, the individual LEDs are driven within one row in form of a light spot. The UAA 170 provides a linear relation between control voltage and the driven LED.
By using an appropriate circuitry, the brightness of the LEDs can be varied and the crossing over of the light spot can be set between "smooth" and "abrupt". By connecting two ICs in parallel, up to 30 LEDs can be driven.

## Maximum ratings

| Supply voltage | $V_{\mathrm{S}}$ | 18 | V |
| :--- | :--- | :--- | :--- |
| Input voltages | $V_{11}, V_{12}, V_{13}$ | 6 | V |
| Load current | $I_{14}$ | 5 | mA |
| Junction temperature | $T_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  | $R_{\text {th }}$ | 90 | KA |
| Thermal resistance (system-air) |  |  |  |

## Operating range

Supply voltage range (LED red) ${ }^{1}$ )
Ambient temperature range

| $V_{\mathrm{S}}$ | 11 to 18 <br> $T_{\text {amb }}$ | -25 to 85 |
| :--- | :--- | :--- |$\quad{ }^{\circ} \mathrm{C}$

[^64]Characteristics ( $V_{\mathrm{S}}=12 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$ )

Current consumption ( $I_{14}=0 ; I_{16}=0$ )
Control input current
Reference input current
Voltage difference
Voltage difference for
smooth light transition
Voltage difference for
abrupt light transition
Voltage difference
Stabilized voltage $I_{14}=300 \mu \mathrm{~A}$

$$
I_{14}=5 \mathrm{~mA}
$$

Reference input voltage
Tolerance of forward voltages of LEDs, mutually Output current for LEDs

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{S}}$ | 2 | 4 | 10 | mA |
| $I_{11}$ | -2 |  |  | $\mu \mathrm{~A}$ |
| $I_{12}, I_{13}$ | -2 |  |  | $\mu \mathrm{~A}$ |
| $\Delta V_{12 / 13}$ | 1.4 |  | 6 | V |
| $\Delta V_{12 / 13}$ | 1.4 |  |  | V |
| $\Delta V_{12 / 13}$ | 4 |  |  |  |
| $\Delta V_{12 / 13}$ | 4 |  | V |  |
| $V_{14}$ |  | 5 | 6 | V |
| $V_{14}$ | 4.5 |  | V |  |
| $V_{\text {refmax }}$ | 1.4 |  | 6 | V |
| $V_{\text {refmin }}$ | 0 |  | 4.6 | V |
| $\Delta V_{\mathrm{D}}$ |  |  | 0.5 | V |
| $\sum I_{\mathrm{D}}$ |  | 25 |  | mA |

## Test circuit



## Scale display with light emitting diodes

Scale displays by means of a wandering light spot are particularly suitable for indicating approximate values. Applications of this kind are level sensors, VU-meters, tachometers, radio scales etc. When applying the displays in measuring equipment, multicolored light emitting diodes can be used as range limitation. Ring scales are obtained by a circular arrangement of the diodes. The IC UAA 170 has especially been developed for driving a scale of 16 LEDs.
The input voltages at pins 11, 12 and 13 are freely selectable between 0 and 6 V . Any kind of adjustment becomes possible by suitable voltage drivers. The $D C$ value $V_{\text {control }}$ is always assigned to a certain spot of the diode chain.
The voltage difference between pins 12 and 13 thereby corresponds to the possible indication range. $\Delta V_{12 / 13}$ defines at the same time the light transition between two diodes. With $\Delta V_{12 / 13}$ approx. 1.4 V , the light point glides smoothly along the scale. With increasing voltage difference, the passage becomes more abrupt. With $\Delta V_{12 / 13}$ approx. 4 V , the light point jumps from diode to diode.
Input voltages beyond the selected indication range cause the diodes D1 or D16 respectively, to light up, identifying only that the range has been exceeded.

## Block diagram



Indication for smooth transition UAA 170


Indication for abrupt transition UAA 170


## Brightness control



Pins 14, 15, and 16 serve to determine the diode current. Corresponding to the desired light intensity, the forward current of the diodes is linearly variable in the range $I_{\mathrm{f}}$ approx. 0 to 50 mA . The resistance at pin 15 defines the adjusting range. The resistances between pin 14 and 16 determine the current.
With the aid of a phototransistor, such as BP 101, the light intensity of the LEDs can be adjusted to the light fluctuations of the environment.

Diode current versus base emitter resistance
$V_{\mathrm{S}}=12 \mathrm{~V}$; $T_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; V_{14}=5.4 \mathrm{~V}$; red LEDs


## Operation of less than 16 LEDs

Control of 9 LEDs


Control of 11 LEDs


## Application circuit for the control of 30 LEDs with $2 \times$ UAA 170

Range of control voltage $V_{\text {control }}=0$ to 5 V
Voltage difference $V_{12 / 13}=2 \times 1.2 \mathrm{~V}=2.4 \mathrm{~V}$
Since the diodes D16 or D17 are permanently lit when the maximum or minimum voltages $V_{13}$ or $V_{12}$ adjusted by $R_{3}, R_{4}, R_{5}$, are exceeded or fall short the diodes should be covered, if necessary.


The figure shows an expansion of the circuit to 30 diodes with 2 ICs UAA 170. The diodes D16 or D17 light permanently, when the reciprocal absolute ratings are exceeded. They should be covered. The reference voltage $\Delta V_{12 / 13}=2 \times 1.2=2.4 \mathrm{~V}$ is derived from a stabilized dc voltage of typ. 5 V available at pin 14. A resistance of $6.2 \mathrm{k} \Omega$ provides an overlapping of the ranges in order to ensure a smooth transition from D15 to D18. The control voltage $V_{\text {control }}$ is forwarded in a parallel mode to pins 11 via a divider $R_{1}: R_{2}$. The voltage divider is to be dimensioned according to the desired input voltage. With a divider current of $I=100 \mu \mathrm{~A}$ and a control voltage of $V_{\text {control }}=10 \mathrm{~V}$, the following is valid:
$R_{2}=\frac{\Delta V_{12 / 13}}{I}=\frac{2.4}{0.1}=24 \mathrm{k} \Omega$ and
$R_{1}=\frac{V_{\text {control }}-\Delta V_{12 / 13}}{I}=\frac{7.6}{0.1}=76 \mathrm{k} \Omega$
The nearest standard value is $R_{1}=75 \mathrm{k} \Omega$. The voltage difference for switching an incremental step is then $\Delta V_{\text {control }}=\frac{10 \mathrm{~V}}{30}=0.16 \mathrm{~V}$.

Integrated circuit for driving 12 light emitting diodes. Corresponding to the input voltage the LEDs forming a light band are controlled similar to a thermometer scale.
By using an appropriate circuitry the brightness of the LEDs can be varied and the light passage between two adjacent LEDs can be arranged between "smooth" and "abrupt".

## Maximum ratings

Supply voltage
Input voltage

Storage temperature range Junction temperature

Thermal resistance (system-air)

| $V_{\mathrm{S}}$ | 18 | V |
| :--- | :--- | :--- |
| $V_{3}$ | 6 | V |
| $V_{16}$ | 6 | V |
| $V_{17}$ | 6 | V |
| $T_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\mathrm{j}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| $R_{\text {thSA }}$ | 78 | K/W |

## Operating range

| Supply voltage range | $\begin{array}{l}\text { V } \\ \text { Ambient temperature range }\end{array}$ | $\begin{array}{l}10 \text { to } 18 \\ \\ T_{\mathrm{amb}}\end{array}$ | $\begin{array}{l}\text { V } \\ \\ \text { A5 to } 85\end{array}$ |
| :--- | :--- | :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

Characteristics ( $V_{\mathrm{S}}=12 \mathrm{~V}, T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

Current consumption ( $I_{2}=0$ ) (without LED current) Input currents $\left(V_{3}-V_{16}<2 \mathrm{~V}\right)$

Voltage difference for smooth light transition Voltage difference for abrupt light transition Diode current per diode Tolerance of LED forward voltages

|  | $\min$ | typ | $\max$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $I_{18}$ |  | 5.5 | 8.2 | mA |
| $I_{3}$ |  | 0.3 | 1 | $\mu \mathrm{~A}$ |
| $I_{16}$ |  | 0.3 | 1 | $\mu \mathrm{~A}$ |
| $I_{17}$ |  | 0.3 | 1 | $\mu \mathrm{~A}$ |
| $V_{16 / 3}$ | 1 |  |  | V |
| $V_{16 / 3}$ | 4 |  |  | V |
| $I_{\mathrm{D}}$ |  | 10 |  | mA |
| $\Delta V_{\mathrm{D}}$ |  |  | 1. | V. |

## Measurement circuit


$P_{1}$ light band test
$P_{2}$ brightness test

## Scale display with light emitting diodes

Scale displays by means of a growing light band are particularly suitable for the measuring of approximate values. Applications of this kind are level sensors, VU meters, tachometers, field strength indicators etc. When applying the displays in measuring equipment, multicolored LEDs can be used as range limitation.
The voltage difference between pins 16 and 3 thereby corresponds to the possible indication range. $\Delta V_{16 / 3}$ defines at the same time the light passage between two diodes. With $\Delta \mathrm{V}_{16 / 3} \geqq 1 \mathrm{~V}$, the light band glides smoothly along the scale. With increasing voltage difference, the passage becomes more abrupt. With $\Delta \mathrm{V}_{16 / 3}$ approx. 4 V , the light band jumps from diode to diode.

Each quartet must consist of identical diodes in order to maintain its functional characteristics. It is therefore possible to design the first and third quartet as diodes emitting the color red and the second quartet as diodes emitting the color green to delineate a certain operational area.
Pin 2 serves to determine the diode current. Corresponding to the desired light intensity, the forward current of the diodes is variably linear in the range $I_{\mathrm{f}}$ approx. 0 to 10 mA .
Application circuit 1 shows the possibility of designing this resistance, adjustable by means of a phototransistor BP 101, in order to adapt the light intensity to changing ambient brightness. The adjusting range of the diode current lies between $I_{\mathrm{f}}$ approx. 5 mA (BP 101 not lit) and $I_{f}$ approx. 10 mA (BP 101 fully lit). If pin 2 is open the diode current is 10 mA .

## Block diagram



## Application circuit 1



Depending on the actual maximum ratings, the resistances $R_{1}$ to $R_{7}$ can be varied widely as follows:
$R_{3}=820 \Omega$
$R_{4}=56 \mathrm{k} \Omega$
$R_{5}=220 \mathrm{k} \Omega$
$R_{6}=2.2 \mathrm{k} \Omega \ldots 100 \mathrm{k} \Omega$
If a quartet does not need the full number of display diodes and if the first wired diodes shall be left luminous at full driving, bridges have to be inserted replacing the missing LEDs. Otherwise the first diodes of the quartet switch off when their display range is exceeded.

Application circuit 2
for cascading several UAA 180 ICs (up to 7)


## Application circuit 3

for field strength indication


Package Outlines

## Package Outlines

Plastic plug-in package 20 A 8 DIN 41866 8 pins, DIP


Approx. weight 0.7 g

Plastic plug-in package 20 A 16 DIN 41866 16 pins, DIP

Approx. weight 1.2 g


Appox welg

Plastic plug-in package 20 A 14 DIN 41866 14 pins, DIP


Approx. weight 1.1 g

Plastic plug-in package 20 A 18 DIN 41866 18 pins, DIP

Plastic plug-in package 20 A 20 DIN 41866
20 pins, DIP


Approx. weight 1.5 g

Plastic plug-in package 20 D 22 DIN 41866
22 pins, DIP


Approx. weight 2.1 g

## Package Outlines

Plastic plug-in package 20 B 24 DIN 41866
24 pins, DIP


Approx. weight 2.5 g

Plastic plug-in package 20 B 28 DIN 41866
28 pins, DIP


Approx. weight 3 g

## Package Outlines

Plastic plug-in package 20 B 40 DIN 41866
40 pins, DIP


Approx. weight 5.9 g

Miniature plastic package (G)
20 pins (SO 20 L )


Approx. weight 0.6 g

## Plastic power package

with cooling fin and 9 pins, SIP


Approx. weight 1.9 g

Metal package 5 J 10 DIN 41873
(similar to TO 100)


Dimensions in mm

Approx. weight 1.1 g

## Package Outlines

## Piggyback



Dimensions in mm

## Special package


*) Change to $130 \pm 3 \mathrm{~mm}$ in preparation

Approx. weight 8.5 g

## Package Outlines

## Plastic package

44 pins, PLCC


Plastic package 68 pins, PLCC


## Ceramic package

68 pins, C-CC


## Ceramic package

88 pins, PGA


Dimensions in mm

Plastic power package, similar to TO-220 (with cooling strip and 5 pins)


Approx. weight 2.1 g

Plastic power package, similar to TO-220 (with cooling strip and 5 pins)


Approx. weight 2.1 g

Transparent plastic miniature package 6 pins


Approx. weight 0.1 g

Plastic power package, similar to TO-220 (with cooling strip and 7 pins)


Approx. weight 2.1 g

Plastic package, P-DIP, 4 pins
20 A 4 DIN 41866


Approx. weight $0.5 \mathbf{g}$

Plastic package, P-DIP, 8 pins 20 A DIN 41866


Approx. weight 0.7 g

Plastic package, P-DIP, 6 pins, 20 A 6 DIN 41866


Approx. weight 0.7 g

Plastic package, P-DIP, 14 pins 20 A 14 DIN 41866


Approx. weight 1.1 g

## Package Outlines

Ceramic package, C-DIP, 16 pins


Approx. weight 1.4 g

## Ceramic package, C-DIP, 24 pins



Approx. weight $\mathbf{3 g}$

## Package Outlines

Ceramic package, C-DIP, 40 pins


Approx. weight 6.8 g

Plastic flatpack, 4 pins


Approx. weight 0.5 g

Plastic flatpack, 3 pins


Miniature plastic package
6 pins


Approx. weight 0.1 g

Miniature plastic package (SMD) 6 pins (similar to SO 6)


Approx. weight 0.1 g

Miniature plastic package 8 pins


Approx. weight 0.15 g

Miniature plastic package (SMD)
8 pins (similar to SO 8)


Approx. weight 0.15 g

## Package Outlines

Miniature plastic package (SMD)
14 pins (SO 14)


Approx. weight 0.13 g

Miniature plastic package (SMD) 20 pins (SO 20 L )


Approx. weight 0.6 g

## Package Outlines

## MIKROPACK (SMD)

MIKROPACKs are delivered exclusively in taped form.
Dimensions of perforation in acc. with DIN 15851, sheet 2 (Super 8)

TCA 205 K



TCA 955 K


## Package Outlines

## Packaging tubes




Siemens Sales Offices

# Siemens/Semiconductor Group 

 REGIONAL SALES OFFICE
## Eastern Region

Siemens Components, Inc. P.O. Box 1483

119 Russell Street
Littleton, MA 01460
(617) 486-0331

Siemens Components, Inc.
103 Carnegie Center
Princeton, NJ 08540
(609) 987-0083

Siemens Components, Inc. 6575 The Corners Pkwy., Ste. 210
Norcross, GA 30092
(404) 449-3981

## Central Region

Siemens Components, Inc
5600 North River Rd. \#735
Rosemont, IL 60018
(312) 692-6000

Siemens Components, Inc.
1105 Schrock Road, Ste. \#204
Columbus, Ohio 43229
(614) 433-7500

Siemens Components, Inc.
3003 LBJ Freeway, \#204
Dallas, TX 75234
(214) 620-2294

## SEMICONDUCTOR REPRESENTATIVES <br> Eastern Region <br> Central Region

Anchor Engineering
188 Needham Street
Newton Upper Falls, MA 02164
(617) 964-6205

ADI
P.O. Box 30, Hwy. 301 South

Smithfield, NC 27577
(919) 934-8136

Delta Technical Sales
3901 Commerce Drive
Willow Wood Office Center
Willow Grove, PA 19090
(215) 657.7250

QXI, Inc.
501 First Ave. North, Ste. 504
St. Petersburg, FL 33701
(813) 894-4556

QXI, INc.
2833 The Palm Court
Orlando, FL 32809
813) $894-4556$

QXI, Inc.
2020 West McNab Rd., Ste. 101
Ft. Lauderdale, FL 33309
(305) 978-0120

Klamco Electronics
Box 29191 65th Inf. Station
Rio Piedras, PR 00929
(809) 752-6169

Emtec Sales
299 Ridgedale Avenue
East Hanover, NJ 07936
(201) 428-0600

EMA, Inc.
309 Jordan Lane Northwest
Huntsville, AL 35805
(205) 830-4030

EMA, Inc.
620 Colonial Park Drive
Roswell, GA 30075
(404) 992-7240
D.G. Reps

1447 York Road, Ste. 401
Lutherville, MD 21093
(301) 583-1360

Ossmann Associates, Inc.
6666 Old Collamer Rd.
E. Syracuse, NY 13057
(315) 437-7052

Ossmann Associates, Inc.
280 Metro Park
Rochester, NY 14623
(716) 424-4460

Cahill-Schmitz-Cahill, Inc.
315 North Pierce Street
St. Paul, MN 55104
(612) 646-7217

Electro Reps, Inc.
7240 ShadeLand Station, Ste. 275
Indianapolis, IN 46256
(317) 842-7202

KMA Sales Company
2360 North 124th Street
Milwaukee, WI 53226
(414) 259-1771

KMA Sales Company
5105 Tollview Drive, Ste. 275
Rolling Meadows, IL 60008 (312) 398-5300

Advanced Technical Sales
601 North Mur-len, Ste. B
Olathe, KS 66062
(913) 782-8702

Advanced Technical Sales
1810 Craig Road, Ste. 125
St. Louis, MO 63146
(314) 878-2921

Advanced Technical Sales
375 Collins Road Northeas
Cedar Rapids, IA 52402
(319) 365-3150

Advanced Technical Sales
9550 E. Lincoln \#609
Wichita, KS 67207
(316) 682-2769

Enco Marketing, Inc.
1565 North Woodard Ave.
Terrace No. 6
Bloomfield Hills, MI 48013
(313) 642-0203

Electronic Salesmasters
24100 Chargrin Boulevard
Beachwood, OH 44122
(216) 831-9555

CompTech Sales, Inc.
2221 Madison Drive, Ste. B
Arlington, TX 76011
(817) 265-6007

CompTech Sales, Inc.
4135 S. 100th East Ave., Ste. 101
Tulsa, OK 74146-3635
(918) 622-7744

CompTech Sales, Inc.
9100 S.W. Freeway, Ste. 227
Houston, TX 77074
(713) 776-8330

CompTech Sales, Inc.
12701 Research Blvd., Ste. H
Austin, TX 78759
(512) 331-8922

## Western Region

Centaur Corporation
20720 Ventura Blvd., \#280
Woodland Hills, CA 91364
(818) 704-1655

Mission Ridge Marketing
2102 Business Center Dr., Ste. 214
Irvine, CA 92715
(714) 253-4626

Varigon San Diego, Inc.
4805 Mercury Street, Ste. L
San Diego, CA 92111
(619) 576-0100

Lange Sales, Inc.
1500 W. Canal Court, Bldg. 4, Ste. 100
Littleton, CO 80120
(303) 795-3600

Micro Sales, Inc.
2122 112th Ave. Northeast, Ste. B
Bellevue, WA 98004
(206) 451-0568

Micro Sales, Inc.
17575 Southwest Tualatin Valley Hwy. \#210
Aloha, OR 97006
(503) 642-1818

F-P Sales
7301-C Jefferson Northeast
Albuquerque, NM 87109
(505) 345-5553

## Westrep

2432 West Peoria, Ste. 1061B
Phoenix, AZ 85029
(602) 997-8899

The information contained here has been carefully reviewed and is believed to be accurate. However, due to the possibility of unseen inaccuracies, no responsibility is assumed.

This literature does not convey to the purchaser of electronic devices any license under the patent rights of any manufacturer.

Issued by IC Standard Products
2191 Laurelwood Road, Santa Clara, CA 95054 (408) 980-4500


[^0]:    1) see figure 3
[^1]:    1) $V_{0} \leq V_{V} ; V_{Q}$; example: if $V_{V}, V_{Q}$ are positive $0_{S}$ must be grounded.
[^2]:    1) Reverse current of a single substrate ciiode
[^3]:    - Not for new design

[^4]:    1) Instruction extension with diodes
[^5]:    1) Detailed description is available upon request
[^6]:    1) Multiplication factor $M=15$
[^7]:    1) Values apply throughout the operational range.
[^8]:    *) The mentioned filter constants are only approximate values.
    They have to be matched to the actual tuner by the user.

[^9]:    *) Arithmetic mean value incl. transmitter diode

[^10]:    * not valid for input CS2/TP in Test mode - full deletion

[^11]:    1) Conditions upon request.
[^12]:    1) Conditions upon request.
[^13]:    For comments see page 286.

[^14]:    For comments see page 286.

[^15]:    For comments see page 302.

[^16]:    For comments see pages 302, 303.

[^17]:    1) The IC is not allowed to be plugged in or out when the supply voltage is switched on.
[^18]:    1)only IBA 120 T
    ${ }^{2}$ only TBA 1200

[^19]:    1) Omitting the electrolytic capacitor $47 \mu \mathrm{~F}$ at pin 11 changes the volume-control range.
[^20]:    $I^{2} \mathrm{C}$ bus is a patented bus system of Philips.

[^21]:    *Status bit 8 via $\mathrm{I}^{2} \mathrm{C}$ bus: 1

[^22]:    * standby
    ** matched to TBB 202
    *** PORT output state

[^23]:    1) dependent on external components
    2) $\mathrm{AQL}=2.5$
[^24]:    1) dependent on external components
[^25]:    1) dependent on external components
    2) $\mathrm{AQL}=2.5$
[^26]:    *) Negative input voltages are not permitted

[^27]:    1) Parallel connection of $R_{\text {hy }}$ to $R_{\text {di }}$ may at least amount to $6 \mathrm{k} \Omega$
[^28]:    1) measured with increasing input voltage
[^29]:    2) $p=$ number of pole pairs of the tachometer generator.
    3) in applications without switching oscillator.
[^30]:    1) A protective resistor of $500 \Omega \pm 20 \%$ is integrated inside the IC.
[^31]:    1) Inhibition occurs if pin 4 and 12 are grounded.
[^32]:    1) $S 3$ open
    2) $S 4$ closed
    3) referred to $-V_{S}$
[^33]:    1) ICs provide optimal reliability and service life if the junction temperature does not exceed $125^{\circ} \mathrm{C}$ in operation. Operation up to the maximum permissible limit of the junction temperature at $150^{\circ} \mathrm{C}$ is possible in principle. It should be noted, however, that exposure to absolute maximum rating conditions for extended periods may affect device reliability.
[^34]:    1) In case of chopper operation with peak currents exceeding 1 A , one diode per output (pin 1,9 ) has to be connected with the cathode to the supply voltage (pin 5) The reverse-recovery time of diodes must not exceed 200 ns .
    2) ICs provide optimal reliability and service life if the junction temperature dues not exceed $125^{\circ} \mathrm{C}$ in operation. Operation up to the maximum permissible limit of the junction temperature at $150^{\circ} \mathrm{C}$ is possible in principle. It should be noted, however, that exposure to absolute maximum rating conditions for extended periods may affect device reliability.
[^35]:    ${ }^{1}$ ) $V_{i p p}=1.2 \mathrm{~V}$ MPX; $V_{\mathrm{H}} \geqq 1 \mathrm{~V}$; S1 closed; $f_{\mathrm{AF}}=1 \mathrm{kHz}$
    ${ }^{2}$ ) $V_{i p p}=1.2 \mathrm{~V} \mathrm{MPX;} \quad \mathrm{~S} 1$ open; $f_{\mathrm{AF}}=1 \mathrm{kHz}$
    3) $V_{\mathrm{S}}=12 \mathrm{~V}+V_{\mathrm{n}} ; V_{\mathrm{nrms}}=200 \mathrm{mV} ; 200 \mathrm{~Hz}$
    ${ }^{4}$ ) CCIR DIN 45405; unweighted; S1 open
    ${ }^{5}$ ) S1 closed
    ${ }^{6}$ ) After TP with $f_{\mathrm{co}}=6.5 \mathrm{kHz}$; reduction 36 dB /octave
    ${ }^{7}$ ) $V_{16 \mathrm{pp}}=0.75 \mathrm{~V}$ MPX; S 1 closed; $f_{\mathrm{AF}}=1 \mathrm{kHz}$
    ${ }^{8}$ ) The oscillator is switched off, if pin 18 is connected with a voltage $\leqq 0.4 \mathrm{~V}$ or S 1 is open.

[^36]:    *) May not be exceeded even as instantaneous value.

[^37]:    1) Data does not apply to series measurement processes.
[^38]:    1) intermittently 17.5 V
[^39]:    *) DC component only

[^40]:    
    2) Case soldered on PC board with copper-clad $35 \mu \mathrm{~m}$ layer, cooling surface $25 \mathrm{~cm}^{2}$
    3) $R_{\mathrm{thSA} 1}=44 \mathrm{~K} / \mathrm{W}$ and $\mathrm{PV}_{\mathrm{V}}=1 \mathrm{~W}$

[^41]:    *) DC component only

[^42]:    *) in application circuit $110 \mathrm{k} \Omega / 3 \mathrm{~W}$

[^43]:    For explanations refer to page 642.

[^44]:    For explanations refer to page 642.

[^45]:    1) With this, the max. power dissipation or junction temperature must be taken into account!
    ${ }^{2}$ ) At a planned max. operating time of 70000 hours a continuous max. junction temperature of $150^{\circ} \mathrm{C}$ is permitted.
    ${ }^{3}$ ) For $V_{\text {S oN }}$ values refer to characteristic data.
[^46]:    1) $V_{\text {S ON }}$ means that $V_{\text {SHIGH }}$ has been exceeded, while $V_{\text {SLow }}$ has not yet been exceeded.
[^47]:    1) $C_{T}=0.2 \mathrm{nF}$ corresponds to a fall time of $0.2 \mu \mathrm{~s}( \pm 30 \%)$ if the discharge current largely exceeds the charge current. The fall time equals the minimum dead time at the output.
    ${ }^{2}$ ) Step function $\Delta V=-100 \mathrm{mV} \longrightarrow \Delta V=+100 \mathrm{mV}$, for transit time from input comparator to QSIP
[^48]:    For footnotes refer to page 652.

[^49]:    ${ }^{1}$ ) Dynamic maximum current during rising of falling edge
    2) Step function $V_{\mathrm{REF}}=-100 \mathrm{mV} \longrightarrow V_{\mathrm{REF}}=+100 \mathrm{mV}$ for transit time from
    3) Step function $\Delta V=-100 \mathrm{mV} \rightarrow \Delta V=+100 \mathrm{mV}$ \} input comparator to QSIP

[^50]:    1) With this, the max. power dissipation or junction temperature must be taken into account.
    ${ }^{2}$ ) For $V_{S \text { on }}$ values refer to characteristic data.
[^51]:    1) $V_{\text {S ON }}$ means that $V_{\text {SHIGH }}$ has been exceeded, while $V_{\text {S Low }}$ has not yet been exceeded.
[^52]:    1) $C_{T}=0.2 \mathrm{nF}$ corresponds to a fall time of $0.2 \mu \mathrm{~s}( \pm 30 \%)$ if the discharge current largely exceeds the load current. The fall time equals the minimum dead time at the output.
    ${ }^{2}$ ) Step function $\Delta V=-100 \mathrm{mV} \rightarrow \Delta V=+100 \mathrm{mV}$, for transit time from input comparator to QSIP
[^53]:    1) Dynamic maximum current during rising or falling edge
    2) Step function $V_{\text {REF }}=-100 \mathrm{mV} \xrightarrow{\rightarrow} V_{\text {REF }}=+100 \mathrm{mV}$ for transit time from
    ${ }^{3}$ ) Step function $\Delta V=-100 \mathrm{mV} \rightarrow \Delta V=+100 \mathrm{mV}$ \} input comparator to QSIP
[^54]:    1) $\mathrm{S} 2 \mathrm{a}(\mathrm{b})$ open/closed
    2) $\mathrm{S} 1 \mathrm{a}(\mathrm{b})$ and S 3 in position 2
    3) $P_{9 / 1}=6 \mathrm{~W} ;-3 \mathrm{~dB}$ referred to 1 kHz
    4) $\mathrm{S} 1 \mathrm{a}(\mathrm{b})$ in position 2
[^55]:    1) S 2 a (b) open/closed
    2) $S 1$ a (b) and $S 3$ in position 2
    3) $P_{9 / 1}=6 \mathrm{~W} ;-3 \mathrm{~dB}$ referred to 1 kHz
    4) $\mathrm{S} 1 \mathrm{a}(\mathrm{b})$ in position 2
[^56]:    1) $\mathrm{RK} \xlongequal{\text { ® room acoustics }}$
    ${ }^{2}$ ) $\mathrm{KL} \triangleq$ ค tone
[^57]:    Dimensions in mm

[^58]:    Reliability and life time of the IC are assured as long as the junction temperature does not exceed $125^{\circ} \mathrm{C}$. Though operation of the IC at the given max. junction temperature of $150^{\circ} \mathrm{C}$ is possible a continuous operation at this rating could nevertheless impair the reliability of the IC considerably.

    1) The magnetic parameters are specified for a homogenous magnetic field at the sensor center as per fig. 3
    2) $1 \mathrm{mT}=10 \mathrm{G}$
[^59]:    1) see figure 8
[^60]:    An optimal reliability and life time of the IC are assured as long as the junction temperature does not exceed $125^{\circ} \mathrm{C}$. Though operation of the IC at the given max. junction temperature of $150^{\circ} \mathrm{C}$ is possible a continuous operation at this rating could nevertheless impair the reliability of the IC considerably.

    1) Thermal resistance of TLE 4901 K depends on type of mounting.
    2) The magnetic parameters are specified for a homogenous magnetic field at the sensor center as per fig. 3.
    3) $1 \mathrm{mT}=10 \mathrm{G}$
[^61]:    Dimensions in mm

[^62]:    Reliability and life time of the IC are assured as long as the junction temperature does not exceed $125^{\circ} \mathrm{C}$. Though operation of the IC at the given max. junction temperature of $150^{\circ} \mathrm{C}$ is possible, a continuous operation at this rating could nevertheless impair the reliability of the IC considerably.

    1) The magnetic parameters are specified for a homogenous magnetic field at the sensor center as per fig. 3.
    2) $1 \mathrm{mT}=10 \mathrm{G}$
[^63]:    ${ }^{1}$ ) Measured $S$ parameter values converted to $Y$ parameters
    ${ }^{2}$ ) See: Measurement configuration to measure cross modulation

[^64]:    1) The lower limit only applies to a forward voltage of the LEDs of approx. 1.5 V (red LEDs); the lower limit increases with higher forward voltage
