SIEMENS

Data Book 1980/81

ICs for Entertainment Electronics 1980/81

Integrated circuits Integrated circu Integrated circuits Integra cuits Integrated circuits In Integrated circuits · Integrate CS cuits · Integrated circu for Entertainment Electronics Integrate ated circu cuits Integrated circuits In grated circuits · Integrate

Table of Contents General Information

ICs for Special TV Applications

ICs for Special Broadcasting Applications

ICs for General Purpose Applications

Packaging Information

List of Sales Offices

~

SIEMENS

ICs for Entertainment Electronics Data Book 1980/81

SIEMENS AKTIENGESELLSCHAFT

Published by Siemens AG, Bereich Bauelemente, Produkt-Information, Balanstraße 73, D-8000 München 80

For the circuits, descriptions, and tables indicated no responsibility is assumed as far as patents or other rights of third parties are concerned.

The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Offices of Siemens Aktiengesellschaft in the Federal Republic of Germany and Berlin (West) or the Siemens Companies and Representatives abroad (see list of Sales Offices). **Table of Contents**

General Information

.

Table of Contents

General information

1.	New type nomenclature for ICs	11
2.	Mounting instructions	12
3.	Glossary of terms	14
4.	Quality specifications	17

ICs for special TV applications

Video	IF/AFC
VIGEO	

	TBA 1440 G	Video IF IC for black/white and color TV sets	23
	TBA 1441	Video IF IC for black/white and color TV sets	23
	TDA 5500	Video IF IC with VCR connection	29
v	TDA 5600	Video IF IC with AFC	35
v	TDA 5610	Video IF IC with AFC	35
v	TDA 5611	Video IF IC with AFC	35
	TDA 4260	AFT IC with programmable current deviation	41
	Quasi-parallel s	ound	
	TDA 2840	Quasi parallel sound IC	44
V	TDA 2841	Quasi parallel sound IC with AFC	46
V	TDA 4280 T	Quasi parallel sound IC with FM IF	49
V	TDA 4280 U	Quasi parallel sound IC with FM IF	49
•	TDA 4281 T	Quasi parallel sound IC with FM IF with sym. input	54
	Sound stage IF	amplifiers	
	TBA 120	FM IF amplifier with demodulator	59
	TBA 120 A	FM IF amplifier with demodulator	59
	TBA 120 S	FM IF amplifier with demodulator	66
	TBA 120 AS	FM IF amplifier with demodulator	66
	TBA 120 T	FM IF amplifier with demodulator	74
	TBA 120 U	FM IF amplifier with demodulator	74
	TDA 1048	Controlled AM amplifier with demodulator and AF volume control	83
	System for cold	or signal handling in TV receivers in acc. with the PAL standard \ldots .	86
	TDA 2522	Synchronous demodulator combination for PAL color TV sets	89
	TDA 2530	RGB circuitry for color TV receivers	92
	TDA 2560	Luminance and chrominance combination for PAL TV receivers	96

.

▼ New type

Page

Ρ	a	a	e
	~		-

	ICo for driving n		ugo
_		Harizantal combination for TV receivers	101
-	TDA 2551	Horizontal combination for tv receivers	101
•	TDA 2555	for TV receivere	107
_			107
•	TDA 4000		113
•	1DA 4010		122
	UAA 190	IC for onscreening of the bargraph in the television picture	128
	Dividere		
-		LIHE/VHE divider 1 · 256	135
÷	SDA 4040	IIHE/VHE divider 1:256 with preamplifier	120
•	307 4041		100
	Siemens digital	tuning system SDA 100 (frequency synthesis)	144
	S 0436	High frequency divider 1:64	155
	S 0437	Phase locked loop IC	158
	TBB 1331 A	Operational amplifier with darlington input	165
	SM 564	Control circuit for frequency synthesis in TV sets	170
•	SDA 5650 F	16×14 (16) bit nonvolatile memory	186
•	00/(00001		100
	Siemens digital	tuning system SDA 200 (frequency synthesis)	193
¥	SDA 2001	High frequency divider 1:64 incl. preamplifier	201
¥	SDA 2002	Phase-locked loop IC	206
¥	SDA 2003	Channel processor for frequency synthesis	212
¥	SDA 2004	LED display driver	229
v	SDA 2014	LED display driver incl. cascade connection	236
¥	SDA 2105	On-screen IC	244
¥	SDA 2006	Nonvolatile memory with 32 words of 16 bits each (EAROM)	251
¥	SDA 2007	IR remote control system – receiver	261
¥	SDA 2008	IR remote control system — transmitter	272

ICs for special broadcasting applications

Tuner S 042 P S 042 E	Mixer Mixer	293 293
IF stages		
S 041 P	FM IF amplifier with demodulator	298
S 041 E	FM IF amplifier with demodulator	298
TCA 440	AM receiver circuit	304
TDA 1046	AM receiver IC incl. demodulator	320
TDA 1047	FM/IF amplifier IC incl. demodulator for radio receivers	328
▼ S 054 T	AM shortwave tuner IC for superheterodyne receivers	335
▼ TDA 4200	FM IF IC for car radios	340

▼ New type

_

Table of Contents

Page

	System for the	reception of road traffic transmitters (ARI)	344
	S 0280	IC for station decoding SK	346
	S 0281	IC for message decoding DK	350
	S 551	Message decoder for FM road traffic information service	353
	S 552	Area decoder for FM road traffic information service	362
	Voltage synthe	sis	
¥	SDA 5690 R	VHF tuning voltage control	369
v	SDA 5690 C	VHF tuning voltage control	382
v	SDA 5650 R	16×10 (12) bit nonvolatile memory (EAROM)	394
¥	TDB 0453 A	Comparator	401
	Frequency cour	nters	
¥	SDA 5680 A	Frequency counter for LMS and VHF	403
¥	SDA 5680 B	Frequency counter for LMS and VHF	403
	Stereo decoder	S	
v	TCA 4500 A	Stereo decoder	409
¥	TCA 4510	Stereo decoder for low-voltage operation	413
	IC for cassette	and tape recorders	
v	S 0282-2	Level controller for tape recorders	420
¥	TDA 2000	Stereo equalizing amplifier, signal source switch and AF regulator	426

ICs for general purpose applications

Remote control systems

		Infrared remote control system IR 60	435
	SAB 3209	Infrared remote control system — receiver (3 analog functions)	436
	SAB 4209	Infrared remote control system – receiver (4 analog functions)	446
	SAB 3210	Infrared remote control system – transmitter	458
	SAB 3211	Display – decoder – driver	467
¥	SAB 3211 Z	Display – decoder – driver	473
	SAB 3271	Infrared receiver with parallel outputs	477
¥	SDA 3205	Infrared remote control system – receiver	489
¥	SDA 3206	Infrared remote control system – transmitter	498
	TDA 4050 B	Infrared preamplifier	505

New typeNot for new design

Table of Contents

Page

	Switches		
	SAS 560 S	Switching amplifier for 4-channel touch tuning	510
	SAS 570 S	Switching amplifier for 4-channel touch tuning	510
	SAS 580	Switching amplifier for 4-channel touch tuning	514
	SAS 590	Switching amplifier for 4-channel touch tuning	514
	SAS 5800	Switching amplifier for 4-channel touch tuning with muting pulse	522
	SAS 5900	Switching amplifier for 4-channel touch tuning with muting pulse	522
	SAS 6800	Sequence switch for 5-channel touch tuning	529
	SAS 6810	Sequence switch for 1-channel touch tuning	533
	AF power ampli	ifiers	
	TDA 1037	AF power amplifier with thermal shutdown	536
	TDA 1037 D	AF power amplifier with thermal shutdown	536
¥	TDA 2003	AF power amplifier for car radios	545
¥	TDA 2030	AF power amplifier for radio and television receivers	548
	TDA 3000	15 W AF power amplifier with short circuit protection	556
	LED array drivin	Ig	
	UAA 170	LED driver for light spot displays	559
	UAA 170 L	LED driver for light spot displays	559
	UAA 180	LED driver for light band displays	567
	Tone control IC		
	TDA 4290	Tone control IC for volume, treble, and bass	573
	Packaging inf	ormation	579
	List of Sales C	Offices	587

New typeNot for new design

1. New type nomenclature for ICs¹)

The code consists of: Three letters followed by a serial number

First two letters

A. Individual circuits

The first letter identifies the circuit as:

S: Individual digital circuit

T: Analog circuit

U: Mixed analog/digital circuit

The **second letter** has no special significance, except the letter H which stands for hybrid circuits.

B. Family circuits

These are digital circuits related in their specifications and primarily designed to be mutually connected.

The first two letters identify the family.

The **third letter**: indicates the operational temperature range or, exceptionally, another significant characteristic.

A - No temperature range specified

B — 0 to 70 °C C — -55 to 125 °C D — -25 to 70 °C E — -25 to 85 °C F — -40 to 85 °C	If a circuit is designed for a wider temperature range, but does not qualify for a higher classification, the code letter for the narrower temperature range is used.
---	---

The **serial number** may either be a 4-digit number (stated by PRO ELECTRON) or a serial number (combining figures and perhaps numbers) of an existing company number. Company numbers consisting of less than four digits are extended to a fourdigit number by adding zeroes (0) in front.

A version letter may be added to indicate a variation of the basic type. Thus, slight changes of the basic type or the case may be designated. Version letters have no fixed significance, except letter Z: connection as specified by customer ("customized wiring").

The following letters are used for the different package outlines:

- C Cylindrical package
- D Dual in-line ceramic
- F Flat pack
- P Dual in-line plastic
- Q Quadruple in-line
- U-Chips, not encased

¹⁾ Applied since 1973.

Former type nomenclature:

First two letters: same as new code. The third letter: indicates the function

- H Combinatorial circuit
- J Bistable or multistable sequential circuit (static)
- K Monostable sequential circuit
- L Level converter (dynamic)

- N Bi-metastable or multi-metastable sequential circuit
- Q Read-write memory
- R Read-only memory
- S Sense amplifier with digital output
- Y Miscellaneous

The third figure (of the serial number comprising three figures) indicates the operating temperature range.

0 — No temperature range specified	4 — 15 to 55 °C
1 — 0 to 70 °C	5 — —25 to 70 °C
2 — —55 to 125 °C	6 — —40 to 85 °C

3 - -10 to 85 °C

2. Mounting instructions

2.1 General

With MOS components, it must be observed that no currents will flow between substrate and solder bath or soldering iron respectively. It is therefore recommended, to ground the connections to be soldered as well as the solder bath and/or the solder iron.

During preparation and assembly on the PCB, the MOS circuits need protection against static overvoltages and electrical spikes. On no account, MOS circuits are allowed to be taken from or inserted into the circuit while the operating voltage is applied.

2.2 Plastic plug-in packages

Plastic plug-in packages are soldered on the reverse side of the printed circuit board, opposite the package. The package pins are bent down by 90° and fit into holes 2.54 mm apart, with hole diameters of 0.7 to 0.9 mm. Dimension X should be taken from the appropriate dimensional drawing of the package.

The bottom of the package does not touch the printed circuit board surface after its insertion, as the pins widen at a proper distance from the package (see figure).

After inserting the package into the printed circuit board it is advantageous to bend two pins at an angle of approximately 30° towards the board. This way the pakage does not need to be held down during the soldering process.

Dimensions in mm





2.3 Package 5 H8 DIN 41873 and similar packages with 8, 10, and 12 pins

The case may be mounted in any position. The pins may be bent sideways at a minimum distance of 1.5 mm from the case according to the hole distance (fig. 2). Pins that are too long should be clipped before soldering. Iron or dip soldering may be employed.



2.4 Hints for soldering

Solder temperature: max. 260 °C Soldering duration: dip soldering max. 5 sec iron soldering max. 10 sec

3. Glossary of terms

3.1. Bipolar circuits

Main terms

а	Suppression, rejection
а	Intermodulation ratio
а	Attenuation
AC	Alternating current
AF	Audio frequency
AM	Amplitude modulation
В	Bandwidth
С	Capacitance
CMRR	Common mode rejection ratio
DC	Direct current
f	Frequency
∆f	Frequency deviation
FM	Frequency modulation
G	Giga (10 ⁹)
G	Gain
Hz	Cycles per second (Hertz)
Ι	Current
IF	Intermediate frequency
THD	Total harmonic distortion
К	Kelvin
k	Kilo (10³)
L	Inductance
m	Milli (10 ⁻³)
М	Mega (10 ⁶)
т	Linearity
т	Modulation factor
MW	Medium wave
NF	Noise figure
Ρ	Power dissipation
<i>Q, Q</i> В	Q-factor
R	Resistance
RF	Radio frequency
S/N	Signal to noise
SVR	Supply voltage rejection
Т	Temperature
t	time
<i>V</i> , V	Voltage
W	Watt
Ζ	Impedance
Z	Zener

Index terms

AF	Audio frequency
AM	Amplitude modulated
amb	Ambient
В	Base
С	Capacitance
С	Collector
cont	Control
с	Cross talk
cr	Cross talk rejection
D	Differential
d	Disturbance
E	Emitter
fb	Feedback
fly	flyback
FM	Frequency modulated
G	Generator
hum	Hum
i	Input
IF	Intermediate frequency
j	Junction
lim	Limiting
lk	Leakage
mod	Modulated
n	Noise
0	Offset
OD	Overdrive
OSC	Oscillator
pot	Potentiometer
рр	Peak to peak
q	Output
RF	Radio frequency
rms	Route mean square
S	Supply
stg	Storage
switch	Switching
sy	System
S/N	Signal to noise
thSA	Thermal (system-air)
thSC	Inermal (system-case)
tot	lotal
tun	Tuning
0	Upen loop
V, v	Voltage

3.2 MOS circuits

Voltages

V	Voltage, general
Vs	Supply voltage
V _{SS}	Substrate supply voltage
V _{DD}	Drain supply voltage
V _{GG}	Gate supply voltage
V _{iH}	High level at a signal input
V _{iL}	Low level at a signal input
V _{aH}	High level at an output
V _{qL}	Low level at an output
$V_{\phi H}$	High level at a clock input
$V_{\Phi L}$	Low level at a clock input
Vi	Voltage at a signal input
V _R	Reset voltage

Currents

I _{DD}	Drain supply current
IGG	Gate supply current
Iq	Output current, general

Resistances

R _{aH}	High level output resistance
R _{qL}	Low level output resistance
R _q	Load resistance at an output
Ri	Input resistance at a signal input
R_{Φ}	Input resistance at a clock input
R	Resistance

Capacitances

С	Capacitance
Ci	Input capacitance
\mathcal{C}_{Φ}	Input capacitance at a clock input
Cq	Output load capacitance

Frequencies

f _i	Input frequency
f_{Φ}	Clock frequency

Power

Ρ	Power dissipation (power consumption)
P _{tot}	Total power dissipation

Temperatures

T _{amb}	Ambient temperature
T _{stg}	Storage temperature

Timing

t _d	Delay time
t _{pd}	Propagation delay
t _r	Rise time
t _f	Fall time
t _t	Transition time
t _w	Pulse width
t _{tHLq}	Transition time HL of the output signal
t _{tLHq}	Transition time LH of the output signal
t _{dHLq}	Delay of the HL transition of the output signal
t _{dLHq}	Delay of the LH transition of the output signal
$t_{wH\Phi}$	Pulse width at the H-level of the clock signal
$t_{wL\Phi}$	Pulse width at the L-level of the clock signal
$t_{tHL\Phi}$	HL transition time of the clock signal
$t_{tLH\Phi}$	LH transition time of the clock signal
$t_{dHL}\Phi$	Delay of the HL transition of the clock signal
$t_{dLH}\Phi$	Delay of the LH transition of the clock signal
t _{wHi}	Pulse width at the high level of the input signal
t _{wLi}	Pulse width at the low level of the input signal
t _{tHLi}	HL transition of the input signal
t _{tLHi}	LH transition of the input signal
t _{d LH}	Delay of the LH transition
t _{wHq}	Pulse width at the high level of the output signal

Miscellaneous

t _{cv}	Cycle time
$\Phi^{'}$	Clock input
1	Input
l ₁	Input 1
l ₂	Input 2
Q	Data output
ā	Data output inverted

4. Quality specifications

The quality of delivery is specified as follows:

4.1. Maximum and minimum values of characteristics

4.2. Random sample agreement, AQL values (Acceptable Quality Level)

A delivery batch whose defect percentage for a certain value is equal to or less than the specified AQL value will be accepted with high probability (above 90%) during the appropriate random sample inspection with respect to this characteristic value. The average defect percentage of delivered goods generally lies below the AQL value.

4.3. Classification of defects

A defect exists if a characteristic of a component does not comply with the specifications in the data sheet. The defects are divided into major and minor defects with respect to their seriousness, and into mechanical and electrical defects with respect to the type of defect. Unless otherwise specified, the AQL values summarized in section 4 apply to the various groups of defects. The identical random sample plans DIN 40080 (or) ABC-Std 105 are used as a base for attribute inspection.

For each defect group for which an AQL value is specified, only the number of defective units (each with one or more defective characteristics) is evaluated within that defect group.

4.3.1 Division into groups of defects

Depending on the probable effect of the defect on the application circuit, defects are divided into

Group of major defects

If such a defect exists, the usefulness for the intended purpose is probably substantially reduced.

Group of minor defects

If such a defect exists, the usefulness for the intended application is probably only slightly reduced.

4.3.2 Division according to defect type

A distinction is made between:

Defects in **mechanical characteristics** (Package and leads)

Defects in electrical characteristics

Examples:

Major defects, mechanical characteristics

Broken connections or package, missing identification, wrong packages, bad cracks and cavities in the package, major surface defects, leads which cannot be soldered.

Minor defects, mechanical characteristics

Minor damage to the body surface, identification difficult to read, bent pins, incorrect dimensions.

Major defects, electrical characteristics

Malfunction, open circuit, short circuit, deviation from characteristic values by more than 50%.

Minor defects, electrical characteristics

Minor deviations of voltages and currents, deviations from the dynamic characteristics, provided that they have no major effect on the application.

4.4. AQL table for ICs in entertainment electronics

Defect type and defect group	AQL	AQL values for						
	bipolar circuits	MOS circuits						
Defects at packages and supply lines Major defects Minor defects Sum of major and minor defects	0.4 0.65 0.65	0.4 0.65 0.65						
Electrical defects Major defects Minor defects Sum of major and minor defects	0.4 0.65 ¹) 0.65	0.4 1.0 1.0						

Annotation

The higher AQL values for MOS circuits in comparison with bipolar circuits result from the substantially larger functional range.

Incoming inspection

The inspections carried out at the manufacturer's plant are intended to make incoming inspections unnecessary. If the buyer still wishes to carry out incoming inspection, the use of a random sample plan as shown in section 5 is recommended. The testing technology to be used must be agreed upon between the customer and the supplier.

The following details are necessary for assessment of any complaints:

Test circuit, random sample size, number of defective elements found, sample of evidence, number of the packing slip.

^{1) 2.5} applies to the noise voltage in accordance with DIN 45405.

4.5. Random sampling test plan for normal inspection

in accordance with DIN 40080 or ABC-Std 105 D, test level II

			AQL-value																				
Lot size		Sample size	0.065		0.10		0.15	5 0	.25	0.40	0.	0.65		1.0		1.5		2.5		4.0		6.5	
			А	R	А	R	A F	R A	R	A R	A	R	А	R	А	R	А	R	А	R	А	R	
2 to	8	2																		¥	0	1	
9 to	15	3															•		0	1	4		
16 to	25	5													•	7	0	1				7	
26 to	50	8	.										,	V	0	1	4			V	1	2	
51 to	90	13									•	•	0	1	4		•		1	2	2	3	
91 to	150	20								•	0	1					1	2	2	3	3	4	
151 to	280	32							¥	01	4		,	V	1	2	2	3	3	4	5	6	
281 to	500	50					•	C) 1				1	2	2	3	3	4	5	6	7	8	
501 to	1200	80				,	01			+	1	2	2	3	3	4	5	6	7	8	10	11	
1201 to	3200	125			0	1	•		Ļ	1 2	2	3	3	4	5	6	7	8	10	11	14	15	
3201 _. to	10000	200	0	1	1			1	2	23	3	4	5	6	7	8	10	11	14	15	21	22	
10001 to	35000	315				,	1 2	2	2 3	34	5	6	7	8	10	11	14	15	21	22			
35001 -	150000	500		7	1	2	23	3	34	56	7	8	10	11	14	15	21	.22					
150001 -	500000	800	1	2	2	3	34	5	6	78	10	11	14	15	21	22							
600001 ar	nd more	1250	2	3	3	4	56	7	8	10 11	14	15	21	22									

A = Number of acceptances; i.e. the maximum number of defective sample elements up to which the lot is accepted,

R = Number or rejections; i.e. the number of defective sample elements, at least achieved when the lot has been rejected.

Additional requirement

As the combination "Acceptance 0 and Rejection 1" has a low degree of significance, the next larger sample-size is to be used.

ICs for Special TV Applications

Video IF/AFC Quasi-parallel sound Sound-stage IF amplifier System for color signal handling in TV receivers in acc. with the PAL standard ICs for driving purposes Dividers Siemens digital tuning system SDA 100 (frequency synthesis) Siemens digital tuning system SDA 200 (frequency synthesis)

Video IF IC for Black/White and Color TV Sets

TBA 1440 G TBA 1441

Bipolar circuit

Highly amplifying controlled video IF amplifier including controlled demodulator, lowohmic video outputs for positive- and negative-going signal, gated control, and delayed tuner control.

TBA 1440 Gfor pnp tunersTBA 1441for npn tuners

- High integration
- Large control range
- · High input sensitivity
- Few 1.07 MHz disturbances
- Positive- and negative-going signal
- White and black levels separately adjustable
- Excellent tuning behavior

Туре	Ordering code	Package outline	
TBA 1440 G TBA 1441	Q67000-A1022 Q67000-A1224	} DIP 16	

Maximum ratings

Supply voltage	Vs	15 ¹)	V
Voltages	V_4	5	V
	V_5	20	V
	V_{14}	5	V
Ohmic resistance between pin 8 and 9	R ₈₋₉	≦20	Ω
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	Ti	150	l°C
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vs	10.5 to 15	V
Ambient temperature range	T _{amb}	- 25 to 60	°C

¹⁾ intermittently 16.5 V

		min	typ	max	
Current consumption DC voltage at output 11 $(V_{12} = 15 V \cdot V_i = 0)$	<i>I</i> ₁₃	33	42	61	mA
$R_{14-3} = \infty$ $R_{14-3} = 0$ DC voltage at output 12	V ₁₁ V ₁₁		5.5 9.6		v v
$(V_{13} = 15 \text{ V}; V_i = 0)$	14				
$R_{14-3} = \infty$ $R_{14-3} = 0$	V ₁₂ V ₁₂		3.5		v
White level deviation	$\frac{\Delta V_{11}}{\Delta V_{12}} \frac{\Delta V_{13}}{\Delta V_{12}}$		100 20		mV/V mV/V
Resistance for $\Delta V_{11} = 1$ V	R ₁₄₋₃		8.5		kΩ
For the second v_{10} = sync pulse level for $R_{10-11} = 0$	$V_{10} = V_{11}$		1.9		v
deviation of 1 V	R ₁₀₋₁₁		2.4		kΩ
or without gating pulses	V _{11 sync}		0.5		v
Video output voltage Control current for tuner prestage ($V_5 > 2$ V) (TBA 1440 G: 10 dB after AGC TBA 1441 - 10 dB prior to AGC)	V _{video} I ₅	10	3 15		V mA
IF control voltage for max gain for min gain	V4 V4	0 2.5		0.5 5	v v
Gating pulse voltage Residual IF (basic frequency) Output current to ground to plus Input impedance at max gain at min gain	- V7 V ₁₁ ; V ₁₂ I ₁₁ - I ₁₂ I ₁₁ ; I ₁₂ Z ₁₋₁₆ Z ₁₋₁₆	2	10 1.8/2 1.9/0	5 5 -1	V mV mA mA kΩ/pF kΩ/pF
Input voltage ¹) for $V_{11} = 3 V_{pp}$ Video bandwidth ($-3 dB$) AGC range	V _i B _{video} ∆G	70 6	100 7 55	200	μV MHz dB
reference to color carrier ²) Output impedance	а Z _{q 8-9}		45 2/2.5		dB kΩ/pF

Characteristics ($V_{13} = 13$ V; $f_{iIF} = 38.9$ MHz; $T_{amb} = 25$ °C; all data measured with respect to ground, unless otherwise stated)

¹) According to test circuit: $V_i = \text{rms sync pulse level at 60 } \Omega$ ²) Test level $a_{\text{CC}} = -3 \text{ dB}$ $a_{\text{SC}} = -20 \text{ dB}$ referred to picture carrier



DC output voltage versus white level resistance $V_{\rm S}$ = 13 V; $R_{\rm 10-11} = \infty$





Noise figure versus attenuation (measured at video frequency) $V_{\rm S}$ = 13 V, f = 36 MHz, Δf = 3 MHz, $R_{\rm G}$ = 500 Ω , $-V_{\rm fb}$ = 3 V



Tuner control current versus attenuation R_6 = parameter



Control voltage versus attenuation $-V_{\rm fb} = 3 \text{ V}, V_{\rm S} = 13 \text{ V}, f = 36 \text{ MHz},$ $R_{\rm G} = 500 \Omega$



Tuner control current versus attenuation R_6 = parameter





Application circuit

TBA 1440 G TBA 1441

28

Bipolar circuit

The TDA 5500 represents a variant of the TBA 1440 G. It contains — like the TBA 1440 G — a highly amplifying video IF amplifier, a controlled demodulator and two low-ohmic video outputs with positive- and negative-going signals as well as the complete, gated control, and delayed tuner control.

Connection of pin 10 is unlike the TBA 1440 G. Whereas pin 10 of the TBA 1440 G is provided for adjusting the sync pulse level, that of the TDA 5500 is used as standard VCR connection.

Switchover from VCR recording to playback is done via pin 4.

- Standard VCR connection
- Internal VCR switchover
- Gated control
- Positive and negative video output

Туре	Ordering code	Package outline
TDA 5500	Q67000-A1377	DIP 16

Maximum ratings

Supply voltage	V ₁₃	15')	V
Voltages	V_4	7	V
	V_5	15	V
Ohmic resistance between pin 8 and 9	R ₈₋₉	≦20	Ω
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T_{i}	150	l°C
Storage temperature range	T'_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	V ₁₃	10.5 to 15	V
Ambient temperature range	T_{amb}	−25 to 60	l°C

¹⁾ intermittently 16.5 V

		min	typ	max	
Current consumption	I ₁₃		55		mA
DC voltage at output 11 $(V_i = 0)$	V		45		V
$R_{14-3} = 0$	V_{11}		7.5		v
DC voltage at output 12 $(V_i = 0)$ $R_{14,2} = \infty$	V12		1.5		V
$R_{14-3} = 0$	v_{12}^{12}		3		V
DC voltage at output 10 $(V_i = 0)$ $R_{14-3} = \infty$	V ₁₀	1	5.5		v
$R_{14-3} = 0$	V ₁₀		8		V
Video amplification	$\frac{v_{11}}{v_{10}} = \frac{v_{12}}{v_{10}}$		3		
White level deviation	$\Delta V_{11}/V_{13}$		100		mV/V
	$\Delta V_{12} / V_{13}$		25		mV/V
AGC threshold = sync level	V _{11 sync}		1.9		V
or without gating pulses (peak level control)	V11 sync		1.5]	v
Control current for tuner prestage (14.22)	I ₅	10	15		mA
Gating pulse voltage	$-V_7$	2		5	v
IF control voltage max. gain	V ₄	0		0.5	V
min. gain	v ₄	2		4	V
Voltage range VCR recording	V ₄	0		4	V
Output current to ground	V_4 $I_{11}; I_{12}$	4		5	mA
to plus	$I_{11}; I_{12}$		1.00	-1	mA
at min gain	∠ _{i 1-16} Z _{i 1-16}		1.8/2		kΩ/pF kΩ/pF
Output impedance	Z a 8:9		2/2.5		kΩ/pF
Output resistance VCR recording	$R_{q 10}$		75		Ω
Input resistance VCR playback	R _{i 10}		180	250	Ω
$(at^{\prime}G_{Vmax})$	V;			200	μν
AGC range	ΔG		55		dB
Intermodulation ratio (1.07 MHz) with reference to color carrier ²)	а		45		dB
	4	I	1.3	1	140

Characteristics (V_{13} = 13 V; T_{amb} = 25 °C; all data measured with respect to ground, unless otherwise stated)

¹) According to test circuit: $V_1 = \text{rms}$ sync pulse level at 60 Ω ²) Test level $a_{\rm CC} = -3$ dB $a_{\rm SC} = -20$ dB referred to picture carrier

Test circuit



Noise figure versus attenuation (measured at video frequency) $V_{\rm S}$ = 13 V, f = 36 MHz, Δf = 3 MHz, $R_{\rm G}$ = 500 Ω, $-V_{\rm fb}$ = 3 V



Tuner control current versus attenuation R_6 = parameter



Control voltage versus attenuation $-V_{\rm fb} = 3 \text{ V}, V_{\rm S} = 13 \text{ V}, f = 36 \text{ MHz},$ $R_{\rm G} = 500 \Omega$





ЗЗ

Application circuit



Video IF IC with AFC

Bipolar circuit

Highly amplifying controlled video IF amplifier including demodulator, low-ohmic video outputs for positive- and negative-going signal, gated control, AFC output, and delayed tuner control.

Both types — TDA 5600 and TDA 5610 — only differ by the direction of their AFC voltage and are provided for pnp tuners. If npn tuners are used, the TDA 5611 is suitable. TDA 5600: AFC zero crossing after positive direction

TDA 5610: AFC zero crossing after positive direction

TDA 5611: like TDA 5610; however, for non tuners

- High integration
- Large control range
- High input sensitivity
- PC board layout TDA 5600/5610 or 5611, respectively, also intended for TBA 1440 G or 1441, respectively.

Туре	Ordering code	Package outline
TDA 5600 TDA 5610 TDA 5611	Q67000-A1519 Q67000-A1526 Q67000-A1625	DIP 18

Maximum ratings

Supply voltage	Vs	15 ¹)	V
Voltages	Va	5	V
-	V ₅	20	V
	V16	5	V
Ohmic resistance between			
pin 9 and 10	R ₉₋₁₀	20	Ω
pin 8 and 11	R ₈₋₁₁	20	Ω
Thermal resistance (system-air)	R _{th SA}	70	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T _{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vs	10.5 to 15	V
Ambient temperature range	τ_{amb}	- 25 to 70	°C

¹⁾ maximal 16.5 V for 1 minute
Characteristics ($V_{\rm S}$ = 13 V, $f_{\rm i\,IF}$ = 38.9 MHz, $T_{\rm amb}$ = 25 °C)

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			min	typ	max	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Current consumption	I ₁₅		60		mA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DC voltage at output 13 ($V_{15} = 15 \text{ V}, V_i = 0$)					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$R_{16-3} = \infty$	V ₁₃		3.5		V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$R_{16-3} = 0$	V ₁₃		7		V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DC voltage at output 14 ($V_{15} = 15$ V, $V_i = 0$)					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$R_{16-3} = \infty$	V ₁₄		1.1		V
White level deviation $\Delta V_{13}/\Delta V_{15}$ $\Delta V_{14}/\Delta V_{15}$ 100mV/VResistance for $\Delta V_{13} = 1$ V R_{16-3} V_{13} 20 mV/VResistance for $\Delta V_{13} = 1$ V R_{16-3} V_{13} V_{13} 8.5 1.9 Sync pulse level with async or without gating pulses (peak level control) V_{13} sync. 0.5 V Control current for tuner prestage ($V_5 > 2$ V) I_5 10 0.5 V IF control voltage for max. gain for min. gain V_4 0 2.8 0.5 V Gating pulse voltage number to ground to plus $-V_7$ I_{13} , I_{14} 10 7 V Input impedance at max. gain at min. gain Z_{1-18} $1.8/2$ $1.8/2$ R_4 Input voltage for $V_{13} = 3$ V_{pp}^{-1}) V_{11-18} 6 7 R_6 MGC range Input voltage for $V_{13} = 3$ V_{pp}^{-1}) V_{11-18} 6 7 300 μV Video bandwidth (-3 dB) A_{GG} A_G 45 dB dB Intermodulation ratio (1.07 MHz) a $2/2.5$ KQ/pF AFC input impedance AFC output current Z_{19-10} 20 Z_{15} KQ/pF	$R_{16-3} = 0$	V ₁₄		2.5		V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	White level deviation	$\Delta V_{13} / \Delta V_{15}$		100		mV/V
Resistance for $\Delta V_{13} = 1$ V R_{16-3} V_{13} R_{16-3} V_{13} R_{16-3} V_{13} R_{16-3} V_{13} R_{16-3} V_{13} R_{10} </td <td></td> <td>$\Delta V_{14} / \Delta V_{15}$</td> <td></td> <td>20</td> <td></td> <td>mV/V</td>		$\Delta V_{14} / \Delta V_{15}$		20		mV/V
	Resistance for $\Delta V_{13} = 1 \text{ V}$	R ₁₆₋₃		8.5		kΩ
	Sync pulse level	V_{13}		1.9		V
or without gating pulses (peak level control) $V_{13 \text{ sync.}}$ 0.5 VControl current for tuner prestage ($V_5 > 2 \text{ V}$) I_5 10150.9VIF control voltage for max. gain V_4 02.85VGating pulse voltage $-V_7$ 27VResidual IF (basic frequency) V_{13} , V_{14} 106mAOutput current to ground I_{13} , I_{14} 106mAInput impedance at max. gain Z_{1-18} 1.8/21.8/2 M_{PF} Input voltage for $V_{13} = 3 \text{ V}_{pp}^{-1}$ $V_{i \ 1-18}$ 6755MHzVideo bandwidth ($-3 \ dB$) B_{video} ΔG 55dBdBIntermodulation ratio (1.07 MHz)a $2/2.5$ 45 dBdBWith reference to color carrier ² Output impedance $Z_{q \ 8-11}$ $2/2.5$ $k\Omega/pF$ AFC input impedance $Z_{i \ 8-10}$ $2/2.5$ $k\Omega/pF$	Sync pulse level with async					
$ \begin{array}{c c} \mbox{Control current for tuner prestage } (V_5 > 2 \ V) & I_5 & 10 & 0 \\ \mbox{IF control voltage for max. gain} & V_4 & 0 \\ \mbox{for min. gain} & V_4 & 2.8 & 0 \\ \mbox{Solution 2.8} & 2.8 & 2.8 & 0 \\ \mbox{Solution 2.8} & 0.9 & V \\ \mbox{Solution 2.8} & 0 \\ \mbox{Solution 2.8} &$	or without gating pulses (peak level control)	V _{13 svnc.}		0.5		V
IF control voltage for max. gain for min. gain V_4 0 V_4 0 2.8 0.9 5 VGating pulse voltage Residual IF (basic frequency) $-V_7$ 27VQutput current to ground to plus I_{13} , V_{14} 106mMInput impedance at max. gain at min. gain $Z_{1.18}$ 1.8/21.8/21.8/2Input voltage for $V_{13} = 3 V_{pp}^{-1}$ $V_{i 1-18}$ 1.60300 μV Video bandwidth ($-3 dB$) B_{video} ΔG 6755dBIntermodulation ratio (1.07 MHz) a a 2/2.5 $2/2.5$ $k\Omega/pF$ AFC input impedance AFC output current $Z_{19.10}$ $2/2.5$ $k\Omega/pF$ $k\Omega/pF$	Control current for tuner prestage ($V_5 > 2 V$)	I_5	10	15		mA
for min. gain V_4 2.85 V Gating pulse voltage Residual IF (basic frequency) $-V_7$ V_{13}, V_{14} 27 V mVOutput current to ground to plus I_{13}, I_{14} I_{13}, I_{14} 106mA mA -1 mA mAInput impedance at max. gain at min. gain Z_{1-18} 1.8/2 Z_{1-18} 1.8/2 $I.9/0$ 1.8/2 KQ/pF Input voltage for $V_{13} = 3 V_{pp}^{-1}$ $V_{i 1-18}$ B_{video} $AGC range67Z_{55}300AG\mu VMHzGC rangeintermodulation ratio (1.07 MHz)aVith reference to color carrier2Output impedanceZ_{q 8-11}Z_{19-10}Z/2.5KQ/pFAFC input impedanceAFC output currentZ_{19-10}\pm I_{12}Z_{20}Z_{13}KQ/pF$	IF control voltage for max. gain	V_4	0		0.9	V
Gating pulse voltage $-V_7$ 27VResidual IF (basic frequency) V_{13} , V_{14} 10 mV Output current to ground I_{13} , I_{14} 10 mA to plus I_{13} , I_{14} I_{13} , I_{14} I_{13} , I_{14} I_{13} , I_{14} Input impedance at max. gain Z_{1-18} $I.8/2$ mA Input voltage for $V_{13} = 3 V_{pp}^{-1}$ $V_{i 1-18}$ $I.60$ 300 μV Video bandwidth ($-3 dB$) B_{video} ΔG AG $Iable$ $Iable$ dB Intermodulation ratio (1.07 MHz) a ΔG AG dB dB dB with reference to color carrier ²) $Output impedance$ $Z_{q 8-11}$ $Z/2.5$ kQ/pF AFC input impedance $Z_{i 9-10}$ $\pm I_{12}$ $Z_{2.5}$ kQ_{12}	for min. gain	V_4	2.8		5	V
Residual IF (basic frequency) V_{13} , V_{14} 10mVOutput current to ground I_{13} , I_{14} I_{13} , I_{14} I_{13} , I_{14} I_{13} , I_{14} Input impedance at max. gain $Z_{1.18}$ $I.8/2$ $I.8/2$ mA Input voltage for $V_{13} = 3 V_{pp}^{-1}$ $V_{i 1-18}$ $I60$ 300 μV Video bandwidth ($-3 dB$) B_{video} AG 55 dB dB Intermodulation ratio (1.07 MHz) a 45 dB dB With reference to color carrier ²) $Output impedance$ $Z_{q 8-11}$ $2/2.5$ KQ/pF AFC input impedance $Z_{i 9-10}$ 20 kQ kQ	Gating pulse voltage	$-V_{7}$	2		7	v
Output current to ground to plus I_{13} , I_{14} I_{13} , I_{14} I_{19} G I_{13} , I_{14} I_{19} G I_{19} I_{10} I	Residual IF (basic frequency)	V_{13}, V_{14}		10		mV
to plus I_{13} , I_{14} -1 mAInput impedance at max. gain at min. gain Z_{1-18} $1.8/2$ $1.8/2$ Input voltage for $V_{13} = 3 V_{pp}^{-1}$ $V_{i 1-18}$ $1.9/0$ $1.8/2$ Input voltage for $V_{13} = 3 V_{pp}^{-1}$ $V_{i 1-18}$ 160 300 μV Video bandwidth ($-3 dB$) B_{video} ΔG 6 7 55 dB Intermodulation ratio (1.07 MHz) a 45 dB dB dB with reference to color carrier ²) $Output$ impedance $Z_{q 8-11}$ $2/2.5$ $k\Omega/pF$ AFC input impedance $Z_{i 9-10}$ 20 $k\Omega$ AFC output current $\pm I_{12}$ 2.5 mA	Output current to ground	I ₁₃ , I ₁₄			6	mA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	to plus	I13, I14			-1	mA
at min. gain Z_{1-18} 1.9/0 $k\Omega/pF$ Input voltage for $V_{13} = 3 V_{pp}^{-1}$ $V_{i 1-18}$ 160 300 μV Video bandwidth (-3 dB) B_{video} ΔG 7 MHz AGC range ΔG ΔG 45dBIntermodulation ratio (1.07 MHz) a 45 dBOutput impedance $Z_{q 8-11}$ $2/2.5$ $k\Omega/pF$ AFC input impedance $Z_{i 9-10}$ 20 $k\Omega$ AFC output current $\pm I_{12}$ 2.5 mA	Input impedance at max. gain	Z ₁₋₁₈		1.8/2		kΩ/pF
	at min. gain	Z ₁₋₁₈		1.9/0		kΩ/pF
Video bandwidth ($-3 dB$) B_{video} 67MHzAGC range ΔG ΔG 55dBIntermodulation ratio (1.07 MHz) a 45dBwith reference to color carrier²)Output impedance $Z_{q 8-11}$ 2/2.5 $k\Omega/pF$ AFC input impedance $Z_{i 9-10}$ 20 $k\Omega$ AFC output current $\pm I_{12}$ 2.5mA	Input voltage for $V_{13} = 3 V_{pp}^{1}$	V _{i 1-18}		160	300	μV
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Video bandwidth (-3 dB)	Bvideo	6	7		MHz
Intermodulation ratio (1.07 MHz)a45dBwith reference to color carrier2) $Z_{q 8-11}$ 2/2.5 $k\Omega/pF$ Output impedance $Z_{i 9-10}$ 20 $k\Omega$ AFC output current $\pm I_{12}$ 2.5mA	AGC range	ΔG		55		dB
with reference to color carrier2) $Z_{q \ 8-11}$ $2/2.5$ $k\Omega/pF$ Output impedance $Z_{i \ 9-10}$ 20 $k\Omega$ AFC output current $\pm I_{12}$ 2.5 mA	Intermodulation ratio (1.07 MHz)	а		45		dB
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	with reference to color carrier ²)					
AFC input impedance $Z_{19,10}$ 20 $k\Omega$ AFC output current $\pm I_{12}$ 2.5mA	Output impedance	$Z_{a 8-11}$		2/2.5		kΩ/pF
AFC output current $\pm I_{12}$ 2.5 mA	AFC input impedance	Z_{i9-10}		20	1	kΩ
	AFC output current	$\pm I_{12}$		2.5		mA

¹) According to test circuit: $V_1 = \text{rms}$ sync pulse level at 60 Ω ²) Test level $a_{CC} = -3 \text{ dB}$, referred to picture carrier $a_{SC} = -20 \text{ dB}$, referred to picture carrier

TDA 5600 TDA 5610 ------ TDA 5611





Control voltage versus attenuation $-V_{\rm fb} = 3 \text{ V}, V_{\rm S} = 13 \text{ V}, f = 36 \text{ MHz}, R_{\rm G} = 500 \Omega$



attenuation $R_6 = parameter$





TDA 5600 TDA 5610 - TDA 5611



TDA 5600 TDA 5610 TDA 5611

Bipolar circuit

Symmetrical, single-stage limiter amplifier with symmetrical coincidence demodulator and symmetrical AFC amplifier including a push-pull current output. Particularly suitable for automatic tuning in TV sets.

- · Good limiting characteristics
- Excellent frequency stability of the converter characteristic
- Few external components
- Programmable current deviation

Туре	Ordering code	Package outline
TDA 4260	Q67000-A1300	DIP 8

Maximum ratings

Supply voltage	V _S	15 ¹)	V
Thermal resistance (system-air)	R _{th SA}	100	K/W
Junction temperature	T _j	150	°C
Storage temperature range	T _{stg}	- 40 to 125	°C
Range of operation			
Supply voltage range	$V_{ m S}$ ${\cal T}_{ m amb}$	10.5 to 15	∨
Ambient temperature range		- 25 to 60	°C

Characteristics ($V_{\rm S} = 13$ V; $T_{\rm amb} = 25$ °C)

		min	typ	max	
Current consumption	I ₆	13	18	23	mA
Limiting use	V _{2/3 lim}		60	80	mV _{rms}
Input resistance	R _{i 2/3}		10		kΩ
Programming current	I ₄			1	mA
Output current (at $I_4 = 1 \text{ mA}$)	I _{a 5}	± 600	± 750	±900	μ A
Output current: without signal	I _a ₅		0	$\pm 10\% \cdot I_4$	μΑ
Output current for AFC off $(I_4 = 0)$	Iq 5		0	±10	μ A

¹⁾ intermittently 16.5 V

TDA 4260



Block diagram





Application circuit

TDA 4260

TDA 2840

Bipolar circuit

With the TDA 2840 a new concept is offered to eliminate from the sound carrier interference that arises in the video IF amplifier and demodulator. For this purpose the video IF signal is tapped before the sound trap of the compact filter and fed to the TDA 2840. This IC includes the following stages: 3-stage, controlled IF amplifier with subsequent coincidence demodulator and peak value control. The sound carrier is obtained at the output of the demodulator via a low-pass configuration and an impedance converter.

- · Good control characteristics
- · Good AM rejection in the demodulator

Туре	Ordering code	Package outline
TDA 2840	Q67000-A1268	DIP 14

Maximum ratings

Supply voltage	Vs	15 ¹)	V V
Voltage	V ₂	5	V
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vs	10.5 to 15	V
Ambient temperature range	T _{amb}	0 to 60	°C

Characteristics ($V_{\rm S}$ = 12 V; $T_{\rm amb}$ = 25 °C) according to application circuit

		min	typ	max	
Current consumption	Is	25	36	47	mA
AGC range	V _{i 11/12} ⊿G	100 50		300	μV dB
Input impedance	Z _{i 11/12}	1.3/2	1.8/3	2.3/4	kΩ/pF
Sound carrier output voltage $(V_{i cc} = 1 \text{ mV}; V_{i sc} = 100 \mu\text{V})$	<i>V</i> ₃	10			mV
Input impedance	Z _{i 7/8}	8.5		14	kΩ
Output impedance	<i>Z</i> ₃	400	470	600	Ω

¹⁾ intermittently 16.5 V



Block diagram for application of the quasi-parallel sound IC

Test and application circuit



Bipolar circuit

Equivalent to the TDA 2840, the TDA 2841 taps the video IF signal before the sound trap of the compact filter. Interference in the sound carrier arising in the video IF amplifier and in the demodulator, are thus eliminated.

Compared to the TDA 2840, the TDA 2841 is additionally equipped with an AFC unit having two push-pull outputs. The control direction of both the outputs is inverse to each other.

- Good limiting qualities
- Good AM rejection in the demodulator
- Programmable current deviation

Туре	Ordering code	Package outline
TDA 2841	Q 67000-A1473	DIP 16

Maximum ratings

Supply voltage	Vs	15	IV
Voltage	V ₂	5	V
Programming current	I_{10}^{2}	500	μA
Thermal resistance (system-air)	R _{th SA}	90	k/w
Junction temperature	T_{i}	150	°C
Storage temperature range	τ' _{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vs	10.5 to 15	lv
Ambient temperature range	T_{amb}	0 to 70	°C

Characteristics ($V_{\rm S}$ = 12 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption		26	37	50	mA
Input voltage for AGC threshold	V _{i 13/14}	100		300	μV
AGC range	ΔG	50			dB
Input impedance	Z _{i 13/14}	1.3/2	1.8/3	2.3/4	kΩ/pF
Input impedance	$Z_{i7/8}$	8.5		14	kΩ
Output impedance	$Z_{\alpha 3}$	400	470	600	Ω
Sound carrier output voltage					
$(V_{i cc} = 1 \text{ mV}; V_{i sc} = 100 \mu\text{V})$	V _{a 3}	10			mV
Programming current	I_{10}	0		300	μA
Push-pull output currents ($I_{10} = 300 \ \mu A$)	$I_9 = -I_{11}$	± 300		± 600	μA

TDA 2841



Push-pull output currents

Test circuit





Bipolar circuit

TDA 4280 T and TDA 4280 U include the combination of a quasi-parallel sound circuit with subsequent FM IF amplifier.

A controlled AM wideband amplifier with subsequent FM demodulator is used for gaining the intercarrier frequency. The AF signal is obtained after a sound IF limiter amplifier with coincidence demodulator. A standard VCR terminal is available.

TDA 4280 T: Demodulator matched to ceramic resonators

TDA 4280 U: Demodulator matched to LC networks

- Excellent limiting characteristics
- Terminal for video recorder
- Few external components

Туре	Ordering code	Package outline
TDA 4280 T TDA 4280 U	Q 67000-A1439 Q 67000-A1378	DIP 18

Maximum ratings

Supply voltage		Vs	15	V
<i>t</i> ≤ 1	min	Vs	16.5	V V
Thermal resistance (sys	tem-air)	R _{th SA}	90	K/W
Junction temperature		T_{i}	150	°C
Storage temperature ra	nge	T_{stg}	-40 to 125	°C
Range of operation				
Supply voltage range		Vs	10.5 to 15	V
Frequency range	AM part	fAM	10 to 60	MHz
	FM part	f _{EM}	0.01 to 12	MHz
Control voltage range	AM part	V_2	0 to 5	V
Switching current range	e FM part	I7	1 to 3	mA
Ambient temperature ra	inge	T_{amb}	0 to 60	°C

Characteristics ($V_{\rm S}$ = 12 V, $T_{\rm amb}$ = 25 ° C)

		min	typ	max	
Current consumption	I _S		55	70	mA
AM part:					
AGC range AGC voltage Input resistance Input impedance for max. gain for min. gain Output resistance	ΔG V2 Ri 3-4 Zi 17 Zi 17 R _{q 6}	0	55 10 1.8/2 1.9/0 500	5	dB V kΩ kΩ/pF kΩ/pF Ω
FM part: $(f_{i 8-9} = 5.5 \text{ MHz}; f_{mod} = 1 \text{ kHz})$					
Input impedance AM suppression $(V_{12,2} = -1, m)$: $Af = + 12.5$ kHz: $m = -20\%$	Z _{i 8-9} a _{AM}		800 42		Ω dB
Signal-to-noise ratio $(V_{18-9} = 10 \text{ mV})$ Input voltage for limiting use $(Af = +30 \text{ kHz})$	a _{S/N} V _{i lim.}		85 60		dΒ μV
Output resistance for VCR recording Input resistance for VCR playback De-emphasis resistance AF-output voltages	R _{q 11} R _{i 11} R ₁₅ V _{q 11} V _{q 10}	10	11 600 300	500	Ω kΩ mV _{rms} mV _{rms}
AF amplification in case of VCR playback	$\frac{V_{10}}{V_{11}}$		0.5		
Total harmonic distortion ($\Delta f = \pm 30 \text{ kHz}$) Demodulator input resistance	THD R _{i 13-14}		1 5.4		% kΩ

Test circuit







TDA 4280 T TDA 4280 U



TDA 4280 T TDA 4280 U

Bipolar circuit

TDA 4281 T is a controlled AM wideband amplifier including FM demodulator (for obtaining the intercarrier frequency) and subsequent sound IF limiter amplifier with coincidence demodulator as well as standard VCR terminal and separated AF output.

- Excellent limiting characteristics
- Terminal for video recorders
- Few external components

Туре	Ordering code	Package outline
TDA 4281 T	Q67000-A1589	DIP 22

Maximum ratings

Supply voltage		Vs	15	V
$t \leq$	1 min	Vs	16.5	V V
Thermal resistance (system-air) Junction temperature		R _{th SA} T _i	65 150	K/W °C
Storage temperature range		T _{stg}	-40 to 125	°C
Range of operatior	1			
Supply voltage range		Vs	11 to 15	v
Frequency range	AM part	fAM	10 to 60	MHz
	FM part	f _{FM}	0.01 to 12	MHz
Control voltage range	AM part	V_2	0 to 5	V
Switching current rang	e FM part	I_8	0.3 to 1	mA
Ambient temperature range		$\overline{T_{amb}}$	0 to 60	°C

Characteristics (V_S = 12 V, T_{amb} = 25 $^{\circ}$ C)

		min	typ	max	
Current consumption	Is		60	80	mA
AM part:					
AGC range AGC voltage Input resistance Input impedance for max. gain for min. gain Output resistance	$\Delta G \ V_2 \ R_{3-4} \ Z_{20-21} \ Z_{20-21} \ R_{q6} \ R_{q7}$	0	55 10 1.8/2 1.9/0 500 500	5	dB V kΩ kΩ/pF kΩ/pF Ω Ω
FM part: ($f_1 = 5.5 \text{ MHz}$; $f_{mod} = 1 \text{ kHz}$)					
Input impedance AM suppression $(V_{0}, c_{0} = 1 m)^{1/2} f = 12.5 MHz; m = 30\%$	Z _{i 9-10} a _{AM}		800 42		Ω dB
Signal-to-noise ratio ($V_{i,9-10} = 10 \text{ mV}$) Input voltage for limiting use ($Af = 30 \text{ kHz}$)	a _{S/N} V _{i lim}		85 60		dΒ μV
Demodulator output resistance Output resistance for VCR recording Input resistance for VCR playback	R _q 15-16 R _{q 12} R _{i 12}	10	5.4	500	kΩ Ω kΩ
AF output voltages $(V_1 = 10 \text{ mV}; \text{ with CDA 5.5 MC 10})$ (df = 12.5 kHz)	V _{q 12} V _{q 11}	260	600 300		mV _{rms} mV _{rms}
AF amplification in case of VCR playback Total harmonic distortion Cross talk ($V_i = 1 \text{ mV}$)	V ₁₂₋₁₁ THD ₁₂		0.6 1		%
$V_{12} = 2 V_{rms}$ $V_{12} = 0.3 V_{rms}$	C ₁₂₋₁₁ C ₁₂₋₁₁	50 60	52 65		dB dB

Circuit description

The TDA 4281 T mainly contains two functional blocks:

- a controlled AM amplifier including point contact rectifier for control voltage generation. The AM amplifier drives an FM demodulator at the output of which the differential sound carrier (38.9 MHz - 33.4 MHz = 5.5 MHz) is available. The carrier-near double sideband parts are thereby suppressed. This 5.5 MHz carrier is externally filtered and has excellent side-band suppression.
- 2. an FM limiter amplifier with coincidence demodulator, a standard VCR terminal, and a separated AF output.

D ¹			
Pin	des	ıan	ation

Pin No.	Description
1	Ground
2	AM IF control
3	AM amplifier demodulator
4	AM amplifier demodulator
5	Battery voltage (plus)
6	AM amplifier sound carrier output TT ₁
7	AM amplifier sound carrier output TT ₂
8	Negative feedback of FM IF amp. for working point
9	Negative feedback of FM IF amp. for working point
10	FM IF amplifier IF input
11	AF output
12	VCR terminal
13	Emitter follower output of the FM IF amplifier
14	Emitter follower output of the FM IF amplifier
15	FM amplifier demodulator
16	FM amplifier demodulator
17	Connection for de-emphasis capacitor
18	N. C.
19	Negative feedback of AM IF amp. for working point
20	AM IF amplifier IF input
21	AM IF amplifier IF input
22	Negative feedback of AM IF amp. for working point



TDA 4281 T

Block diagram



TDA 4281 T

FM IF Amplifier with Demodulator

Bipolar circuit

Symmetrical six-stage amplifier with symmetrical coincidence demodulator for the amplification, limiting and demodulation of frequency-modulated signals. Especially suited for radio receivers and sound-IF units in TV sets. These circuits are applicable as limiter amplifiers, as controlled demodulators or modulators or as mixers with excellent suppression of input frequencies.

- Good limiting characteristics
- Wide range of operation (5 to 15 V)
- Very few external components (i.e. for hum suppression)

Туре	Ordering code	Package outline
TBA 120	Q67000-A151	DIP 14
TBA 120 A	Q67000-A175	QIP 14

Maximum ratings

Supply voltage	$V_{ m S} R_{ m thSA} T_{ m j} T_{ m stg}$	15	V
Thermal resistance (system-air)		90	K/W
Junction temperature		150	○C
Storage temperature range		—40 to 125	○C
Range of operation			
Supply voltage range	V _S	5 to 15	∨
Ambient temperature range	T _{amb}	—15 to 70	°C
Frequency range	f	0 to 35	MHz

		min	typ	max	
Current consumption IF voltage gain (fr = 5.5 MHz)	-I _S G _v	12.5	16.5 60	20.5	mA dB
IF output voltage at limiting each output AF output voltage $(f_1 = 5.5 \text{ MHz}, \Delta f = \pm 25 \text{ kHz}, V_i = 10 \text{ mV})$	V _{6 pp} ; V _{10 pp} V _{q8 rms}	0.6	240 0.85		mV V
AF output voltage ($f_1 = 5.5 \text{ MHz}$ $\Lambda f = \pm 50 \text{ kHz}$ $V_2 = 10 \text{ mV}$)	V _{q 8 rms}	1.2	1.7		V
Total harmonic distortion $(f_r = 5.5 \text{ MHz} / f = +25 \text{ kHz} / V = 10 \text{ mV})$	THD		1.8	3	%
Input voltage for limiting ($f_{\rm I} = 5.5 \text{ MHz}, \Delta f = \pm 50 \text{ kHz}$)	V _{i lim}		50	100	μV
Input impedance $f_{\rm I} = 5.5$ MHz $f_{\rm I} = 10.7$ MHz	Z _{i 5.5} Z _{i 10.7}		15/7.8 7.2/6.2		kΩ/pF kΩ/pF
Output resistance Output resistance	R _{q 7-9} R _{q 8}	1.9	4.8 2.6	3.3	kΩ kΩ
Range of volume control	V _{AF max} V _{AF min}		60		dB
DC level of output signal ($V_i = 0$) AM suppression ($f_I = 5.5$ MHz, $V_i = 10$ mV, $m = 30\%$, $\Delta f = \pm 50$ kHz)	V ₈ a _{AM}	6.1	7.3 55	8.6	V dB

Characteristics (T_{amb} = 25 °C, V_{S} = 12 V, Q_{B} approx. 45, f_{mod} = 1 kHz)







Application circuit



Component data for various applications

	Sound IF in TV sets	FM IF in radio sets			
	5.5 MHz	10.7 MHz Mono	10.7 MHz Stereo		
 C1	47 pF	27 pF	47 pF		
C_2	220 pF	120 pF	150 pF		
C_3	22 nF	22 nF	470 pF		
C_4	56 pF	27 pF	30 pF		
C_5	56 pF	27 pF	30 pF		
C_6	1.5 nF	470 pF	330 pF		
L	20 turns	20 turns	15 turns		
L_2	8 turns	8 turns	12 turns		
$\bar{R_1}$	~	∞	1 kΩ		

A capacitive decoupling of supply voltage input 11 is not necessary. The 22 nF capacitor between pins 8 and 11, together with the integrated resistor R_{30} , constitutes the de-emphasis and may be reduced if required.

The distance of the peaks on the S-curve can be adjusted with the Q_B of the phase-shifting circuit. Zero crossing corresponds to resonant frequency. The two coupling capacitors of equal size connected between pins 6/7 or 9/10, respectively should be dimensioned to produce approx. 250 mV_{pp} at the tank circuit at resonance.







TBA 120 TBA 120 A



IF amplification versus IF frequency





Bipolar circuit

Symmetrical 8-stage amplifier with symmetrical coincidence demodulator for amplification, limiting and demodulation of frequency-modulated signals, especially suited for the sound IF parts in TV sets and FM IF amplifiers in radio sets. The circuit is directly interchangeable with TBA 120 (pin-compatible).

- Outstanding limiting characteristics
- Wide range of operation (6 to 18 V)
- Few external components
- Voltage for AFC

Туре	Ordering code	Package outline
TBA 120 S	Q67000-A490	DIP 14
TBA 120 AS	Q67000-A525	QIP 14

Maximum ratings

Vs	18	V
I_{12}	15	mA
I_{12}	20	mA
V	4	V
I_3	5	mA
I_4	2	mA
R _{th SA}	90	K/W
T_{i}	150	l°C
T_{stg}	-40 to 125	°C
7		
Vs	6 to 18	V
T_{amb}	- 15 to 70	°C
f	0 to 12	MHz
	VS I12 I12 V I3 I4 Rth SA Tj Tstg VS Tamb f	$ \begin{array}{cccccc} V_{S} & & 18 \\ I_{12} & & 15 \\ I_{12} & & 20 \\ V & & 4 \\ I_{3} & 5 \\ I_{4} & & 2 \\ R_{th} SA & 90 \\ T_{j} & & 150 \\ T_{stg} & -40 \text{ to } 125 \\ \end{array} $ $ \begin{array}{c} V_{S} & & 6 \text{ to } 18 \\ T_{amb} & & -15 \text{ to } 70 \\ f & & 0 \text{ to } 12 \\ \end{array} $

¹⁾ The IC must not be plugged in or out when supply voltage is switched on.

			min	typ	max	
Current consumption	$R_5 = \infty$ $R_5 = 0$	I _S I _S	10 11	14 15.2	18 20	mA mA
IF voltage gain		Ğv		68		dB
IF output voltage at limiting (each output)		V _{qpp}	170	250		mV
Output resistance (pin 8)		R _{q8}	1.9	2.6	3.3	kΩ
Shunt resistance		R ₁₃₋₁₄			1	kΩ
AGC range of volume control		V _{AF max} V _{AF min}	70	75		dB
DC level of output signal		V ₈	6.2	7.4	8.5	V
Potentiometer resistance						
— 1 dB do	own	R ₅		3.7	4.7	kΩ
– 70 dB do	own	R ₅	1	1.4		kΩ
Voltage						
— 1 dB do	own	V_5		2.4		V
— 70 dB do	own	V_5		1.3		V
Signal-to-noise ratio		a _{S/N}	75	85		dB
$(V_{\rm i} = 10 {\rm mV}, \Delta f = \pm 50 {\rm kHz})$						
Total harmonic distortion		THD		1.3	2.5	%
$(V_{i} = 10 \text{ mV}, \Delta f = \pm 25 \text{ kHz})$						
Noise voltage (according to DIN 45405)		V _n		80	140	μVs
Output resistance		R _{q 7-9}		5.4		kΩ

Characteristics ($T_{amb} = 25 \degree C$, $V_S = 12 V$; $f_I = 5.5 MHz$ or 10.7 MHz, respectively)

Characteristics for $f_{\rm I}$ = 5.5 MHz ($T_{\rm amb}$ = 25 °C, $V_{\rm S}$ = 12 V, $f_{\rm I}$ = 5.5 MHz, Δf = ±50 kHz, $f_{\rm mod}$ = 1 kHz, $Q_{\rm B}$ approx. 45)

AF output voltage ($V_i = 10 \text{ mV}$)	$V_{\rm AFrms}$	0.7	1	1	V
Input voltage for limiting	Vilim		30	60	μV
AM suppression $V_i = 500 \mu\text{V}$, $m = 30\%$	a _{AM}	45	55		dB
$V_{\rm i} = 10 {\rm mV}, m = 30\%$	aAM	60	68		dB
Input impedance	Zi		40/4.5		kΩ/pF

Characteristics for 10.7 MHz ($T_{amb} = 25 \degree C$, $V_S = 12 V$, f = 10.7 MHz, $\Delta f = \pm 75 \text{ kHz}$, $f_{mod} = 1 \text{ kHz}$, Q_B approx. 45)

AF output voltage ($V_i = 10 \text{ mV}$)	$V_{\rm AFrms}$	0.4	0.7		V
Input voltage for limiting	V _{i lim}		50	100	μV
AM suppression $V_i = 500 \mu\text{V}$, $m = 30\%$	aAM	40	50		dB
$V_{\rm i} = 10 {\rm mV}, m = 30\%$	a _{AM}	60	68		dB
Input impedance	Zi		20/4		kΩ/pF

Characteristics of the additive circuit

		min	typ	max	
Z voltage ($I_{12} = 5 \text{ mA}$)	V ₁₂	11.2	12	13.2	v
Z resistance	R _Z		30	55	Ω
Breakdown voltage	V _{CBO}	26	40		v
Breakdown voltage ($I_3 = 500 \mu\text{A}$)	V _{CEO}	13			V
Current gain ($V_{CE} = 5 V$, $I_C = 1 mA$)	GI	25	80		

Pins 3 and 4 are connected to collector or base of a transistor, respectively, which may be used as an AF preamplifier ($I_{\rm C} < 5$ mA) or as a bass/treble switch (dc on- or off-switching of an *RC* circuit).

At pin 12, a Z diode (12 V) is accessible which can be used to stabilize the supply voltage of this IC or the voltage of other circuit elements in the set ($I_Z \leq 15$ mA).

The IC TBA 120 S is supplied in different groups. Parameter is the volume. An attenuation of 30 dB requires a resistor between pin 5 and ground with a resistance value according to the group number tabulated below. The group number is imprinted on the plastic package.

Group	II	111	IV	V
R _{pot}	1.9 to 2.2	2.1 to 2.5	2.4 to 2.9	2.8 to 3.3

Test circuit



Circuit diagram



Application circuit 5.5 MHz (10.7 MHz)



Values in parentheses apply to 10.7 MHz

Application circuit with ceramic filter (Murata)

For a good adjacent channel suppression the ceramic filter should be combined with an $\ensuremath{\textit{LC}}$ network



	Sound IF in TV sets	Sound IF in TV sets of American Std.	FM IF in radio mono sets	FM IF in radio stereo sets
C1	1.5 nF	2.2 nF	470 pF	330 pF
C_2	22 nF	22 nF	22 nF	470 pF
L_1	8 turns, 0.15 CuL	8 turns, 0.15 CuL	8 turns, 0.15 CuL	12 turns, 0.15 CuL
R_1	∞	∞	∞	1 kΩ
R_2	680 Ω	1 kΩ	330 Ω	330 Ω
Filter	SFE 5.5 MA	SFE 4.5 MA	SFE 10.7	SFE 10.7
(Murata)				



AF output voltage and total harmonic distortion v. frequency deviation $V_{\rm S} = 12$ V; $f_{\rm I} = 5.5$ MHz; $f_{\rm mod} = 1$ kHz $V_{\rm i} = 10$ mV; $Q_{\rm B}$ approx. 45





71

► Q_B


Volume control versus potentiometer resistance $V_{\rm S}$ = 12 V; $f_{\rm I}$ = 5.5 MHz; Δf = ±50 kHz $f_{\rm mod}$ = 1 kHz; $V_{\rm i}$ = 10 mV





Volume control versus voltage to pin 5 $V_{\rm S}$ = 12 V; $f_{\rm I}$ = 5.5 MHz; Δf = ±50 kHz $f_{\rm mod}$ = 1 kHz; $Q_{\rm B}$ approx. 45





AM suppression versus input voltage $V_{\rm S}$ = 12 V; $f_{\rm I}$ = 5.5 MHz; $f_{\rm mod}$ = 1 kHz $Q_{\rm B}$ approx. 45



AF output voltage versus input voltage $V_{\rm S} = 12 \text{ V}; f_{\rm mod} = 1 \text{ kHz}; Q_{\rm B}$ approx. 45



Bipolar circuit

Symmetrical 8-stage amplifier with symmetrical coincidence demodulator for amplification, limiting, and demodulation of frequency-modulated signals, especially suited for the sound IF units in TV sets. In addition to the controlled AF output, an uncontrolled AF output and an AF input for the connection of video recorders is available.

- Outstanding limiting qualities
- Few external components
- Terminal for video recorder
- AF output voltage independent of supply voltage
- Insensitive to hum
- Very little residual IF

TBA 120 T: Input and demodulator matched to ceramic resonators **TBA 120 U**: Input and demodulator matched to *LC* networks

Туре	Ordering code	Package outline
TBA 120 T TBA 120 U	Q67000-A919 Q67000-A920	DIP 14

Supply voltage	Vs	18	V
Voltage	V_5	6	V
Current	I_4	5	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T_{stg}	—40 to 125	°℃
Range of operation			
Supply voltage range	Vs	10 to 18	V
Ambient temperature range	T_{amb}	-15 to 70	°C
Frequency range	f	0 to 12	MHz

		min	typ	max	
Current consumption	Is	9.5	13.5	17.5	mA
IF voltage gain V_6/V_{14}	Gv	175	08	205	aB
IF output voltage with limiting at each output	V _{qpp}	1/5	250	325	mv
Output resistance	R _{q8}	0.8	1.1	1.4	KQ
	R_{q12}	0.8	1.1	1.4	kΩ
Shunt resistance	R ₁₃₋₁₄			1	kΩ
Input resistance	R _{i3}	1.4	2	2.6	kΩ
Internal resistance	R _{i4}		12	16	Ω
DC level of output signal	V_8	3.4	4	4.7	V
$(V_i = 0)$	V ₁₂	4.4	4.9	6.3	V
Stabilized voltage	V_4	4.2	4.8	5.3	V
Residual IF voltage without deemphasis	V ₈		20		mV
	V12		30		mV
AF gain (AF not attenuated)	V_8/V_3	6	7.5	8.5	
Attenuation $(R_{A,E} = 5 k\Omega; R_{E,1} = 13 k\Omega)$	VAER	20	30	40	dB
	VALO				
Range of volume control	V AFO Max	70	85		dB
Basistanas	VAF8 min	1		10	10
Resistance	n ₄₋₅)		20		K2
Input voltage for limiting	∨ i lim		30	00	ļμv
$(\Delta t = \pm 50 \text{ kHz}; t_{\text{mod}} = 1 \text{ kHz})$					
Hum suppression	V_8/V_{11}		35		dB
	V_{12}/V_{11}		30		dB
Signal-to-noise ratio ($V_i = 10 \text{ mV}$)	a _{S/N}	80	85		dB
Noise voltage (according to DIN 45405)	Vn		50	100	μV _{os}
$P_{\rm pot} = 0$					
Input impedance	R _{q 7-9}		5.4		kΩ
	·				
TBA 120 T only:					
AF output voltage	V _{8 rms}	650	900		mV
$(\Delta f = \pm 50 \text{ kHz}; f_{\text{mod}} = 1 \text{ kHz})$	$V_{12 \text{ rms}}$	400	650		mV
Input impedance	Zi		800/5		Ω/pF
AM suppression	a dM	50	60		dB
$(V_i = 500 \text{ µV})$ $\Delta f = \pm 50 \text{ kHz}$ $m = 30\%$	/				
$f_{\rm mod} = 1 \rm kHz$					
TBA 120 U only:					
AF output voltage	V _{8 rms}	850	1200		mV
$(\Delta f = \pm 50 \text{ kHz}; V_i = 10 \text{ mV};$	V12 rms	600	1000		mV
$f_{mod} = 1 \text{ kHz}$: $THD = 4\%$)	(2 1113				
Input impedance ($f_{\rm I} = 5.5 \rm MHz$)	<i>Z</i> ;	15/6	40/4.5		kΩ/pF
AM suppression		50	60		dB
$\int Af = \pm 50 \text{ kHz}; V_{i} = 500 \text{ mV};$	- AIVI		1		
$f_{1} = \frac{1}{2} 00 \text{ m}^{-2}, v_{1} = 300 \mu v_{2}, v_{1} = 30\%$					
$T_{\text{mod}} = 1 \text{ mol} 2, m = 30 \text{ mol}$	TUD		13	25	0/2
$(4f \pm 2E)(H=1/(-10))(f \pm 1/(-1))$	שהה		1.5	2.0	/0
$(\Box I = \pm z_0 \text{ KHZ}; v_1 = I \cup III v; I_{mod} = I \text{ KHZ})$		l	I	I	I

Characteristics (V_{S} = 12 V; \mathcal{T}_{amb} = 25 $^{\circ}$ C, \mathcal{Q}_{B} approx. 45, f_{IF} = 5,5 MHz)

•

1) If DC volume control is not used, pin 4 has to be connected directly to pin 5.

Block diagram



Application circuit TBA 120 U for 5.5 MHz



Application circuit TBA 120 T for 5.5 MHz



¹) Omitting the electrolytic capacitor 47 µF on pin 11 changes volume-control range.



Z voltage versus supply voltage

dB 5

٨

AF output voltage versus supply voltage



Current consumption versus supply voltage



AF output voltage and current consumption versus ambient temperature





AF output voltage and disturbance voltage versus input voltage (Input wired with SFE 5.5 MA/Murata)

AF output voltage and disturbance voltage versus input voltage (Input 60 Ω impedance broadband)



0 dB = 770 mV_{rms}

79



AF output voltage (pin 8), disturbance voltage, and total harmonic distortion versus input voltage

Total harmonic distortion versus volume control



Spread



AF output voltage (pin 8) versus potentiometer resistance and versus ratio of resistance







Circuit for direct connection to video recorders

Socket (1): Switching voltage: at playback: + 12 V at recording: free Socket (4): Simultaneous input and output for AF

Function

When the switching voltage is applied, the emitter follower, BC 238, is blocked on the output and the buffer stage, BC 308, is switched on. It includes a pre-emphasis to balance the de-emphasis at the AF output. The IF amplifier is put out of operation by the diode, BA 127, and the 47 k Ω resistor. The remotely controllable volume regulator in the TBA 120 T/U is used for recording and playback.

Bipolar circuit

The integrated circuit TDA 1048 contains a gain-controlled push-pull amplifier, a demodulator, and a DC volume control. The AF outputs are referred to ground and stabilized against hum of the supply voltage.

The IC TDA 1048 is particularly suited for the use in the sound section of TV sets of French Standard (amplitude modulation).

- High input sensitivity
- Distortion-low control
- Distortion-low demodulation
- Volume control by means of DC voltage
- Internally stabilized supply voltage

Туре	Ordering code	Package outline
TDA 1048	Q67000-A1090	DIP 16

Supply voltage	V _S	16.5	∨
Output current	I ₁₁	5	mA
Thermal resistance (system-air)	R _{th} SA	90	K/W
Junction temperature	T _j	150	°C
Storage temperature range	T _{sta}	- 40 to 125	°C
Range of operation			
Supply voltage range	V _S	10 to 15	v
Ambient temperature range	7 _{amb}	0 to 60	°C

		min	typ	max	
Total current consumption	$I_{12} + I_7 + I_8$	29	37	45	mA
Output DC currents of amplifier	$I_7 = I_8$		4		mA
Input voltage for AGC threshold	Vi	100			μV
Control range	∆G	50	60		dB
AF output voltage ($m = 80\%$)	V _{q 10}	0.9	1.2	1.5	V _{rms}
Total harmonic distortion ($m = 80\%$)	THD		1.3	2.0	%
Output resistance	R _{a 3}		200	300	Ω
	R _{a10}		50	100	Ω
Load resistance	R_{L3}	3.3			kΩ
	$R_{\rm L10}$	3.3			kΩ
Stabilized voltage	V ₁₁	4.4		5.8	V
Range of volume control	ΔG_{10-4}	70	80		dB
Gain of the AF part	ΔG	6	7		dB
Input resistance	R _{i4}	6.5			kΩ
Potentiometer resistance for					
—30 dB attenuation	R _{pot}	3.4		4	kΩ

Characteristics ($V_{\rm S}$ = 12 V; $f_{\rm i}$ = 40 MHz; $f_{\rm mod}$ = 1 kHz; $T_{\rm amb}$ = 25 °C)

Test circuit and block diagram



Application circuit for $f_{i IF} = 39.2 \text{ MHz}$



85

After demodulation of the IF signal in the video IF amplifier (e.g. TBA 1440 G) in color TV sets, the color TV signal is divided into the individual color components red, green, and blue in a color preparation circuit. These color signals drive the individual cathodes of the color picture tube via one video final stage each.

The ICs TDA 2522, TDA 2530, and TDA 2560 are available for color preparation. After separating the video signal in a luminance portion and a chrominance portion, the TDA 2560 serves in this connexion as a combined luminance and chrominance amplifier. Control of contrast, brightness, and color saturation are additionally included in the TDA 2560.

The chrominance signal is separated into a blue and a red portion in an external delay line decoder. The TDA 2522 finally demodulates both the chrominance signals and delivers at the output color difference signals of the three basic colors. Preparation of the reference carrier frequency in the TDA 2522 is based upon twice the color subcarrier frequency. The color subcarrier components necessary for demodulation and offset by 90° can, thus, be provided by means of a 2:1 divider without requiring any adjustment.

It is the TDA 2530 where the color signals red, green, and blue, necessary for driving the color tube, are generated in a matrix circuitry by adding the luminance portion to the color difference signals.

Apart from the color ICs TDA 2522 and TDA 2560, use of the horizontal combination TDA 2591 is also recommended. Thus, the sandcastle pulse - important for color decoding - may very easily be made available.



TDA 2522 TDA 2530 TDA 2560



TDA 2522 TDA 2530 TDA 2560

Synchronous Demodulator Combination for PAL Color TV Receivers

Bipolar circuit

The IC TDA 2522 comprises the following circuit portions

- 8.8-MHz color subcarrier oscillator with divider stage for the production of both 4.4-MHz reference signals.
- Production of the chrominance signal control voltage and a reference voltage
- · Production of the color killer and identification signal
- Color killer delay
- Two synchronous demodulators for (B-Y) and (R-Y) signals
- Matrix for (G-Y)-signal
- PAL flipflop and PAL switch
- · Blanking in the synchronous demodulators

Туре	Ordering code	Package outline
TDA 2522	Q67000-A1230	DIP 16

Supply voltage	V ₁₁	14	V
Thermal resistance (system-air)	R _{th} SA	90	K/W
Junction temperature	T _j	150	° C
Storage temperature range	T _{stg}	- 40 to 125	° C
Range of operation			
Supply voltage range	V ₁₁	10.8 to 13.2	∨
Ambient temperature range	7 _{amb}	- 20 to 60	°C

Characteristics (V_{11} = 12 V; T_{amb} = 25 °C)

			min	typ	max	
Current consumption Ratio of demodulated signals		<i>I</i> ₁₁		48		mA
at $V_{F(B-Y)} = V_{F(R-Y)}$ Matrix for (G-Y)-signal		V _(B-Y) (G-Y)	-0.5	['] 1.78 <i>V</i> _{(R-Y} 1 (R-Y) <i>—</i> 0.'') 19 (B-Y)	v
chrominance signal inputs		R _{iF(R-Y)} RiF(R-Y)	800 800			Ω
Input capacitance of the						
chrominance signal inputs		C _{i F(R-Y)} Ci F(R-Y)			10 10	pF pF
Output voltages of color difference		V _q (R-Y) V _q (G-Y) V _q (B-Y)	2.4 1.35 3			V _{pp} V _{pp} V _{pp}
DC voltage at the		,				
color difference signal outputs		V3; V2; V1		5.6		V
Output resistance of the						1
color difference signal outputs		R _{q (R-Y)} R _{q (G-Y)} R _{q (B-Y)}		250 250 250		Ω Ω Ω
H/2 ripple voltage at (R-Y) output Input resistance of the 8.8 MHz oscilla Output resistance of the 8.8 MHz osci	itor llator	V _{H/2} R _{i 9} R _{g 10}		270 200	10	mV _{pp} Ω Ω
Total holding range		Δf		±500		Hz
Key pulses (at pin 15) coming from horizontal combination TDA 2591						
Color sync. signal gating	ON OFF	V ₁₅ V ₁₅	7.5		6.5	v
Blanking	ON OFF	V ₁₅ V ₁₅	2		1	v v
Voltage at pin 14						
without color sync signal with color sync signal (peak-to-peak value) of		V ₁₄		7		V
0.25 V at pins 5 and 6		VIA		55		l v
Reference output voltage		V 14		7		v
Chrominance signal control voltage		- 12				
(depending on V14)			ļ	}		
$at \pm I_{13} < 200 \mu\text{A}$		V12		0.5 to 5		v
at $V_{14} < 5.5 V$		V12			1	v
Phase difference between reference s	ignal	- 10				
and color sync signal at ± 400 Hz	0					
frequency deviation		ø		±5		degree
Color killing at		V14	6			V
or at		$V_{16}^{'}$		12		v
Color setting at		V_{14}		-	5.6	l v
or at		V_{16}		0		V
Color setting delay (by <i>C</i> _v at pin 16)		t _v		24		ms/μF



Block diagram with application hint

91

RGB Circuitry for Color TV Receivers

Bipolar circuit

The IC TDA 2530 is intended for driving RGB final stage transistors. The following stages are integrated:

- Clamping control circuit
- Matricing facility
- Electronic potentiometer for gain adjustment
- Facing-coupled driver amplifier

Туре	Ordering code	Package outline
TDA 2530	Q67000-A1295	DIP 16

Supply voltage	Vg	15	V
Voltages	V ₁	Vg	V
-	V3; V5; V7	Vg	V
	$V_2; V_4; V_6$	Vg	V
	Va	Vg	V
	$V_{10}; V_{12}; V_{14}$	$> V_{11}; V_{13}; V_{15}$	V
	$V_{10}; V_{12}; V_{14}$	$< V_9$	V
	$V_{11}; V_{13}; V_{15}$	$> 0.3 \cdot V_9 / < V_9$	V
Current	$-I_8$	1	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	$ au_{stg}$	—40 to 125	°C
Range of operation			
Supply voltage range	Vg	10.8 to 13.2	V
Ambient temperature range	$\tau_{\rm amb}$	-20 to 60	°C

Characteristics (V_9 = 12 V; V_1 = 1.5 V; T_{amb} = 25°C) according to application circuit

		min	typ	max	
Luminance signal input	· · · · · · · · · · · · · · · · · · ·				
Black level	V_1		1.5		V
BA signal voltage	V_1		1.0		Vpp
Input resistance	R _{i1}	100			kΩ
Color difference signal inputs					
Input voltages	V_2		1.4		V _{pp}
	V ₄		0.82		V _{pp}
Input currents	V6 I2: IA: I6		2	4	V pp IuA
	2, 4, 0	1	1.	1.	1.6
Feedback inputs		1	1	1	1
DC voltage level	1/ 1/ 1/		0		
during clamping	v ₁₁ ; v ₁₃ ; v ₁₅	I	0	1	V
Adjustment of ac voltage gain					
Adjusting voltage range	V3; V5; V7		0 to 10		V
Adjusting voltage for nominal gain	V3; V5; V7		5		V
Nominal gain between					
or Y input resp. and feedback					
inputs 11, 13, 15	<i>G</i> ¹)		0		dB
Adjusting range of this gain	,				dB
at <i>∆V</i> _{3, 5, 7} = ± 5 V	ΔG	± 3			
Output difference amplifier					
Transconductance of the difference amplifier	S _d		20		mA/V
Integr. load resistors ²)	R _{10/9}		680		Ω
	R _{12/9}		680		Ω
	R _{14/9}	Ι	680	I	Ω
Clamping pulse input for dc voltage feedback					
Input voltage for clamping IN	V ₈ ³)	1	6.5 to 12	1	lv
OUT	V ₈		0 to 5.5		V
Input current for clamping IN	I ₈			1	μA
OUT	$-I_8$			20	μA

¹) If inputs 11, 13, 15 are not connected, nominal gain will appear.

²) The integrated load resistors are each in series with one diode, which causes the resistors to become ineffective at V₁₀, V₁₂, V₁₄ > V₉.

The external load resistors, needed in this case, have to be designed for a current of 4.4 mA nom.

³) The changeover clamping IN to clamping OUT is performed at V_8 approx. 6 V.



Block diagram





Bipolar circuit

The integrated circuit TDA 2560 contains:

Luminance amplifier

with adaptation circuit for Y-delay line contrast and brightness control blanking and gating additional video output with positive-going synchronous level

Chrominance amplifier

with controlled chrominance signal amplifier saturation and contrast control direct driving of the PAL delay line common output for chrominance and color sync signal (without influencing the color sync signal amplitude by contrast and saturation control)

Туре	Ordering code	Package outline
TDA 2560	Q67000-A1231	DIP 16

Supply voltage Thermal resistance (system-air) Junction temperature Storage	V ₈ R _{th SA} T _j	14 90 150 	V K/W °C
Range of operation	oty	•	I
Supply voltage range Ambient temperature range	V ₈ 7 _{amb}	9 to 14 —20 to 60	∨ °C

		min	typ	max	
Current consumption	I ₈		46		mA
Luminance amplifier ²)					
Input current	I ₁₄	1	0.2	1	mApp
Input resistance	R _{i 14}		150		Ω
Contrast control range	Eκ	20			dB
Brightness control range (black level)	V_{10}		1 to 3		V
Brightness control voltage	V_{11}		1 to 3		V
Black level shifting by contrast control,					
picture contents and temperature	ΔV			±20	mV
3 dB bandwidth	В		5		MHz
BAS output voltage with positively					
directed sync level	V_{15}		3.4		Vnn
Black level clamping pulse ³)	V		6		V
Blanking pulses ⁴)	,				
for 0 V at output (pin 10)	Vo		2		v
for 1.5 V at output (pin 10)	V_9		5		v
Chrominance amplifier					
Input voltage	$V_{2/1}$		4 to 80		mVpp
Obtainable output signal⁵)	V ₆		2		Vpp
Control range of the chrominance					
signal amplifier	ΔG_{chro}	30			dB
Starting of the chrominance signal control ⁶)	V_3		1.1		V
Contrast synchronism	ĸ		±1		dB
(at 10-dB contrast variation)					
Saturation control range ⁷)	Es		+6 to -50		dB
Color sync signal gating 3)	Vī		2		v
Signal-to-noise ratio at nominal	,		1.5		
input voltage	as/N	50	1		dB
Phase shifting of the color sync	- 3/IN	1			
signal to the chrominance signal				±5	degree

Characteristics (V_8 = 12 V; T_{amb} = 25 °C) according to application circuit ¹)

For remarks see next page

Remarks to the previous page

- ¹) Supply voltage range $V_8 = 9$ to 14 V, admissible hum voltage $V_{8pp} = 100$ mV
- ²) The gain of the luminance amplifier can be influenced by the load resistance R_g at pin 13. The scattering of the gain is reduced to a minimum, since it only depends on the scattering of the relationship between Y delay line terminating resistance and the resistor R_g .
- ³) Key pulses (from TDA 2591) for color sync signal keying and for black level clamping are sent to pin 7.

The black level clamping becomes effective at + 6 V, the key pulses must be in that time that clamping only becomes effective at the black slope of the black shoulder. The color sync signal gate circuit, which switches the gain of the chrominance signal amplifier during its return to maximum, becomes effective at + 1.5 V.

- ⁴) The luminance signal is keyed via pin 9: when the key pulse reaches + 2 V, the luminance signal output (10) is blanked; at + 5 V, a standard level of approx. 1.5 V is keyed which can be used for clamping.
- ⁵) Chrominance signal and color sync signal are both available at pin 6. The color sync signal is not influenced by contrast and saturation control; it remains stable by means of the control voltage of TDA 2522.

The ratio of the chrominance signal to the color sync signal is at nominal contrast (3 dB below maximum) and at nominal saturation (6 dB below maximum) the same at the output and at the input.

- ⁶) When the voltage becomes more negative, the gain is reduced.
- ⁷) Linear range down to -40 dB.

Block diagram







Contrast control



Horizontal Combination for TV Receivers

TDA 2591

Bipolar circuit

The integrated circuit TDA 2591 is adapted to the integrated color circuits TDA 2522 and TDA 2560. It includes the following stages:

- · Line oscillator according to the threshold switch principle
- Phase comparison between sync pulse and oscillator (φ_1)
- Internal gating pulse for phase discriminator ϕ_i
- Phase comparison between line flyback pulse and oscillator (φ_2)
- Catching range extension by coincidence detector \(\varphi_3\) (coincidence between sync and gating pulse)
- Time constant and gate switching (VCR operation)
- · Sync pulse separation stage
- · Blanking circuit for interference signal
- · Vertical sync pulse separation stage and output stage
- · Production of gating pulses for color sync signal and for line flyback blanking pulses
- Phase shifter for control pulse
- Switching of control pulse width and switch-off
- Output stage with separate supply voltage for direct triggering of thyristor deflection circuits
- · Control pulse switch-off in case of too low supply voltage

Туре	Ordering code	Package outline
TDA 2591	Q67000-A1365	DIP 16

Supply voltage	V_1	13.2	V
Voltages	V_2	18	V
-	V_{4}	13.2	V
	Vg	-6/7	V
	V ₁₀	-6/7	V
	V ₁₁	13.2	V
Currents	I ₂	650	mA
	I_3	-650	mA
	<i>I</i> 4	1	mA
	I_6	±10	mA
	I7	-10	mA
	I ₁₁	2	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T _i	150	l°C
Storage temperature range	T _{stg}	-40 to 125	S°∣
Range of operation			
Supply voltage range	V_1	9 to 13	V
Ambient temperature range	τ_{amb}	-20 to 60	°C

Characteristics ($V_{\rm S}$ = 12 V; $t_{\rm fly}$ = 12 µs; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption	<i>I</i> ₁		30		mA
Control pulses, positive (pin 3)					
Output voltage Output resistance front slope (high) back slope (low)	V3 R _{q 3} R _{q 3}	10	11 2.5 20		V _{pp} Ω Ω
Duration of control pulses at thyristor operation ($V_4 = 9.4$ V to V_1) Duration of control pulses at transister operation $V_4 = 0$ to 2.5 V)	t _{Th}	5.5	14 . + .	8.5	μs
Control pulse switch-off	V_1		14+1d	4	V V
Switching of control pulse width and swit	ch-off (pin	4)			
for $t = 6 \ \mu s$ (thyristor operation) Input voltage Input current ($V_4 = V_1$)	V4 I4	9.4 200		v_1	V μA
for $t = 14 \mu\text{s} + t_d$ (transistor operation) Input voltage Input current ($V_4 = 0 \text{V}$)	V4 I4	0		3.5 —200	V μA
for $t = 0$ ($V_3 = 0$ V) Input voltage Input current ($V_4 = V_{1/2}$)	V4 I4	5.4 —10		6.6 10	V¹) μΑ
Phase comparison φ_2 and phase shifter (p	in 5)				
Control voltage range Control current Reverse current ($V_5 = 6.5$ V) Output resistance $V_5 = 5.4$ to 7.6 V $V_5 < 5.4$ V/>7.6 V	V ₅ ± I ₅ I _{5 o} R _{q 5} R _{q 5}	5.4	1 high ohmic 8	7.6 5	V mA _{pp} μA ²) kΩ
Admissible delay between front slope of control pulse and line flyback pulse Static control error	t _d ∆t/∆t _d			15 0.2	μs %
Total phase position					
Phase position between mid sync pulses and line flyback pulses Total phase position and phase position of front slope of control pulses is set automatically by phase comparison φ_2 . If additional setting is required, current can be	Δt	1.9	2.6	3.3	μs
supplied via pin 5. It then applies	$\Delta I/\Delta t$		30		µA/μs
Line flyback pulse input (pin 6)		х 1			T
Input switching voltage Input voltage limitation Input current	V_6 switch V_6 lim I_6	-0.7 0.01	1.4	+ 1.4	V V mA

¹) or input 4 open ²) Current source circuit configuration

Characteristics (cont'd)

		min	typ	max	
Color sync signal gating pulses, positive	(pin 7)				
Output voltage Output resistance Output current during back slope Width of color sync signal gating pulses	V _{q7} R _{q7} I ₇	10	11 70 2		V _{pp} Ω mA
Phase position between mid sync pulses at input and front slope of color	t	3.7		4.3	μs
sync signal gating pulses at $V_7 = 7 V$	t _{SB}	2.45		3.15	μs
Line flyback blanking pulses, positive (pir	ר 7)				
Output voltage Output resistance Output current during back slope	V ₇ R _{q 7} I ₇	2.5	70 2	3.5	V _{pp} Ω mA
Vertical sync pulses, positive (pin 8)					
Output voltage Output resistance Delay between front slopes of input signal and output signal	V _{q 8} R _{q 8} ^t V an	10	11 2 15		V _{pp} kΩ μs
Delay between back slopes of input signal and output signal	t _{V ab}		t _{V an}		
Sync pulse separation stage (pin 9)					
Input switching voltage Input switching current Input modulation current Input switch-off current Input leakage current ($V_9 = -5$ V) Input signal (-BAS)	Vi9S Ij9S Ij9T Ij9A Ij9O Vj9	5 100 3	0.8	100 100 1 4	V μΑ μΑ μΑ ν _{pp} ¹)
Interference signal blanking circuit (pin 1	10)				
Input switching voltage Input switching current Input modulation current Input leakage current ($V_{10} = -5$ V) Input signal (-BAS) Admissible superposed interference signal	V _{i 10} I _{i 10 S} I _{i 10 T} I _{10 O} V _{i 10} V ₁₀	100 5 3	1.4 150	100 1 4 7	V μΑ μΑ V _{pp} ¹) V

¹⁾ Admissible range: 1 to 7 V

Characteristics (cont'd)

		min	typ	max	
Coincidence detector φ_3 (pin 11) Output voltage, no coincidence Output voltage, with coincidence Output current, no coincidence Output current, with coincidence	$V_{q \ 11} V_{q \ 11} I_{q \ 11} I_{q \ 11} I_{q \ 11} I_{q \ 11}$	5	0.1 —0.5	0.5	V V mA mA
Switching to VCR operation (pin 11)					
Input voltage Input current ($V_{11} = 0$ V) or	V _{i 11} I _{i 11} V: 11	0 -200		1.5 V1	V μA V
Input current ($V_{11} = V_1$)	I _{i 11}	ľ		2	mA
Time constant switch (pin 12)					
Output voltage Output current, limited to output resistance $V_{11} = 2.5$ to 7 V Output resistance $V_{11} < 1.5$ V/>9 V	$V_{q \ 12} \pm I_{12} R_{q \ 12} R_{q \ 12}$		6 1 100 60		V mA Ω kΩ
Phase comparison $arphi_1$ (pin 13)					
Control voltage range Control current Leakage current at $V_{13} = 4 \text{ to } 8 \text{ V}$ Output resistance $V_{13} = 4 \text{ to } 8 \text{ V}$ Output resistance $V_{13} < 3.8 \text{ V} > 8.2 \text{ V}$ Control sensitivity Catching and holding range Scattering of catching and holding range		3.8	2 high ohmig low ohmic 2 ± 780 ± 10	8.2 1 	V mA μA ²) ⁴) kHz/μs Hz %⁵)
Oscillator (pins 14 and 15)					
Lower threshold voltage Upper threshold voltage Reverse current Cosiliator fragueses (uppupphronized)	V _{14 S} V _{14 S} ± I _{14 V}		4.4 7.6 0.47		V V mA
at $C_{\rm osc} = 4.7 \rm nF; R_{\rm osc} = 12 \rm k\Omega$ Scattering of oscillator frequency Frequency-adjusting level Adjusting range for the indicated external	f _o ∆f _o ∆f _o /∆I ₁₅		15,625 ±5 31		Hz %⁵) Hz/µA
circuitry Dependence of oscillator frequency on supply voltage Frequency modification with supply voltage	$\frac{\Delta f_{\rm o}}{\Delta V_{\rm o}/f_{\rm o}}$		±10 ±0.05		% ⁵)
lowered to $V_S = 5 V$ Temperature coefficient of oscillator frequency	∆f _o TC _f		±10 ±10 ⁻⁴		%⁵) Hz/K⁵)

¹) or input 4 open
²) Current source switching
³) Admissible range 1 to 7 V
⁴) Emitter follower
⁵) Scattering of external components is not considered.

Phase relations





Bipolar circuit

The IC TDA 2593 is matched to the color ICs TDA 2522 and TDA 2560. It includes an improved sandcastle pulse with a new H flyback blanking threshold as well as the following stages:

- · Line oscillator according to the threshold switch principle
- Phase comparison between sync pulse and oscillator (φ_1)
- Internal gating pulse for phase discriminator φ_1
- Phase comparison between line flyback pulse and oscillator (φ_2)
- Catching range extension by coincidence detector φ₃ (coincidence between sync and gating pulse)
- Time constant and gate switching (VCR operation)
- Sync pulse separation stage
- · Blanking circuit for interference signal
- Vertical sync pulse separation stage and output stage
- · Production of gating pulses for color sync signal and of line flyback blanking pulses
- · Phase shifter for control pulse
- Switching of control pulse width and switch-off
- Output stage with separate supply voltage application for direct triggering of thyristor deflection circuits
- · Switching off of control pulse in case of too low supply voltage

Туре	Ordering code	Package outline
TDA 2593	Q67000-A1524	DIP 16

Supply voltage	V_1	13.2	V
Voltages	V_2	18	V
	V_4	13.2	V
	V_9	-6/7	V
	V_{10}	-6/7	V
	V ₁₁	13.2	V
Currents	I_2	650	mA
	I_3	-650	mA
	Ĭ ₄	1	mA
	I_6	±10	mA
	$\tilde{I_7}$	-10	mA
	I_{11}	2	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T_{stg}	40 to 125	°C
Range of operation			I
Supply voltage range	V_1	9 to 13	V
Ambient temperature range	$ au_{amb}$	—20 to 60	l°C
Characteristics ($V_{\rm S}$ = 12 V; $t_{\rm fly}$ = 12 µs; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption	<i>I</i> ₁		30		mA
Control pulses, positive (pin 3)					
Output voltage Output resistance front slope (high) back slope (low)	V3 Rq3 R _{q3}	10	11 2.5 20		V _{pp} Ω Ω
Duration of control pulses at thyristor operation ($V_4 = 9.4$ V to V_1) Duration of control pulses at	t _{Th}	5.5		8.5	μs
transistor operation ($V_4 = 0$ to 3.5 V) Control pulse switch-off at	t _{Tr} V ₁		14+ <i>t</i> d	4	μs V
Switching of control pulse width and swit	ch-off (pin	4)			
for $t = 6 \mu s$ (thyristor operation)					
Input voltage	V ₄	9.4		V_1	V
Input current ($V_4 = V_1$) for $t = 14 \mu\text{s} + t_d$ (transistor operation)	I ₄	200			μA
Input voltage	V ₄	0		3.5	V
Input current ($V_4 = 0$ V) for $t = 0$ ($V_3 = 0$ V)	<i>I</i> ₄				μA
Input voltage	V_4	5.4		6.6	י ע י')
Input current ($V_4 = V_{1/2}$)	I ₄	10		10	μΑ
Phase comparison ${\it g}_2$ and phase shifter (p	in 5)				
Control voltage range	V5	5.4		7.6	V
Control current	$\pm I_5$		1		mApp
Leakage current ($V_5 = 6.5 \text{ V}$)	I _{5 O}			5	μA
Output resistance $V_5 = 5.4$ to 7.6 V	R _{q5}		high ohmio	0	²)
$V_5 < 5.4 \text{ V} / > 7.6 \text{ V}$	R_{a5}		8		kΩ
Admissible delay between front slope of control	4-				
pulse and line flyback pulse	t _d			15	μs
Static control error	$\Delta t / \Delta t_d$	1		0.2	%
Total phase position					
Phase position between mid sync pulse and line flyback pulse	Δt	1.9	2.6	3.3	μs
Total phase position and phase position of front slope of control pulses is set automatically by phase comparison w_{2} .					
If additional positioning is required, current can be supplied via pin 5. It then applies	$\Delta I/\Delta t$		30		μA/μs
Line flyback pulse input (pin 6)					
Input switching voltage	Vas	1	1.4	1	V
Input voltage limitation	V _{6 B}	-0.7		1.4	V
Input current	<i>I</i> ₆	0.01		1	mA

For notes refer to page 110.

Characteristics (cont'd)

		min	typ	max	
Color sync signal gating pulses, positive (Output voltage Output resistance Output current during back slope	pin 7) V _{q 7} R _{q 7} I ₇	10	11 70 2		V _{pp} Ω mA
Width of color sync signal gating pulses at $V_7 = 7$ V Phase position between mid sync pulses at in- put and front slope of color sync signal gating	t	3.7		4.3	μs
pulses at $V_7 = 7V$	^r SB	2.45	1	3.15	µs
Line flyback blanking pulses, positive (pir	17)				
Output voltage Output resistance Output current during back slope	V7 R _{q 7} I7	4	70 2	5	V _{pp} Ω mA
Vertical sync pulses, positive (pin 8)					
Output voltage Output resistance Delay between front slopes of input signal and	V _{q 8} R _{q 8}	10	11 2		V _{pp} kΩ
output signal Delay between back slopes of input signal and	t _{V an}		15		μs
output signal	t _{V ab}		t _{V an}		1
Sync pulse separation stage (pin 9)					
Input switching voltage Input switching current Input modulation current Input switch-off current Input leakage current $V_9 = -5$ V) Input signal (-BAS)	Vi9S Ii9S Ii9T Ii9A Ii9O Vi9	5 100 3	0.8	100 100 1 4	V μΑ μΑ μΑ μΑ V _{pp} ³)
Interference signal blanking circuit (pin 10))				
Input switching voltage Input switching current Input modulation current Input leakage current ($V_{10} = -5$ V) Input signal (-BAS) Admissible superposed interference signal	V _{i 10} I _{i 10S} I _{i 10T} I _{10 0} V _{i10} V ₁₀	100 5 3	1.4 150	100 1 4 7	V μA μA V _{pp} ³) V
Coincidence detector $arphi_3$ (pin 11)					
Output voltage, no coincidence Output voltage, with coincidence Output current, no coincidence Output current, with coincidence	V _{q 11} V _{q 11} I _{q 11} I _{a 11}	5	0.1	0.5	V V mA mA

Characteristics (cont'd)

		min	typ	max	
Switching to VCR operation (pin 11)					
Input voltage Input current ($V_{11} = 0$ V)	V _{i 11} I _{i 11}	0 —200		1.5	V μA
Input voltage Input current ($V_{11} = V_1$)	V _{i 11} I _{i 11}	9		<i>V</i> ₁ 2	V mA
Time constant switching (pin 12)					
Output voltage Output current, limited to output resistance $V_{11} = 2.5$ to 7 V Output resistance $V_{11} < 1.5$ V/>9 V	V _{q,12} ± I ₁₂ R _{q 12} R _{q 12}		6 1 100 60		V mA Ω kΩ
Phase comparison $arphi_1$ (pin 13)					
Control voltage range Control current Leakage current at $V_{13} = 4$ to 8 V Output resistance $V_{13} = 4$ to 8 V Output resistance $V_{13} < 3.8$ V/>8.2 V Control sensitivity Catching and holding range Scattering of catching and holding range	$V_{13} \pm I_{13} \\ I_{13} \\ O \\ R_{q} \\ I_{13} \\ S_{q} \\ I_{13} \\ S_{q} \\ \Delta f \\ \Delta f \\ \Delta (\Delta f)$	3.8	2 high ohmi low ohmic 2 ± 780 ± 10	8.2 1 c c	V mA µA ²) 4) kHz/µs Hz % ⁵)
Oscillator (pins 14 and 15)					
Lower threshold voltage Upper threshold voltage Reverse current Oscillator frequency (uppyrightenized)	V _{14 S} V _{14 S} ± I _{14 V}		4.4 7.6 0.47		V V mA
with $C_{osc} = 4.7 \text{ nF}$; $R_{osc} = 12 \text{ k}\Omega$ Scattering of oscillator frequency Frequency-adjusting level	f ₀ ∆f ₀ ∆f ₀ /∆I ₁₅		15625 ±5 31		Hz %⁵) Hz/μA
external circuitry Dependence of the oscillator frequency on the supply voltage	$\frac{\Delta f_0}{\Delta f_{0/f_0}}$		±10 ±0.05		% ⁵)
Frequency modification with supply voltage lowered to $V_{\rm S} = 5$ V Temperature coefficient of	∆f ₀		±10		% ⁵)
oscillator frequency	TC _f		±10⁻⁴		Hz/K⁵)

 ¹) Or input 4 open
 ²) Current source switching
 ³) Admissible range 1 to 7 V
 ⁴) Emitter follower
 ⁵) Scattering of external components is not considered.

Phase relations







Control IC for Switching Power Supplies

TDA 4600

Bipolar circuit

TDA 4600 has to regulate and control the switching transistor of switching power supplies. Because of its wide operational range and high voltage stability even at high load changes; this IC is used not only in TV receivers and video recorders but also in power supplies of Hifi sets and active speakers.

- · Direct control of switch transistor
- Low start-up current
- Reverse-going linear overload characteristic curve
- Collector current proportional to base-current input

Туре	Ordering code	Package outline
TDA 4600	Q67000-A1451	SIP 9

Maximum ratings

Supply voltage	V ₉	20	V
Voltages			
reference output	V_1	6	V
identification input	V_2	±0.6	V
controlled amplifier	V_3	3	V
collector current simulation	V_4	3	V
trigger input	V_5	3	V
base current cut-off point	V_7	6	V
base current amplifier output	V_8	6	V
Currents			
feedback, zero passage	I _{i 2}	-3 to 3	mA
controlled amplifier	I _{i3}	-3	mA
collector current simulation	I _{i4}	5	mA
base current cut-off point	I _{a 7}	1.5	A
base current amplifier output	$I_{\alpha 8}$	1.5	A
Thermal resistance (junction-case)	R _{th JC}	15	K/W
Thermal resistance (system-air)	R _{th SA}	70	K/W
Junction temperature	Ti	150	°C
Storage temperature range	τ_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	V_9	7.6 to 15	V
Ambient temperature range	T_{amb}	0 to 70	°C

Start operation Image: Current consumption (V1 not yet switched on) Image: Current consumption (V1 not yet switched on) Image: Current consumption (V1 not yet switched on) Image: Current consumption (V2 = 30 × 12, 3, 11, 12, 12, 3, 12, 3, 11, 12, 12, 3, 12, 3, 11, 12, 12, 3, 12, 3, 11, 12, 12, 3, 12, 12, 3, 11, 12, 12, 3, 12, 12, 3, 12, 12, 3, 11, 12, 12, 3, 12, 12, 3, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12		_	min	typ	max	
	Start operation					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Current consumption (V_1 not yet switched on)					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$V_0 = 3 V$	Ιο		1	0.5	mA
$V_9 = 10 \vee$ I_9 $I_{1.3}$ $I_{1.3}$ $I_{2.4}$ $I_{2.3}$ I_{MA} Switching point for V_1 V_2 $I_{1.3}$ $I_{1.3}$ $I_{1.3}$ $I_{1.3}$ $I_{1.3}$ $I_{1.3}$ $I_{1.3}$ $I_{1.3}$ $I_{1.3}$ V_1 Anormal operation ($V_9 = 10V$; $V_{cont} = -10V$; $V_{clock} = \pm 0.5V$; $f = 20$ kHz; duty cycle 1:1) after switch on $I_1 = 5 mA$ V_1 4 4.2 4.4 V_1 Reference voltage $I_1 < 0.1 mA$ V_1 4 4.2 4.4 V_1 4 4.2 4.4 V_1 Temperature coefficient of reference voltage V_2^* 0.2 0.2 V_2^* 0.2 V_2^* Control voltage V_2^* 0.3 2.6 2.9 V V_2^* 0.4 0.5 V Control voltage V_2^* 0.3 0.4 0.5 V V_2^* 0.4 0.5 V Control voltage V_2^* 0.8 3.4 4 V	$V_0 = 5 V$	In In		1.5	2	mA
Switching point for V_1 V_9 11.3 11.8 12.3 V_1 Normal operation ($V_9 = 10$ V; $V_{cont} = -10$ V; $V_{clock} = \pm 0.5$ V; $f = 20$ kHz; duty cycle 1:1) after switch on after switch on Current consumption $V_{cont} = -10$ V I_9 110 135 160 mA Reference voltage $I_1 < 0.1$ mA V_1 4 4.2 4.5 V Temperature coefficient of reference voltage V_2^* 0.2 V V Control voltage V_3 2.3 2.6 2.9 V Collector current simulation voltage V_3^* 0.3 0.4 0.5 V Voont = 0 V V_4^* 1.8 2.2 2.5 V V Vcont = 0 V V_4^* 1.8 2.2 2.5 V Output voltage V_6 5.5 6.3 7 V V V 0.3 0.4 0.5 V V V V 0.4 0.5 V V V V 0.4 0.5 V V 0.3 0.4 0.5 V V 0.5 1.4	$V_{9} = 10 \text{ V}$	- 9 Io		2.4	3.2	mA
Normal operation $(V_9 = 10 \vee; V_{cont} = -10 \vee; V_{clock} = \pm 0.5 \vee; f = 20 \text{ kHz; duty cycle 1:1})$ after switch on Current consumption $V_{cont} = -10 \vee$ $V_{cont} = 0 \vee$ I_9 $K_{cont} = 0 \vee$ I_4 $K_{cont} = 0 \vee$ I_6 $K_{cont} = 0 \vee$ I_6	Switching point for V_1	V ₉	11.3	11.8	12.3	V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Normal operation ($V_9 = 10$ V; $V_{cont} = -10$ after switch on	V; $V_{clock} = \pm$:0.5V; <i>f</i> =	= 20 kHz; c	luty cycle	e 1:1)
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Current consumption $V_{\text{cont}} = -10 \text{ V}$	Ig	110	135	160	mA
Reference voltage $I_1 < 0.1 \text{ mA}$ V_1 4 4.2 4.5 V $I_1 = 5 \text{ mA}$ V_1 4 4.2 4.4 V Temperature coefficient of reference voltage V_2^* 0.2 V V Control voltage V_3 2.3 2.6 2.9 V Collector current simulation voltage V_2^* 0.3 0.4 0.5 V Vcont = 0 V V_4^* 1.8 2.2 2.5 V Output voltage $V_{cont} = 0 V / -10V$ M_4^* 0.3 0.4 0.5 V Trigger input voltage V_6 ort = 0 V $V_q 7^*$ 2.8 3.3 4 V $V_{cont} = 0 V / -10V$ $M_q 8^*$ 2.8 3.4 4 V $V_{cont} = 0 V / -10V$ $M_q 8^*$ 1.4 1.8 2.2 V Safety operation ($V_9 = 10 V$; $V_{cont} = -10 V$; $V_{clock} = \pm 0.5 V$; $f = 20 \text{ kHz}$; duty cycle 1:1) Current consumption ($V_5 < 1.8 V$) M_q 1.8 2.1 2.5 V Ext. trigger input enable voltage V_5 1.8 2.1 2.5 <t< td=""><td>$V_{\rm cont} = 0 \rm V$</td><td>Ig</td><td>60</td><td>85</td><td>110</td><td>mA</td></t<>	$V_{\rm cont} = 0 \rm V$	Ig	60	85	110	mA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Reference voltage $I_1 < 0.1 \text{ mA}$	V_1	4	4.2	4.5	V
Temperature coefficient of reference voltage $7C_1$ 10^{-3} $1/K$ Feedback voltage V_2^* 0.2 V Control voltage V_3 2.3 2.6 2.9 V Collector current simulation voltage $V_{cont} = 0 V$ V_4^* 1.8 2.2 2.5 V Trigger input voltage V_5 5.5 6.3 7 V Output voltage $V_{cont} = 0 V$ $V_q q^*$ 2.8 3.3 4 V V_{cont} = 0 V $V_q q^*$ 2.8 3.4 4 V V_{cont} = 0 V $V_q q^*$ 2.8 3.4 4 V V_{cont} = 0 V/-10 V $\Delta V_q g^*$ 2.8 3.4 4 V Safety operation ($V_9 = 10 V$; $V_{cont} = -10 V$; $V_{clock} = \pm 0.5 V$; $f = 20 \text{ kHz}$; duty cycle 1:1) Current consumption ($V_5 < 1.8 V$) I_9 14 20 26 mA Switch-off voltage ($V_5 < 1.8 V$) V_9 1.8 2.1 2.5 V Ext. trigger input V_5 1.8 2.1 2.5 V Supply voltage for V_8 blocked V_9	$I_1 = 5 \mathrm{mA}$	V_1	4	4.2	4.4	V
Feedback voltage V_2^* 0.2 V Control voltage V_3 2.3 2.6 2.9 V Collector current simulation voltage V_3 2.3 2.6 2.9 V Collector current simulation voltage V_4^* 1.8 2.2 2.5 V V_{cont} = 0 V/-10V ΔV_4^* 0.3 0.4 0.5 V Output voltage V_5^* 5.5 6.3 7 V Output voltage V_cont = 0 V $V_q \tau^*$ 2.8 3.4 V $V_{cont} = 0 V/-10 V$ $V_q \tau^*$ 2.8 3.4 4 V $V_{cont} = 0 V/-10 V$ $\Delta V_q \tau^*$ 1.4 1.8 2.2 V Safety operation ($V_5 < 1.8 V$) $V_q \tau^*$ 1.3 1.5 1.8 V Switch-off voltage ($V_5 < 1.8 V$) $V_q \tau^*$ 1.8 2.1 2.5 V Ext. trigger input V_5 1.8 2.1 2.5 V enable voltage V_5 1.8 2.2 V V Supply voltage for V_8 blocked	Temperature coefficient of reference voltage	ΤĊ ₁		10-3		1/K
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Feedback voltage	V_2^*		0.2		v
Collector current simulation voltage $V_{cont} = 0 \vee V$ V_4^* 1.8 2.2 2.5 V Trigger input voltage V_5 5.5 6.3 7 V Output voltage V_6 2.8 3.3 4 V V_cont = 0 V V_q ?* 2.8 3.3 4 V V_cont = 0 V V_q ?* 2.8 3.4 4 V V_cont = 0 V/-10 V ΔV_q 8* 2.8 3.4 4 V V_cont = 0 V/-10 V ΔV_q 8* 1.4 1.8 2.2 V Safety operation ($V_9 = 10 V$; $V_{cont} = -10 V$; $V_{clock} = \pm 0.5 V$; $f = 20 \text{ kHz}$; duty cycle 1:1) Current consumption ($V_5 < 1.8 V$) I_9 14 20 26 mA Switch-off voltage ($V_5 < 1.8 V$) V_q 7 1.3 1.5 1.8 V Ext. trigger input enable voltage V_5 1.8 2.1 2.5 V Supply voltage for V_8 blocked V_9 6.5 7 7.6 V Characteristics ($T_{amb} = 25 \circ C$) according to test circuit 2 500 mov	Control voltage	V_3	2.3	2.6	2.9	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Collector current simulation voltage	-				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$V_{\rm cont} = 0 \rm V$	V4*	1.8	2.2	2.5	v
Trigger input voltage V_5 5.5 6.3 7 V Output voltage $V_{cont} = 0$ V $V_q 7^*$ 2.8 3.3 4 V $V_{cont} = 0$ V $V_q 8^*$ 2.8 3.4 4 V $V_{cont} = 0$ V/-10 V $\Delta V_q 8^*$ 1.4 1.8 2.2 V Safety operation ($V_9 = 10$ V; $V_{cont} = -10$ V; $V_{clock} = \pm 0.5$ V; $f = 20$ kHz; duty cycle 1:1) Current consumption ($V_5 < 1.8$ V) I_9 14 20 26 mA Switch-off voltage ($V_5 < 1.8$ V) $V_q 7^*$ 1.8 2.1 2.5 V Ext. trigger input enable voltage V_5 1.8 2.4 2.7 V Gisable voltage V_5 1.8 2.2 V V Supply voltage for V_8 blocked V_9 6.5 7 7.6 V Characteristics ($T_{amb} = 25$ °C) according to test circuit 2 Switching time (secondary voltages) t_{on} 100 500 mV Sound output power $S_2 = closed (\Delta N_2 = 15$ W) ΔV_2 500 1000 mV Standby operation	$V_{\rm cont} = 0 \rm V/-10 V$	ΔV_4^*	0.3	0.4	0.5	V
Output voltage $V_{cont} = 0$ V $V_q q^*$ 2.8 3.3 4 V $V_{cont} = 0$ V $V_q q^*$ 2.8 3.4 4 V $V_{cont} = 0$ V/ $_{cont} = 0$ V/ $_{10}$ V $U_q q^*$ 2.8 3.4 4 V Safety operation ($V_9 = 10$ V; $V_{cont} = -10$ V; $V_{clock} = \pm 0.5$ V; $f = 20$ kHz; duty cycle 1:1) 1.8 2.2 V Safety operation ($V_5 < 1.8$ V) I_9 14 20 26 mA Switch-off voltage ($V_5 < 1.8$ V) $V_q q^*$ 1.8 2.1 2.5 V Ext. trigger input v4 1.8 2.1 2.5 V Gusable voltage V_5 1.8 2.4 2.7 V Supply voltage for V_8 blocked V_9 6.5 7 7.6 V Characteristics ($T_{amb} = 25$ °C) according to test circuit 2 Switching time (secondary voltages) t_{on} 100 500 mV Sound output power $S_2 = closed (\Delta N_3 = 20$ W) ΔV_2 ΔV_2 500 1000 mV Standby operation f_7 f_7 70 75 10	Trigger input voltage	V_5	5.5	6.3	7	V
$V_{cont} = 0 V \qquad V_{q} 8^{*} \qquad 2.8 \qquad 3.4 \qquad 4 \qquad V \\ V_{cont} = 0 V/-10 V \qquad \Delta V_{q} 8^{*} \qquad 1.4 \qquad 1.8 \qquad 4 \qquad V \\ V_{cont} = 0 V/-10 V \qquad \Delta V_{q} 8^{*} \qquad 1.4 \qquad 1.8 \qquad 4 \qquad V \\ V_{cont} = 0 V/-10 V \qquad \Delta V_{q} 8^{*} \qquad 1.4 \qquad 1.8 \qquad 4 \qquad V \\ V_{cont} = 0 V/-10 V \qquad \Delta V_{q} 8^{*} \qquad 1.4 \qquad 1.8 \qquad 2.2 \qquad V \\ \end{tabular}$	Output voltage $V_{cont} = 0 V$	V_{q}^{*}	2.8	3.3	4	V
$V_{\text{cont}} = 0 \text{ V}/-10 \text{ V} \qquad \Delta V_{q 8}^{*} \qquad 1.4 \qquad 1.8 \qquad 2.2 \qquad \text{ V}$ Safety operation ($V_9 = 10 \text{ V}$; $V_{\text{cont}} = -10 \text{ V}$; $V_{\text{clock}} = \pm 0.5 \text{ V}$; $f = 20 \text{ kHz}$; duty cycle 1:1) Current consumption ($V_5 < 1.8 \text{ V}$) I_9 Switch-off voltage ($V_5 < 1.8 \text{ V}$) $V_{q 7}$ V_4 $ 1.3 \qquad 1.5 \qquad 1.8 \qquad 2.2 \qquad \text{ V}$ Ext. trigger input enable voltage V_5 disable voltage V_5 disable voltage V_5 V_5 $ 1.8 \qquad 2.1 \qquad 2.5 \qquad V$ Characteristics ($T_{\text{amb}} = 25 \text{ °C}$) according to test circuit 2 Switching time (secondary voltages) t_{on} $S_3 = \text{closed } (\Delta N_3 = 20 \text{ W})$ ΔV_2 Standby operation (secondary useful load = 3 W) $S_1 = \text{ open}$ ΔV_2 V_2 V_1 A_1 A_2 A_2 V_2 V_3 A_1 A_2 V_2 V_3 A_1 A_2 V_2 V_3 A_1 A_2 V_2 V_3 V_1 V_2 V_3 V_3 V_4 V_2 V_3 V_4 V_2 V_3 V_4 V_4 V_2 V_5 $V_$	$V_{\rm cont} = 0 \rm V$	V_{q8}^{\prime}	2.8	3.4	4	V
Safety operation ($V_9 = 10$ V; $V_{cont} = -10$ V; $V_{clock} = \pm 0.5$ V; $f = 20$ kHz; duty cycle 1:1)Current consumption ($V_5 < 1.8$ V) I_9 142026mASwitch-off voltage ($V_5 < 1.8$ V) V_{q7} 1.31.51.8VExt. trigger input enable voltage V_5 1.82.12.5VExt. trigger input enable voltage V_5 1.82.27VSupply voltage for V_8 blocked V_5 1.82.2VCharacteristics ($T_{amb} = 25$ °C) according to test circuit 2Switching time (secondary voltages) t_{on} 100500msVoltage change $S_3 = closed (\Delta N_3 = 20 W)Sound output powerS_2 = closed (\Delta N_2 = 15 W)\Delta V_2100500mVStandby operation(secondary useful load = 3 W)S_1 = open\Delta V_270751012VA$	$V_{\rm cont} = 0 \mathrm{V} / -10 \mathrm{V}$	∆V _{q8} *	1.4	1.8	2.2	V
Current consumption ($V_5 < 1.8$ V) I_9 142026mASwitch-off voltage ($V_5 < 1.8$ V) $V_{q 7}$ 1.31.51.8VExt. trigger input enable voltage V_5 1.82.12.5VExt. trigger input enable voltage V_5 1.82.12.7VSupply voltage for V_8 blocked V_9 6.577.6VCharacteristics ($T_{amb} = 25$ °C) according to test circuit 2Switching time (secondary voltages) t_{on} Voltage change $S_3 = closed (\Delta N_3 = 20 W)Sound output powerS_2 = closed (\Delta N_2 = 15 W)\Delta V_2100500mVStandby operation(secondary useful load = 3 W)S_1 = open\Delta V_270751012VA$	Safety operation ($V_9 = 10$ V; $V_{cont} = -10$	V; $V_{clock} =$	±0.5 V; /	^c = 20 kHz	; duty cy	cle 1:1)
Switch-off voltage ($V_5 < 1.8$ V) $V_{q,7}$ V_{4} Ext. trigger input enable voltage V_5 Supply voltage for V_8 blocked V_9 V_5 1.8 2.4 2.7 V V Supply voltage for V_8 blocked V_9 6.5 7 7.6 V Characteristics ($T_{amb} = 25 \degree C$) according to test circuit 2 Switching time (secondary voltages) V_{01} $S_3 = closed (\Delta N_3 = 20 \text{ W})S_{01}S_2 = closed (\Delta N_2 = 15 \text{ W})S_1 = open\Delta V_2fN_{0rimary \sim}VD\Delta V_2fN_{0rimary \sim}DDDDDDDVVVVVVVV$	Current consumption ($V_{\rm E}$ < 1.8 V)	In	14	20	26	mA
V41.82.12.5VExt. trigger input enable voltage V_4 1.82.12.5VExt. trigger input enable voltage V_5 1.82.42.7VSupply voltage for V_8 blocked V_5 1.82.27VSupply voltage for V_8 blocked V_9 6.577.6VCharacteristics ($T_{amb} = 25 ^{\circ}$ C) according to test circuit 2Switching time (secondary voltages) t_{on} Voltage change $S_3 = closed (\Delta N_3 = 20 W)\Delta V_2100500mVSound output powerS_2 = closed (\Delta N_2 = 15 W)\Delta V_25001000mVStandby operation(secondary useful load = 3 W)S_1 = open\Delta V_270751012VA$	Switch-off voltage ($V_{\rm F} < 1.8 \rm V$)	Vaz	1.3	1.5	1.8	V
Ext. trigger input enable voltage disable voltage V_5 V_5 1.8 2.4 2.7 2.7 V VSupply voltage for V_8 blocked V_5 V_9 1.8 6.5 2.4 2.7 2.7 VVCharacteristics ($T_{amb} = 25$ °C) according to test circuit 2Switching time (secondary voltages) Sound output power $S_2 = closed (\Delta N_3 = 20 W)Sound output powerS_2 = closed (\Delta N_2 = 15 W)\Delta V_2\Delta V_2350\Delta V_2450500msStandby operation(secondary useful load = 3 W)S_1 = open\Delta V_2fN_{primary \sim}70707510012V$	0 (3)	VA	1.8	2.1	2.5	v
enable voltage disable voltage V_5 V_5 2.4 1.8 2.7 V V V V Supply voltage for V_8 blocked V_5 V_9 1.8 6.5 2.7 7 V V Characteristics ($T_{amb} = 25 ^{\circ}$ C) according to test circuit 2Switching time (secondary voltages) t_{on} $Voltage changeS_3 = closed (\Delta N_3 = 20 W)\Delta V_2Sound output powerS_2 = closed (\Delta N_2 = 15 W)\Delta V_2\Delta V_2350100450500msmVStandby operation(secondary useful load = 3 W)S_1 = open\Delta V_2fN_{nrimary \sim}7070707510207530KHz$	Ext. trigger input	4			1	
disable voltage V_5 1.82.2 V Supply voltage for V_8 blocked V_9 6.577.6 V Characteristics ($T_{amb} = 25 ^{\circ}$ C) according to test circuit 2Switching time (secondary voltages) t_{on} 350 450msVoltage change $S_3 = closed (\Delta N_3 = 20 W)$ ΔV_2 100 500 mVSound output power $S_2 = closed (\Delta N_2 = 15 W)$ ΔV_2 500 1000 mVStandby operation ΔV_2 f 70 75 10 12 V V V V V V	enable voltage	Vs		2.4	2.7	V
Supply voltage for V_8 blocked V_9 6.577.6VCharacteristics ($T_{amb} = 25 ^{\circ}C$) according to test circuit 2Switching time (secondary voltages) t_{on} Voltage change $S_3 = closed (\Delta N_3 = 20 W)$ ΔV_2 100 500 mVSound output power $S_2 = closed (\Delta N_2 = 15 W)$ ΔV_2 500 1000 mVStandby operation ΔV_2 f_7 70 75 10 12 Variation V_2 V_2 V_3 V_4 V_4	disable voltage	V_5	1.8	2.2		v
Characteristics ($T_{amb} = 25 \circ C$) according to test circuit 2Switching time (secondary voltages) t_{on} Voltage change δ_{V_2} Sound output power ΔV_2 Sound output power δ_{V_2} Standby operation ΔV_2 (secondary useful load = 3 W) ΔV_2 $S_1 = open$ ΔV_2 f_1 γ_0 70 75 70 12 VA	Supply voltage for V_8 blocked	V ₉	6.5	7	7.6	V
Switching time (secondary voltages) t_{on} 350 450 msVoltage change $S_3 = closed (\Delta N_3 = 20 W)$ ΔV_2 100 500 mVSound output power ΔV_2 500 100 mVStandby operation ΔV_2 δV_2 500 1000 mVStandby operation ΔV_2 f 70 75 30 VKHz V_2 V_2 V_2 V_2 V_2 V_2 V_2 Source V_2 V_2 V_2 V_2 V_2 V_2 V_2 Source V_2 V_2 V_2 V_2 V_2 V_3 Source V_2 V_2 V_2 V_3 V_2 Source V_2 V_2 V_3 V_2 V_3 Source V_2 V_3 V_2 V_3 V_3 Source V_2 V_3 V_3 V_4 V_4	Characteristics ($T_{amb} = 25 ^{\circ}C$) according	to test circu	it 2			
Voltage change ΔV_2 ΔV_2 100 500 mVSound output power ΔV_2 500 1000 mVStandby operation (secondary useful load = 3 W) ΔV_2 ΔV_2 500 1000 mV $S_1 = open$ ΔV_2 f 70 75 10 V	Switching time (secondary voltages)	ton	1	350	450	ms
$\begin{array}{c c} S_3 = \operatorname{closed} \left(\Delta N_3 = 20 \mathrm{W} \right) & \Delta V_2 \\ \text{Sound output power} \\ S_2 = \operatorname{closed} \left(\Delta N_2 = 15 \mathrm{W} \right) & \Delta V_2 \\ \text{Standby operation} \\ (\operatorname{secondary useful load} = 3 \mathrm{W}) \\ S_1 = \operatorname{open} & \Delta V_2 \\ f \\ N_{\text{primary}} \sim \end{array} \begin{array}{c c} 100 & 500 & \mathrm{mV} \\ 500 & 1000 & \mathrm{mV} \\ 20 & 30 & \mathrm{V} \\ \mathrm{KHz} \\ \mathrm{VA} \end{array}$	Voltage change	011				
$\begin{array}{c c} S_2 = \operatorname{closed} \left(\frac{\Delta}{N_2} = 15 \mathrm{W} \right) & \Delta V_2 \\ \text{Standby operation} \\ (\operatorname{secondary useful load} = 3 \mathrm{W}) \\ S_1 = \operatorname{open} & \Delta V_2 \\ f \\ N_{\operatorname{primary}} \sim \end{array} \begin{array}{c c} 500 \\ 20 \\ 70 \\ 75 \\ 10 \\ 12 \\ \mathrm{VA} \end{array} \begin{array}{c c} W W \\ W \\ W W \\ W$	$S_3 = \text{closed} (\Delta N_3 = 20 \text{ W})$ Sound output power	ΔV_2		100	500	mV
Standby operation (secondary useful load = 3 W) $S_1 = \text{open}$ AV_2 f $N_{\text{primary}} \sim$ V V V V_2 I_1 V_2 I_2 V V V V V V V V	$S_2 = \text{closed} (\Delta N_2 = 15 \text{ W})$	ΔV_2	1	500	1000	mV
$S_1 = \text{open} \qquad \qquad \Delta V_2 \qquad 20 \qquad 30 \qquad V \\ f \qquad N_{\text{primary}} \sim 10 \qquad 12 \qquad VA$	Standby operation (secondary useful load = 3 W)	2				
f V_2 f V_2 f V_2 f V_3 V_4 V_75 V_4 V_75 V_4	$S_1 = open$	AV2		20	30	v
N_{primary} $\begin{vmatrix} 10 \\ 10 \end{vmatrix}$ $\begin{vmatrix} 12 \\ VA \end{vmatrix}$		f	70	75		kH7
		Norimary		10	12	VA

Characteristics ($T_{amb} = 25$ °C) according to test circuit 1 and diagram

The cooling area has to be optimized according to the limit values (T_{j} , $R_{th SA}$, $R_{th JC}$, T_{amb}).

only dc part

Test circuit 1



Circuit description

The TDA 4600 regulates, controls, and protects the switching transistor in reverse converter power supplies at starting, normal, and overload operation.

A. Starting behavior

During the start-up three consecutive operation states are passed.

- 1. An internal reference voltage is built up which supplies the voltage regulator and enables the supply to the coupling electrolytic capacitor and the switching transistor. Up to a supply voltage of $V_9 \approx 12$ V, the current I_9 is less than 3.2 mA.
- 2. Release of the internal reference voltage $V_1 = 4$ V. This voltage is abruptly available when $V_9 \approx 12$ V and enables all parts of the IC to be supplied from the control logic with a thermally stable and overload protected current supply.
- Release of control logic. As soon as the reference voltage is available, the control logic is switched on through an additional stabilization circuit. Thus, the IC is ready for operation.

This start-up sequence is necessary to guarantee the supply through the coupling electrolytic eapacitor to the switching transistor. Correct switching of the transistor is only in this way guaranteed.

B. Normal operation

Zero crossing of the feedback coil is registered at pin 2 and passed to the control logic.

At pin 3 (regulation of input, overload, and standby recognition) the rectified amplitude variations of the feedback coil are applied. The regulating amplifier works with an input voltage of about 2 V and a current of about 1.4 mA. Together with the collector current simulation pin 4, the overload recognition defines the operating region of the regulating amplifier depending on the internal reference voltage. The simulation of the collector current is generated by an external RC network at pin 4 and an internally set voltage level. By increasing the capacitance (10 nF) the max. collector current of the switching transistor rises, thus setting the required operating range. The extent of the regulation lies between a 2 V clamped dc voltage and an ac voltage rising in a sawtooth waveform, which may vary up to a maximum amplitude of 4 V (reference voltage).

A reduction of the secondary load down to 20 watts causes the switching frequency to rise to about 50 kHz at an almost constant pulse duty factor (period to on-time approx. 3). A further reduction of the secondary load down to about 1 watt results in changing the switching frequency to approx 70 kHz, and additionally the pulse duty factor rises to approx. 11. At the same time the collector peak current falls below 1 A.

In the trigger the output level of the regulating amplifier, the overload recognition, and the collector current simulation are compared and instructions are given to the control logic. There is an additional triggering and blocking possibility by means of pin 5. The output at pin 8 is blocked at a voltage of less than 2.2 V at pin 5.

Depending on the start-up circuit, the zero crossing identification, and the release with the aid of the trigger, the control logic flip flops are set which control the base current amplifier and the base current shut-down. The base current amplifier moves the sawtooth voltage V_4 to pin 8. A current feedback having an external resistance of $R \approx 0.68 \Omega$ is inserted between pin 8 and pin 7. The resistance value determines the maximum amplitude of the base driving current for the switching transistor.

C. Protective measures

The base current shut-down, released by the control logic, clamps the output of pin 7 at 1.6 V and thus blocks driving of the switching transistor. This protective measure will be released if the voltage at pin 9 reaches a value of less than 7 V or if voltages of less than 2.2 V occur at pin 5. In the case of a short circuit of the secondary windings of the P.S.U., the IC continuously monitors the fault condition.

With the load completely removed from the secondary winding of the P.S.U., the IC is set to a large pulse duty factor. The total power consumption of the P.S.U. is held below n = 6 to 10 watts in both operating conditions. After having blocked the output, caused at a supply voltage V_9 of 7 V, a further voltage reduction to 6 V results in switching off the reference voltage (4 V).

TDA 4600



Test diagram: Normal operation



Frequency versus output power





TDA 4600



Load characteristics $V_2 = f(I_{q2})$





Block diagram



TDA 4600



Test circuit 2 and application circuit

TDA 4610

Bipolar circuit

The TDA 4610 is used for pin cushion correction in color TV sets. Moreover, the circuit offers the possibility of performing trapezoidal corrections as well as setting the picture width and the degree of the pin cushion correction. By making use of the switching operation, the diode modulation is controlled directly, thus resulting in very low power dissipation.

- · Low power dissipation
- Wide regulating range
- Simple tuning
- Few external components

Туре	Ordering code	Package outline
TDA 4610	Q67000-A1523	SIP 9

Maximum ratings

Operating voltage Voltages	V _{S1}	36	V
Vertical input	Vz	Var	V
Parabola position	Ve	Vsi	v
Correction of parabola error	Va	5	V
Correction onset	V	5	V
Flyback	VA	42	V
Horizontal picture width	V3	Vs1	v
Final stage output	VK 2	42	V
Current	112		
Final stage output	Iz	1.5	A
Thermal resistance (junction-case)	R _{th} ic	12	k/w
Thermal resistance (system-air)	R _{th} sA	70	K/W
Junction temperature		150	l°C
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	V _{S1}	12 to 36	v
Ambient temperature range	Tamb	0 to 70	°C

i.

1. Characteristics (V_{S1} = 24 V; T_{amb} = 25 °C)

		min	typ	max	
Current consumption	I ₅		10	12	mA
Input current parabola position	—1/ —1e		100		μΑ
No load voltage parabola position	V_8		0.7		v
Input current	$-I_8$		0.4		mA
No load voltage correction onset	V_9		3.6		V
Input current correction onset	- <i>I</i> 9		0.4		mA
Input current picture width	I ₃		0.2		mA
Saturation voltage final stage ($I_2 = 1 \text{ A}$)	V_2		2	2.5	V
2. Characteristics ($V_{K2} = 40 \text{ V}$; $T_{amb} = 25$	° C)				
Parabola position with R_6 (diagram 1)		±10			%
Parabola correction					
Onset point with R ₉ (diagram 2)		75			%
Permissible deviation referred to					
onset point (diagram 2)				10	%
Intensity of parabola correction with R ₈					
Parabola amplitude with <i>R</i> .	Va	Б		20	v
Useful voltage range of the parabola	V PA	2		40	V pp
(parabola amplitude $V_{PA} = 5 V_{pp}$)	• ٢	-			•

Circuit description

The vertical sawtooth voltage (2 V_{pp} increasing from 0, flyback time <0.1 msec) is applied to two differential amplifiers.

Antiphase signals are available at the outputs of the differential amplifiers. Differential amplifier 1 controls the multiplexer which converts the sawtooth signal into a symmetrical parabola.

The differential amplifier 2 controls a correction voltage circuit by which the shape of the parabola can be suited to the characteristics of the tube.

The parabola signal is amplified and fed to the pulse width modulator. The modulator controls the final output transistor.

Pin designation

Pin No.	Description
1	Ground
2	Final stage output
3	Horizontal picture width
4	Flyback
5	Supply voltage
6	Parabola position adjustment
7	Vertical input
8	Correction of parabola error
9	Adjustment of onset point

Block diagram and test circuit



Pulse diagram 1 and 2

Parabola position



Parabola correction



TDA 4610

Application circuit



Bipolar circuit

The IC UAA 190 generates a bar which corresponds to the tuning frequency and can be displayed in the TV picture during tuning.

- Few external components
- Low power consumption
- Straightforward driving of the RGB stage

Туре	Ordering code	Package outline
UAA 190	Q67000-A1282	DIP 8

Maximum ratings

Supply voltage	V ₆	18	V
Output current	I ₄	35	mA
Thermal resistance (system-air)	R _{th} SA	120	K/W
Junction temperature	T _j	150	°C
Storage temperature range	T _{stg}	40 to 125	°C
Range of operation			
Supply voltage range	V ₆	12 to 18	∨
Ambient temperature range	T _{amb}	0 to 70	°C

Characteristics ($V_6 = 15$ V; $T_{amb} = 25$ °C)

		min	typ	max	
Current consumption		1			
$V_5 \leq 1 \text{ V}$	I_6	1		4	mA
$V_5 \ge 2.5 V$	Ĭ	8		35	mA
Line input current ($V_2 = 0$)	$-I_2$	50		400	μA
Line pulse current $(R_v = 100 \text{ k}\Omega)$	-				1.
$V_2 = 0 V$	$-I_{2}$		10		μA
$\bar{V_2} = -55 V$	$-I_2$		500		μA
Line pulse width	T_2	4	1		μA
Picture input current ($V_3 = 0$ V)	$-I_3$	75		250	μA
Picture pulse current	$-I_{3}$	250			μA
$(V_3 = -10 \text{ V}; R_v = 22 \text{ k}\Omega)$	-				
Output voltage $(I_4 = 20 \text{ mA})$	V _{4 L} 1)		0.4	1.5	V
	V _{4 H}			V ₆	V
Output current	$I_4 L^1$		15	20	mA
$(V_{4 H} = V_6)$	I _{4 H}			10	μA
Switching threshold search pulse	V_5	1		2.5	V V
Input current $V_5 = 8 V$	I_5		1		mA
$V_5 = 6 V$	I_5			5	μA
$V_5 = 0 V$	$-I_{5}$			0.5	μA
Input resistance ($V_5 \leq 6 V$)	R _{i5}	1	2		MΩ
Perm. comp. input voltage	V_7	0		$V_{6}-2$	V
Comparator input voltage	V_7			0.3	V
$(on R_{\rm V} = 100 \rm k\Omega)$					
Comparator input voltage					
$I_8 = 10 \text{ mA}; -I_2 \ge 400 \mu\text{A}$	V_8			1	V
$I_8 = 2 \text{ mA}; -I_2 \ge 400 \mu\text{A}$	V_8	1		0.2	V
<i>− I</i> ₂ ≦ 50 μA	V_8	V_6-2			V
Comparator current					
$-I_2 \ge 400 \mu\text{A}$	I ₈			15	mA
$-I_2 \leq 50 \mu\text{A}; V_8 = 0 \text{V}$	I ₈	115	145	175	μA
Internal comparator bias	V _v	0.3		0.6	V

 $^{^{\}rm l})$ V4L and I4L may only be measured during lines 88 to 95 Index L = Low Index H = High



Measuring circuit for static measurements

Measuring circuit for dynamic measurements



1. S off: no onscreening

2. Son: no screening line 88 to 95 3. Soff: onscreening time according to C_1 and R_1 (for 4.7 μ F and 1 M Ω approx. 5 sec)

Description of functions and circuit

With the aid of the UAA 190 the tuning voltage can be displayed in form of a bar into the TV picture during channel selection. For that purpose 8 pulses are delivered during each picture sweep whereby the duration of the pulses depends on the tuning voltage. These pulses can be used for bright and dark blanking for control of the color picture cathodes.

It is the transmitter station search signal V_5 2.5 V which makes the circuit ready for operation since the internal voltage regulator only then provides the supply voltage regulated to 6 V.

Position and width of the bar onscreening is determined by a 7-bit counter, the length, however, by a voltage comparator. The counter is reset by the vertical pulse to the initial position at line 0. For the first picture sweep after switching on, the counter position is undefined. The output for lines 88 to 95 is enabled by the counter. The output is driven by the comparator as soon as the capacitor voltage V_8 (see application circuit) is lower than the voltage V_7 . The indication for $V_7 = 0$ V is made possible by an internal bias which is added to the externally applied voltages. During the line pulse the capacitor is discharged and subsequently loaded with a constant current of typically 145 μ A (see Fig. 1).

The length of the bar onscreening is determined by the following magnitudes: tuning voltage, shunt resistor and dividing ratio of the input divider, input current of the tuning voltage input, internal bias, capacitance of the load capacitor and load current.





UAA 190

Pulse diagram









Application circuit



UHF/VHF Divider 1:256

SDA 4040

Bipolar circuit

Fast ECL prescaler with a divider ratio 1:256 for input frequencies of 80 MHz up to 1 GHz. Particularly suitable for use in TV sets with frequency synthesis.

- Input frequency up to 1 GHz
- Few external components
- Separate inputs for UHF and VHF

Туре	Ordering code	Package outline
SDA 4040	Q67000-A1462	DIP 14

Maximum ratings

Supply voltage	V_{1}, V_{2}	10	V
Input voltages	V ₈	2.5	V _{pp}
	V_{10}	2.5	
Switching voltage	V_{14}	-0.5 to 7.2	V
Switching current	I ₁₄	-10	mA
Output current	I _{a4}	-30 to 30	mA
Thermal resistance (system-air)	R _{th SA}	80	K/W
Storage temperature range	T_{stg}	-40 to 125	°C
Junction temperature	T_{j}	125	°℃
Range of operation			
Supply voltage range	V ₁ , V ₂	6.45 to 7.15	V
Input frequency range VHF	f _{i8}	80 to 300	MHz
UHF	<i>f</i> _{i 10}	80 to 950	MHz
Ambient temperature range	$ au_{amb}$	0 to 65	l°C

Characteristics ($V_{\rm S}$ = 6.8 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption ($V_{\rm S} = 7.15$ V)	I ₁ , I ₂		70	95	mA
Input voltages VHF (sine) 1)					
$f_i = 80 \text{ MHz}$	V ₈	200		700	mV _{rms}
$f_{\rm i} = 100 \rm MHz$	V ₈	100		700	mV _{rms}
$f_{\rm i} = 300 \rm MHz$	V ₈	100		700	mV _{rms}
Input voltages UHF (sine) 1)	•				
$f_i = 80 \text{ MHz}$	V ₁₀	300		700	mV _{rms}
$f_{i} = 100 \text{ MHz}$	V10	250		700	mV _{rms}
$f_{\rm i} = 200 \rm MHz$	V10	150		700	mV _{rms}
$f_{\rm i} = 450 {\rm MHz}$	V_{10}	100		700	mV _{rms}
$f_i = 900 \text{ MHz}$	V_{10}	200		700	mV _{rms}
L switching voltage	V141			0.4	V
H switching voltage	V14 H	2.4			V
Switching current ($V_{14} = 0.4$ V)	$-I_{14}$			0.8	mA
Loutput voltage $(I_{\alpha l} = 5 \text{ mA})$	Vala			0.4	V
H output voltage $(I_{qH} = -1 \text{ mA})$	V _{q H4}	2.4	3.5		v

Pin configuration (top view)



¹⁾ For deviating ambient temperatures the input sensitivity may decrease down to 20%.



Block diagram and application circuit

If needed hysteresis can be achieved at the UHF input by connecting a resistor (e. g. 33 k Ω) between UHF_{ref} (pin 12) and ground (pins 6, 7). At the VHF input the hysteresis can be increased in the same way.

Circuit description

The IC SDA 4040 has a VHF and a UHF input. The VHF input is activated by applying a "Low" to the switching input U. The UHF input is activated by applying a "High" to pin U. The VHF input has a hysteresis of approx. 50 mV which improves the switching behavior at sine wave input signals of low frequencies. If necessary a hysteresis can be applied to the UHF input by means of an external resistor matrix.

The connection of the input signal to the VHF or UHF input is done capacitively. The inputs are internally terminated with approx. 400 Ω . The pins VHF_{ref} and UHF_{ref} have to be grounded via capacitors (see application diagram).



Input sensitivity versus frequency

UHF/VHF Divider 1:256 with Preamplifier

SDA 4041

Bipolar circuit

The SDA 4041 is derived from the SDA 4040. It comprises two input amplifiers independent from each other as well as an 8-stage divider. This IC is particularly suitable for use in TV sets with frequency synthesis.

- Input frequency up to 1 GHZ
- Few external components
- Separated inputs for UHF and VHF
- ECL outputs

Туре	Ordering code	Package outline
SDA 4041	Q67000-A1463	DIP 18

Maximum ratings

Supply voltage	Vs	6	V
Input voltages	V_4	2.5	V _{pp}
	V_5	2.5	Vpp
Switching voltage	V_2	-0.5 to 20) V -
Switching current	$-I_2$	10	mA
Thermal resistance (system-air)	R _{th SA}	65	K/W
(system-case)	R _{th SC}	20	K/W
Storage temperature range	T_{stg}	-40 to 125	l°C
Junction temperature	T_{j}	125	°C
Range of operation			
Supply voltage range	Vs	4.7 to 5.5	V
Input frequency range VHF	f_{i4}	80 to 300	MHz
UHF	f_{i5}	80 to 950	MHz
Ambient temperature range	T _{amb}	0 to 70	°C

Characteristics ($V_{\rm S}$ = 5 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption	I ₇		95	130	mA
Input voltages VHF (sine) ¹)					
$f_{\rm i} = 80 \rm MHz$	V ₄	40	[500	mV _{rms}
$f_i = 100 \text{ MHz}$	V_4	30		500	mV _{rms}
$f_{i} = 300 \text{ MHz}$	V ₄	20		500	mV _{rms}
Input voltages UHF (sine) ¹)					
$f_i = 80 \text{ MHz}$	V_5	40		500	mV _{rms}
$f_i = 100 \text{ MHz}$	V_5	30		500	mV _{rms}
$f_i = 300 \text{ MHz}$	V_5	20		500	mV _{rms}
$f_i = 450 \text{ MHz}$	V_5	20		500	mV _{rms}
$f_{i} = 900 \text{ MHz}$	V_5	40		300	mV _{rms}
L switching voltage	V_{21}			0.6	v
H switching voltage	V2 н	3			v
Switching current ($V_2 = 12$ V)	$-I_2$		1.5		mA
Output voltages	$V_{\alpha 8}, V_{\alpha 9}$	0.75	1		Vnn
Output resistance	R_{q8}, R_{q9}		250		Ω

Pin configuration (top view)



¹⁾ For deviating ambient temperatures the input sensitivity may decrease down to 20%.



Block diagram and application circuit

Pins 10 to 18 are internally interconnected by means of a metal web, they are also connected to the chip body. They are intended for cooling and ground connection.

Circuit description

The IC SDA 4041 has a VHF and a UHF input. The VHF input is activated by applying a "Low" to the switching input U. The UHF input is activated by applying a "High" to pin U.

The connection of the input signal to the VHF or UHF input is done capacitively. The connection ref has to be grounded. Preamplifiers at the inputs provide for a high input sensitivity.

The outputs are in phase opposition and deliver ECL level.

Input reflection factor

for determining the input impedance for the VHF as well as UHF input $Z_0 = 75 \,\Omega$





Decoupling of the VHF and UHF input versus input frequency $\alpha_i=f(\textbf{\textit{f}})$

Input sensitivity versus input frequency $V_i = f(f)$


Design ideas

As a result of technological advance: High speed dividers in ECL technology allow digital handling of the oscillator frequency of TV tuners up to one GHz. Together with a programmable divider and a phase locked loop (PLL) the oscillator can be connected digitally and in a phase locked way to a quartz stabilized reference frequency, thus providing the prerequisite for a tuning system that is able to store an initially programmed channel unvaried with a precision so far reserved to professional devices, only.

Whereas TV sets, which are voltage tuned, need time and temperature stability of reference voltage, tuning potentiometer and/or D/A converter, varicap diode, oscillator transistor, oscillating inductance and some other components, tuning by frequency synthesis is only determined by the quartz oscillator and a programmed digital divider stage.

It is the initial start-up procedure of the TV set, at which the station buttons are set with the appropriate channels, e.g. channel 10 (first program) assigned to sensor 1, channel 35 (second program) to sensor 2, channel 56 (third program) to sensor 3, channel 8 (Austria 1) to sensor 4, etc.

Performance of this assignment shall be safe and simple since it is done only once for a period of several years.

It is, therefore, of great interest not only for TV set owners but also for merchants to keep programming of these station buttons unchanged for years. It is the Siemens channel program system, which optimally meets this requirement.

With the aid of two keys or by means of channel selection the channels Nos. 00 to 99 can be set within a few seconds, only. For the CCIR channels 02 to 12 and 21 to 68, these are identical with the numbers indicated unless converted in a GA system. With the indication 81 to 00, the cable channels S1 to S20 may be called provided that tuner facilities are available. 13 to 20 are reserved to the Italian channels A to H and the remaining gaps are occupied with some OIR channels as well as other expected to be important in the near future. Selection of station button and desired channel provides in most cases optimal setting of the station and can be stored.

Programming can also be done when no transmission takes place or when reception is not yet possible due to a missing antenna.

Direct channel selection is particularly useful when many transmitters can be received. The correct channel and the nearest transmitter can be identified unambiguously.

In case of inadequate receiving conditions or unfavorable frequency responses, the visual impression can be improved by fine detuning. In foreign countries, such as Belgium, the Netherlands, Luxembourg and Switzerland, some TV cable networks are admitted to have slight deviations from the standardized channel raster in order to avoid interference. Subsequent fine tuning is also necessary, performed in steps of 125 kHz, and stored, too. The remaining deviation of \pm 62.5 kHz from the theoretically ideal tuning is not noticeable even in case of critical observation and is lower than those tolerances caused by the IF amplifier.

An AFC could be coupled — if required — to the fine tuning unit which would automatically provide at offset channel raster for fine tuning in antenna installations. Visual correction at unfavorable receiving conditions, however, cannot be performed by the AFC. Moreover, it is well-known that an AFC tends to mismatching in case of noisy signals and at certain picture contents. Expensive peripheral circuitry is necessary if trapping of incorrect carrier signals shall to some degree be reliably eliminated. In accordance with the present state of the art, the teletext reception is only to be obtained with tuning systems of high precesion, this is however, scarcely possible by means of AFC.



Frequency synthesis for TV sets

Description of the system

A digital tuning system essentially consists of 3 blocks.

Frequency synthesis Controller and display Station memory



Fig. 1

Frequency synthesis

The desired frequencies are generated according to the PLL principle (Fig. 2). The PLL comprises a VCO (the equivalent tuner oscillator), a prescaler with fixed divider factor P, a divider with digitally selectable divider factor N, a phase detector, and an integrator. The reference frequency for the phase detector can be obtained from a crystal oscillator with following divider (divider factor Q).



Fig. 2

The selection of the parameter is as follows:

- 1. VCO frequency range fosc. min, fosc. max
- 2. Necessary frequency raster Δf
- 3. Max. permissible tuning time and noise phase shift

In TV applications a frequency raster of $\Delta f = 125$ kHz is sufficient. Therefore it follows that

$$N_{\min} = \frac{f_{\text{osc. min}}}{\Delta f} \text{ and } N_{\max} = \frac{f_{\text{osc. max}}}{\Delta f}.$$

Hence a 13 bit programmable divider N = 2.....8191 is required. The reference frequency $f_{\rm ref}$ decisively determines the tuning time and the noise phase shift of the oscillator. It results from the frequency raster Δf and the prescaler factor P: $f_{\rm ref} = \frac{\Delta f}{P}$.

On the other hand, the prescaler factor P determines the max. input frequency for the programmable divider $f_{imax} = \frac{f_{osc. max}}{P}$.

The reference frequency f_{ref} is obtained from oscillator $f_{ref} = \frac{f_0}{Q}$.

Hence, it follows: $f_{\rm osc} = \frac{\rm PN}{\rm Q}$. $f_{\rm Q}$

In the given system P = 64, Q = 2048, and $f_{\rm Q}$ = 4.0 MHz have been determined. The reference frequency thus results in: $f_{\rm ref} = \frac{\Delta f}{P} = \frac{f_{\rm Q}}{Q} = 1.953125$ kHz.

- 1. The **prescaler S 0436** is an ECL divider with a fixed divider factor P = 64. The max. input frequency is 1 GHz. In order to ensure reliable operation, the sinusiodal input voltage covering the frequency range between 60 and 1000 MHz should be greater than 200 mV_{rms}. In order to avoid reactions on the tuning oscillator, a broadband preamplifier of approx. 20 dB voltage amplification becomes necessary. The push-pull outputs result in a good noise immunity against cross talking. The output levels of 1 V_{pp} only cause slight noise radiation.
- 2. The PLL IC S 0437 includes a 13-bit binary programmable synchronous divider (max. input frequency $f_{imax} = 15$ MHz), a digital phase detector with push-pull current output, a quartz oscillator ($f_{osc} = 4$ MHz) with subsequent divider (divider factor Q = 2048). Input of dividing factor N is done serially by means of a 13-bit shift register. The shift clock is derived from the crystal divider and is available at a collector output. The repetition time of the clock CL is 16 µsec, the H pulse duration is 4 µsec. Acceptance of the information takes place at the leading edge of the pulse. Moreover, a synchronous pulse SYC with 512 µsec repetition time and 8 µsec H pulse duration is delivered. The enable input PLE is only allowed to be high during the phase of the synchronous pulse. At too high input frequency the push-pull current output acts as current source and supplies current pulses of 100 µA_{pp}, at too low input frequency as current lowering. At correct input frequency the push-pull current output becomes high-ohmic.

In the case of tuning voltages $V_{tun} \leq 12.5 \text{ V}$, the output can be directly connected to an integrating network. At higher tuning voltages an external operational amplifier is necessary. The sign of the phase pulses can be switched over with the aid of the PD

REF terminal. In the latching state of the PLL, L-level appears at the LOCK indication, in the non-latching case the output pulses.

3. The TBB 1331 integrator is needed for tuning voltages $V_{tun} > 12.5$ V. With the aid of an integrating circuit the tuning voltage can be varied between 0.5 V and 30 V. The PD REF terminal supplies the reference voltage for the non-inverted input of the op amp.

Flow of control and display

1. The SM 564 controller

The integrated MOS circuit, part of the frequency synthesis tuning system, is located between the programmable divider of the PLL circuit and the tuning memory which electrically programmably memorize the allocation of the tuning information (fine tuning) and the program number. The controller converts the tuning information into frequency information (divider ratio). The frequency information is a binary number, representing the divider factor for the PLL divider; it is serially transferred into the PLL. Under usual operation, only the station selection buttons of the TV set are actuated.

A fixed program address in the tuning memory is assigned to every station button. This program address is intended to store the actual tuning information. After having actuated a station button, a program change instruction PC is issued from the remote control receiver to the controller. This instruction causes the controller to read the tuning information (fine tuning) out of the tuning memory and to assign it to the corresponding channel; hence the TV set is precisely tuned to the requested frequency by means of the PLL.

Setting of a not yet stored TV transmitter is done by means of the actuating buttons:

"setting of channel units digits" (SKE) and

"setting of channel tens digits" (SKZ).

By means of the button SKE the channel number units digits 0 to 9 without carry and by means of the button SKZ the channel number tens digits can be set. After every button operation, the concerned channel number is incremented by 1. For every adjustment of the channel number, the controller converts this information into frequency information (the PLL divider factor) and provides serial output to the PLL circuit. The success of every tuning step can be watched on the screen.

In addition to that, the controller is outfitted for station search, which can also be used for setting a TV channel. The station search is started via the setting button: "Search Start" (SST).

Thereupon the controller sequentially issues every frequency information contained in the internal ROM individually to the PLL circuit. This process is automatically stopped as soon as an operating TV broadcast station is found. This is indicated to the controller by a pulse at the input "Search STOP" (SST) which can be derived from line synchronization.

Via the setting buttons "fine tuning plus (SEP) +" and "fine tuning minus (SFM) —" frequency deviations from the rated frequency of the individual channel can be set in steps of 125 kHz up to 3.875 MHz and down to — 4 MHz. Frequency tuning, moreover, readjusts automatically every 250 ms, as soon as the proper button is pressed. Within the tuning limits mentioned above, fine tuning runs against a stop (overflow inhibit). After having attained it, the channel number display lights up as long as the setting button is kept pressed.

The tuning information of a once tuned TV broadcast station can be stored in the tuning memory by actuating the store button (L). Upon the L instruction, the controller serially outputs the tuning data on the output DM. The tuning data comprises the fine tuning information and the channel number information.

From the tuning information read into or set in the MOS IC the channel number is used for addressing the mask-programmable ROM table. Frequency information of 100 TV channels is stored in the ROM table.

There are some frequencies to which several TV channels are allocated (stored in the ROM refer to fig. 3), hence no unambiguous channel designation can be gathered from the frequency. This is the reason why the channel number is used as tuning information, since only in this way unambiguous channel designation and frequency information can be gained, simultaneously.

The frequency information is obtained by adding up the ROM divider factor and the center position of fine tuning. At every process of setting a new channel number, fine tuning is adjusted to center position. The PLL divider factor then complies with the nominal divider factor. The nominal divider factor results in an oscillator frequency lying only by f = 25 kHz below the nominal value. It represents the frequency information of the exact channel frequency, except the deviation of 25 kHz which is needed to attain a 125 kHz raster frequency at a given IF of 38.9 MHz. For every frequency information the band selection information is programmed in the internal ROM and is serially output from the controller. Band selection differentiates between VHF range I/III and UHF. The internal ROM table is made up such that between the CCIR channels — designated with corresponding channel numbers — other channels are allocated. Thus, the Italian TV channels A-H are stored between channel 12 and channel 21 under channel Nos. 13 to 20 (refer to fig. 4).

Data communication between the MOS IC and the tuning memory is done via a data bus that comprises shift clock "PHI", the actual data, and an enable signal (PCM). The data word contains information on channel number and fine tuning. The channel number is output in BCD coded form (4 bit per digit) and fine tuning as 6 bit dual number.

Figure 5 shows how data is output from (I) or input into (II) the memory by means of the controller SM 564.

The sequence of reading data in and out is fine tuning, channel tens, and channel units digits.

2. Display

The channel number is displayed at the outputs A_1 to A_4 , AM_1 and AM_2 . The channel digits (AM_1) are output at A_1 to A_4 in BCD coded form in parallel as 4-bit word. The outputs AM_1 and AM_2 determine allocation of the data to units or tens digits. The frequency of these multiplex signals amounts to approx. 60 Hz.

The channel No. can either be indicated via the SAB 3211 on a 2-digit LED display or onscreened.

Station memory

The nonvolatile memory SDA 5650 F can be used as station memory. It includes a 224 bit (16 \times 14) or 256 bit (16 \times 16) EAROM. Its memory arrangement permits storing of data which is output from the SM 564 (16 words of 14 bits, each). A circuit proposal with the SDA 5650 F as station memory for the SDA 100 system is shown in figure 6.

Displayed No.	Channel designation	Band selection UHF output BD3	Vision carrier/MHz	Oscillator frequency theoretical/MHz	Oscillator frequency actual/MHz	Deviation f/kHz	Divider factor decimal	Divider factor binary	Divider factor ROM
04	К4	HLH	62.25	101.15	101.125	-25	809	0 0 0 1 1 0 0 1 0 1 0 0 1	0 0 0 1 1 0 0 0 0 1 0 0 1
05	К5	LLH	175.25	214.15	214.125	25	1713	0011010110001	0 0 1 1 0 1 0 0 1 0 0 0 1
								MSB LSB	MSB LSB

Figure 3 Example of a ROM occupation

Figure 4 Allocation of channel indication to frequency information contained in the ROM

Channel indication	Designation	Channel indication	Designation
01	Australia	81	channel S 1
02	CCIR channel 2	82	channel S 2
•	•	83	channel S 4
12	CCIR channel 12	84	channel S 5
13	Ital. channel A	85	channel S 6
14	Ital. channel B	87	channel S 7
15	Ital. channel C	88	channel S 8
16	ltal. channel D	89	channel S 9
17	Ital. channel E	90	channel S 10
18	Ital. channel F	91	channel S 11
19	Ital. channel G	92	channel S 12
20	Ital. channel H	93	channel S 13
21	CCIR channel 21	94	channel S 14
•	•	95	channel S 15
69	CCIR channel 69	96	channel S 16
73	Standby UHF	97	channel S 17
74	S 21	98	channel S 18
78	S 25	99	channel S 19
79	channel 2 OIR	00	channel S 20
80	channel 5 OIR		



Figure 5 a) Timing diagram - program change

b) Timing diagram - storage of a tuning information





Figure 6 Possible application of a nonvolatile SDA 5650 F memory as station memory





Bipolar circuit

Fast ECL divider with constant dividing ratio 1:64 covering the frequency range between 80 MHz and 1 GHz. Together with the types S 0437, TBB 1331 A, and a voltage controlled oscillator, a frequency and phase comparison circuit can be designed, intended for channel selection in TV sets.

- Input frequency up to 1 GHz
- Few external components
- Sinusoidal input signal possible
- 2 balanced ECL antiphase outputs

Туре	Ordering code	Package outline
S 0436	Q67000-A1339	DIP 6

Maximum ratings

Supply voltage	V_2	8	V
Input voltage	V _{6pp}	2.5	V
Output current	$-I_{3}$; $-I_{4}$	3	mA
Thermal resistance (system-air)	R _{th SA}	140	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T_{stg}	—40 to 125	°C
Range of operation			
Supply voltage range	V_2	6.45 to 7.15	v
Ambient temperature range	T_{amb}^{-}	0 to 70	°C
Input frequency range	f_{i}	80 to 1000	MHz

Characteristics ($V_2 = 6.8$ V; $T_{amb} = 25$ °C; input signal) according to test circuit

		min	typ	max	
Current consumption	<i>I</i> ₂		55	75	mA
Input voltage range					
$f_{\rm i} = 100 \rm MHz$	V_6	200		1000	mV
$f_{\rm i} = 300 \rm MHz$	V_6	150		1000	mV
$f_i = 470 \text{ MHz}$	V_6	100		1000	mV
$f_{\rm i} = 800 \rm MHz$	V_6	150]	1000	mV
$f_i = 900 \text{ MHz}$	V_6	200		1000	mV
Output low level	$V_{3}; V_{4}$		5.4	5.6	V
Output high level	$V_{3}; V_{4}$	6	6.2		V
Output voltage deviation	V3; V4	600	800	1000	mV

Input voltage ratings are measured according to the test circuit with HP 3406 A at the divider input.

Test circuit





157

Bipolar circuit

PLL divider with programmable dividing ratio 1:2 to 1:8191

Together with the types S 0436, TBB 1331 A, and a voltage-controlled oscillator a frequency and phase comparison circuit can be designed, intended for the channel selection in TV sets.

Programming allows quartz-controlled setting of the oscillator frequency for the television bands I/III/IV/V) in 125 kHz raster.

- Few external components
- Internal time base
- High noise immunity

Туре	Ordering code	Package outline
S 0437	Q67000-A1347	DIP 16

Maximum ratings

Supply voltage	Vg	6.5	V
	V ₃	13.5	V
Input voltage IFO	V15	16	V
Input voltage PLE	V ₁₄	16	V
Input voltage divider F, F	$V_7; V_8$	7.5	V
Output voltage clock CL	V ₁₂	16	V
Sync. output voltage SYC	V ₁₃	16	V
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T_i	150	°C
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vg	3.25 to 3.75	V
	V_3	3.5 to 12.5	V
Input frequency	fi	≦15	MHz
Ambient temperature range	\dot{T}_{amb}	0 to 60	°C

Characteristics ($V_9~=~3.5$ V; $T_{amb}~=~25~^\circ\text{C})$ according to test circuit

		min	typ	max	
Current consumption	I9 I3	100	150	200 1	mA mA
Input level $I_{7/8 \text{ H}} = 2.4 \text{ mA}$ $I_{7/8 \text{ L}} = 2,2 \text{ mA}$	V _{7/8 H} U _{7/8 L}		6.2 5.3		v v
Inputs IFO, PLE					
$(V_{\rm pp}~=15~{\rm V};~ au=500~{\mu s};~T/ au=250)$	V _{14/15} H I _{14/15} H I _{14/15} H	14	14.5	15 1.5 50	V mA uA
Set-up time Hold time			1.5 3.0		μs μs
Clock output CL					
$(V_{\rm pp} = 15 \mathrm{V}; R_{\rm L} \ge 6.8 \mathrm{k}\Omega)$	V _{12 H} V _{12 L}	14	14.5	15 1.5	V V
High pulse width Low pulse width High-low transition time ($R_{\rm L} = 9.5 \rm k\Omega$) Low-high transition time ($C_{\rm L} = 50 \rm pF$)	^t WH tWL ^t THL t _{TLH}		4 12	0.5 1.5	μs μs μs μs
Synchronous output SYC					
$(V_{\rm pp} = 15 \text{ V}; R_{\rm L} \ge 6.8 \text{ k}\Omega)$	V _{13 Н} V _{13 L}	14	14.5	15 1.5	V V
Switching times High pulse width Low pulse width High-low transition time ($R_{L} = 9.5 \text{ k}\Omega$) Low-high transition time ($C_{L} = 50 \text{ pF}$) Delay time	t _{WH} t _{WL} t _{THL} t _{TLH} t _p		8 504 4	0.5 1.5	μs μs μs μs μs
Phase detector output PD	I _{4 Load} I _{4 Sink}		+ 100 - 100		μΑ μΑ
PD reference PD REF	V_3	$\frac{V_3}{2} + 0.2$		$\frac{V_3}{2} + 0.7$	V
Divider input sensitivity ($f_i = 15 \text{ MHz}$) Lock indication output LOCK IND ($R_L = 10 \text{ k}\Omega$)	V _{7/8} _{рр} V _{6 L} V _{6 H}	600 2.5	800 0	1000	mV V V



S 0437

160

Functional description

S 0437 includes a 13 bit parallel-programmable synchronous divider (divider factor N = 2 to 8191), a 13 bit shift register, a quartz oscillator ($f_{osc} = 4.0$ MHz) with subsequent divider (divider factor Q = 2048) and a frequency and phase sensitive digital phase detector. The dividing factor N = in 13 digit dual code — is serially input into a 13 bit shift register with parallel output. As first bit the LSB (least significant bit) is pushed in, and the MSB (most significant bit) as last one. Acceptance at the information input (IFO) only takes place when the enable input is at high level (PLE). The shifting clock (f = 62.5 kHz) is available at the open collector output (CL). Shifting is done by the low — high transition of the shifting cycle.

Referred to the high — low transition of the enable input, only the last 13 cycles are utilized. Possible preceding dummy bits remain without importance. H level of the enable input is only allowed to exist when the synchronous output (SYC) is at L level. The synchronous divider has balanced pushpull clock inputs (F, \overline{F}) for ECL level.

L signal is obtained at the output LOCK IND in case of frequency and phase synchronization.

The phase detector may be operated with a separated voltage supply (V_{S2}). From the output phase detector (PD), the fine tuning voltage for the VCO (tuner) is gained by means of an active PI network (OP AMP). The output PD REF can be used as reference potential for the operational amplifier.

Block diagram



Application circuit (schematic)



Pulse diagram





Timing diagram



Bipolar circuit

Operational amplifier which is due to its features particularly suited for use as integrator. Together with the S 0436, S 0347, and a voltage controlled oscillator a frequency and phase comparison circuit can be designed, intended for channel selection in TV sets.

- High input resistance
- Large supply voltage range
- · Large control range
- Simple frequency compensation

Туре	Ordering code	Package outline
TBB 1331 A	Q67000-A1348	DIP 6

Maximum ratings

Supply voltage	Vs	± 17	V
Output current	I_{α}	10	mA
Differential input voltage	7		
$V_{\rm S} = 2$ to 13 V	V _{Di}	$\pm V_{\rm S}$	
$V_{\rm S} = 13$ to 17 V	V _{Di}	± 13	V
Thermal resistance (system-air)	R _{th SA}	140	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vs	± 2 to ± 17	V
Ambient temperature range	T _{amb}	0 to 70	°C

Characteristics ($V_{\rm S}$ = \pm 15 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
No-load current Input offset voltage ($R_{\rm G} = 50 \Omega$) Input offset current Input current $V_{\rm Di} = \pm 13 \rm V$ Output voltage ($R_{\rm L} = 18 \rm k\Omega$) Input resistance ($f_{\rm i} = 1 \rm kHz$) Open-loop voltage gain	$ \frac{I_1}{V_{ios}} \\ \frac{I_{ios}}{I_i} \\ \frac{I_i}{V_{qpp}} \\ \frac{R_i}{G_v} $	-20 -25 +14.8 55	1.5 ±10 30 3 68	2.5 + 20 + 25 50 200 - 14.5	mA mV nA nA NA V MΩ dB
$(R_{L} = 18 \text{ k}\Omega; f_{i} = 1 \text{ kHz})$ Input common mode range	V _{icM}	+13		- 13	v
$(R_L = 18 \text{ k}\Omega)$ Common mode rejection ratio $(R_L = 18 \text{ k}\Omega)$	CMRR	60	74		dB
Supply voltage rejection $(G_v = 100)$	$\frac{\Delta V_{\text{ios}}}{\Delta V_{\text{S}}}$		100	400	μV/V
Temp. coeff. of V_{ios} ($R_G = 50 \Omega$) Temp. coeff. of I_{ios}	α_i		12 50	j	μV/K pA/K
Rise time of V_q for non-inverting operation (see TAA 761, test circuit1)	$\frac{dV_{q}}{dt_{r}}$			4.5	V/µs
Rise time of V_q for inverting operation (see TAA 761, test circuit 2)	$\frac{dV_{q}}{dt_{r}}$		9	0.5	V/µs
Output saturation voltage $(I_q = 2 \text{ mA})$	V _{qo}		1	0.5	V V/ue
Characteristics ($V_{\rm S} = \pm 5 \text{ V}$; $T_{\rm amb} = 25 ^{\circ}\text{C}$	ralk		•	10	v/μs
Input offset voltage ($R_G = 50 \Omega$) Input offset current Input current Open loop voltage gain ($R_L = 18 k\Omega; f = 1 kHz$)	V _{ios} I _{ios} I _i G _v	20 25 53	± 10 30	+ 20 + 25 50	mV nA nA dB

Internal circuit



Pin configuration



Connection diagram

 $C_{\rm C}$ = Output frequency compensation $R_{\rm L}$ = Load resistance





Open-loop voltage gain versus load resistance





Open-loop voltage gain versus ambient temperature $R_1 = 18 \text{ k}\Omega; f = 1 \text{ kHz}$









Saturation voltage versus output current $T_{amb} = 25 °C$

169

► Iq

MOS circuit

The integrated MOS IC SM 564 is part of the frequency synthesis tuning system for TV sets. The IC is intended for converting the tuning information in a frequency information. It is located between the programmable divider of the PLL module and the tuning memory which electrically programmably stores the assignment of tuning information and storage number. In an ROM the IC SM 564 includes the exact frequency information (in the 125 kHz raster) mask programmable for 100 channel numbers and takes control of the tuning memory and the programmable divider over.

The programmable divider in the PLL module and the tuning memory receive different information: the programmable divider is informed with a frequency information in form of a dividing factor. On the other hand, the channel number and fine detuning (here called tuning information) are stored in the tuning memory. The IC SM 564 is used to convert the tuning information into a frequency information.

The outputs PHI, A₁ to A₄, AM₁, AM₂, PCM, and TOR are short-circuit proof against V_{DD} and V_{SS} .

Туре	Ordering code	Package outline
SM 564	Q67100-Z123	DIP 28

Maximum ratings (all voltages referred to V_{DD})

		min	max	
Supply voltage	V _{SS}	-0.3	18	V
Input voltage	Vi	0	V _{SS} +0.3 V	
Power dissipation per output	P _q	- 55	100	mW
Total power dissipation	P _{tot}		500	mW
Storage temperature range	T _{stg}		125	°C
Range of operation (referred to V _{DD})				
Supply voltage range	V _{SS}	13.5 to 1	6	∨
Ambient temperature range	T _{amb}	0 to 70		°C

Characteristics (all voltages referred to V_{DD})

		min	typ	max	
Current consumption $V_{SS} = 16 V$ output without load	I _{SS}	3	6	30	mA
CL Clock signal from S 0437					
H-input voltage L-input voltage H-pulse width Period H-L transition time L-H transition time Input capacitance Input resistance	V _{iH} V _{iL} t _{CL} t _{TLH CL} t _{TLH CL} C _i R _i	V _{SS} -1V 0 3.5 0 0 0 1	4 16	V _{SS} 1.5 4.5 0.5 1.5 10	V μs μs μs pF MΩ
SYC synchronous signal from S 0437					
H-input voltage L-input voltage H-pulse width Overlap angle 1 Overlap angle 2 Input capacitance Input resistance L-pulse width	V _{iH} V _{iL} twh syc t _{R 1} t _{R 2} C _i R _i twL syc	V _{SS} -2.5V 0 0 0 0 1	8	V _{SS} 1.5	V μs μs pF MΩ μs
Input signals SKE, SKZ, SFP, SFM, SST, SSP					
Schmitt-trigger inputs with incorporated "Pull High" resistors H-input voltage L-input voltage Necessary L-input current	V _{iH} V _{iL} I _{iL}	V _{SS} – 1 V 0 0.03	V _{SS}	V _{SS} V _{SS} - 7 V 1	mA

Characteristics (cont'd)

		min	typ	max	
Input signals: POR, PC Schmitt-trigger inputs H-input voltage L-input voltage	V _{iH} V _{iL}	V _{SS} —1 V 0		V _{SS} V _{SS} —7V	
Input capacitance Input resistance	C _i R _i	0 1		10	pF MΩ
Input signals: DM, L					
H-input voltage L-input voltage	V _{iH} V _{iL}	V _{SS} -1 V 0		V _{SS} V _{SS} —7 V	
Output signals: Tuner band selection outputs UHF, VHF, BD3					
Open drain stages turning to V_{SS} with internal high-ohmic pull-low resistors for measuring purposes		ö			
H-output voltage $(L_{-} - 1 m \Delta)$	$V_{\rm qH}$	$V_{\rm SS} - 0.35 V$		V _{SS}	
$(V_{q} = V_{DD})$	I _{qL}			15	μA
Output signals: IFO, PLE					
Open-drain stages (load resistor incorporated in S 0437)					
H-output voltage (<i>I</i> _{load} = 1.5 mA)	V _{qH}	V _{SS} -1.4V		V _{SS}	
L-reverse current Delay time (Closed = 50 pF)	I_{qL} $t_{Dq} + t_{Tq}$			50 9	μA μs
Ext. load current	I_{load}			2	mA

Characteristics (cont'd)

		min	typ	max	
Output signals: PHI, A_1 , A_2 , A_3 , A_4 , AM_1 , AM_2 , PCM, TOR					
Open-drain stage with incorporated load resistor					
H-output voltage	V _{qH}	$V_{\rm SS}-6V$		V _{SS}	
$(at I_{load} = 2 mA)$					
H-output voltage	V _{qH}	$V_{\rm SS} - 0.5 \rm V$	V _{SS}		
$(at I_{load} = 100 \mu\text{A})$					
L-output voltage	V_{qL}	0		0.4	V
$(at I_{load} = 1 \mu A)$		50			
Short circuit current against V _{SS}	¹ qLKH	50			μΑ
$(V_q = V_{SS} = 10 \text{ V})$			E10		
(at tay = 16 up)	⁴ PHI		512		μs
PHI transition times	true pue			10	
$(at C_1 = 30 \text{ pF})$	(THE PHI				μο
Multiplex period	The		16		ms
$(at t_{CL} = 16 \text{ µs})$	' IVI				
Delay of BCD outputs $A_1 = A_4$					
against digit output AM ₁ or AM ₂ , resp.					
$(at t_{CL} = 16 \text{ us})$	tDa	0.5	2		ms
Delay of digit outputs against	ЪЧ				
BCD outputs					
Output signals: DM		1			
Open-drain output		1	1	1	
H-output voltage	Vall	$V_{SS} - 6 V$	Vee		
$(I_{load} = 2 \text{ mA})$	qn	00	55		1
H-output voltage	VaH	$V_{SS} - 0.5 V$	Vss		
$(I_{load} = 100 \mu\text{\AA})$	411	00			
DM-overlap angle 1	t _{D1} DM	100	256		μs
$(at t_{CL} = 16 \ \mu s)$					
DM-overlap angle 2	<i>t</i> D2 DM	100	256		μs
L-reverse current	I _{qL}		50		μA
$(V_{\rm qL}=0\rm V)$					

Pin designation

Pin No.	Descr	iption
1	Vss	supply voltage
2	$V_{\rm DD}$	supply voltage
3	UHF	band selection
4	VHF	band selection
5	BD3	band selection
6	A ₁	
7	A ₂	RCD diaplay
8	A ₃	BCD display
9	A ₄ J	
10	AM₂∖	display, multiplex
11	AM ₁ ∮	control
12	CL	clock
13	SYC	synchronization
14	POR	power reset
15	SSP	station search stop
16	SST	station search start
17	SFM	fine tuning —
18	SFP	fine tuning +
19	SKE	control channel units
20	SKZ	control channel tens
21	PC	program change
22	L	load, from memory
23	PHI	clock for memory
24	PCM	program change, memory
25	DM	data memory
26	TOR	
27	IFO	data line PLL
28	PLE	PLL enable

Timing diagram



BCD code

A ₄	A ₃	A ₂	A ₁	Display
L L L		L L H H	L H L H	0 1 2 3
L L L H	H H L L		L L L H	4 5 6 7 8 9

CL clock signal from S 0437

Timing diagram



SYC sync signal from S 0437

Timing diagram

Input signal	V _{iH B}	
SYC	V _{iL A}	
Reference signal	V _{iH B}	
CL	V _{iL A}	

Tuner band selection outputs UHF, VHF BD 3

Operating circuit provided



Output signals IFO, PLE

Timing diagram







a) Timing diagram - program change

b) Timing diagram - storage of a tuning information


Coverage of functional processes (see block diagram)

The most frequent process is a **program change** indicated by the operating unit via line PC. Switching-on the TV set starts the same process which is caused by a slope at the POR input.

The process runs as follows:

a) Reading-in of the information from the memory

The input/output stage is switched as input and PCM is set on LOW level. After a period $t_3-t_1 \ge 512 \ \mu$ sec, the clock PHI moves to H and clocks 14 times at a period of 512 μ sec.

The tuning information appears at input DM emating from the memory. At the LH edges of PHI, the information is evaluated and read into the channel and the fine detuning counters. PCM again moves to HIGH and the output/input stage is switched through, whereas, outwards, it is set to neutral.

b) Shifting the divider factor to PLL.

The ROM resident frequencies of the channels are read out using the channel number (8 bit address), in parallel to that the read-out shift register is loaded.

Now the frequency information is moved to the programmable divider of the PLL circuit: The line PLE is set on high level, and 13 clocks reach the read-out shift register at a period of 16 μ sec. While the first 6 bits are shifted out, an adder adds the contents of the fine tuning counter to the contents of the ROM. After the 13th clock the PLE output returns to low.

The process (b) is repeated every 250 msec thus ensuring that tuning of the TV set is always synchronous to the indication.

During runs (a) and (b), all the inputs for fine detuning, channel setting, program change (PC), and load (L memory signal) are not weighted.

c) Alteration of the tuning information

The channel number can be altered either by calling the inputs: channel, unit digits, (SKE), and channel, tens digits, (SKZ), or by the station search start (SST) which is stopped by an own input.

Via the inputs fine detuning "plus" (SFP) and "minus" (SFM), the tuning information can be varied upwards by 31 \times 125 kHz and downwards by 32 \times 125 kHz. With the alteration of the channel number the fine detuning counter is repositioned to its mean position.

Press on button	Alteration	Clock for automatic counting
SFP	Fine detuning increments by 1	0.25 sec
SFM	Fine detuning decrements by 1	0.25 sec
SKZ	Tens digit of channel counter increments by 1	_
SKE	Unit digit of channel counter increments by 1 without carry to tens digit	_
SST	Unit digit of channel counter increments by 1 with carry to tens digit until input SPP is acknowledged	0.25 sec

d) Storage of the tuning information

The IC is provided for the connection of nonvolatile and CMOS memories (information material can be obtained upon request).

Detailed run

Via the L input it is indicated with high level that the tuning information shall be moved to the memory. After a period $(t_8-t_7) \ge 512 \,\mu$ sec, the clock PHI goes to high and clocks 14 times at a period of 512 μ sec. At every LH slope of the PHI cycle, information changes to the next bit.

After storage has taken place and when the L input is on low level a process will run like that of the program change (see (a) and (b)) in order to control the new memory contents. During the run of (d), inputs PC, SFP, SFM, SKZ, and SKE are blocked.

Display

The display information is output in BCD code for 2 digits in multiplex operation. The channel counter is designed as a decimal counter. The 2 digits are output via a multiplexer. When in case of fine detuning the stop of the internal counter is reached the display unit signals as long as the fine detuning input has been actuated.

Tuner range selection outputs

3 independent outputs — UHF, VHF, BD 3 — are available (see table ROM occupation). The outputs only change with or after the LH slope of PLE during the run according to (b).

Indicated number	Channel designation	Band selection VHF output BD 3	Vision - carrier/MHz	Oscillator frequency theoretical/MHz	Oscillator frequency actual/MHz	Deviation <i>Af</i> /kHz	Divider factor decimal	Divider ROM Rom 212 211 210 29 28 27 26 25 24 23 22 21 20 13 12 11 10 9 8 7 6 5 4 3 2 1	ROM occupation
01	AU0	HLH	46.25	85.15	85.125	-25	681	0001010101001 0001010001001	
02	K2	HLH	48.25	87.15	87.125	-25	697	00010101110010001010011001	
03	К3	HLH	55.25	94.15	94.125	-25	753	00010111100010001011010001	
04	K4	HLH	62.25	101.15	101.125	-25	809	00011001010010001100001001	
05	K5	LLH	1/5.25	214.15	214.125	-25	1700		
06	K0		182.25	221.15	221.125	-25	1925		
07			109.20	226.15	220.120	-25	1925		
08	KQ		203 25	235.15	233.123	-25	1937	0 0 1 1 1 1 0 0 1 0 0 0 1 0 0 1 1 1 0 1 1 1 0 0 0 1	
10	K10		210.25	249.15	249.125	-25	1993	00111110010010011110101001	
11	K11	LLH	217.25	256.15	256.125	-25	2049	0100000000010011111100001	
12	K12	LLH	224.25	263.15	263.125	-25	2105	01000001110010100000011001	
13	A	HLH	53.75	92.65	92.625	-25	741	00010111001010001011000101	
14	В	HLH	62.25	101.15	101.125	-25	809	000110010100100011000110001	
15	С	HLH	82.25	121.15	121.125	-25	969	0001111001001001110101001	
16	D	LLH	175.25	214.15	214.125	-25	1713	00110101100010011010010001	
17	E	LLH	183.75	222.65	222.625	-25	1781	0011011110101001101101010101	
18	F	LLH	192.25	231.15	231.125	-25	1849	00111001110010011100011001	
19	G		201.25	240.15	240.125	-25	1921		
20	H		210.25	249.15	249.125	-25	1993	00111110010010011110101001	
21	K21		471.25	510.15	518 125	-25	4001		
22	K23	нні	487 25	526 15	526 125	-25	4209		
24	K24	ННГ	495.25	534.15	534.125	-25	4273	1000010110001100001001001	
25	K25	HHL	503.25	542.15	542.125	-25	4337	1000011110001 1000011010001	

182

SM 564

Indicated number	Channel designation	Band selection VHF output BD	Vision - carrier / MH	Oscillator frequency theoretical/MHz	Oscillator frequency actual/MHz	Deviation ⊔//kHz	Divider factor decimal	Divider Factor 212 211 210 29 28 27 26 24 23 22 21 20
26 27 28 29 30 31 32	K26 K27 K28 K29 K30 K31 K32	3 HHL HHL HHL HHL HHL HHL	511.25 519.25 527.25 535.25 543.25 551.25 559.25	550.15 558.15 566.15 574.15 582.15 590.12 598.15	550.125 558.125 566.125 574.125 582.125 590.125 598.125	-25 -25 -25 -25 -25 -25 -25 -25	4401 4465 4529 4593 4657 4721 4785	1 0 0 0 1 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 1 1 0 0 0 1 0 1 1 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 1 0 0 1 1 1 0 0 0 1 1 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0
33 34 35 36 37 38 29	K33 K34 K35 K36 K37 K38	H H L H H L H H L H H L H H L	567.25 575.25 583.25 591.25 599.25 607.25	606.15 614.15 622.15 630.15 638.15 646.15	606.125 614.125 622.125 630.125 638.125 646.125 654.125	-25 -25 -25 -25 -25 -25	4849 4913 4977 5041 5105 5169 5222	1 0 0 1 0 1 1 1 1 0 0 0 1 1 0 0 1 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 1 1 0 1 1 0 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 1 1 0 1 1 0 0 0 1 1 0 0 1 1 0 1 0 0 0 1 1 0 0 1 1 0 1 1 1 0 0 0 1 1 0 0 1 1 0 1 0 0 0 1 1 0 0 1 1 1 0 1 1 0 0 0 1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 1 1 1 1 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 0 1 1 0 1 0 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 0 0 0 1
39 40 41 42 43 44 45 45	K39 K40 K41 K42 K43 K44 K45 K46		623.25 631.25 639.25 647.25 655.25 663.25 671.25	662.15 670.15 678.15 686.15 694.15 702.15	662.125 670.125 678.125 678.125 686.125 694.125 702.125 710.125	-25 -25 -25 -25 -25 -25 -25 -25	5233 5297 5361 5425 5489 5553 5617 5681	1 0 1 0 0 1 0 1 1 0 0 0 1 1 0 1 0 0 1 0 0 1 1 0 1 0 0 1 0 0 1 1 0 1 0 0 1 0 0 1 1 0 1 0 0 1 1 1 1 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 1 1 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 1 0 1 0 1 1 1 0 0 0 1 1 0 1 0 1 0 1 0 0 0 1 1 0 1 0 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 1 1 1 0 1 1 0 0 0 1 1 0 1 0 1 0 1 0 0 0 1 1 0 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 1 0 1 1 1 1 1 0 0 0 1 1 0 1 0 1 1 1 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1
46 47 48 49 50	K46 K47 K48 K49 K50	HHL HHL HHL HHL	679.25 679.25 687.25 695.25 703.25	718.15 726.15 734.15 742.15	710.125 718.125 726.125 734.125 742.125	-25 -25 -25 -25 -25	5681 5745 5809 5873 5937	1011001110001 10110001 10110001 10001 10110101 10001 10110001 10001 10110101 10001 1011010000 10001 10110101 10001 100001 100000 1011010000 100001 100000 100000 10110000 100001 100000 100000

ROM occupation

SM 564

Indicated number	Channel designation	Band selection VHF output BD 2	Vision - carrier / MHz	Oscillator frequency theoretical/MHz	Oscillator frequency actual/MHz	Deviation Jf/kHz	Divider factor decimal	Divider factor 2 ¹² 2 ¹¹ 2 ¹⁰ 2 ⁹ 2 ⁸ 2 ⁷ 2 ⁶ 2 ⁵ 2 ⁴ 2 ³ 2 ² 2 ¹ 2 ⁰ 1312 11 10 9 8 7 6 5 4 3 2 1 1312 11 10 9 8 7 6 5 4 3 2 1	ROM occupation
51 52 53 55 55 55 55 55 60 61 62 63 66 66 66 70 77 23 74	K51 K52 K53 K54 K55 K56 K57 K58 K60 K61 K62 K63 K64 K65 K66 K667 K68 K69 ex. ex. ex.	3 HHL HHL	N 711.25 719.25 727.25 735.25 734.25 759.25 767.25 767.25 775.25 799.25 807.25 815.25 831.25 839.25 847.25 847.25 847.25 847.25 85.25 847.25 871.25 871.25 872.25 872.25 872.25	750.15 758.15 766.15 774.15 782.15 790.15 798.15 806.15 814.15 822.15 830.15 838.15 846.15 854.15 854.15 870.15 878.15 894.15 902.15 910.15 918.15 926.15	750.125 758.125 766.125 782.125 790.125 798.125 806.125 814.125 822.125 830.125 838.125 838.125 846.125 854.125 854.125 870.125 870.125 870.125 838.125 894.125 902.125 910.125 918.125 926.125 108.125	-25 -25 -25 -25 -25 -25 -25 -25 -25 -25	6001 6065 6129 6193 6257 6321 6385 6449 6513 6577 6641 6705 6769 6833 6897 6961 7025 7089 7153 7217 7345 7409 865	$\begin{array}{c} 1011110000000000000000000000000000000$	
74 75	ex. ex.	H L H H L H	69.25 76.25	108.15 115.15	108.125 115.125	-25 -25	865 921	0 0 0 1 1 0 1 1 0 0 0 0 1 0 0 0 1 1 0 1 0 0 0 0 1 1 0 0 0 1 1 1 0 0 1 1 0 0 1 0 0 1 1 0 1 1 1 1 0 0 1	

184

SM 564

Indicated numbe	Channel designa	Band selection output	Vision - carrier/	Oscillator frequei theoretical/MHz	Oscillator freque actual/MHz	Deviation ⊐//kHz	Divider factor decimal	Divider factor binary factor
~	tion	BD HF 3	MHz	псу	псу			13 12 11 10 9 8 7 6 5 4 3 2 1 13 12 11 10 9 8 7 6 5 4 3 2 1
76	ex.	HLH	83.25	122.15	122.125	-25	977	0001111010001 0001110110001
77	ex.	HLH	90.25	129.15	129.125	-25	1033	001000001001 0001111101001
78	ex.	HLH	97.25	136.15	136.125	-25	1089	001000100001 0010000100001
79	20IR	HLH	59.25	98.15	98.125	-25	785	0001100010001 0001011110001
80	50IR	HLH	93.25	132.15	132.125	-25	1057	0010000100001 0010000000001
81	S1	LLH	105.25	144.15	144.125	-25	1153	0010010000001 0010001100001
82	S2	LLH	112.25	151.15	151.125	-25	1209	00100101110010010010011001
83	S3	LLH	119.25	158.15	158.125	-25	1265	00100111100010010011010001
84	S4	LLH	126.25	165.15	165.125	-25	1321	0010100101001 0010100001001
85	S5	LLH	133.25	172.15	172.125	-25	1377	00101011000010010101000001
86	S6	LLH	140.25	179.15	179.125	-25	1433	0010110011001 0010101111001
87	S7	LLH	147.25	186.15	186.125	-25	1489	00101110100010010110110001
88	S8	LLH	154.25	193.15	193.125	-25	1545	00110000010010010111101001
89	59	LLH	161.25	200.15	200.125	-25	1601	00110010000010011000100001
90	S10	LLH	168.25	207.15	207.125	-25	1657	00110011110010011001011001
91	S11	LLH	231.25	270.15	270.125	-25	2161	01000011100010100001010001
92	512	LLH	238.25	277.15	277.125	-25	2217	01000101010010101000100010001
93	513	LLH	245.25	284.15	284.125	-25	22/3	01000111000010100011000001
94	S14		252.25	291.15	291.125	-25	2329	01001000110010100011111001
95	S15	LLH	259.25	298.15	298.125	-25	2385	0100101010001 0100100110001
96	516	LLH	266.25	305.15	305.125	-25	2441	01001100010010101010101001
97	517		2/3.25	312.15	312.125	-25	2497	0100111000001010100110100001
98	518	LLH	280.25	319.15	319.125	-25	2553	010011111100101010111011001
99	519		201.25	320.15	320.125	-25	2609	
	320	ссн	294.25	333.15	333.125	-25	2005	01010011010010101001001001001

ROM occupation

SM 564

MOS circuit

General features

- Electrically wordwise reprogrammable, nonvolatile memory in floating-gate technology
- Memory capacity 16 words of 14 or 16 bits each (224 or 256 bit EAROM) pin-programmable
- · Data input and output serially via separated inputs and outputs
- Address input in parallel via 4 inputs
- No determination of erase and write duration with external RC networks
- N-channel silicon gate technology
- Nonvolatile data storage for more than 10 years
- Unlimited number of read cycles without refresh, number of reprogrammings > 10³
- · Programming within 1 second
- Typical application: tuning memory

Туре	Ordering code	Package outline
SDA 5650 F	Q67100-Q247 F	DIP 18

Maximum ratings (all voltages referred to V_{SS})

Supply voltage	V _{DD 12-1}	21	V
Supply voltage	V _{PH 7-1}	40	V
Supply voltage	V _{PI 9-1}	21	V
Input voltage	Vi	16	V
Total power dissipation	P _{tot}	400	mW
Thermal resistance (system-air)	R _{th SA}	80	K/W
Storage temperature range	T _{stg}	-40 to 125	°C
Range of operation (referred to V_{SS})			
Supply voltage range	V _{DD12}	14 to 16	V
Ambient temperature range	$ au_{amb}$	0 to 70	°C

Static characteristics (all voltages referred to $V_{SS} = 0 V$)

		min	typ	max	
Supply current	I _{DD12}		10	20	mA
Substrate bias	$-V_{BB1}$	4		5	V.
Substrate current)	— I _{BB 1}			100	μA
Substrate current ²)					
average current	I _{BB 1a}		0.5	2	mA
peak pulse current	I _{ВВ 1р}			10	mA
Programming voltage	V _{PP 7}		33	35	V
Programming current ¹)	I _{PP 7}			300	μA
(switchable)					
Programming current ²)					
average current	I _{PP 7a}		1	2	mA
peak pulse current	IPP 7p		5	10	mA
Write voltage	V _{PI9}		15	16	V
(>13 V by the read process)					
Write current ¹)	I _{PL9}			100	μA
$(V_{\rm Pl} > 13 \rm V)$					
Write current ²)					
average current	IPIGa		5	20	mA
peak pulse current	I _{Pl 9p}		15	50	mA
Innuts A1 A2 A2 A4 Dr Ø B ST PCM PB	V	0		0.5	V
(Pins 5 4 3 2 15 13 14 16 18 8)	Vu	4		Vpp	v
(1113 0, 4, 0, 2, 10, 10, 14, 10, 10, 0, 0)				10	ΠA
B (pin 14) $(V_{1} - 0 V)$	- L			300	μΑ
PB (pin 8) (V - 0V)	L			200	μΛ
$(V_{L} = V_{PP})$				200	
$(\mathbf{v}_{H} - \mathbf{v}_{DD})$	Τ'H		1	200	μη
Outputs (open drain)					
	7				
$v_0 = 0.5 v$	1L			0.5	I MA
$v_0 = v_{DD}$	lΗ	1	1	10	μΑ

 ¹) Quiescent condition, read process
²) During a reprogramming operation

Dynamic characteristics

		min	typ	max	
Switching times					
Clock signal $arPhi$	$T = t_1 + t_2$ t_1, t_2 t_7, t_6	100 20		10	μs μs us
$D_{i} (data input) \\ D_{i} (data input) \\ D_{q} (data output) \\ Total erase - write time ') \\ (V_{Pl} = 15 V: V_{PP} = 33 V)$	t _i t ₀ t _q t _{prog}	10 70		70 1	μs μs μs s
Programming frequency	f _{prog}			1	Hz

¹) without the part for the data input



Circuit description

Read operation (fig. 1)

The read operation is initialized with the transition of the external signal PCM from high to low at the time $t = t_0$. The address information has to be stable for at least 10 seconds prior to and after t_0 . After $t_0 + 10$ seconds, all address inputs as well as the control input are blocked as long as the PCM signal is low. The data output D_q is low-ohmic as long as PCM remains low. At a time $t_1 > 50 \,\mu$ sec, the first written data bit of the selected 14 (16) bit word is available at the output. The further data bits are clocked each by the falling edge of 14 (16) positive clock pulses.

After having finished the read operation - with the transition of the external signal PCM from low to high - the address lines and control lines are again enabled.

Rewrite operation (fig. 2)

The write operation is initialized with the transition of the external signal ST from high to low (at least for 50 µsec) at the time $t = t_0$. The address information has to be stable for at least 10 seconds prior to and after t_0 . At the time t_0 the memory outputs a signal L from low to high as long as the rewrite operation lasts. This signal blocks the address, the PCM, and the control (ST) input.

After a time $t_1 > 50 \mu$ sec the data information can be written into the data shift register with 14 (16) clock pulses. Data carry takes place at the negative edges of the positive clock pulses.

With the aid of internal control inside the memory, the reprogramming begins, as soon as data transfer after the 14^{th} (16^{th}) clock pulse has been finished. The end of write operation is also determined with internal control. It is indicated at the control output L by the transition from high to low.

After programming, the ST input remains blocked, it is only again released by a leading edge at the PCM input (repetitive blocking for programming at too long pressing of the store button).

Reset

The memory remains in the reset condition as long as the input PR is low. During reset also the output POR is low.

Word length

A connection between input B and ground V_{SS} results in an extended word length from 14 to 16 bits. In the open state the shorter word length is set through an integrated pull-up resistor.

Pin designation

Pin No.	Symbol	Function
1	V _{BB}	Substrate bias
2	A ₄	Address 4 (input)
3	A ₃	Address 3 (input)
4	A_2	Address 2 (input)
5		Address 1 (input)
6	POR	Reset output
7	V _{PP}	Programming voltage
8	PR	Reset input
9	V _{PI}	Write current
10	V _{SS}	Ground
11	Da	Data output
12		Operating voltage
13	$\Phi^{}$	Clock signal (input)
14	В	Switching between 16 and 14 bits
15	Di	Data input
16	ST	Reprogramming signal (input, active low)
17	L	Programming – condition signal (output)
18	PCM	Read signal (input, active low)





Fig. 2 Erase-write operation



Block diagram



Supply voltage for tuning memory in TV sets



Siemens Digital Tuning System

Description of the system

A digital tuning system essentially consists of 3 blocks.

Frequency synthesis Controller and display Station memory



Fig. 1

Frequency synthesis

The desired frequencies are generated according to the PLL principle (Fig. 2). The PLL comprises a VCO (the equivalent tuner oscillator), a prescaler with fixed divider factor P, a divider with digitally selectable divider factor N, a phase detector, and an integrator. The reference frequency for the phase detector can be obtained from a crystal oscillator with following divider (divider factor Q).



Fig. 2

The selection of the parameter is as follows:

1. VCO frequency range $f_{\text{osc. min}}$, $f_{\text{osc. max}}$,

2. Necessary frequency raster Δf

3. Max. permissible tuning time and noise phase shift.

In TV applications a frequency raster of $\Delta f = 125$ kHz is sufficient. Therefore it follows that

$$N_{\min} = \frac{f_{\text{osc. min}}}{\Delta f}$$
 and $N_{\max} = \frac{f_{\text{osc. max}}}{\Delta f}$.

Hence a 13 bit programmable divider N = 2..... 8191 is required. The reference frequency $f_{\rm ref}$ decisively determines the tuning time and the noise phase shift of the oscillator. It results from the frequency raster Δf and the prescaler factor P: $f_{\rm ref} = \frac{\Delta f}{P}$.

On the other hand, the prescaler factor P determines the max. input frequency for the programmable divider $f_{\text{imax}} = \frac{f_{\text{osc. max}}}{P}$.

The reference frequency f_{ref} is obtained from an oscillator $f_{\text{ref}} = \frac{f_{\text{Q}}}{Q}$.

Hence, it follows: $f_{\rm osc} = \frac{\rm PN}{\rm Q} \cdot f_{\rm Q}$.

In the given system P = 64, Q = 2048, and $f_{Q} = 4$ MHz have been determined. The reference frequency thus results in: $f_{ref} = \frac{\Delta f}{P} = \frac{f_{Q}}{Q} = 1.953125$ kHz.

1. The prescaler SDA 2001

is an ECL divider with a fixed divider factor P = 64. The max. input frequency is 1 GHz.

A broadband preamplifier with 20 dB gain and separated switchover inputs for VHF and UHF is integrated in the SDA 2001.

To ensure reliable operation, the sinusoidal input voltage covering a frequency range between 80 and 1000 MHz should be $V_i = 20$ mV.

The push-pull outputs result in good noise immunity against cross talking. The output levels of 1 V_{pp} only cause low noise radiation.

2. The PLL IC SDA 2002

The IC contains a 13 bit binary programmable synchronous divider (divider factor $N = 256 \dots 8191$), a 16 bit shift register, a quartz oscillator ($f_{osc} = 4 \text{ MHz}$) with following divider stage (divider factor Q = 2048), and a frequency and phase sensitive digital phase detector. Together with the 3-bit information "VHF Bd I", "VHF Bd III" and "UHF" the divider factor N is serially mored in the 16 bit dual code into the 16 bit shift register with parallel output. First the LSB (least significant bit) is put in, at least the MSB (most s.b.) as last bit. The transition at information input (IFO) is done only during the H state of the enable input (PLE).

The infeeding is done with the L-H slope of the clock (CPL). A 16-bit buffer memory follows the 16-bit shift register. The information transition into the buffer is done with the L-level of the enable input (PLE). Referred to the H-L trailing edge of the enable input only the last 16 clocks are interpreted. Possibly preceding dummy bits will not be interpreted.

A clock with the frequency f = 62.5 kHz. Appears at the open collector output C_L . The outputs VHF Bd I, VHF Bd III, and UHF are active low current sources (open collector).

The sync divider has symmetrical push-pull inputs (F, \overline{F}) for ECL level.

In the case of frequency and phase synchronization, an L-signal is obtained at the output LOCK IND.

The phase detector can be driven with a separated supply voltage (V_{S2}). The outputs PD and V_D are connected with an RC network. V_D delivers the tuning voltage for the VCO (tuner).

3. The SDA 2003 controller

The integrated MOS circuit, part of the frequenc synthesis tuning system, is located between the programmable divider of the PLL circuit and both the tuning memories which electrically memorize the allocation of the tuning information (fine tuning) and the program number. The controller converts the tuning information into frequency information (divider ratio). The frequency information is a binary number, representing the divider factor for the PLL divider; it is serially transferred into the PLL. Under usual operation, only the station selection buttons of the TV set are actuated.

A fixed program address in the tuning memory is assigned to every static on button. This program address is intended to store the actual tuning information as well as the pertinent channel. After actuating a station button, a program change instruction PC is issued from the remote control receiver or from the front-end keyboard to the controller. This instruction causes the controller to read the tuning information (fine tuning) out of the tuning memory and to assign it to the corresponding channel; hence the TV set is precisely tuned to the requested frequency by means of the PLL.

Setting of a not yet stored TV transmitter is done by means of the actuating buttons:

- K 1 for setting of channel units digits and
- K 10 for setting of channel tens digits.

By means of the button K1 the channel number units digits 0 to 9 without carry and by means of the button K10 the channel number tens digits can be set. After every button operation, the concerned channel number is incremented by 1. For every adjustment of the channel number, the controller converts this information into frequency information (the PLL divider factor) and provides serial output to the PLL circuit. The success of every tuning step can be watched on the screen.

In addition to that, the SDA 2003 is designed for station search, which can also be used for setting a TV channel. The station search is started via the setting button: Search Start SL.

Thereupon the controller sequentially issues every frequency information contained in the internal ROM individually to the PLL circuit. This process is automatically stopped as soon as an operating TV broadcast station is found. This is indicated to the controller by a pulse (active low) at the input "Search STOP", which can be derived from line synchronization and the video signal.

Via the setting buttons "fine tuning plus FT + " and "fine tuning minus FT - " frequency deviations from the rated frequency of the individual channel can be set in steps of 125 kHz up to 3,875 MHz and down to -4 MHz. Frequency tuning, moreover, readjusts automatically every 250 ms, as soon as the proper button is pressed. Within the tuning limits mentioned above, fine tuning runs against a stop (owerflow inhibit). After having attained it, the channel number display lights up as long as the setting button is kept pressed.

The tuning information of a tuned TV broadcast station can be stored in the tuning memory by actuating the store button. The SDA 2003 then serially outputs the tuning data on the output IFO. The tuning data comprises the fine tuning information and the channel number information.

From the tuning information serially read into the MOS memories, it is the channel number which is used for addressing the internal ROM table. Frequency information from 100 TV channels as well as band selection (2 bytes) are stored in the ROM table.

There are some frequencies to which several TV channels are allocated (stored in the ROM), hence no unambiguous channel designition can be gathered from the frequency. This is the reason why the channel number is used as tuning information, since only in this way unambiguous channel designation and frequency information can be gained, simultaneously.

The frequency information is obtained by adding up the ROM divider factor and the center position of fine tuning. At every process of setting a new channel number, fine tuning is adjusted to center position. The PLL divider factor then complies with the nominal divider factor. The nominal divider factor results in an oscillator frequency lying only by f = 25 kHz below the nominal value. It represents the frequency information of the exact channel frequency, except the deviation of 25 kHz which is needed to attain a 125 kHz raster frequency at a given IF of 38.9 MHz. The band selection information is programmed in the internal ROM for every frequency information and is serially output from the controller. Band selection differentiates between VHF range I/III and UHF.

The internal ROM table is made up such that between the CCIR channels — designated with corresponding channel numbers — other channels are allocated. Thus, the Italian TV channels A-H are stored between channel 12 and channel 21 under channel Nos. 13 to 20.

Data communication between the SDA 2003 and the memory is done via a data bus that comprises shift clock CNVM, actual information (IFO), and an enable signal (EX/REC). The data word contains information on channel number and fine tuning.

4. Display driver SDA 2004

The LED display driver decodes in the remote-controlled tuning system of TV sets the channel and program numbers from a serially offered BCD code and drives in multiplex operation 2 or 4 digits, as required.

The information D (active H) for the four digits is coded in 16 bits and is serially input in two shift registers of 8 bits, each. The input for the digits D_1 and D_2 and/or D_3 and D_4 is provided by 8 falling edges of the driving clock pulses T_{12} or T_{34} , respectively, if Enable EN is on high level. The contents of both the shift registers is stored in an eight bit broad memory, if EN is on low level. The 16 memory outputs operate on a multiplexer. The multiplexer and the digit selection outputs $\overline{DI_1}$, $\overline{DI_2}$, $\overline{DI_3}$ and $\overline{DI_4}$ (digit driver for the LED displays, active low) are serviced by an internal clock generator. The 7 outputs of the de-

coder, series-connected to the multiplexer, are used for driving the segments (active high) in the LEDs.

If input \overline{DI}_4 is grounded, the multiplexer only works for the digits 1 and 2. Thereby the duty cycle for the clock pulse of the multiplexer is changed over.

5. On-screen IC SDA 2105

The SDA 2105 IC is intended to display channel and program numbers on the screen of the TV set and is adapted to the SDA 2003 Siemens channel processor.

The on-screen device provides 2 display panels of 2 digits, each, and 1 display panel of 5 digits. The information for the display panels is serially transferred via the DATA line. The display panels are activated via the pertinent ENABLE line.

6. Nonvolatile memory SDA 2006

This IC allows the nonvolatile, wordoriented reprogrammable storage of 32×16 bit words. Thus, up to 32 programs or channels as well as their possible allocations can be stored.

The SDA 2006 is fabricated in the n-channel floating gate technology in order to provide extremely long storage times and as many read-out operations as required refresh.

Addressing and instruction input is done serially and may comprise 8 or 12 bits as required. The entailing erase and write cycles are determined by a complex, chip-internal control.

7. IR remote control receiver SDA 2007

The device is a further development of the types SAB 3209 and SAB 4209. Like those, it utilizes the proven biphase code for IR transmission and, therefore, it can be applied with the SAB 3210 or SDA 2008 as IR instruction generator. It is, in particular, designed for operation in connection with the tuning system SDA 200. The program memory has, therefore, been relocated from the remote control receiver to the channel processor SDA 2003.

Particulars:

2 combined series interfaces with common DATA line for information transfer (leading bit LB = H and 6 information bits A, B, C, D, E, and F). Distinction is made by the enable signals DLE and TE (7 pulses, each, i.e. 1 pulse/bit). Modification is possible through the outputs of the TUS 1/2 flip-flops, thus different groups of equipment such as teletext decoder and the VCR device can be addressed precisely. H level at one of the TUS outputs drops the DLE pulses (DLE = L) out and switches the TE output over to single mode operation. For a better adaptation to a microprocessor the output is now executed by means of 4 T_{osc}/bit (64 μ s/bit at 62.5 kHz).

During the "standby" status (ON/OFF = H), all outputs of the 4 analog memories VOLU, BRIG, COLO and CONT are kept on L level. Corrective instructions (instruction Nos. 8 to 15) will then not be executed, i.e. the last set status of the analog memories is retained.

The connection VPM, included in the volume memory VOLU, is provided for front end controlling, which acts like the instructions "volume +" and "volume -", respectively.

2 spare outputs, controlled by 2 alternating flip-flops with different quiescent levels open up additional individual applications (e.g. clock time display).

There is, moreover, the possibility to switch over the start bit for IR reception. Thus, two receiver units can be operated in the same room at the same clock frequency independently of each other.

8. Remote control transmitter SDA 2008

The transmitter module SDA 2008 is an advanced product of the SAB 3210 IC within the frame of the IR 60 Siemens infrared remote control system. In detail, the IC includes the following:

- The keyboard is completely latched against incorrect operation. Even in case of double operation as provided for instruction input within one column with one of the lines 1 to 7 incl. line 8, practically no misinstruction can be generated by pressing two buttons, since for that both the buttons had to be pressed absolutely simultaneously.
- 2. After outputting the first information instruction, the instruction can only be changed by switching off the transmitter (releasing all buttons). This avoids further incorrect servicing because no unwanted instruction change can be effected by premature releasing the "shift button" (keyboard changeover) or pressing a further button.
- 3. Instruction expansion to more than 32 instructions can be done as previously by diode wiring, and recently additionally via a "shift button" (connects PPIN to SA). Moreover, the instructions 40 to 47 can be issued by connecting the line inputs to $-V_S$ without requiring any additional component.
- 4. The start bit in infrared transmission can be changed over from outside (connecting PPIN to SC). Thus, selective addressing of 2 different receivers by one transmitter is possible. A TV transmitter and a broadcasting set with one transmitter can, therefore, be serviced independently of each other in one room.
- The oscillator was converted to 8 times the frequency in order to permit operation with a ceramic resonator. Hence, also lowcost AM IF resonators (appr. 500 kHz or 455 kHz) can be used instead of the oscillator.
- 6. In addition to the hitherto existing final instruction, an "initial instruction" is transmitted. The initial instruction exactly complies with the final instruction, except that it is issued by information instructions.

Thus separation between 2 button operations can be recognized even more precisely, and more time is provided for the gain control of the preamplifiers on the receiver side.

7. No external column resistors are required.





⊷ Muting

SDA 200

UHF VHF



SDA 200

Bipolar circuit

Fast ECL divider with constant dividing ratio 1:64 covering the frequency range from 80 MHz to 1 GHz. The SDA 2001 includes a broadband preamplifier with approx. 20 dB voltage gain and two seperate inputs for UHF and VHF, which can be selected by external dc voltage.

- Input frequency up to 1 GHz
- Integrated preamplifier
- Balanced output in phase opposition

Туре	Ordering code	Package outline
SDA 2001	Q67000-A1464	DIP 18

Maximum ratings

Vs	10	V
V_{i4}, V_{i5}	1	V
$I_{\alpha 8}, I_{\alpha 9}$	-2.1	mA
T_i	150	°C
T_{sta}	-40 to 125	l∘c
R _{th SA}	70	K/W
	V _S V _i 4, V _i 5 I _q 8, I _q 9 T _j T _{stg} R _{th} SA	$ \begin{array}{c c c} V_{\rm S} & & 10 \\ V_{i4}, V_{i5} & 1 \\ I_{q8}, I_{q9} & -2.1 \\ T_{j} & 150 \\ T_{\rm stg} & -40 \text{ to } 125 \\ R_{\rm th SA} & 70 \end{array} $

Range of operation

Supply voltage range	Vs	6.45 to 7.15	V
Ambient temperature range	Tamb	0 to 70	°C

Characteristics ($V_{\rm S}$ = 6.8 V; $T_{\rm amb}$ = 25 °C)

			min	typ	max	
Current consumption	n	<i>I</i> ₇	75	105	140	mA
Input voltage range						
	$f_{\rm i} = 100 \rm MHz$	V _{i4}	35		500	mV
	$f_i = 200 \text{ MHz}$	V _{i4}	20		500	mV
	$f_{i} = 470 \text{ MHz}$	V _{i5}	20		300	mV
	<i>f</i> _i = 900 MHz	V _{i5}	35		100	mV
Input frequency	Maximum f _{i max}	f_{15}	950	1100		MHz
	Minimum f _{i min}	f_{i4}		60	80	MHz
Output voltage		V _{a 8} , V _{a 9}	600	800	1000	mVpp
L-changeover voltag	le	V_2			0.6	V
H-changeover voltag	ge	$V_2 H$	3			V
Changeover current	$(V_2 = 12 \text{ V})$	$-I_2$		1.5		mA
Output resistance		Rq		250		Ω

Input voltage ratings are measured with Vector-voltmeter 8405 A at amplifier input.



Test circuit



Block diagram incl. internal pin configuration

Input impedance behavior versus frequency

 $Z_0 = 75 \,\Omega$, measured asymmetrically





Decoupling of the VHF and UHF input versus input frequency

Input sensitivity versus input frequency



Bipolar circuit

The PLL IC SDA 2002 is part of the frequency synthesis tuning system SDA 200. Together with the frequency divider SDA 2001 and a voltage-controlled oscillator in the tuner, a frequency and phase comparison circuit can be designed. It is intended for channel selection in TV sets.

Programming allows quartz-controlled setting of the oscillator frequency for the television bands I/III/IV/V in 125 kHz raster. The SDA 2002 includes a 13 bit programmable synchronous divider, a 16 bit shift register, a quartz oscillator with subsequent divider, and a frequency and phase sensitive digital phase detector.

- No external integrator necessary
- Internal buffer memory
- Microprocessor compatible

Туре	Ordering code	Package outline
SDA 2002	Q67000-A1465	DIP 18

Maximum ratings

Supply voltage 1	V _{S 18}	7.5	V
Supply voltage 2	V _{S 13}	32	V
Input voltage IFO	Via	5.5	V
PLE	V _i 10	5.5	V
CPL	Viz	5.5	l v
F, F	Vi 15, Vi 16	7.5	l v
Output voltage CL	Vaf	16	V
Band selection	$V_{0.3}^{q}, V_{0.4}, V_{0.5}$	16	v
Thermal resistance (system-air)	$R_{\rm th SA}$	70	κ/w
Junction temperature	T_{i}	140	l∘ċ
Storage temperature range	T_{stg}	—40 to 125	°C
Range of operation			
Supply voltage 1 range	V _{S 18}	6.45 to 7.15	V
Supply voltage 2 range	V _{S 13}	3.5 to 31.5	V
Tuning voltage range	V _{D 11}	0.5 to 30	V
Input frequency	fi 15, fi 16	≤ 15	MHz
Ambient temperature range	T_{amb}	0 to 70	°C

Characteristics (V_{S~18} = 6.8 V; \mathcal{T}_{amb} = 25 $^{\circ}$ C)

		min	typ	max	
Current consumption	Ī ₁₈ [12		30 1.4	40	mA mA
Input level	V _{15 H} , V _{16 H} V _{15 L} , V _{16 H}		6.8 5.8	-	V
Sensitivity of divider inputs $(f_{i \ 15, \ 16} = 15 \text{ MHz})$	V _{i 15} , V _{i 16}	600	800	1000	mV _{pp}
Inputs CPL, IFO, PLE					
Upper threshold voltage Lower threshold voltage Hysteresis H-input current ($V_{i 7/8/10 H} = 5 V$; $V_{S 18} = 7.15 V$) L-input current ($V_{i 7/8/10 L} = 0.4 V$; $V_{S 18} = 7.15 V$)	Vi 7/8/10 u Vi 7/8/10 I Vi 7/8/10 Ii 7/8/10 H Ii 7/8/10 L	1 0.5	1.3 0.7 0.6	1.6 1 8 -50	V V μΑ μΑ
Inputs IFO, PLE					
Set-up time Hold time	t _S t _H	2 2	1.5 1.5		μs μs
Clock input CPL					
H-pulse width L-pulse width	t _{CH} t _{CL}	2 2	1.5 1.5		μs μs
Clock output CL		1	1		
$(V_{pp} = 15 \text{ V}; R_{L} \ge 6.8 \text{ k}\Omega)$ H-output voltage L-output voltage H-pulse width L-pulse width H-L transition time $(R_{L} = 9.5 \text{ k}\Omega)$ L-H transition time $(C_{L} = 50 \text{ pF})$	V _{q 6Н} V _{q 6L} tтн tтL tтнL tтнL tтLH	14 0 0	14.5 8 8	15 1.5 0.5 1.5	V V μs μs μs μs
Phasen detector output PD					
Load current Sink current Voltage in case of synchronization	I ₁₄ LOAD I ₁₄ SINK V ₁₄		+ 100 - 100 2		μΑ μΑ V
Band selection output					
H-output voltage ($V_{pp} = 15 \text{ V}$) L-output voltage (2 V $\leq V_{pp} \leq 15 \text{ V}$)	I _q 3, 4, 5 н I _q 3, 4, 5 L	0.5	1.2	10 1.7	μA mA

Block diagram



Pin designation

Pin No.	Symbol	Description
1	Q ₂	Quartz
2		Quartz
3	UHF)
4	VHF	Band selection outputs
5	Bd I/III)
6	CL	Clock output
7	CPL	Clock input
8	IFO	Data input
9	1	Ground
10	PLE	Shift register enable input
11	VD	Tuning voltage
12	LOCK IND	Lock indication output
13	V _{S2}	Supply voltage phase detector
14	PD	Phase detector voltage
15	F	Inverted input
16	F	Input
17	open	
18	V _{S1}	Supply voltage





Truth table

Input "IFO" Bit		Output			Meaning	
2 ¹³	214	2 ¹⁵	Bd I/III	VHF	UHF	
Н	н	L	н	н	L	"UHF"
Н	L	н	н	L	н	"Bd I/VHF"
L	L	н	L	L	н	"Bd III/VHF"
L	н	н	L	н	н	"Bd III/VHF"

In the case of positive logic, the "IFO"-bits $2^0 \dots 2^{12}$ are the complement of the dual code from divider ratio N.

Pulse diagram

or



Pulse diagram



SDA 2003

MOS circuit

In the frame of the frequency synthesis tuning system SDA 200, the SDA 2003 8-bit microcomputer takes over the control functions necessary for operation. In case of program or channel selection, the microcomputer has the job to route the relevant frequency information to the programmable divider, or to control the tuning memory, respectively. Precise frequency information for 100 channel numbers of standard B or standard G, CCIR specification, as well as for several channels not included in these specifications, is stored in the ROM of the SDA 2003.

- Program and channel indication on LEDs or onscreened
- Operation with program selection or channel selection as required
- Clock generation by means of a quartz or external clock from PLL
- +5 V supply voltage

Туре	Ordering code	Package outline
SDA 2003	Q67120-C32	DIP 40

Maximum ratings (all voltages referred to $V_{SS} = 0 V$)

Voltage at every pin referred to ground Total power dissipation Thermal resistance (system-air) Storage temperature range Operating temperature	V P _{tot} R _{th SA} T _{stg} T _{amb}	0.5 to 7 1.5 50 -65 to 150 0 to 70	V W K/W ° C ° C
Range of operation (referred to $V_{SS} = 0 V$)			
Supply voltage range	V _{CC 40} ,	4.75 to 5.25	V
Ambient temperature range	∨DD 26 T _{amb}	0 to 70	°c

Characteristics (referred to $V_{SS} = 0$ V)

		min	typ	max	
Current consumption			65	135	mA
L-input voltage (except pin 2, 3)	Vil	-0.5		0.8	V
H-input voltage (except pin 2, 3, 4)	ViH	2		Vcc	V
H-input voltage (except pin 2, 4)	ViH	3		Vcc	V
L-output voltage (except pin 12 to 19) $I_1 = 2.0 \text{ mA}$	V _{qL}			0.45	V
L-output voltage (\bar{pin} 3, 8, 9, 10, 21, 37, 38) $I_1 = 1.6 \text{ mA}$	V _{qL}			0.45	V
H-output voltage (\overline{pin} 12 to 19) $I_{\rm H} = 100 \mu {\rm A}$	V _{q H}	2.4			V
H-output voltage (pin 3, 8, 9, 10, 21, 37, 38) $I_{\rm H} = 50 \mu {\rm A}$	V _{q H}	2.4			V
Input leakage current (pin 6, 7, 39) $V_{SS} \leq V_{IN} \leq V_{CC}$	IR			±10	μA
Input leakage current (pin 1) $V_{CC} \ge V_{IN} \ge V_{CS} + 0.45V$	I _R			-10	μA
Clock frequency	fci	3.4	4	4.6	MHz
Input signal duration (pin 27 to 32) $f_{CL} = 4 \text{ MHz}$	t _{BED}	40			ms
Input signal duration for $\overline{\text{STOP}}$ (35) $f_{\text{CL}} = 4 \text{ MHz}$	t _{STOP}	270			ms
Delay between \overline{ONOFF} (23) and \overline{DLE} (6) $f_{CL} = 4 \text{ MHz}$	t _d	-30		+ 30	ms
Permissible delay of the STOP signal referred to the end of the output to the PLL for correct	t _{STOP} SL			180	ms
breaking-off the station search.					
Muting at station search	^t MUTE 1		90		ms
Muting at program changing	4MUTE 2 <i>t</i> MUTE 1 <i>t</i> MUTE 2		90 30		ms ms

Description of functions

1. Servicing functions in case of front-end control for universal programming (ESPEC)

The specification (ESPEC) makes servicing by IR remote control of every function pertinent to TV set operation feasible. This means that in addition to the so far provided instructions for program selection, analog functions, quick tone, normal positioning, and standby, now also direct channel selection, fine tuning, memorizing, and station search start can be remote controlled.

1.1 Front-end control

The input KMODE differentiates between both the modes of operation: "program selection" and "channel selection" in case of externally interfaced program memory.

1.2 Program selection (30 programs 0 to 29)

The input KMODE has to be on high level (open). Provided an $H \rightarrow L$ edge at the "Prg +" or "Prg -" inputs, the program number is incremented or decremented by 1, respectively.

1.3 Channel selection

Apply low level to input KMODE, the channel number is then permanently displayed. With the inputs "Prg +" and "Prg -" (which now mean "channel tens" and "channel units") the channel counter can be readjusted in tens or units steps (ring counter in forward direction). This does not include carry from the units to the tens digit.

1.4 Station search

After having applied the low level to the KMODE input, the channel No. is displayed. The station search starts with the input "SLS". On the instruction "station search start" the IC keeps switching the channel No. in an interval of approximately 250 ms; after the channel No. 99, the SDA 2003 restarts with the No. \emptyset

The station search is either discontinued by the leading edge of the stop signal, generated by the TV set after a transmitter suitable for reception has been found, or when KMODE of the front-end control has been switched on to program, or when the channel tens or units button has been actuated.

If station search has been stopped by a stop signal it doesn't run any longer even if the stop signal redisappears

Stop = Low

During station search a "High" signal which can be used to block the remote control is provided at the output 19 (SL).

1.5 Fine tuning

As compared to mask-programmed tuning, the tuning range can be changed via the fine tuning buttons "FT +" and "FT -" by +3.875 to -4 MHz. The tuning runs automatically with about 4 steps/sec. into the selected direction up to the stop as long as one of the buttons has been pressed. When the upper or lower "channel limits" are reached the channel indication starts to blink in intervals of 0.5 sec. During tuning, channel indication remains unaffected.

1.6 Storing of a tuning information

A found tuning can be stored on the indicated program number. The store button has to be pressed once, the display remains unaffected.

1.7 Muting circuit

The output "mute" is switched on "high" approximately 100 ms prior to an output of the tuning information up to approximately 20 ms after that.

During station search or when the stop signal is not available, the output "mute" is also switched on "high".


Storing of TV transmitters into program memories

SDA 2003

2. Remote control

2.1 Direct channel selection

If the button KAN on the remote control unit is pressed, the device is switched over from program to channel selection mode. Thereby, the actual channel No. is on-screened or indicated on the display, independent of the position of the front-end control mode switch.

If there is no further operation, the SDA 2003 switches back to program selection after 8 sec., whereby channel indication also disappears (front-end control mode switch on program). If program selection is again wanted prior to the course of 8 sec. only an external instruction e.g. analog instruction, quick tone etc., or command "IN" has to be issued.

The same effect is obtained by actuating the front-end control mode switch. In channel mode the first digit instruction is interpreted as tens digit input and indicated on the display. At the units digit the symbol "—" (segment g) lights up, designating a still incomplete input. The input stand-by position available for 8 sec. for the units digit restarts with every instruction; hence the 8 sec. counter only starts after releasing the button. If again the operation is not continued within the 8 sec. time, the device switched back to the standard mode of operation (P-selection, channel indication dependent on the front-end control mode switch). After input of the second digit instruction, an according information is output to the PLL. The changeover P-selection, channel indication is again performed after 8 sec. (henceforth called 8 sec-mode).

With the aid of the store button (remote and front-end control), switching back to P selection is possible. This way, programming via remote control is easily to be done. After switching-on the device is in P-selection mode.

Example

Program setting via remote control

Function	Button
Input program number Changeover to channel mode Input tens digit Input units digit (possibly channel correction) (cossibly fine tuning)	1-, 2- 09 "channel selection" 09 09
Storage Next program number etc.	"STORE" 1-, 2- 0 9

2.2 Fine tuning

Fine tuning via remote control operates as via front-end control. By means of shortly pressing ($\tau < appr. 250$ msec.) a step is performed into the appropriate direction. In case of continuous actuation, fine-tuning steps are performed in intervals of appr. 250 ms.

Overflow in both directions is signalled in case of on-screened channel indication by blinking. If there was no channel indication prior to the overflow, no blinking takes place during the overflow.

2.3 End-of instruction processing

At every program selection and channel selection instructions, at station search start and fine tuning, the "end instruction" is made up 8 sec. after the last repeat instruction, i.e. the pertinent flag is activated.

All external instructions also activate the end-of-instruction flag.

The end instruction signals unambiguously releasing and repressing of a remote-control button, which has to be reliably recognized for digit instructions, station search, quick tone, etc.

2.4 STORE

By means of the instruction "STORE" (as in case of front-end control), the actual channel number and fine tuning information is filed under the actual program number in the non volatile memory. The program selection initializing goes out, the valid program number is indicated. Channel indication depends on the mode switch of the front-end control; if this one is on program, the previously on-screened channel number is blanked. There is a simultaneous changeover to P-selection mode. During station search, STORE is blocked.

2.5 Program plus/minus

If the device is in P-selection mode, the program number will be incremented or decremented with the aid of the instructions P + /P - .

2.6 Channel tens/units plus

If the device is switched over with the instruction KMODE or if the mode switch of the front-end control is on channel, the instructions P+/P- will act on channel selection. With Z+(P-) the channel number modulo 100 is incremented by 10 (tens digit +1). With E+(P+) the channel number modulo 10 is incremented by 1 (units digit +1) whereby no overflow takes place.

2.7 Station search

Compared to front-end control, station search is also possible if the mode switch of the front-end control is in position "standard". During station search the channel number is indicated (8 sec. mode).

Station search start is edge triggered, i.e. station search stops after a transmitter has been found, even if the station search button is still pressed. Station search can only be restarted when the button was released in the meantime. Station search start by remote control additionally provides a changeover to channel selection mode (8 sec. mode) as well as display of the channel number. Station search can be stopped with all instructions except STORE (and station search). In case of digit instructions, the stop begins with channel selection (8 sec.). External instructions, e.g. volume or ON cause back spacing to P channel mode.

3. Reduced operation (RESPEC)

At front-end control, reduced operation provides the same functions as described under SPEC. In case of remote control the possibilities such as STORE, channel selection (CHAN), fine tuning (FT \pm), and program stepping P+/- are renounced. The hence no longer needed program parts can be made inoperative by external pin programming (RESPEC pin 22 = "H").

Table 1

RESPEC (22)	BOS (36)	Function	Remote control
L	н	Extended spec. operation without program storage	Only channel selection SL, FT+/–, KZ, KE
L	L	Extended spec. operation with program storage	Direct channel selection and program selection KMODE, SL, $FT+/-$, Store, $P+/-$
Н	н	Reduced spec. operation without program storage	Channel selection (only digits)
Н	L	Reduced spec. operation with progr. storage	Only program selection (1-, 2-, digits)

In the case of BOS = H, channel selection is dropped.

4. Operation without storage (channel selection, only)

The device is operated without the external non-volatile program memory (BOS, pin 36 = "H"). The selection of the transmitter is done via direct channel input with digit instructions. If it is switched on with the instruction "ON" PLL will be loaded with the previous channel. In the power-on-reset, standby mode is set. If a digit instruction is used for switching-on, the tens digit and a horizontal bar appear (segment "g") on the units digit, whereas the PLL is loaded with the previous word (= channel number at which there was the changeover to stand-by). Further operation is again subject to 8 sec-mode.

If the mains switch is used for switching on, channel 01 is read in.

5. Status-dependent functions

5.1 Applying the supply voltage

The device is brought into the standby state by means of applying the supply voltage.

The input ONOFF is ignored up to the end of this procedure, the status "Standby" is assumed.

5.2. Status Standby

The status Standby is controlled through the remote control receiver IC via the ONOFF input.

Level High = Standby Level Low = ON

Indication: Retrace blanking is provided for channel indication at the transition into standby mode. Only the right-hand digit of program indication shows a dash (central segment of the 7 segment display). The remote control instructions are only performed if prior to the start the input ONOFF was on low level for at least 30 msec or goes to low within 30 msec after the end of the instruction. The program tens digit instructions 1- or 2- are also accepted during the Standby status. The display then shows 1- or 2-. If an external instruction arrives or if the program selection is not finished within about 8 sec. whereby the ONOFF input changes to low, the display goes back to Standby and program preparation is erased. The front end operating inputs are blocked during the Standby status.

If the device is operated without received transmitter (Stop, pin 35 = "H") and no operate instruction is input, Standby is switched automatically after 5 minutes.

6. Organization of output information

The SDA 2003 IC serially outputs the information to the PLL circuit SDA 2002 and the display decoder SDA 2004 for indication of the program. No. and channel No. The data is shifted via the IFO line which is in common to all external devices. Assignment of the information to the connected circuits is done via 3 clock channels (clock channel: CKA, clock-PLL: CPLL; clock program: CPR). Thus, it is possible to distribute the indications to any location without changing the display device SDA 2004 or the on-screen device SDA 2105; see table 2. The channel No. is on-screened on the screen and the program No. on an LED display, or in a VCR device program No. and channel No. on one LED display.

The order of the IFO blocks is arbitrary. Intervals between any bits are permitted. Data transfer should preferably be done with the HL edge of the clock.

Table 2

Display combinations with the SDA 2004 display decoder driver and the SDA 2105 onscreen device.

SDA 2004		SDA 2105				
CHANNEL	PROGRAM	CHANNEL	PROGRAM			
x	_	_	Х			
	х	x				
x	Х	_	_			
		x	X			

7. Program AV

Program 0 is indicated as AV (AU) and pin 37 is thereby switched to "H".

Pin designation

Pin No.	Mnemonic	Function
1	NVM ³)	Serial data input for the connection of the nonvolatile memory (NVM)
2	OSC IN	Input for external clock generation (4 MHz)
3	OSC OUT	Oscillator output, if the internal oscillator is used
4	RESET	Reset input: active "low"
5	SS	Not connected
6	DLE ⁴)	Clock input for remote control inquiring
7	EA	Connected to ground
8	RD	Not connected
9	PSEN	Not connected
10	WR	Not connected
11	ALE	Not connected
12	IFO ³)	Common serial data output for PLL IC, LED display device, onscreen device, and nonvolatile memory
13	EX/REC ²)	Control output (inverted) for the nonvolatile memory (SDA 2006)
14	CNVM ³)	Clock output (inverted) for the nonvolatile memory
15	ENB	Common enable output for PLL, LED display, and onscreen device
16	CPR ³)	Clock output for program indication (LED display device SDA 2004)
17	CKA ³)	Clock output for channel indication (onscreen device SDA 2105)
18	CPLL ³)	Clock output for PLL IC SDA 2002
19	SL	Active "High" status output being active during station search
20	V _{SS}	Operating ground (OV)
21	STBY	Active "Low" pulse output An appr. 4 msec long pulse appears if during the ON state the stop input is non active (high) for about 5 minutes and no operation is performed during this period. The signal is used for initializing the transition from ON to Standby.
22	RESPEC	Wiring according to table 2
23	ONOFF ⁴)	Active "Low" message input for initializing the transition Standby — ON and ON — Standby
24	WC²)	Message input from the nonvolatile memory (write complete). As long as WC is on "H", data handling with the memory is blocked.

Pin designation (cont'd)

Pin No.	Mnemonic	Function					
25	PROG	Not connected					
26	V _{DD}	Must be connecte	ed to V _{CC}				
27	SEARCH	A negative pulse a 25 msec (appr.) th (ØØ follows after S Station search is f input, at the PROC positive pulse at t instruction.	at this input starts station he channel No. is increme 99) finished either by a negat $\frac{G}{G} + / K_1$ input, at the PRO he KMODE input as well a	search. Every nted ive pulse at the STOP $G - /K_{10}$ input or by a as by a remote control			
28	STORE	A negative pulse a actual adjustment indicated program	at this input initializes the t (channel No. + fine tunin n No. in the nonvolatile m	storage process. The ng) is filed under the emory.			
29	FT-	Via the active "low" inputs, fine tuning is performed.					
30	FT+	(step 125 kHz) in the selected direction up to the stop, as long as one of the selected signals is active. Starting from the pre-pro- grammed value, the tuning can be adjusted throughout the range between $+3.875$ and -4 MHz.					
31	PROG + /K ₁ ⁵)	Setting inputs sensitive to negative pulses.					
32	PROG-/K ₁₀	The function depends on the statuts of the inputs $\overline{\text{KMODE}}$ and $\overline{\text{SET CK}}$					
			$\overline{PROG + /K_1}$	PROG-/K ₁₀			
		KMODE "H" SET CK "H" (Program)	Set program No. is incremented by 1 $(29+1\rightarrow 0!)$	Set program No. is decremented by 1 $(\emptyset - 1 \rightarrow 29!)$			
		$\label{eq:kinetic} \begin{array}{ c c c c }\hline \hline KMODE ``L" & Set channel No. \\ \hline SET CK & is incremented by 1. \\ ``H'' & No carry to the \\ tens digit results. \\ (39+1 \rightarrow 30) & No influence on the \\ units digit of the \\ channel No. \\ (96+10 \rightarrow 06) & \end{array}$					
			Station search is stoppe	ed			
		SET CK "L"	no effect	no effect			

Pin designation (cont'd)

Pin No.	Mnemonic	Function
33	SET CK	Input is active "low". The inputs $\overline{PROG - /K_{10}}$ and $\overline{PROG + /K_1}$ are blocked such that the connected buttons can be used for setting the clock. Channel indication is blanked. Station search is blocked.
34	K MODE ')	Channel mode input is active "low". The channel indication appears, the function of the inputs $\overline{PROG} - /K_{10}$ and $\overline{PROG} + /K_1$ is changed and station search enabled.
35	STOP	Active "low" message input to stop the station search and to reset the internal 5-min-timer.
36	BOS	Wiring according to table 1
37	ĀV	Active "low" status output, which is active at the set program ØØ. (time constant changeover for VCR)
38	MUTE	Active "high" status output. Appr. 90 msec prior to the output of a tuning information and up to appr. 30 msec thereafter as well as during station search the output is active.
39	DATA ⁴) ⁵)	Serial data input for remote control of SDA 2007 IR receiver.
40	V _{CC}	+5 V power supply

Notes

1) 30 msec debouncing

2) For details refer to description of the nonvolatile memory

3) For data format refer to description of the individual peripherals

4) Remote control instructions are only processed if the input ONOFF was on "low" for at least 30 msec prior to the start or goes to "low" within 30 msec after the end of the instruction.

5) Program ØØ is indicated as AU.

Pin configuration, top view



Pulse diagrams



ROM occupation

f _{video ca}	_{rrrier} /MHz	Band selection IFO output	UHF VHF BD I	Channel designation	Indicated number
46.25 Australia		HLH		AU0	01
48.25		HLH		K ₂	02
55.25	BDI	HLH		K ₃	03
62.25		HLH		K4	04
175.25)		LLH		κ ₅	05
182.25		LLH		κ ₆	06
189.25		LLH		K ₇	07
196.25		LLH		K ₈	08
203.25		LLH		K ₉	09
210.25		LLH		κ ₁₀	10
217.25		LLH		K ₁₁	11
224.25 J		LLH		K ₁₂	12
53.75 _ໄ	1	HLH		A	13
62.25		HLH		В	14
82.25		HLH		С	15
175.25	Ital abannala	LLH		D	16
183.75		LLH		E	17
192.25		LLH		F	18
201.25		LLH		G	19
210.25		L L H		Н	20
471.25		HHL		K ₂₁	21
479.25		HHL		K ₂₂	22
487.25		HHL		K ₂₃	23
495.25		HHL		K ₂₄	24
503.25		HHL		K ₂₅	25
511.25		HHL		K ₂₆	26
519.25		HHL		K ₂₇	27
527.25		HHL		K ₂₈	28
535.25		HHL		K ₂₉	29
543.25		HHL		K ₃₀	30
551.25		HHL		K ₃₁	31
559.25		HHL		K ₃₂	32
567.25		HHL		K ₃₃	33
575.25		HHL		K ₃₄	34
583.25		HHL		K ₃₅	35
591.25		HHL		κ ₃₆	36
599.25		HHL		K ₃₇	37
607.25		HHL		K ₃₈	38
615.25		HHL		K ₃₉	39
623.25		HHL		K ₄₀	40
631.25		HHL		K ₄₁	41
639.25		HHL		K42	42
647.25		HHL		K43	43
655.25		HHL		K ₄₄	44
663.25		HHL		K ₄₅	45
671.25		HHL		K ₄₆	46
679.25		HHL		K47	47
687.25		HHL		K ₄₈	48
695.25		HHL		K ₄₉	49
703.25 J		HHL		K ₅₀	50

ROM occupation (cont'd)

T11.25 719.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 735.25 737.25 74.41 75.51 75.75 77.75 78.75 79.	f _{video carrier} /MHz		Band selection UHF IFO output BD I		Channel designation	Indicated number
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	711.25)	HHL HHL		K ₅₁ K ₅₂	51 52
735.25 HHL K54 54 732.25 HHL K55 55 751.25 HHL K56 56 752.5 HHL K58 58 775.25 HHL K58 59 775.25 HHL K58 59 781.25 HHL K60 60 791.25 HHL K61 61 799.25 HHL K62 62 877.25 HHL K63 63 791.25 HHL K64 64 823.25 HHL K66 66 839.25 HHL K66 66 839.25 HHL K68 68 852.25 HHL K68 68 852.25 HHL K69 69 871.25 HHL K68 68 872.5 HHL S21 75 871.25 HHL S21 75 872.5 HL S21 75 872.5 HL <	/2/.25		HHL		K53	53
A3.2b HHL K55 5b 751.25 HHL K56 56 752.5 HHL K57 57 767.25 HHL K59 59 787.25 HHL K59 59 787.25 HHL K59 59 787.25 HHL K60 60 799.25 HHL K61 61 799.25 HHL K62 62 807.25 HHL K64 64 823.25 HHL K64 64 823.25 HHL K66 66 831.25 HHL K67 67 847.25 HHL K67 67 847.25 HHL K68 68 852.25 HHL K69 69 87.25 HHL K67 67 87.25 HL S21 74 $76 90.25 HLH S23 76 89.25 HL S23 78 89.25 HL$	/35.25		HHL		K54	54
751.25 H H L K 56 56 759.25 H H L K 577 57 775.25 H H L K 59 59 783.26 H H L K 60 60 781.25 H H L K 60 60 781.25 H H L K 60 60 781.25 H H L K 60 61 799.25 H H L K 62 62 807.25 H H L K 66 66 812.25 H H L K 66 66 831.25 H H L K 66 66 831.25 H H L K 68 68 855.25 H H L K 68 68 855.25 H H L ex 70 871.25 H H L ex 71 872.25 H H L ex 73 862.25 H H L ex 73 87.25 H H L ex 73 87.25 H H L S2 75 83.25 H H H S2 76 97.26 H L H <td>/43.25</td> <td>•</td> <td>HHL</td> <td></td> <td>K 55</td> <td>55</td>	/43.25	•	HHL		K 55	55
739.25 H H L K_{57} 57 775.25 H H L K_{58} 58 775.25 H H L K_{50} 59 783.25 H H L K_{60} 60 799.25 H H L K_{60} 61 799.25 H H L K_{61} 61 799.25 H H L K_{62} 62 815.25 H H L K_{66} 66 839.25 H H L K_{66} 66 839.25 H H L K_{68} 68 839.25 H H L K_{68} 68 839.25 H H L ex 71 87.25 H H L ex 71 87.25 H H L ex 72 87.25 H H L ex 72 87.25 H H L ex 71 87.25 H L H 521 76 90.25 H L H 523 76 91.25 H L H 525 78 <t< td=""><td>751.25</td><td></td><td>ТННГ</td><td></td><td>K 56</td><td>56</td></t<>	751.25		ТННГ		K 56	56
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	/59.25		HHL		K 57	5/
7/5.25 BD IV/V H H L Kg0 60 781.25 BD IV/V H H L Kg0 60 799.25 H H L Kg0 62 799.25 H H L Kg2 62 799.25 H H L Kg3 63 815.25 H H L Kg6 66 823.25 H H L Kg6 66 839.25 H H L Kg6 66 839.25 H H L Kg6 68 847.25 H H L Kg8 68 855.25 H H L ex 71 879.25 H H L ex 71 879.25 H H L ex 73 87.25 H H L ex 73 87.25 H L H S21 74 76.25 H L H S23 76 90.25 H L H S23 76 92.25 H L H S23 76 92.25 H L H S1 81 112.26 L L H S3 83 <t< td=""><td>767.25</td><td></td><td>ННГ</td><td></td><td>K 58</td><td>58</td></t<>	767.25		ННГ		K 58	58
783.25 BD IV/V H H L K ₆₀ 60 799.25 H H L K ₆₁ 61 799.25 H H L K ₆₂ 62 807.25 H H L K ₆₃ 63 815.25 H H L K ₆₆ 66 833.25 H H L K ₆₆ 66 831.25 H H L K ₆₆ 66 837.25 H H L K ₆₆ 68 847.25 H H L K ₆₈ 68 855.25 H H L ex 70 847.25 H H L ex 71 879.25 H H L ex 72 871.25 H H L ex 73 879.25 H H L ex 73 879.25 H L H S21 74 69.25 H L H S22 75 83.25 H L H S23 76 90.25 H L H S25 78 912.5 H L H S2 79 93.25 H L H S1 81 112.25	775.25		HHL		K 59	59
791.25 H H L K ₆₁ 61 799.25 H H L K ₆₂ 62 807.25 H H L K ₆₃ 63 815.25 H H L K ₆₆ 66 831.25 H H L K ₆₆ 66 839.25 H H L K ₆₆ 66 839.25 H H L K ₆₇ 67 847.25 H H L K ₆₇ 67 855.25 H H L ex 71 879.25 H H L ex 71 879.25 H H L ex 72 871.25 H H L ex 72 87.25 H H L ex 73 87.25 H L H S21 74 76.25 H L H S22 75 83.25 H L H S24 77 97.25 H L H S2 78 90.25 H L H S1 81 112.25 H L H S2 78 119.25 L L H S3 83 12.25 L L H	783.25	}· BD IV/V	HHL		K ₆₀	60
799.25 H H L K ₆₂ 62 807.25 H H L K ₆₃ 63 815.25 H H L K ₆₄ 64 823.25 H H L K ₆₆ 66 831.25 H H L K ₆₆ 66 831.25 H H L K ₆₇ 67 847.25 H H L K ₆₇ 67 847.25 H H L ex 70 817.25 H H L ex 71 871.25 H H L ex 73 871.25 H L H S23 76 90.25 H L H S23 76 91.25 H L H S25 78 92.25 H L H S23 76 93.25 H L H S1 81 112.25 L L H S2 82 112.25 L L HS	791.25		HHL		K ₆₁	61
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	799.25		HHL		K ₆₂	62
815.25 H H L K ₆₄ 64 823.25 H H L K ₆₆ 65 831.25 H H L K ₆₆ 66 839.25 H H L K ₆₆ 68 839.25 H H L K ₆₆ 68 847.25 H H L K ₆₉ 69 863.25 H H L ex 70 871.25 H H L ex 71 879.25 H H L ex 73 879.25 H H L ex 73 87.25 H L H S21 74 76.25 H L H S22 75 83.26 H L H S23 76 90.25 H L H S24 77 91.25 H L H S2 78 92.25 H L H S1 81 112.25 H L H S2 78 91.25 H L H S1 81 112.25 H L H S1 84 113.25 L L H S3 83 124.25 L L H	807.25		H H L		K ₆₃	63
823.25 HHL K66 66 831.25 HHL K66 66 839.25 HHL K67 67 847.25 HHL K69 69 847.25 HHL K69 69 852.5 HHL ex 70 871.25 HHL ex 71 872.5 HHL ex 73 872.5 HLH ex 73 872.5 HLH S21 74 872.5 HLH S22 75 83.25 HLH S23 76 90.25 HLH S24 77 97.25 HLH S25 78 90.25 HLH S24 77 93.25 HLH S1 81 112.25 HLH S1 81 112.25 HLH S1 83 112.25 LLH S3 83 114.25 LLH S6 86 147.25 LLH S10	815.25		HHL		K ₆₄	64
831.25 H H L K ₆₆ 66 839.25 H H L K ₆₆ 67 847.25 H H L K ₆₈ 68 855.25 H H L ex 70 847.25 H H L ex 71 832.5 H H L ex 71 832.5 H H L ex 72 837.25 H H L ex 73 867.25 H L H S21 74 76.25 H L H S22 75 832.5 H L H S23 76 90.25 H L H S24 77 90.25 H L H S24 77 93.25 H L H S24 77 93.25 H L H S1 81 112.25 H L H S2 82 119.25 L L H S3 83 126.25 L L H S6 86 140.25 L L H S6 86 141.25 L L H S10 90 142.25 L L H S10	823.25		HHL		K ₆₅	65
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	831.25		HHL		K ₆₆	66
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	839.25		HHL		Κ ₆₇	67
855.25 H H L K_{69} 69 832.25 H H L ex 70 871.25 H H L ex 71 879.25 H H L ex 72 877.25 H H L ex 72 87.25 H L H S_{21} 74 76.25 H L H S_{22} 75 83.25 H L H S_{23} 76 90.25 H L H S_{24} 77 97.25 H L H S_{25} 78 91.25 H L H S_{25} 78 92.25 H L H S_{13} 81 105.25 H L H S_{13} 81 112.25 H L H S_{2} 82 119.25 L L H S_{3} 83 126.25 L L H S_{3} 83 124.25 L L H S_{9} 89 140.25 L L H S_{1} 90 124.25 L L H S_{1} 91	847.25		HHL		κ ₆₈	68
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	855.25)	HHL		K ₆₉	69
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	863.25)	HHL		ex	70
879.25 H H L ex 72 887.25 H H L ex 73 69.25 H L H S_{21} 74 76.25 H L H S_{22} 75 83.25 H L H S_{23} 76 90.25 H L H S_{24} 77 97.25 H L H S_{24} 77 97.25 H L H OIR channel 2 79 93.25 H L H OIR channel 5 80 105.25 H L H S_1 81 112.25 H L H S_2 82 119.25 L L H S_3 83 126.25 L L H S_4 84 133.25 Cable channels L L H S_6 86 147.25 L L H S_6 86 88 161.25 L L H $S9$ 89 89 163.25 L L H $S11$ 91 231.25 L L H 92 231.25 L L H $S13$ 93	871.25		HHL		ex	71
887.25 H H L ex 73 69.25 H L H S_{21} 74 76.25 H L H S_{22} 75 83.25 H L H S_{23} 76 90.25 H L H S_{23} 76 90.25 H L H S_{24} 77 97.25 H L H S_{24} 77 93.25 H L H OIR channel 2 79 93.25 H L H $S1$ 81 112.25 H L H $S1$ 81 112.25 L L H S_3 83 112.25 L L H S_4 84 133.25 Cable channels L L H S_6 86 147.25 L L H $S6$ 88 88 168.25 L L H $S11$ 90 231.25 L L H $S13$ 93 168.25 L L H $S11$ 91 238.25 L L H $S13$ 93 231.25 L L H $S13$ 93 252.25	879.25		HHL		ex	72
69.25 $H \sqcup H$ S_{21} 74 76.25 $H \sqcup H$ S_{22} 75 83.25 $H \sqcup H$ S_{23} 76 90.25 $H \sqcup H$ S_{24} 77 97.25 $H \sqcup H$ S_{24} 77 97.25 $H \sqcup H$ S_{25} 78 97.25 $H \sqcup H$ S_{25} 78 92.5 $H \sqcup H$ S_{24} 77 93.25 $H \sqcup H$ OIR channel 2 79 93.25 $H \sqcup H$ S_{10} 81 112.25 $H \sqcup H$ S_1 81 112.25 $L \sqcup H$ S_2 82 119.25 $L \sqcup H$ S_4 84 133.25 Cable channels $L \sqcup H$ S_5 85 140.25 $L \sqcup H$ S_6 86 147.25 $L \sqcup H$ S_1 90 147.25 $L \sqcup H$ S_1 91 123.25 $L \sqcup H$ S_{11} 91 231.25 $L \sqcup $	887.25		HHL		ex	73
76.25 H L H S_{22} 75 83.25 H L H S_{23} 76 90.25 H L H S_{24} 77 97.25 H L H S_{25} 78 59.25 H L HOIR channel 2 79 93.25 H L HOIR channel 5 80 105.25 H L HS1 81 112.26 H L H S_2 82 119.25 L L H S_3 83 126.25 L L H S_5 85 140.25 L L H S_6 86 147.25 L L H S_6 86 147.25 L L H S_9 89 168.25 L L H S_{11} 91 238.25 L L H S_{12} 92 245.25 L L H S_{13} 93 252.25 L L H S_{14} 94 259.25 L L H S_{16} 96 273.25 L L H S_{16} 96 273.25 L L H S_{19} 99 287.25 L	69.25		HLH		S ₂₁	74
83.25 $H \sqcup H$ S_{23}^{-23} 76 90.25 $H \sqcup H$ S_{24} 77 97.25 $H \sqcup H$ S_{25} 78 59.25 $H \sqcup H$ OIR channel 2 79 93.25 $H \sqcup H$ OIR channel 5 80 105.25 $H \sqcup H$ $S1$ 81 112.25 $H \sqcup H$ S_2 82 112.25 $L \sqcup H$ S_2 82 112.25 $L \sqcup H$ S_3 83 126.25 $L \sqcup H$ S_4 84 113.25 $Cable channels$ $L \sqcup H$ S_5 85 140.25 $L \sqcup H$ S_6 86 147.25 $L \sqcup H$ S_7 87 147.25 $L \sqcup H$ S_{10} 90 231.25 $L \sqcup H$ S_{10} 90 231.25 $L \sqcup H$ S_{13} 93 245.25 $L \sqcup H$ S_{14} 94 259.25 $L \sqcup H$ S_{16} 96 273.25	76.25		HLH		S ₂₂	75
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	83.25		HLH		S 23	76
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	90.25		HLH		S ₂₄	77
59.25 HLH OIR channel 2 79 93.25 HLH OIR channel 5 80 105.25 HLH S1 81 112.25 HLH S2 82 119.25 LLH S3 83 126.25 LLH S4 84 133.25 Cable channels LLH S5 85 140.25 LLH S6 86 147.25 LLH S7 87 154.25 LLH S9 89 161.25 LLH S10 90 231.25 LLH S11 91 238.25 LLH S13 93 252.25 LLH S14 94 259.25 LLH S16 95 266.25 LLH S16 96 273.25 LLH S18 98 260.25 LLH S18 98 261.25 LLH S18 98 262.25 LLH S18 98 263.25 LLH	97.25		HLH		S 25	78
93.25 HLH OIR channel 5 80 105.25 HLH S1 81 112.25 HLH S2 82 119.25 LLH S3 83 126.25 LLH S4 84 133.25 Cable channels LLH S6 86 140.25 LLH S6 86 86 147.25 LLH S6 88 88 161.25 LLH S9 89 89 168.25 LLH S10 90 231.25 LLH S11 91 238.25 LLH S13 93 252.25 LLH S13 93 252.25 LLH S14 94 259.25 LLH S16 96 273.25 LLH S16 96 273.25 LLH S18 98 260.25 LLH S18 98 273.25 LLH S18 98 287.25 LLH S19 99	59.25		HLH		OIR channel 2	79
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	93.25		HLH		OIR channel 5	80
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	105.25		НГН		S1	81
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	112.25		НГН		S ₂	82
122.25L <l< th="">HS484133.25Cable channelsL<l< td="">HS585140.25LLHS686147.25LLHS787154.25LLHS989161.25LLHS989168.25LLHS1090231.25LLHS1191238.26LLHS1393245.25LLHS1393252.25LLHS1696273.25LLHS1696273.25LLHS1898287.25LLHS1898287.25LLHS1999294.25LLHS1999294.25LLHS1999</l<></l<>	119.25		LLH		S ₂	83
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	126.25		LLH		S ₄	84
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	133.25	Cable channels	Іссн		S	85
147.25L L HS787 154.25 L L HS888 161.25 L L HS989 168.25 L L HS1090 231.25 L L HS1191 238.25 L L HS1292 245.25 L L HS1393 252.25 L L HS1494 259.25 L L HS1595 266.25 L L HS1696 273.25 L L HS1797 280.25 L L HS1898 287.25 L L HS1999 294.25 L L HS1999 294.25 L L HS1999	140.25	[LLH		Se	86
154.25 L L H S_8 88 161.25 L L H S_9 89 168.25 L L H S_{10} 90 231.25 L L H S_{11} 91 238.25 L L H S_{12} 92 245.25 L L H S_{13} 93 252.25 L L H S_{14} 94 259.25 L L H S_{16} 96 273.25 L L H S_{16} 96 273.25 L L H S_{18} 98 287.25 L L H S_{18} 98 287.25 L L H S_{19} 99 294.25 L L H S_{20} 00	147.25		іссн		S7	87
161.25 L L H S_9 89 168.25 L L H S_{10} 90 231.25 L L H S_{11} 91 238.25 L L H S_{12} 92 245.25 L L H S_{13} 93 252.25 L L H S_{14} 94 259.25 L L H S_{16} 96 273.25 L L H S_{16} 96 273.25 L L H S_{17} 97 280.25 L L H S_{18} 98 287.25 L L H S_{19} 99 294.25 L L H S_{20} 00	154.25		LLH		S	88
168.25 $L L H$ S_{10} 90 231.25 $L L H$ S_{11} 91 238.25 $L L H$ S_{12} 92 245.25 $L L H$ S_{13} 93 252.25 $L L H$ S_{14} 94 259.25 $L L H$ S_{15} 95 266.25 $L L H$ S_{16} 96 273.25 $L L H$ S_{16} 96 273.25 $L L H$ S_{18} 98 287.25 $L L H$ S_{19} 99 294.25 $L L H$ S_{20} 00	161.25		LLH		S	89
231.25 L L H S11 91 238.25 L L H S12 92 245.25 L L H S13 93 252.25 L L H S14 94 259.25 L L H S15 95 266.25 L L H S16 96 273.25 L L H S17 97 280.25 L L H S18 98 287.25 L L H S19 99 294.25 L L H S20 00	168.25		LLH		S ₁₀	90
238.25 L L H S12 92 245.25 L L H S13 93 252.25 L L H S14 94 259.25 L L H S15 95 266.25 L L H S16 96 273.25 L L H S17 97 280.25 L L H S18 98 287.25 L L H S19 99 294.25 L L H S20 00	231 25		III H		S11	91
245.25 L L H S13 93 252.25 L L H S14 94 259.25 L L H S15 95 266.25 L L H S16 96 273.25 L L H S17 97 280.25 L L H S18 98 287.25 L L H S19 99 294.25 L L H S19 99	238 25		III H		S ₁₂	92
252.25 L L H S14 94 259.25 L L H S15 95 266.25 L L H S16 96 273.25 L L H S17 97 280.25 L L H S18 98 287.25 L L H S19 99 294.25 L L H S20 00	245 25		III H		S12	93
259.25 L L H S 15 95 266.25 L L H S 16 96 273.25 L L H S 17 97 280.25 L L H S 18 98 287.25 L L H S 19 99 294.25 L L H S 20 00	252 25		1114		S14	94
266.25 L L H S 16 96 273.25 L L H S 17 97 280.25 L L H S 18 98 287.25 L L H S 19 99 294.25 L L H S 20 00	259 25				S15	95
273.25 L L H S16 90 280.25 L L H S17 97 287.25 L L H S18 98 287.25 L L H S19 99 294.25 L L H S20 00	266 25	ľ			S10	96
280.25 L L H S17 97 287.25 L L H S18 98 294.25 L L H S20 00	273.25				S17	97
287.25 LLH S19 99 294.25 LLH S20 00	273.23				Sto	98
201.25 H S ₂₀ 00	200.20				518	99
	207.20				See	00

LED Display Driver

SDA 2004

Bipolar circuit

In the frequency synthesis system SDA 200, the SDA 2004 provides decoding of the serially offered BCD code and drives in multiplex operation a 4 digit LED 7-segment display for program and channel number indication.

- Serially read-in BCD code
- Enable input
- 2- or 4-digit operation, as required

Туре	Ordering code	Package outline
SDA 2004	Q67000-Y501	DIP 18

Maximum ratings

Supply voltage	Vs	8.5	V
Supply current	IS	400	mA
Input voltage (pins 7, 8, 9, 10)	Vi	5.5	V
H-output current	I _{a H}	- 60	mA
(pins 11, 12, 13, 15, 16, 17, 18)	4		
L-output current (pins 2, 3, 4, 5)	I _{a L}	380	mA
Thermal resistance (system-air)	R _{th SA}	80	K/W
Junction temperature	T _i	150	°C
Storage temperature range	T _{stg}	│ —40 to 125	°C
Range of operation			
Supply voltage range	Vs	4.5 to 8.0	V
Ambient temperature range	τ_{amb}	0 to 70	°C

		min	typ	max	
Internal current consumption (without load) $(V_{S} = 7.15 \text{ V})$	IS		20	31	mA
Load resistance	R	95			Ω
$(\text{LED: } V_{\text{F}} = 1.6 \text{ V})$	T_			200	
$(V_{0} - 7.15 \text{ V})$	IS			360	mA
Upper threshold voltage	Ve	1	13	16	v
(pins 7, 8, 9, 10)	•Su	l '	1.0	1.0	•
Lower threshold voltage	Vei	0.5	0.7	1	v
(pins 7, 8, 9, 10)	51				
Hysteresis (pins 7, 8, 9, 10)	$v_{\rm H}$		0.6		V
H-output voltage	V _{qH}	1		6.5	V
(pins 11, 12, 13, 15, 16, 17, 18)					
$(V_{\rm S} = 7.15 \rm V, I_{\rm q H} = -40 \rm mA)$					
H-output voltage	V _{q Н}	5.1			V
(pins 11, 12, 13, 15, 16, 17, 18)					
$(V_{\rm S} = 6.45 \text{ V}, I_{\rm q H} = -40 \text{ mA})$	17		0.0	0.0	
L-output voltage (pins 2, 3, 4, 5) $(1/2 - 6.45)(1/2 - 290 - 200)$	ν _q L		0.0	0.8	v
$V_S = 0.45 V, I_q L = 200 \text{ mA}$	<i>L</i>			0	
$(V_{11} - 50)$	⁴ iH			0	μΑ
$\left(v_{\rm H} - 5.0 v\right)$	<i>I</i> .,			_10	
$(V_{c} = 7.15 \text{ V} V_{c1} = 0.4 \text{ V})$	41 L			-+0	μη
H-output current	Iau			-48*	mA
(pins 11, 12, 13, 15, 16, 17, 18)	^ЧП				
$(V_{\rm S} = 7.15 \rm V)$					
H-output current (pins 2, 3, 4, 5)	I _{a H}			50	μA
$(V_{\rm S} = 7.15 \rm V)$	911				(`
L-output current (pins 2, 3, 4, 5)	I _{q L}			336	mA
$(V_{\rm S} = 7.15 \rm V)$					
Switching times					
ownering times		i .			
H-pulse width (level = $2 V$)	<i>t</i> wн 8, 10	0.5	0.1		μs
L-pulse width (level = 0.6 V)	^t WL 8, 10	3	1.5		μs
Set-up time	t _{S 9}	0	0.4		μs
Hold time	t _{H9}	3	1.5		μs
Hold time	¹ S7	2	-0.3		μs
H-pulse width (level $-2V$)	4H 7	70	50		μs
$I_{\text{-pulse width}}$ (level = 0.6 V)	4WH /	3	16		μs us
H-pulse width (pins 2 3 4 5)			4.5		ms
4-digit operation	• vv n			(
L-pulse width (pins 2, 3, 4, 5)	t\v/I		1.5		ms
4-digit operation					
Set-up time (pins 2, 3, 4, 5)	ts	0	e e	2	μs
H-pulse width	tWH 2.3	1	3		ms
2-digit operation					
L-pulse width	<i>t</i> WL 2, 3]	3		ms
2-digit operation					
Set-up time	ts 2, 3	0	[2	μs

Characteristics (V_S = 6.8 V, T_{amb} = 25 °C, unless otherwise specified)

*) 48 mA $m \triangleq$ 12 mA integral value at 4 digit operation or 24 mA at 2 digit operation, respectively

Truth table

Dat LSI	taD B	. M	SB*	Display	Segment driver (active H)		a				
					Ľ.,						9
L	L	L	L	0	н	н	н	н	н	н	L
Н	L	L	L	1	L	н	н	L	L	L	L
L	н	L	L	2	н	н	L	н	н	L	н
н	н	L	L	3	н	н	н	н	L	L	н
L	L	н	L	4	L	н	н	L	L	Н	н
н	L	н	L	5	н	L	н	н	L	н	н
L	н	Н	L	6	н	L	н	Н	Н	Н	н
н	н	н	L	7	н	н	н	L	L	L	L
L	L	L	н	8	н	н	н	н	н	н	н
Н	L	L	Н	9	н	н	н	н	L	Н	н
L	н	L	Н	dark	L	L	L	L	L	L	L
н	н	L	Н	dark	L	L	L	L	L	L	L
L	L	н	н	U	L	н	н	н	н	н	L
н	L	н	Н	A	н	н	н	L	н	н	н
L	н	н	н	_	L	L	L	L	L	L	н
н	н	Н	н	dark	L	L	L	L	L	L	L

* LSB = least significant bit MSB = most significant bit

Segment designation



Pin designation

Pin No.	Symbol	Description
1	L	Ground
2	DI	Output for digit 1
3	$\overline{DI_2}$	Output for digit 2
4	$\overline{DI_3}$	Output for digit 3
5	$\overline{DI_4}$	Output for digit 4
6	4DI	Input for digit switching operation (4- or 2-digit operation, respectively)
7	E	Input for enable
8	T ₁₂	Input for clock (digit 1 and 2)
9	D	Input for data
10	T ₃₄	Input for clock (digit 3 and 4)
11	g	Output for segment g
12	f	Output for segment f
13	е	Output for segment e
14	$V_{\rm S}$	Supply voltage
15	d	Output for segment d
16	c	Output for segment c
17	b	Output for segment b
18	а	Output for segment a

Block diagram





Remark: The information at first shifted to D is displayed at digit 2; digit 1, digit 4, and digit 3 follow. At every digit, LSB has to be shifted first.

Timing diagram

4 digit operation



234



Timing diagram: Set-up and hold times

Application circuit 4-digit operation



At 2-digit operation ($\overline{\text{DI}}_1$ and $\overline{\text{DI}}_2$),4 DI is grounded

Bipolar circuit

The SDA 2014 LED display driver that permits cascade connection decodes a serially offered BCD code and drives in multiplex operation 2 or 4 digits, as required. An output with serial data output permits cascade connection of the display drivers for more than 4 digits (6, 8, 10, etc.).

- Serially read-in BCD code
- Enable input
- Any number of ICs permitted for cascade connection
- 2- or 4-digit operation, as required

Туре	Ordering code	Package outline
SDA 2014	Q67000-Y538	DIP 18

Maximum ratings

Supply voltage	Vs	8.5	V
Supply current	Is	400	mA
Input voltage (pins 7, 8, 9)	Vi	5.5	V
Output voltage (pin 10)	V _{aH}	8.5	V
H-output current (pins 11, 12, 13, 15, 16, 17, 18)	IαH	-60	mA
L-output current (pins 2, 3, 4, 5)	I _a L	380	mA
Thermal resistance (system-air)	R _{th SA}	80	K/W
Junction temperature	Ti	150	°C
Storage temperature range	T _{stg}	-65 to 150	°C
Range of operation			
Supply voltage range	Vs	4.5 to 8	V
Ambient temperature range	$ au_{amb}$	0 to 70	°C

Characteristics (V_S = 5.0 V, T_{amb} = 25 °C, unless otherwise specified)

		min	typ	max	
Internal current consumption (without load)	Is		20	31	mA
$(V_{\rm S} = 8V)$				000	
Current consumption ($V_S = 8 V$)	IS			380	MA
Upper threshold voltage (pins 7, 8, 9)	VSu		1.3		V
Lower threshold voltage (pins 7, 8, 9)	Vsi		0.7		V
Hysteresis (pins 7, 8, 9)		1	0.6		V
H-output voltage (pins 11, 12, 13, 15, 16, 17, 18)	V _{q H}			7.35	V
$(V_{\rm S} = 8 {\rm V}, I_{\rm q H} = -40 {\rm mA})$					
H-output voltage (pins 11, 12, 13, 15, 16, 17, 18)	V _{a H}	3.2			V
$(V_{\rm S} = 4.5 \rm V, I_{\alpha \rm H} = -40 \rm mA)$	•				
L-output voltage (pins 2, 3, 4, 5)	Val		0.6	0.8	V
$(V_{\rm S} = 4.5 {\rm V}, I_{\rm ol} = 280 {\rm mA})$	4-				
H-input current (pins 7, 8, 9)	Iін			8	μA
$(V_i = 5 V)$					1
L-input current (pins 6, 7, 8, 9)	In			-50	μA
$(V_{\rm S} = 8 {\rm V}, V_{\rm H} = 0.4 {\rm V})$					l.
H-output current	In H			-48*	mA
(pins 11 12 13 15 16 17 18)	-411				
$(V_{c} = 8V)$					
$H_{-output}$ current (pins 2 3 4 5)	I II			50	
$(V_{0} - 8V)$	4 d H			00	μ.,
$(v_{S} = 0v)$	1.			336	mΔ
$(V_{0} - 8V)$	rd ∟			000	
(VS = VV)	V	$V_{0} = 2$	$V_0 = 1.5$	$V_{0}=1$	V
	₹qH	VS-2	VS-1.5	VS-1	1
$(-I_{q}H = 200 \mu\text{A})$	1Z			0.4	V
	₽qL			0.4	v
$(I_{qL} = 3 \text{ mA}, V_{S} = 4.5 \text{ V})$	7	00		50	
Short-circuit output current (pin 10)	1 _q	-20		0 - 50	mA
(V _S = 8 V, max. duration: 1 sec)				1	1

^{* 48} mA \triangleq 12 mA integral value at 4 digit operation or 24 mA at 2 digit operation, respectively

Switching times

		min	typ	max	
H-pulse width (level = 2 V)	twh 8	0.5	0.1		μs
L-pulse width (level $= 0.6 \text{ V}$)	twl 8	3	1.5		μs
Hold time	t _{H 8}	0.3	0		μs
Set-up time	tsg	0	-0.4		μs
Hold time	t _{H9}	3	1.5		μs
Set-up time	ts7	0	-0.3		μs
Hold time	t _{H7}	3			μs
H-pulse width (level $= 2 V$)	twh 7	70	50		μs
L-pulse width (level $= 0.6 \text{ V}$)	twL7	3	1.6		μs
H-pulse width (pins 2, 3, 4, 5)	t _{WH}		4.5		ms
4-digit operation					
L-pulse width (pins 2, 3, 4, 5)	twL		1.5		ms
4-digit operation					
Set-up time (pins 2, 3, 4, 5)	ts	0		2	μs
H-pulse width	twH 2.3		3		ms
2 digit operation					
L-pulse width	tWL 2.3		3		ms
2 digit operation					
Set-up time	t _{S 2.3}	0		2	μs

Truth table

Da LS	taD B	. M	SB*	Display	Se (ac	gme tive	ent c H)	lrive	er			
					а	b	с	d	е	f	g	
L	L	L	L	0	н	н	н	н	н	Н	L	
н	L	L	L	1	L	н	Н	L	L	L	L	
L	н	L	L	2	н	н	L	н	н	L	Н	
н	н	L	L	3	H	н	н	н	L	L	Н	
L	L	н	L	4	L	н	н	L	L	н	н	
н	L	н	L	5	н	L	н	н	L	н	н	
L	н	н	L	6	н	L	н	н	н	н	Н	
н	н	н	L	7	H	н	н	L	L	L	L	
L	L	L	н	8	н	н	н	н	н	н	н	
н	L	L	Н	9	H	н	Н	н	L	н	н	
L	н	L	Н	dark	L	L	L	L	L	L	L	
н	н	L	н	dark	L	L	L	L	L	L	L	
L	L	н	н	dark	L	L	L	L	L	L	L	
н	L	н	н	dark	L	L	L	L	L	L	L	
L	н	н	н	dark	L	L	L	L	L	L	L	
н	н	н	Н	dark	L	L	L	L	L	L	L	

Segment designation

f g b

* LSB = least significant bit MSB = most significant bit

Block diagram





Memory contents and display at 2-digit operation

Remark: The information at first shifted to D is displayed at digit 4; digit 3, digit 2, and digit 1 follow. At every digit, MSB has to be shifted first.

Timing diagram



4 digit operation

Timing diagram: Set-up and hold times



Application circuit: 4-digit operation



At 2-digit operation ($\overline{\mathrm{DI}}_1$ and $\overline{\mathrm{DI}}_2$), 4 DI is grounded

242

Application circuit

Example: Cascade connection to 6 digits



243

MOS circuit

The SDA 2105 IC is intended to display the channel number and the program number on the screen of TV receivers. The digits can be displayed at the top right, at the bottom right, and at the bottom left; the digits are 21 frame lines in height.

- 4-bit character set
- 3 fixed onscreen locations
- Onscreen locations can be driven and selected separately
- 5-digit onscreen location permits display of time or frequency

Туре	Ordering code	Package outline
SDA 2105	Q 67000-Y 645	DIP 18

Maximum ratings (all voltages referred to $V_{SS} = 0$ V)

Supply voltage	V _{DD}	-0.3 to 12	V
Input voltages	Vi	-0.3 to 12	V
Total power dissipation	P _{tot}	850	mW
Thermal resistance (sytem — air)	R _{th SA}	70	K/W
Storage temperature range	T _{sta}	-25 to 125	°C
Range of operation (referred to $V_{SS} = 0$ V) Supply voltage range Ambient temperature range	$V_{\rm DD}$ $T_{\rm amb}$	9 to 11 0 to 70	v °c

Characteristics (all voltages referred to $V_{SS} = 0 \text{ V}$)

		min	typ	max	1
Supply current at $V_{DD} = 11 \text{ V}$	I ₁₈			70	mA
Schmitt Trigger inputs LIM, FIM					
H-input voltage L-input voltage Input capacitance Input resistance Line frequency Field frequency LH/HL transition time	Vi H 14, 17 Vi L 14, 17 Ci 14, 17 Ri 14, 17 fLIM 17 fFIM 14 tT	5 0 1 15.5 45	15.625 50	11 0.8 10 15.7 52 5	V V pF MΩ kHz Hz μs
Inputs DATA, CL ₁ , ENA ₁ , CL ₂ , ENA ₂ , CL ₃	, ENA 3				
H-input voltage L-input voltage Input capacitance Input resistance Overlap time Follow-up time LH/HL transition time H pulse width L pulse width	V _i H410 V _i L410 C _i 410 R _i 410 t _D 1 t _D 2 t _T t _{WH} t _{WL}	2.4 0 1 2 2 0 5 5 5		11 0.8 10 5	V V pF MΩ μs μs μs μs μs
Onscreen output EB ₁ (open drain output)					
L-output voltage at $I_{L 13} = 3 \text{ mA}$ H-leakage current at $V_{q H} = 11 \text{ V}$	V _{q L 13} I _{H 13}	0		3 10	V μΑ

Circuit description

The IC is used to display the channel number, the program number, and the reception frequency on the screen of a TV set. Two display locations of two digits each and one display location of five digits are available (refer to figure "Allocation").

The character set (4 bits/character) comprises the digits 0 to 9, A, V, -, :,. (refer to figure "Outline of the signs").

The information for a display location is transferred via three lines:

DATA (common to all three display locations)

ENA (Enable, a special line for every display location)

CL (Clock = read-in clock, a special line for every display location)

During switching of the supply voltage, the ENA line must be on low lewel in order to ensure a correct reset of the input registers. As long as a display location is not used, the pertinent ENA terminal must directly be connected to the pin V_{SS} .

The sequence of the information input is from LSB of the right sign to MSB of the left sign (refer to figure "Data input"). The information in the read-in register does not alter provided that either the ENA line or the CL line remains on low level.

During the read-in of new data (ENA = high) the previous data is displayed and as soon as ENA moves to low again, the new data is displayed.

The IC includes an internal oscillator for the dot frequency. The oscillator frequency is automatically regulated according to the line frequency conditions such that independent of production deviations a fixed display raster is obtained. A capacitor should be connected to the terminals $I_{\rm OUT}$ (pin 16) and $I_{\rm IN}$ (pin 15) in order to provide functioning of the regulation.

An N channel open-drain transistor is used as onscreen output EBA. In the case of onscreening, the transistor is switched on and moves the level towards low.

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	Vss		18	Vpp	
2	PRIO	(f. test, not connected)	17	LIM	Line synch, pulse
3	PRS	(f. test, apply to V_{SS})	16	IOUT	Integrator
4	ENA ₃	Enable bottom left	15	IIN	Integrator
5	CL3	Clock bottom left	14	FIM	Field synch pulse
6	DATA	Data	13	EBA	Onscreen output
7.	CL1	Clock bottom right	12	n.c.	
8	ENA ₁	Enable bottom right	11	n.c.	
9	ENA ₂	Enable top right	10	CL ₂	Clock top right

Pin designation

Input signals ENA₁, ENA₂, ENA₃, CL₁, CL₂, CL₃, DATA

Timing diagram



Data transfer with DATA



Arrows = Instants of evaluation

Data channel proc.				Display
MSB LSB				
L	L	L	L	0
L	L	L	н	1
L	L	н	L	2
L	L	Н	н	3
L	н	L	L	4
L	н	L	н	5
L	н	н	L	6
L	н	н	н	7
н	L	L	L	8
н	L	L	н	9
Н	L	н	L	:
н	L	н	н	
Н	н	L	L	V
н	н	L	н	A
Н	н	н	L	-
н	н	н	н	blank





t₃ = approx. 5.7 μs t₁ = approx. 40 μs t_L = approx. 2.8 μs

249

Block diagram



512-Bit Nonvolatile EAROM

MOS circuit

General features

- Nonvolatile memory of electrical, word-organized reprogrammability, in n channel floating gate technology
- 512-bit storage capacity (32 words of 16 bits, each)
- Serial word address, chip select, and instruction input via an 8-bit or 12-bit control word (switchable by means of external components)
- Erase and write duration determined with the aid of chip-internal control
- Signal outputs with open-drain stages active signal inputs and outputs can be inverted by terminal wiring
- Number of reprogrammings > 10⁴
- Unlimited number of read-out procedures without refresh
- Min. 10 years storage time

Туре	Ordering code	Package outline
SDA 2006	Q67100-Q264	DIP 18

Maximum ratings

Supply voltage	$V_{DD 2-1}$	22	V
Supply voltage	V _{PI 18-1}	22	V
Supply voltage	V _{PP 3-1}	41	V
Input voltage	V _{i-17}	16	V
Total power dissipation	P _{tot}	400	mW
Thermal resistance (system – air)	R _{th SA}	90	K/W
Storage temperatur range	$ au_{stg}$	-40 to 125	°C
Range of operation (referred to $V_{SS} = 0$ V	()		
Supply voltage range		11 to 16	V
Ambient temperature range	T_{amb}	0 to 70	°C
Static characteristics (all voltages referred to $V_{SS} = 0 V$)

		min	typ	max	
Supply current Substrate bias		4	10	20	mA
Substrate current	- ABR 1	1		Ŭ	`
Substrate current, average current	— IBB 1*		0.5	2	mA
Substrate current, peak pulse current	/BB 1 n*			10	mA
Programming voltage	Vpp 2*		33	35	V
Programming current, quiescent current	IPP 3		0.1		mA
Programming current, average current	IPP 3a		2	5	mA
Programming current, peak pulse current	IPP 3n		5	10	mA
Write voltage	VPI 18*		15	16	V
Write current, quiescent current	I _{PI 18}		0.1		mA
Write current, average current	IPI 18 a		5	20	mA
Write current, peak pulse current	I 180	1	15	50	mA
Inputs					
D:	VI 0 12 16	0	1	105	lv
$\Phi/\overline{\Phi}$	VU 0 12,10	4		Vpp	v
REC/REC	IU 0 12 16	1.		10	II.A
$(V_{\rm H} = V_{\rm DD})$	-110, 12, 10				
STWL					
$(-I_1 = 100 \mu\text{A}, \text{ pull-up resistors})$	VI 4 15 9 11 10	0		0.5	V
INV	VHA 15 9 11 10	4		VDD	V
CS ₃	IH 4 15 9 11 10			10	μA
CS ₁ , CS ₂	114,10,0,11,10				[''
(with a control word of 12 bits only;	IH 4 15 9 11 10			10	μA
$V_{\rm H} = V_{\rm DD}$	11 4, 10, 0, 11, 10				1.
$(V_{\rm H} = 0 V; V_{\rm H} = V_{\rm DD})$	II 4 15 9 11 10			300	μA
RES	$V_{1.6}$	0		0.5	lv l
	VHR	4		VDD	V
$(V_1 = 0 V)$	$-I_1$			200	μA
$(V_{\rm H} = V_{\rm DD})$	I _H	1	1	200	μ Α
Outputs					
D _q / D _A , L/L	V _{L 14, 13}		1	0.5	V
$(I_{L} = 1 \text{ mA}; \text{ open-drain stages})$		1			
$(V_{\rm H} = V_{\rm DD})$	I _{H 14,13}			10	μA

^{*} only necessary during programming

Dynamic characteristics

		min	typ	max	
Data bus					
$\Phi-Clock$	t _H	5			μs
INV on low	$t_{\rm L}$	10	[μs
$\Phi-Clock$	$t_{\rm H}^-$	10			μs
INV on high	tL	5			μs
	tv	5			μs
	ts		l	2	μs
Signal edge distance INV on low or high	t _R	5			μs
Programming duration ($V_{PH} = 33 \text{ V}, V_{PI} = 15 \text{ V}$)	tprog		0.1	1	s
Programming frequency	fprog	1		1	Hz

INV on low



Signal edge distance



Circuit description

Data transfer

Data transfer with the SDA 2006 is performed serially via a 5-line bus, consisting of:

Data input D_i Data output D_q/D_q Data input signal REC/REC (receive data) Clock input $\Phi/\overline{\Phi}$ Programming output signal \overline{L}/L (load)

The active input or output levels, respectively, may be inverted via the input INV. They are switchable, as a group, in order to facilitate adaptation to different external circuits.

Terminal	Potential		Remark
INV	low (V _{SS})	high (<i>V_{DD}</i>)	
D _i /D _g REC/REC ⊈/Œ T/L	D _i = D _q high high low	$D_i = \overline{D_q}$ low low high	During data input Active shift pulse In the case of reprogramming

Chip control

The control information is input via data input D_i in the form of a control word, the length of which may be set via input STWL:

Terminal STWL	low	high (open or V _{DD})
Control word length	8 bits	12 bits

The control words contain information on word address, chip address, and instruction, and have the following formats (A_0 as LSB at first):

8-bit control word	$A_0 A_1 A_2 A_3 A_4 B_1 B_2 C_3$				
12-bit control word	$A_0 A_1 A_2 A_3 B_0 B_1 B_2 B_3 A_4 C_1 C_2 C_3$				
with A_0 A_4 B_0 B_3 C_1 C_3	Word address bits Instruction bits Chip select bits				

Instruction coding

	12-bit c	ontrol word		
B ₀	B ₁	B ₂	B ₃	Instruction
low low low	high Iow Iow	high high Iow	high high high	Read out, D ₉ as LSB Read out, D ₁ as LSB Programming
	8-bit co	ntrol word		

Chip select

An instruction is only decoded in a memory, if the information of the chip select bits matches that of the chip select inputs.

Chip select — Terminal		Chip select — Bit		
	$\begin{array}{c} CS_1 \longleftarrow C_1 \\ CS_2 \longleftarrow C_2 \end{array}$	12-bit control word		
8-bit control word	CS ₃ ←→C ₃			

CS₁ and CS₂ remain unconnected in the case of the 8-bit control word.

Read-out (figure 1a and 1b)

Prior to the read operation of the memory the 8-bit or 12-bit control word must be serially clocked into the data input D. 8 or 12 clock pulses, respectively, at the input $\Phi/\overline{\Phi}$ are necessary for the input of the control word. During the input, the REC/REC input is active (active high for low at INV, active low for high at INV).

The information input is closed by means of the trailing edge of the REC/REC signal and at chip select the read-out instruction is decoded. In this way, also the data output D_i/\overline{D}_g becomes low-ohmic.

With the aid of a further clock pulse S, the read-out operation is initialized. The data is shifted with the trailing edge of further clock pulses. The LSB arrives at the data output with the first of these pulses. During the read-out operation via the control word either the first data bit D_1 or the ninth data bit D_9 can be chosen as LSB. The read-out operation can be discontinued after any number of shift pulses. Thus, every stored 16-bit data word can also be read split into two 8-bit data words.

Reprogramming (figure 2a and 2b)

Prior to programming, the 16-bit data word (D₁ as LSB, first), then the 8-bit or 12-bit control word at the data input D₁ must be clocked in by means of the active REC/REC signal. It is the trailing edge of the REC/REC signal which decodes the programming instruction at chip select. The reprogramming operation, however, only starts with the trailing edge of a further clock pulse and is recorded to the memory controller via the \overline{L}/L signal.

The duration $t_{\rm prog}$ of reprogramming is determined by chip-internal control. Independent of the external operating voltages $V_{\rm PH}$ and $V_{\rm PI}$ the erase and the write operation are only finished after every memory has reached the desired state. During rewriting, the memory cannot be influenced externally, because the input REC/REC, Φ/Φ and D_i remain blocked. Premature termination of the operation can only be caused by zero level at the input RES.

Reset function

A low level voltage at the input $\overline{\text{RES}}$ moves the memory into the reset status. A voltage divider is internally connected to the input. It reliably finishes the reset status for $V_{\text{DD}} > 11 \text{ V}$.

Voltage supply

The SDA 2006 includes four brought out voltage inputs V_{PP} , V_{PI} , V_{DD} , V_{BB} with respect to V_{SS} (ground). Normally, V_{DD} and V_{PI} are externally interconnected. The voltages V_{PH} and V_{PI} are only required during the programming operation. During read out or in the quiescent state, they may also be open or grounded. The values of these voltages are only of influence on the duration, but not on the reliability of the nonvolatile storage operation. Figure 3 shows an appropriate circuit configuration as tuning memory in TV sets.



Inverted level (input INV on high or open)



Non-inverted level (input INV on low)



Figure 1b

Figures 1a and 1b Read operation (only the pertinent active levels are indicated)



Inverted level (input INV on high or open)



Non-inverted level (input INV on low)



Figure 2b

Figures 2a and 2b Programming operation (only the pertinent active levels are indicated)

Pin designation

Pin No.	Symbol	Function
1	V _{BB}	Substrate bias
2	$V_{\rm DD}$	Supply voltage
3	V _{PP}	Programming voltage
4	STWL	Control word length 12 or 8 bits (input)
		(12 bits for high or open)
5		Remains open
6	RES	Reset input
7		Remains open
8	Di	Data input
9	CS ₃	Chip select input (8-bit or 12-bit control word)
10	CS ₂	Chip select input (12-bit control word)
11		Chip select input (12-bit control word)
12	$\Phi/\overline{\Phi}$	Clock input *
13	Γ/L	Programming signal output (load)*
14	D_{a}/\overline{D}_{a}	Data output*
15	INV	Signal inverting (input)
16	REC/REC	Data input control input (receive) *
17	V _{SS}	Ground
18	V _{Pl}	Write voltage

^{*)} First polarity for INV on low; second polarity for INV on high.

Figure 3: SDA 2006 as tuning memory in TV sets



MOS circuit

The SDA 2007 IC is a further development of the SAB 3209 and SAB 4209 ICs. Like these it utilizes the proven biphase code for IR transmission. The SDA 2007 can be applied with the SAB 3210 as well as with the SDA 2008 as IR instruction generator. This IC is particularly intended for operation with the tuning system SDA 200. It does not contain a program memory which is now included in the channel processor SDA 2003.

- 2 combined serial interfaces with common data line for information transfer
- Microprocessor suitable serial interface
- Front-end control for volume storage, standby and keyboard changeover
- 2 T F-F spare outputs
- Switchable startbit

Туре	Ordering code	Package outline
SDA 2007	Q 67100-Y504	DIP 18

Maximum ratings (all voltages referred to $V_{DD} = 0 V$)

Supply voltage range Input voltage Power dissipation, each output Total power dissipation	V _{SS} V _i P _q P _{tot}	0 to 18 0 to V _{SS} 100 500	V V mW
Range of operation (referred to $V_{DD} = 0 \text{ V}$)	/ stg	- 55 to 125	1°C
Supply voltage range Ambient temperature range	$V_{ m SS} \ au_{ m amb}$	11 to 16 0 to 70	v °c

Characteristics (all voltages referred to $V_{DD} = 0 \text{ V}$)

		min	typ	max	
Supply current ($V_{\rm SS1} = 16$ V)	I ₁		10	20	mA
Input CLCK					
Clock frequency Coupling capacitor	f _{CL 2} C _C	20 10	62.5	70	kHz nF
Inputs VPM, STBT					
H input voltage L input voltage	V _і н 14, 16 V _і L 14, 16	V _{SS} -1 0		V _{SS} V _{SS} —7	V V
Input RSIG					
H input voltage L input voltage L pulse width Input resistance	Vi H 17 Vi L 17 ^t WL R _{i 17}	V _{SS} -1 0 2 0.2		V _{SS} V _{SS} -3.5	V V μs MΩ
Input ONOFF					
H input voltage (I _{i H 7} <1 mA)	<i>V</i> _{і Н 7}	V _{SS} -1		V _{SS}	V
Outputs TUS ₁ , TUS ₂ , ONOFF, RSV ₁ , RSV ₂					
H output voltage (Test circuit 1) L output voltage (Test circuit 2)	V _q H 5, 6, 7, 8, 9 V _q L 5, 6, 7, 8, 9	<i>V</i> _{SS} -1.5 0		V _{SS} 0.35	V V
Outputs TE, DLE, DATA					
H output voltage (Test circuit 3) L output voltage (Test circuit 4)	V _q H 3, 4, 15 V _q L 3, 4, 15	V _{SS} -2 0		V _{SS} 0.35	V V
Outputs CONT, COLO, BRIG, VOLU					
H output voltage (Test circuit 3) L output voltage (Test circuit 2)	V _q H 10, 11, 12, 13 V _q L 10, 11, 12, 13	V _{SS} -1.5 0		V _{SS} 0.35	V V

Circuit description

The circuit is used as receiver for IR remote control of TV sets. It includes two combined serial interfaces for universal extensions and is especially suitable for use in connection with the tuning system SDA 200.

1. IR receiver

Pin RSIG

It accepts the IR signal and outputs the received instructions at the serial interface.

The IR signal consists of ac pulses at a frequency of approx. 30 kHz and a duration of approx. 0.5 msec. per pulse group. The instructions are transferred as 7-bit words (1 start bit and 6 information bits) in the biphase code (see timing diagram 1).

Pin STBT

Via the input STBT, the receiver can be changed to a negated start bit (e.g. for separation between TV and broadcasting remote control).

In this context, there is:

 $\begin{array}{l} \text{STBT} = \ \text{H} \rightarrow \text{start bit} = 1 \\ \text{STBT} = \ \text{L} \rightarrow \text{start bit} = 0 \end{array}$

2. Serial interface (I bus)

Pins DATA, DLE, TE

Both the combined serial interfaces utilize the pin DATA via which the actual information (leading bit LB and 6 information bits) is serially processed. They differ by their different enable signals DLE and TE which may appear at the TUS_1 or TUS_2 output depending on their level and instruction (see also timing diagram of the I bus output):

	TUS₁	TUS₂	DLE output	TE output
TV level	L	L	all instructions in the repeat mode	all instructions in the repeat mode
Text level	н	L		except the instructions 2
Spare level	L	н	DLE = L	and 62, all instructions in single mode (without end instruction)

The output stages are open-drain stages with included load resistances.

3. Analog value memory

Pins VOLU, BRIG, COLO, CONT

The circuit includes 4 memories for the setting of volume, brightness, color saturation, and contrast.

There are approx. 60 stages of analog output voltage adjustment. The adjustment speed corresponds to the repetition frequency of the repeat instructions (approx. 8 Hz). The voltages are output as square-wave voltage at a frequency of approx. 1 kHz, with the duty cycle corresponding to the analog value. The analog voltage is provided in an external lowpass by forming the mean time value.

It is the instruction "normal position" which moves the analog value memory into a maskprogrammable normal position; here these are: $v_{VOLU} = 1/3$, $v_{BRIG} = v_{COLO} = v_{CONT} = 1/2$ with $v = t_{high}/T$; the same normal position is achieved when the supply voltage rises starting from zero.

The standby status keeps all analog memory outputs on low level - the last set analog values remain stored.

Quicktone

The volume output is kept on low level as long as the quicktone flipflop is set. The instruction "quicktone" moves the flipflop into the complementary status.

The flipflop is reset

- by the instruction "volume +"
- by the status "standby"
- by the instruction "normal"
- by the instructions 16 to 25 (digits 0 to 9), however not, if TUS₁ or TUS₂ is set to high level.
- by the instruction "TUS₁" or "TUS₂".

Pin VPM

The input VPM provides front-end operation for the volume storage VOLU. If this pin is applied to high (low) it corresponds to the input of the instruction "volume + (-)".

The adjustment speed of the memory is the same as for operation via the transmitter (approx. 8 Hz).

4. Standby input/output ONOFF

This pin controls the mains via a transistor. The output can be set into both positions from outside.

Low \triangleq on, high \triangleq standby

The preferred position is high. It is set

- when the operating voltage is switched on
- when the instruction 2/"Standby" is given.

With the instructions 5 to 7 and 16 to 25 the status "low/on" is set.

5. Keyboard changeovers

Pin TUS₁ and TUS₂

The outputs are controlled by an alternating flipflop, each. Every pressure on the appropriate button of the transmitter causes a change of the pertinent output into the complementary status. Both outputs can be set from outside into both positions.

The preferred position is low (TV set operation). It is set

- when the supply voltage is switched on,
- when the standby mode exists

If TUS_1 or TUS_2 are on high level, DLE remains on low level. The instructions are then only issued via the serial interface TE/DATA as single instructions¹). Not every instruction is encoded in the receiver (see instruction set).

The status $TUS_2 = H (TUS_1 = H)$ resets $TUS_1 (TUS_2)$ to low.

6. Spare functions

Pins RSV₁ and RSV₂

The outputs are controlled by a T flipflop, each. With every pressure on the relevant button of the transmitter, the output changes to the complementary status. It can also be set from outside into both states.

The preferred position of RSV_1 is high, that of RSV_2 low.

It is set:

- when the operating voltage is switched on
- when the status "Standby" exists
- when the instruction "normal" is output.

The instruction 2/"Standby" results in ONOFF = H; thus, also TUS₁ and TUS₂ are reset to low and single mode is abolished. If TUS₁ or TUS₂ is on high, the first instruction No. 62 "end instruction" is suppressed. All other end instructions following immediately, are, however, output. (In single mode, the further output of an instruction at pin TE is blocked until an end instruction releases the blocking. Further immediately following end instructions are, therefore, again issued).

Oscillator connection



Test circuits



Instruction No.	FED	СВА	Function at $TUS_1 = L, TUS_2 = L$	Function at $TUS_1 = H, TUS_2 = L$	Function at $TUS_1 = L, TUS_2 = H$
0 1 2 3 4 5 6 7	L L L .		Normal Quicktone Standby Spare 1 — TUS 1/On A previous prog. TUS 2/On	Normal Quicktone Standby — TUS 1 TUS 2	 Standby TUS ₁ TUS ₂
8 9 10 11 12 13 14 15	LLH	L L L L L H L H L L H H H L L H L H H H L H H H	Volume + Volume - Brightness + Brightness - Color + Color - Contrast + Contrast -	Volume + Volume - Brightness + Brightness - Color + Color - Contrast + Contrast -	
16 17 18 19 20 21 22 23	LHL	L L L L L H L H L L H H H L L H L H H H L H H H	On On On On On On On		
24 25 26 27 28 29 30 31	LHH	L L L L L H L H L L H H H L L H L H H H L H H H	On On 		
32 33 34 35 36 37 38 39	HLL	L L L L H L L H L H H H H L L H L H H H L H H H	Spare 2 		
40 41 42 43 44 45 46 47	нсн	L L L L H L L H L H L L H L L H L L H H L H H H			

Code table, LB (leading bit) = H

Instruction No.	FED	СВА	Function at $TUS_1 = L, TUS_2 = L$	Function at $TUS_1 = H, TUS_2 = L$	Function at $TUS_1 = L, TUS_2 = H$
48	ннг	LLL		_	_
49		LLH	_	_	
50		LHL	-	_	
51		гнн	_	_	_
52		HLL	-	_	_
53		HLH	_	-	_
54		HHL	_		—
55		ннн		—	-
56	ннн	LLL	_	_	_
57		LLH		_	
58		LHL	_	_	
59	1	LHH	l —	_	
60		HLL	-	_	_
61		HLH	_	_	_
62		HHL	End-instruction	End-instruction	End-instruction
63		ннн	not permitted	not permitted	not permitted

Code table (cont'd), LB (leading bit) = H

Timing diagrams

IR biphase coding

Start bit= 1



I bus output



Pin designation

Pin No.	Symbol	Function	
1	Vss	Supply voltage + pole	
2	CLČK	osc. input	
3	TE	Text enable + clock	
4	DLE	TV enable + clock	
5	TUS₁	Keyboard changeover 1	
6		Keyboard changeover 2	
7	ONOFF	Standby output	
8	RSV ₁	Spare 1	
9	RSV ₂	Spare 2	
10	CONT	Analog memory	
11	COLO	Analog memory	
12	BRIG	Analog memory	
13	VOLU	Analog memory	
14	VPM	Front-end control for VOLU	
15	DATA	Serial interface	
16	STBT	Start bit changeover	
17	RSIG	IR input	
18	$ V_{DD} $	Supply voltage -pole	

Block diagram



Application circuit



MOS circuit

The SDA 2008 IC is a further development of the infrared transmitter IC SAB 3210. It includes a disconnectable 8-stage divider, thus enabling the oscillator to operate up to 500 kHz with a ceramic oscillator instead of an LC circuit.

- · Complete security of the keyboard against operating errors
- Instruction expandability up to 60 instructions is possible by using diodes and additionally by means of a shift button (keyboard changeover)
- Programmable start bit by external voltage
- Wide supply voltage range between 5 V and 16 V
- Low current consumption, typically 3 mA. The battery can be switched off by an external transistor
- With the aid of special contacts, ASC II transmission with 64 instructions is possible
- No external column resistors necessary

Туре	Ordering code	Package outline
SDA 2008	Q67100-Y503	DIP 18

Maximum ratings (all voltages referred to $V_{DD} = 0 \text{ V}$)

Supply voltage	Vss	18	V
Input voltage	Vi	18	V
Power dissipation per output	Po	100	mW
Total power dissipation	Ptot	500	mW
Storage temperature range	T_{sta}	- 55 to 125	°C
	0		

Range of operation (referred to $V_{DD} = 0 \text{ V}$)

Supply voltage range Supply voltage range ¹)	V _{SS 1} V _{SS 1} Touch	5 to 16 5.5 to 16 0 to 70	
Ambient temperature range	$ au_{amb}$	0 to 70	°C

¹) Instruction extension with diodes

Characteristics (all voltages referred to V_{DD})

		min	typ	max	
Supply current	<i>I</i> ₆		3	7	mA
(outputs not connected) Leakage current, total current (outputs $V_{q2, 3, 4, 5, 7, 8}$)	I _{2, 3, 4, 5, 7, 8}			1	μ A
Inputs					
Oscillator input CLCK I					
Operating frequency with prescaler	f ₁₇	160		560	kHz
Operating frequency for external clock with disconnected prescaler	f ₁₇	20	i.	70	kHz
IRA remote control signal output					
H-output voltage (refer to test circuit) Lu = 4 mA: Voo = 6 V	V _{q Н8}	V _{SS} -5			V
H-resistor with respect to V_{SS}	R _{q H8}	200			Ω
ETA switch-on transistor output					
H-output current V _{a7} = V _{SS} -4V	I _{q Η7}	100		10.000	μΑ

Row input 1 to 8 (internal pull-high resistor)

The row inputs are connected to the column outputs when a command shall be sent.

The maximum resistance of the connection is that of a silicon diode junction in forward direction and in series to that a resistance of 100Ω . The minimum resistance is zero.

For command extension 2 rows can be connected with one column output.

ETA input

The ETA input is connected to the battery voltage via the base-emitter diode of the NPN switching transistor.

PPIN program input

The PPIN input is joined with the corresponding column output or with the IRA output – in this case, the resistance IRA to $-V_S$ should be between 33 k Ω and 47 k Ω – via a diode if a special function is required. Combinations are possible.

In this connection the maximum resistance is that of a silicon diode in forward direction and in series to that a resistance of 100 Ω . The minimum resistance is zero.



Description of function

The SDA 2008 IC works as a transmitter for the infrared remote control system IR 60.

The PMOS circuit contains a control output for an NPN transistor which switches off the supply voltage when no button is pressed (i.e. no row is in "LOW" state).

Input, keyboard

The transmitter contains an input matrix of 8 rows and 4 columns. In order to input an instruction, a row must be connected to a column. Thus, the transmitter is switched on and the appropriate instruction is sent. Without further measures it is possible to issue up to 32 instructions. The instruction set can be extended up to 60 either with the aid of additional diodes (for this purpose 2 diodes are required for each 4 additional instructions) or up to 62 instructions with a shift button. In both cases the additional connection (diodes to row 8 or shift button) is necessary prior to the emission of the first instruction — after that the originally allocated instruction is sent independent of the additional connection.

As a fifth matrix column, $-V_S$ can be used to input the instructions 40 to 47 (without external diode connection using only one button, each).

Operating error

The circuit includes a security lock against multi-operation (depression of several buttons simultaneously). An exception is the double operation inside a column with one of the rows 1 to 7 and row 8, since this combination is used in order to extend the instruction set with the aid of diodes. After transmission of the first infrared instruction after the startbit, there is however also security against this double operation.

Start instruction, end instruction

After the switch-on, the instruction No. 62 is issued as start instruction thus indicating to the receiver the start of the instruction transmission.

In case of an operating error, this instruction is given as a consequence of the security lock. If the button or buttons are released then the chosen instruction is maximally sent once more (depending upon the exact instant of release) and then the instruction No. 62 is sent once as stop before the supply voltage is switched off. There is security against changing one instruction to another than the instruction No. 62.

Output

The transmitter encodes the input in bi-phase code (refer to timing diagram). Prior to the 6 information bits, a presignal and a startbit which can be selected via PPIN, are sent. The presignal enables proper control of the preamplifier on the receiver side, whereas the startbit is used for receiver discrimination. Thus it is possible to control a TV set and a radio in one room independently of each other with the same remote control system.

The output signal is carried at 1/16 of the clock frequency ($f_{CLCKI}/16$) and a pulse duty factor of 1:4. With the help of corresponding wiring of the program input PPIN, the carrier can be switched off. Thus any other external carrier can be used.

Instruction interval

The interval between two given instructions (except the start instruction) is approximately 12 times the instruction length (incl. presignal) or 35,536 CLCKI clocks, respectively. This interval can be reduced to 30,976 CLCKI clocks in order to obtain diminished instruction intervals at lower clock frequencies.

Operation at low clock frequency

The prescaler (divide by 8) can be switched off. Thus, operation is possible at a clock frequency of approx. 500 kHz or 62.5 kHz, as required. The prescaler can only be switched off if — at low resistance — the IRA output is not forced to LOW (by means of a base-emitter space), e.g. in the case of wiring for front-end control.

Operation without switching transistor

At operation with a fixed supply voltage (ETA = LOW), the columns a to d are periodically interrogated (H-pulse) in the normal sequence (as if an instruction is emitted) in order to permit an external synchronization.

After the supply voltage has risen from 0 V on, the flow of control is brought into a definite state and starts column addressing. After having recognized a row in the "LOW" state, the flow of control is reset — then the flow corresponds until disconnection to that at battery voltage operation. After the end of the transmission the flow of control continues column addressing, however, without any further output to IRA.

Multi-transmitter operation:

Without great increase in external circuitry it is possible to cascade two SDA 2008 ICs such that these can be multiplexed to give out the instructions. For this purpose it is utilized that the flow of control and the instruction register are reset if the columns a and b are simultaneously on high level.

PPIN connections:

Connect with:	Function	
Column a	Shift into second instruction group (bit $F = "1"$	
Column b Column c	Shortened instruction interval Startbit = "0"	
Column d	No carrier of the IRA signal	
IRA	Bridging the prescaler	

(In the case of combinations of these functions, decoupling with diodes according to figure PPIN circuitry is necessary).

ETA circuit:

eta = V _{DD}	Operation at constant supply voltage. If no row is set to "LOW", IRA is without output, however permanent column addressing.
ETA to base of the voltage commutation transistor	Normal battery operation including disconnection of the supply voltage after the end instruction at open row combination.

Instruction set

No diodes at Z₈ unshifted

Instr. No.	Code FED CBA	Кеу	lns No
0	000 000	1a	32
1	000 001	1b	33
2	000 010	1c	34
3	000 011	1d	35
4	000 100	2a	36
5	000 101	2b	37
6	000 110	2c	38
7	000 111	2d	39
8	001 000	3a	40
9	001 001	3b	41
10	001 010	3c	42
11	001 011	3d	43
12	001 100	4a	44
13	001 101	4b	45
14	001 110	4c	46
15	001 111	4d	47
16	010 000	5a	48
17	010 001	5b	49
18	010 010	5c	50
19	010 011	5d	51
20	010 100	6a	52
21	010 101	6b	53
22	010 110	6c	54
23	010 111	6d	55
24	011 000	7a	56
25	011 001	7b	57
26	011 010	7c	58
27	011 011	7d	59
28	011 100	8a	60
29	011 101	8b	61
30	011 110	8c	62
31	011 111	8d	62

lnstr. No.	Cod FED	e CBA
32	100	000
33	100	001
34	100	010
35	100	011
36	100	100
37	100	101
38	100	110
39	100	111
40	101	000
41	101	001
42	101	010
43	101	011
44	101	100
45	101	101
46	101	110
47	101	111
48	110	000
49	110	001
50	110	010
51	110	011
52	110	100
53	110	101
54	110	110
55	110	111
56	111	000
57	111	001
58	111	010

111 011

111 100

111 101

 $\begin{array}{c} 111 & 110 \\ 111 & 110 \\ 111 & 110 \end{array} end instructions$

shifted

With diodes at Z ₈
unshifted and ←shifted

Instr. No.	Code FED BCA	Key
	100 000	810
32	100 000	01a
34	100 010	810
35	100 011	81d
36	100 100	82a
37	100 101	82b
38	100 110	820
39	100 111	82d
40	101 000	83a
41	101 001	83b
42	101 010	83c
43	101 011	83d
44	101 100	84a
45	101 101	84b
46	101 110	84c
47	101 111	84d
48	110 000	85a
49	110 001	85b
50	110 010	85c
51	110 011	85d
52	110 100	86a
53	110 101	86b
54	110 110	86c
55	110 111	86d
56	111 000	87a
57	111 001	87b
58	111 010	87c
59	111 011	87d

Special group unshifted and ← shifted

Instr. No.	Code FED CBA	Кеу
40	101 000	1L
41	101 001	2L
42	101 010	3L
43	101 011	4L
44	101 100	5L
45	101 101	6L
46	101 110	7L
47	101 111	8L

Instruction interval (prescaler switched on)

Interval	Interval in CLCKI clocks	Interval in msec f _{CLCKI} = 500 kHz	PPIN connected to column b
Normal	65536	approx. 131	
Reduced	30976	approx. 62	x

Definition of the instruction interval



Hints for special functions

	IR remote control TV/radio sets	Front-end operation TV/radio sets	Transmission via AF cable	Remote control for model rail way	Typewriter keyboard	Time programmable remote control	TV games	Light switch remote control
Start bit changeover	x	x	x	x	x	x	x	
Shift into second group	х	x	x	х		х	x	
Diode matrix	x	x	x	x	x	x	x	
Special instruction group	x	x	x	x	x	x	x	
No carrier		x	x		x			
Bridged prescaler		x						
Shortened instruction interval			x	x				
Cascade connection				x			x	
No debounce delay								x
Special connection			x		x	x		

Pin designation

Pin No.	Description
1	$V_{\rm SS}$, + supply voltage
2	Column a
3	Column b
4	Column c
5	Column d
6	$V_{\rm DD}$, -supply voltage
7	ETA (switch-on transistor output)
8	IRA (infrared output)
9	Row 1
10	Row 2
11	Row 3
12	Row 4
13	Row 5
14	Row 6
15	Row 7
16	Row 8
17	CLCKI (oscillator input)
18	PPIN (programming input)

Oscillator connection





2)



Leakage current, total current (test current)

IRA remote control signal output (test circuit)







Exact pulse train of a burst for 1):





Actuating a button (e.g. 1a), $f_{CLCKI} = 500 \text{ kHz}$

Releasing a button (1a), $f_{CLCKI} = 500 \text{ kHz}$



Instruction interval, $f_{CLCKI} = 500 \text{ kHz}$



PPIN at IRA (bridged prescaler) $f_{CLCKI} = 62.5 \text{ kHz}$



PPIN at column b (shortened instruction interval) $f_{CLCKI} = 500 \text{ kHz}$



SB:= Instruction No.62

PPIN connection



^{*)} Disconnection only possible, if IRA is not set to $-V_{\rm S}$ at low impedance.



Extension for 60 instructions with additional diodes

,



Application circuit for front-end control

^{*)} alternative to ceramic oscillator S


$-V_{ m S}$ as fifth matrix column

Application circuit



¹⁾ Shift button

²⁾ Connection for shortened instruction interval

³⁾ Start bit changeover



External connection for cascading of two SDA 2008



Complete spec. operating voltage range

ICs for Special Broadcasting Applications

Tuners IF stage System for the reception of road traffic transmitters (ARI) Voltage synthesis Frequency counters Stereo decoders ICs for cassette and tape recorders

Bipolar circuit

Symmetrical mixer for frequencies up to 200 MHz. It can be driven from an external source or from the built-in oscillator. The input signals are suppressed at the outputs. In addition to the usual mixer applications in receivers, converters, and demodulators for AM and FM, the S 042 can also be used as an electronic polarity switch, multiplier etc.

- Versatile application
- Wide range of supply voltage
- Few external components
- High conversion transconductance
- Low noise figure

Туре	Ordering code	Package outline
S 042 P	Q67000-A335	DIP 14
S 042 E	Q67000-A627	5 J 10 DIN 41873/sim. to TO 100

Maximum ratings

Supply voltage Storage temperature range Junction temperature Thermal resistance (system-air)	S 042 P: S 042 E:	V _S T _{stg} T _j R _{th SA} R _{th SA}	15 40 to 125 150 90 190	∨ °C °C K/₩ K/₩
Range of operation				
Supply voltage range Ambient temperature range		$V_{ m S} \ au_{ m amb}$	4 to 15 —15 to 70	∨ °C

Characteristics ($V_{\rm S}$ = 12 V, $T_{\rm amb}$ = 25° C)

		min	typ	max	
Current consumption	$\frac{1}{10} = I_0 + I_0 + I_0$	14	2 15	29	mA
Output current	$I_2 = I_3$ $I_2 = I_3$	0.36	0.52	0.68	mA
Output current difference	$I_3 - I_2$	-60		60	mA
Supply current	I5	0.7	1.1	1.6	mA
Power gain	G _p	14	16.5	1	dB
$(f_{\rm i} = 100 \text{ MHz}, f_{\rm OSC} = 110.7 \text{ MHz})$	F				
Breakdown voltage	V_2, V_3	25			V
$(I_{2,3} = 10 \text{ mA}; V_{7,8} = 0 \text{ V})$					
Output capacitance	C _{2-M} , C _{3-M}		6		pF
Conversion transconductance $(f = 455 \text{ kHz})$	$S = \frac{I_2}{V_7 - V_8} = \frac{I_3}{V_7 - V_8}$		5		mS
Noise figure	NF		7		dB

All connections mentioned in the index are referred to S 042 P (e.g. I_2)

Test circuit



Connections in parentheses apply to S 042E

Circuit diagram



Connections in parentheses apply to S 042 E

A galvanic connection between pins 7 and 8 and pins 11 and 13 through coupling windings is recommended.

Between pins 10 and 14 (ground) and between pins 12 and 14, one resistance each of at least 200 Ω may be connected to increase the currents and thus the conversion transconductance. Pins 10 and 12 may be connected through any impedance. In case of a direct connection between pins 10 and 12, the resistance from this pin to 14 may be at least 100 Ω . Depending on the layout, a capacitor (10 to 50 pF) may be required between pins 7 and 8 to prevent oscillations in the VHF band.



Power gain versus supply voltage



296

Application circuits

VHF mixer with inductive tuning



Connections in parentheses apply to S 042 E

Mixer for short wave application

in self-oscillating operation



Mixer for remote control receivers without oscillator



Connections in parentheses apply to S042 E

For overtone crystals an adequate inductance is recommended between pins 10 and 12 to avoid oscillations to the fundamental tone.

Differential amplifier with internal neutralization, also suited for use as limiter for frequencies up to 50 MHz, at higher currents up to 100 MHz



Bipolar circuit

S 041 is a symmetrical, six-stage amplifier with symmetrical coincidence demodulator for the amplification, limiting and demodulation of frequency-modulated signals. S 041 is particularly suited for sets where low current consumption is of importance, or where major supply voltage fluctuations occur.

The pin configuration corresponds to the well-known TBA 120. Pin 5 of S 041 P, however, is not connected internally. The S 041 is especially suited for applications in narrow-band FM systems (455 kHz) and in usual FM IF systems (10.7 MHz).

- · Good limiting properties
- Wide voltage range
- Low current consumption
- Few external components

Туре	Ordering code	Package outline		
S 041 P	Q67000-A529	DIP 14		
S 041 E	Q67000-A694	5 J10 DIN 41873/T 0-100		

Maximum ratings

Supply voltage	Vs	15	V
Storage temperature range Junction temperature	Τ _{stg} Τ _i	-40 to 125	°C °C
Thermal resistance (system-air) S 041 P	R _{th SA}	90	K/W
S 041 E	R _{th SA}	190	K/W
Range of operation			
Supply voltage range	Vs	4 to 15	V
Frequency range	f_{i}	0 to 35	MHz
Ambient temperature range	\dot{T}_{amb}	—25 to 85	l°C

		min	typ	max	
Current cunsumption AF output voltage ($f_i = 10.7 \text{ MHz}, \Delta f = \pm 50 \text{ kHz}, V_i = 10 \text{ mV}$)	<u>I</u> S V _{q rms}	4 100	5.4 170	6.8	mA mV
Total harmonic distortion ($f_i = 10.7 \text{ MHz}, \Delta f = \pm 50 \text{ kHz}, V_i = 10 \text{ mV}$)	THD		0.55	1	%
Deviation of AF output voltage ($V_S = 15 V \rightarrow 4 V$, $f_i = 10.7 MHz$, $\Delta f = \pm 50 \text{ kHz}$)	∆Vq		1.5		dB
Input voltage for limiting ($f_{\rm i}=10.7~{\rm MHz}, \Delta f=\pm50~{\rm kHz})$	V _{i lim}		30	60	μV
IF voltage gain ($f_i = 10.7 \text{ MHz}$) IF output voltage for limiting	Gv		68		dB
(each output)	$V_{\rm qpp}$		130		mV
Input impedance $f_i = 10.7 \text{ MHz}$ $f_i = 455 \text{ kHz}$	Z _i Zi		20/2 50/4		kΩ/pF kΩ/pF
Output resistance (pin 8)	Ra	3.5	5	8.5	kΩ
Voltage drop at AF ballast resistance	V_{11-8}^{-1}		1.5		V
AM suppression	a _{AM}		60		dB
$(V_i = 10 \text{ mV}, \Delta f = \pm 50 \text{ kHz}, m = 30\%)$,	,	•	

Characteristics (V_S = 12 V, Q approx. 35, f_{mod} = 1 kHz, T_{amb} = 25 °C)

All connections mentioned in the index are referred to S 041 P (e.g. V_{11})



Test circuit

Connections in parentheses apply to S 041 E



Connections in parentheses apply to S 041 E

S 041 P S 041 E



Data in parentheses for 455 kHz (narrow-band FM) Connections in parentheses apply to S 041 E

Coils	10.7 MHz	455 kHz
L ₁	15 turns/0.15 CuLS	71.5 turns/12 × 0.04 CuLS
L ₂	12 turns/0.25 CuLS	71.5 turns/12 × 0.04 CuLS
Coil set	D 41 – 2165	D 41 – 2393 of Messrs. Vogt







Bipolar circuit

AM receiver circuit for LW, MW, and SW in battery and mains operated radio receivers. It includes an RF prestage with AGC, a balanced mixer, separated oscillator and an IF amplifier with AGC. Because of its internal stabilization, all characteristics are nearly independent of the supply voltage. For use in high quality radio sets the TDA 1046 should be preferred to the TCA 440.

- Separately controllable prestage
- Multiplicative push-pull mixer with separate oscillator
- High large signal capability from 4.5 V supply voltage on
- 100 dB feedback control range in 5 stages
- Direct connection for tuning meter
- Minimum external components

Туре	Ordering code	Package outline
TCA 440 TCA 440 I TCA 440 II	Q67000-A669 Q67000-A669-S2 Q67000-A669-S3	DIP 16

Maximum ratings

Supply voltage	V _S	15	∨
Thermal resistance (system-air)	R _{th SA}	120	K/W
Storage temperature range	T _{stg}	40 to 125	°C
Junction temperature	T _j	150	°C
Range of operation			
Supply voltage range	V _S	4.5 to 15	v
Ambient temperature range	T _{amb}	- 15 to 80	°c

Characteristics ($V_{\rm S}$ = 9 V; $T_{\rm amb}$ = 25 °C; $f_{\rm iRF}$ = 600 kHz; $f_{\rm mod}$ = 1 kHz)

Total current consumption at	$V_{\rm S} = 4.5 \rm V$	Is	7	mA
	$V_{\rm S} = 9 \rm V$	Is	10.5	mA
	$V_{\rm S} = 15 \rm V$	IS	12	mA
RF level deviation for	$\Delta V_{AF} = 6 dB$	$\Delta G_{\rm RF}$	65	dB
(m = 80%)	$\Delta V_{AF} = 10 \text{ dB}$	∆G _{RF}	80	dB
AF output voltage for V _{iRF} (symm. measured at 1—2)				
for <i>m</i> = 80%	$V_{i BF} = 20 \mu V$	V _{AF rms}	140	mV
	$V_{iBF} = 1 \text{ mV}$	VAFrms	260	mV
	$V_{i RF} = 500 \text{ mV}$	V _{AF rms}	350	mV
for <i>m</i> = 30%	$V_{i RF} = 20 \mu V$	V _{AF rms}	50	mV
	$V_{iBF} = 1 \mathrm{mV}$	V _{AF rms}	100	mV
	$V_{\rm iRF} = 500\rm mV$	V _{AF rms}	130	mV
Input sensitivity				
(measured at 60 Ω , $f_{i RF} = 1 M$	$MHz, m = 30\%/0\%, R_{G}$	= 540 Ω)		
at signal-to-noise ratio $\frac{S+N}{N}$ (in acc. with DIN 45405)	$\frac{1}{2} = 6 \text{ dB}$	V _{i RF}	1	μV
$\frac{S+N}{N}$	<mark>√</mark> = 26 dB	V _{i RF}	7	μV
$\frac{S+N}{N}$	<mark>√</mark> = 58 dB	V _{i RF}	1	mV

RF stage

Input frequency range	f _{i BE}	0 to 50	MHz
Output frequency $f_{iF} = f_{OSC} - f_{iRF}$	f _{IF}	460	kHz
Control range	$\Delta G_{\rm V}$	38	dB
Input voltage (for 600 kHz, $m = 80\%$)	-		
for overdrive ($THD_{AF} = 10\%$),			
symmetrically measured at: pins 1 and 2	V _{i RE nn}	2.6	V _{np}
(mean carrier value)	V _{i BF rms}	0.5	V
IF suppression between 1–2 and 15	alE	20	dB
RF input impedance			
a) unsymmetrical coupling			
at G _{RF max}	Zi	2/5	kΩ/pF
at G _{RF min}	Zi	2.2/1.5	kΩ/pF
b) symmetrical coupling			
at G _{RF max}	Zi	4.5	kΩ/pF
at G _{RF min}	Zi	4.5/1.5	kΩ/pF
Mixer output impedance	Z_{α}	250/4.5	kΩ/pF
(pins 15 or 16)	-		

IF stage

Input frequency range	f _{i IF}	0 to 2	MHz
Control range at 460 kHz	∆Gv	62	dB
Input voltage (mean carrier value) at $G_{\rm min}$ for overdrive (THD _{AF} = 10%), measured at pin 12 (60 Ω to ground, $f_{\rm iIF}$ = 460 kHz, $m = 80\%$; $f_{\rm mod} = 1$ kHz)	V _{IF rms}	200	mV
AF output voltage for $V_{i F}$ at 60 Ω (pin 12) $V_{ F} = 30 \mu$ V, $m = 80\%$; $f_{mod} = 1 $ kHz $V_{ F} = 3 $ mV, $m = 80\%$; $f_{mod} = 1 $ kHz $V_{ F} = 3 $ mV, $m = 30\%$; $f_{mod} = 1 $ kHz	VAF rms VAF rms VAF rms	50 200 70	mV mV mV
IF input impedance (unsymm. coupling)	Zi	3/3	kΩ/pF
IF output impedance	Z _{q 7}	200/8	kΩ/pF

Tuning meter

Recommended instruments: $500 \,\mu A \left(R_i = 800 \,k\Omega\right)$

or $300 \,\mu\text{A} (R_i = 1.5 \,\text{k}\Omega)$

The IC offers a tuning meter voltage of 600 mV $_{\text{EMF}}$ max. with a source impedance of approx. 400 $\Omega.$

Selection:

TCA 440 is selected in 2 groups as concerns the output voltage V_7 :

Parameter: $V_{\rm S} = 8 \text{ V}$; $V_{\rm i \ IF}$ approx. 4.5 mV_{rms}; m = 30%; $f_{\rm IF} = 455 \text{ kHz}$; $f_{\rm q \ AF} = 1 \text{ kHz}$ TCA 440 I: $V_7 = 40 \text{ to } 80 \text{ mV}_{\rm rms}$ TCA 440 II: $V_7 = 55 \text{ to } 100 \text{ mV}_{\rm rms}$ TCA 440: $V_7 = 40 \text{ to } 100 \text{ mV}_{\rm rms}$ The number of the group is stamped on the IC.

Block diagram



TCA 440

Circuit diagram



308



Application example for MW with TCA 440

Prestage control TCA 440



The input is not power matched and can be driven with a higher resistance. V_i is chosen such that a constant V_{15} is obtained (50 mV_{pp}).



 $V_{\rm IF}$ (469 kHz; $m=80\%;~f_{\rm mod}=1~{\rm kHz})$ is chosen such that always a constant $V_{\rm AF}$ is obtained (200 mV $_{\rm rms}).$

IF control

TCA 440



AF output voltage versus RF input voltage

Example for medium wave applications











Total harmonic distortion versus detuning (parameter: modulation frequency)

Total harmonic distortion versus detuning (parameter: RF input voltage)



312





TCA 440



(parameter is generator impedance) (switching position 1)





Application example for MW

Prestage control is derived from IF control



315





Application example for MW using BB 113 varicap diodes

317



Conversion transconductance versus oscillator voltage



Measured values for application example for MW using BB 113

Tuning meter voltage versus IF control voltage (parameter: impedance of tuning meter)



Example for moving coil instruments

R _i	Full-scale deflection		
1.5 kΩ	100 μA		
1.5 kΩ	170 μA		
2 kΩ	200 µA		
350 Ω	500 μA		

Bipolar circuit

AM receiver circuit for LW, MW, and SW in car radios and mains operated radio receivers. TDA 1046 includes controlled RF pre- and intermediate stages, a multiplicative push-pull mixer with separate oscillator, controlled IF amplifier, full-wave demodulator, active low pass, as well as an amplifier to directly feed a field-strength indicator instrument. By means of its amplitude-controlled oscillator, the TDA 1046 is particularly suited for applications with varicap diodes. The circuit is balanced.

- Provision of internal AGC voltage
- · High large signal capability
- Internal demodulator
- Internal AF filtering
- Direct feed of a logarithmical field strength indicator (range 90 dB)
- · High AF output voltage with low distortion factor
- Minimization of external components
- Provisions for additional RF circuitry

Туре	Ordering code	Package outline
TDA 1046	Q67000-A1092	DIP 16

Maximum ratings

Supply voltage	Vs	18	V
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T_{stg}	– 40 to 125	°C
Range of operation			
Supply voltage range	Vs	8 to 18	V
Oscillator frequency range	fosc	0.5 to 31	MHz
Input frequency range RF unit	fiBE	0 to 30	MHz
IF unit	filf	0.2 to 1	MHz
Ambient temperature range	T _{amb}	- 15 to 85	l°C

Characteristics ($V_7 = 10$ V, $T_{amb} = 25$ °C, $f_{mod} = 1$ kHz, $f_{i RF} = 1000$ kHz) see test circuit

		min	typ	max	
Current consumption AF output voltage and total harmonic distortion factor	IS	15	20	25	mA
$m = 80\%; V_{\rm IRF} = 1 \rm mV_{\rm rms}$	V _{AF} THD	600	800 0.8	1000 1	mV _{rms} %
$m = 80\%$; $V_{i RF} = 25 mV_{rms}$	V _{AF} THD	600	800 1.5	1000 2	mV _{rms} %
$m = 30\%; V_{i RF} = 1 mV_{rms}$	V _{AF} THD	200	300	400 0.6	mV _{rms} %
$m=30\%$; $V_{ m iRF}=45~ m mV_{rms}$	V _{AF} THD	200	300	400 0.9	mV _{rms} %
Total range of AGC (variation of AF voltage $\varDelta V_6 \leq 6 \text{ dB}$)	∆G	85			dB
Input voltage for AGC triggering with tuned LC circuit with wide-band circuit	Vi 9—10 Vi 9—10		19 28		μV μV
Signal to noise ratio (measured at 50Ω , $m = 30\%/0\%$)					
at $V_{\rm iRF}$ = 2.5 μ V	$\frac{S+N}{N}$		6		dB
$=$ 14 μ V	$\frac{S+N}{N}$		26		dB
= 1 mV	$\frac{S+N}{N}$		53		dB
Instrument current $(V_{C_{1}} = 15)V_{1}$ at $C_{1} = 15V_{1}$	<i>I</i> ₁₁	1		1.5	mA
AF output resistance Noise voltage in accordance with	R _{q6}	2.25	3	3.75	kΩ
DIN 45405	V _n		500	700	μV _{os}

Test circuit



Additional characteristics RF stage

 $(V_{\rm S} = 10 \text{ V}, T_{\rm amb} = 25 \text{ °C}; f_{\rm i\,RF} = 1000 \text{ kHz}, f_{\rm mod} = 1 \text{ kHz}, m = 95\%, f_{\rm IF} = 450 \text{ kHz})$

		min	typ	ma	
Oscillator voltage ($f_{osc} = 1.45 \text{ MHz}$) AGC range of RF prestage Voltage gain Voltage gain of RF stage Input impedance	$Z_{i 9-1} = Z_{i 9-10} = Z_{i 9-10}$ V_{15} $G_{V/8-9/10}$ $G_{V 13-9/10}$ $Z_{i 10-1}$ $Z_{i 9-10}$	40	40 20 2/5 4/5	350	mV _{rms} dB dB dB kΩ/pF kΩ/pF
Input voltage for overload ($THD_{mod} = 10\%$) Reference voltage ($I_{16} \leq 3 \text{ mA}$)	V _{i 9-10} V ₁₆	3	2 3.3	3.8	V _{pp} V

Additional characteristics IF stage

 $(V_{\rm S}=10 \text{ V}, T_{\rm amb}=25 \text{ °C}, f_{\rm IF}=450 \text{ kHz}, f_{\rm mod}=1 \text{ kHz}, m=95\%)$

AGC range at 450 kHz	ΔG	45	1	dB
Input voltage for overload ($THD = 10\%$)	V_3		120	mV _{rms}
Output impedance	$Z_{\alpha 8}$		100	kΩ
Input impedance	Z_{i3}		3.3/3	kΩ/pF
AF output voltage	VAF	245		mV _{rms}
$(V_{3 \text{ rms}} = 10 \text{ mV}; m = 30\%)$	7.1			





Block diagram








Signal-to-noise ratio versus input voltage $V_{\rm S}$ = 15 V; m = 30%; $f_{\rm i\,RF}$ = 1000 kHz; $f_{\rm mod}$ = 1 kHz





Osc.

М

VS

VSR**v**

FAV ZF ZFRV

D

ŤΡ

٧V

Coil data

1. RF prestage primary sec. (pin 9—10) wound on Vogt D 21-2375.1	105 turns 7 turns	15×0.04 CuLS 15×0.04 CuLS
2. RF intermediate circuit	105 turns	15×0.04 CuLS
wound on Vogt D 21-2375.1		
3. Oscillator circuit	115 turns	0.10 Cul S
wound on Vogt D 41-2519 with cap	ino tumo	0.10 6420
4. IF circuit (pin 8)	70 4	100.04.00
primary (LC circuit) secondary wound on Vogt D 41-2519 with cap	70 turns 26 turns	12×0.04 CuLS 12×0.04 CuLS

Variable capacitor

HOPT triple rotary capacitor set MG 06-05 A

Bipolar circuit

FM-IF amplifier for radio sets with 8-stage amplifier and symmetrical coincidence demodulator. The TDA 1047 additionally offers provisions for the feeding of an amplitude indicator, either positive or negative going mono-stereo voltage, AFT output (push-pull-current output) with automatic switch-off, is squelch adjustable throughout an input signal range of more than 40 dB and depends on detuning.

- Excellent limiting qualities
- Excellent frequency stability of demodulator characteristic
- Large range of operating voltage between 4 and 18 V
- Low current consumption
- Externally adjustable squelch
- Few peripheric components

Туре	Ordering code	Package outline
TDA 1047	Q67000-A1091	DIP 18

Maximum ratings

Supply voltage Thermal resistance (system-air) Junction temperature	V _S R _{th SA} Ti	18 90 150	V K/W
Storage temperature range	T_{stg}	– 40 to 125	°C
Range of operation			
Supply voltage range	Vs	4 to 18	V
Frequency range	f	0 to 15	MHz
Ambient temperature range	T _{amb}	- 25 to 85	°C

		min	typ	max	
Current consumption $(I_{14} = 0)$	I12	9	12	15	mA
Voltage for field strength indicator	12				
$(R_{14} = 3.3 \text{ k}\Omega)$					
$V_i = 160 \mathrm{mV_{rms}}$	V14	1.6	2	1	V
$V_i = 16 \mu V_{rms}$	V_{14}		10	20	mV
Current	I14			3.6	mA
Voltage for squelch adjustment	.4				
(approx. log.)					
$V_i = 8 \mathrm{mV_{rms}}$	V15		0		V
$V_i = 16 \mu V_{rms}$	V15	2.2	2.5		V
Current	I15			3.6	mA
AF output DC voltage	V ₇		2.1		V
AF output voltage	V7	270	300		mV .mo
$(V_i = 10 \text{ mV}; THD = 0.4\%)$	- /		1		in this
Internal DC voltage					
of output emitter follower	I7	180	200		uА
Total harmonic distortion ($V_i = 10 \text{ mV}$) ¹)	THD		0.4	0.8	%
Input voltage for limiting ²)	Vi		30	50	μV
Input resistance	R _{i 18}	10			kΩ
AF output resistance ³)	Raz		0.3	1	kΩ
(emitter follower output)	47				
Threshold of detuning-depending squelch		Ì			
(referred to $f = 10.7 \text{ MHz}$)	Δf		± 100	± 150	kHz
Switching threshold for AFT off	V_2			20	mV _{os}
Input resistance	Rio	40	100		kΩ
Voltage for AFT off	Va	0.8			V
Current deviation of the AFT output	45	-	± 150		μA
IF output voltage for limiting	V8-11		500		mV nn
Input resistance for demodulator circuit	R ₉₋₁₀		5.4	1	kΩ
Recommended voltage for	3-10				
demodulator circuit ⁴)	V9-10		500		mV _{nn}
Threshold for AF off	V_{13}		0.85	0.95	V
AF on	V13	0.5	0.6		V
Hysteresis for switching threshold	ΔV_{13}		120	200	mV
Internal resistance	10				
for AF switch-off time constant	Raf		500		Ω
AM suppression $(V_i = 10 \text{ mV}; m = 30\%)$	adm	60			dB
Signal-to-noise-ratio ($V_i = 10 \text{ mV}$)	as/N	70			dB
AF suppression at muting circuit	a AF		60		dB
$(V_i = 10 \text{ mV})$					

Characteristics ($V_{\rm S} = 12$ V; $T_{\rm amb} = 25$ °C; $f_{\rm i} = 10.7$ MHz; $f_{\rm mod} = 1$ kHz; $\Delta f = \pm 75$ kHz; $Q_{\rm B}$ approx. 20) see test circuit

¹) In the case of using a band filter: $THD_{max} = 0.3\%$

²) Limiting application for $V_{AF} = -3 \text{ dB}$

³) The output resistance R_{q7} can be reduced by connecting a resistor of at least 2.7 k Ω between pin 7 and ground.

⁴) The recommended voltage at the demodulator circuit V_{9-10} can be adjusted by the capacitors C_{8-9} and C_{10-11} , which are also influencing the voltage V_{14} and V_{15} .

If the slider of potentiometer P is grounded, the field-strength-dependent squelch is switched off.

If pin 13 is grounded, both the field-strength- and the detuning-dependent squelch are switched off.

The noise level between the transmitters becomes more or less audible, when pin 6 is loaded with a resistance to +12 V in case of "squelch on". Noise attenuation increases with the size of the resistance ($R \ge 10$ kΩ).

Pin designation

Pin No.	Description
1	Ground
2	Sensor input for AFT switch off
3	AFT switch off time constant
4	Low-pass capacitor for detuning-dependent AF switch off
5	AFT output (push-pull output)
6	Low-pass capacitor for suppression of switch off clicks in case
	of detuning and insufficient field strength
7	AF output (emitter follower with constant-current source)
8	Output of limiter amplifier
⁹ 10 }	Phase shifting circuit
11	Output of limiter amplifier
12	Positive operating voltage
13	Input for amplitude-dependent switch off
14	Instrument connection and stereo switching voltage (positive going)
15	Squelch and stereo switching voltage (negative going)
16 17 }	Feedbacks for IF amplifier
18	IF input









Test and application circuit





AF output voltage, indicator voltage, squelch voltage versus input voltage $V_{12} = 15$ V; f = 10.7 MHz, $\Delta f = \pm 75$ kHz, $f_{mod} = 1$ kHz $V_{9-10} = 500$ mV _{pp}, wide band measured by 100 nF, *THD* = 0.4%







Bipolar circuit

The S 054 T is an AM short-wave tuner IC comprising an adjustable prestage at 45 dB gain and internal control voltage generation. Moreover, the S 054 T includes a mixer with a separate, amplitude-controlled oscillator. The oscillator drive signal to the counter is available subsequently to an emitter-follower. The input is resistant to large signals and cross modulation. The oscillator is generally designed for varicap tuning and can additionally be used with a crystal. The IC is mainly suitable for use in double and multiple superhet receivers.

- · Resistance to large signals and cross modulation
- Linear mixer
- Wide control range
- Designed for varicap tuning

Туре	Ordering code	Package outline
S 054 T	Q 67000-A 1472	DIP 14

Maximum ratings

Supply voltage	Vs	18	V
Junction temperature	Ti	150	°C
Thermal resistance (system-air)	R _{th SA}	90	K/W
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation		1	I
Supply voltage range	Vs	4 to 18	V
Oscillator frequency range	fosc	0.1 to 32	MHz
Input frequency range	fi	0 to 30	MHz
Output frequency range	f _a	0 to 30	MHz
Ambient temperature range	\overline{T}_{amb}	- 20 to 85	°C

		min	typ	max	
Current consumption Output voltage (<i>Q</i> _B approx. 20)	I ₃ V ₅		13 500	15	mA mV _{rms}
Range of AGC Input voltage causing overdrive	∆G _v V7	40	45 1.8		dB V _{pp}
Oscillator voltage Reference voltage Counter dc voltage output	V ₁₂ V ₂ V ₁₂	150	3.6 1.4	350	mV _{rms} V V
Short circuit output current $(R_{12-1} = 0; t = 10 \text{ s})$	I _{q 12}			20	mA

Characteristics (see test circuit) ($V_{\rm S}$ = 10 V; $f_{\rm i}$ = 1 MHz; $T_{\rm amb}$ = 25 °C)

Test circuit

 $V_{\rm S} = 10$ V, f = 1 MHz $f_{\rm osc} = 1.2$ MHz, $f_{\rm IF} = 200$ kHz $T_{\rm amb} = 25 \,^{\circ}{\rm C}$





Block diagram



Current consumption on battery voltage







IF output on RF input signal $V_{\rm S}$ = 10 V; 0 dB \triangleq 225 mV _{rms}

Control characteristic curve $V_{S} = 10 \text{ V}; V_{IF} = 225 \text{ mV}_{rms}$





Application circuit 2

Crystal-controlled oscillator (series resonance)



FM IF IC for Car Radios

TDA 4200

Bipolar circuit

The TDA 4200 is an FM IF IC with demodulator, particularly developed for use in car radios. It includes the facility to set the input amplification for automatic search tuning. Moreover, a search tuning stop pulse can be obtained.

- 8-stage limiter amplifier
- Product demodulator
- AFC output
- Field strength-dependent volume control

Туре	Ordering code	Package outline
TDA 4200	Q 67000-A1469	DIP 18

Maximum ratings

Supply voltage	VS	18	∨
Thermal resistance (system-air)	R _{th SA}	70	K/W
Junction temperature	T _j	150	°C
Storage temperature range	T _{stg}	- 40 to 125	°C
Range of operation			
Supply voltage range	V _S	7.5 to 15	V
Frequency range	f	0 to 15	MHz
Ambient temperature range	T _{amb}	25 to 85	°C

Characteristics	$(V_{\rm S} = 8.5 {\rm V}; V_{\rm irms} = 10 {\rm mV}; f_{\rm i} = 10.7 {\rm MHz}; \Delta f = \pm 75 {\rm kH}$	z;
	$f_{\text{mod}} = 1 \text{ kHz}; \ Q_{\text{B}} \text{ approx. 25}; \ T_{\text{amb}} = 25 ^{\circ}\text{C}$	

		min	typ	max	
Current consumption	I14	15	20	26	mA
Voltage at field strength output				1	1
$V_{\rm irms} = 50\rm mV$	V_{12}	3	3.8		V
$V_{\rm i}$ rms = 0	V12		0		V
Current out of field strength output	I_{12}			5	mA
Voltage at the inverse field strength output					
$V_{\rm irms} = 5 \rm mV$	V_{11}			0.9	V V
$V_{\rm irms} = 0$	V_{11}	3	3.8		V
Current out of inverse field strength output	I_{11}			5	mA
AF output dc voltage	V _{a5}	2.8	3.8	4.8	V
AF output voltage	V_{a5rms}	270	300		mV
Internal dc current of output emitter follower	I_5	0.75	1		mA
Total harmonic distortion at FM IF operation	THD		0.5	1	%
$(V_{13} = \infty)$				1	
Input voltage for limiting action					
$(V_{q5} - 3 dB)$	V _{i IF rms}	1	30	60	μV
Input resistance for demodulator circuit	R_{9-10}		30		kΩ
AM suppression $(m = 30\%)$	a _{AM}	60			dB
Signal-to-noise ratio	a _{S/N}	70			dB
Current deviation of the AFC output	I_7	100	150	250	μA
Output current	I ₆			0.5	mA
Stabilized voltage	V ₈	3.6	4.1	4.6	V
Adjustment range of the limiting					
(adjusted by pin 15)	a _i		40		dB
AF mute $V_{2/1} = 0; R_{4/1} = \infty$	a _{AF}	3	7	11	dB
$V_{2/1} = 0; R_{4/1} = 0$	a _{AF}	31	40	47	dB
Voltage for AF mute OUT	V _{2/1}	0.75			V
Input resistance	R _{i3}		100		kΩ
AF output voltage for $V_{i3 rms} = 200 \text{ mV}$	V_{q5rms}	200	270	330	mV

TDA 4200

Test circuit



Circuit description

This IC includes an 8-stage limiter amplifier with demodulator and an uncontrolled AF output. The limiting action can be varied by 40 dB with the help of external components. The AF output signal can be attenuated continuously by typically 30 dB in the range close to the limiting action. Thus, the noise generation between the broadcasting stations can be avoided.

A field strength output, an inverted field-strength output, an AFC output and an open collector output (at zero crossing of the S curve, this output becomes conductive) are available. If used in combined AM FM units, it is possible to feed the AM AF signal into pin 3 of the TDA 4200 and to switch over to pin 5 by means of the mute stage.



Block diagram and application circuit

S 0280 S 0281 S 551 S 552

In West Germany the so-called car driver broadcasting information (ARI) was introduced about 5 years ago.

This system is intended to provide the car driver with hints on the actual traffic situation. For this purpose a particular identification frequency was assigned to the transmitters which broadcast messages from time to time. In detail, this transmitter signal includes the following three portions:

1. Station decoding SK

Station decoding is used to locate a road traffic transmitter. For this purpose a 57 kHz pilot tone is superimposed on the normal AF signal.

2. Message decoding DK

In order to enable the car driver of becoming aware of a message even during listening to cassette music or when the loudness level has been lowered, a 125 Hz pilot tone is being transmitted during the message transmission. Thus, the message in the loudspeaker of the receiver increases to loud.

3. Area decoding BK

Since road traffic messages are transmitted regionally, the appropriate transmitter of the area referred to can be located by area decoding. For this purpose special frequencies in the range between 25 and 60 Hz are assigned to certain areas.

To decode road traffic broadcasting signals the ICs S 0280, S 0281, S 551, and S 552 are available.

Application of S 0280, S 0281, and S 551 results in a system which recognizes road traffic transmitters and transmits road traffic messages. If the system has been extended to the IC S 552, the regional frequencies of the VRF transmitters can be decoded and, thus, road traffic messages of preselected regions can be received.





Bipolar circuit

The S 0280 IC includes a PLL circuit, an AM demodulator and an electronic AF switch for switching an MPX signal.

The IC delivers the station identification frequency (57 kHz) as square-wave voltage (pin 6) for subsequent operation in the S 551 and S 552 ICs and the station decoding trigger for the S 551. At pin 7 of the S 0280 the message identification frequency (125 Hz) and the area identification frequency (23.75 to 53.98 Hz) are available. After the message has been decoded in the S 551, the message AF is switched in the S 0280 to pin 5 by means of a logic control signal.

- Little adjustment
- Minimum DC voltage jump at the AF volume switch

Туре	Ordering code	Package outline
S 0280	Q 67000-A1264	DIP 16

Maximum ratings

Supply voltage Thermal resistance (system-air) Junction temperature	V ₁₆ R _{th SA} T _j	18 90 150 40 to 125	V K/W °C
Range of operation	319		,
Supply voltage range Ambient temperature range	V ₁₆ T _{amb}	10 to 16 - 20 to 85	∨ °C

Characteristics (V_{16} = 14 V, T_{amb} = 25 °C, referred to test circuit)

		min	typ	max	
Current consumption Input voltage (<i>THD</i> = 10%) Input resistance	I ₁₆ V _{i 15} R _{i 15}	300	25	35 2.5	mA V _{pp} kΩ
Pre-emphasis amplifier					
Output resistance Voltage gain (open loop) Internal GK resistance	R _{q14} G _{vo} R ₁₃	1.6 30	2 5	2.4	kΩ dB kΩ
57 kHz amplifier					
Voltage gain (open loop) Internal GK resistance Input resistance	G _{vo} R ₁₂ R _{i 11}	20	35 5		dΒ kΩ kΩ
SK information					
SK switching threshold (switching at pin 9) V_{11} , $f = 57$ kHz BK-OK output voltage	V _{SK}	6		18	mV _{rms}
$V_{11} = 50 \text{ mV}_{rms}$, 57 kHz + 125 Hz, $m = 30\%$ Load voltage SK = H ($R_{9/10} = 10 \text{ k}\Omega$) SK = L Hysteresis voltage Output current	V_7 V_8 ΔV_8 ΔV_8	24 3	1	2	mV _{rms} V V V mA
Output current/frequency divider	$I_{q 6}$			5	mA
Volume switch					
Bandwidth Transmission loss Rejection loss Output resistance Switching threshold Noise voltage at pin 3 at decrease of 3 dB (f = 100 Hz - 10 kHz, short-circuited input)	B a a _{rej} R _{q 3} V ₄ V ₃	60 1 50	0 80 380 0.65 15	+ 1 500	kHz dB Ω V μV





S 0280

Application circuit



Pin designation

Pin No.	Description
1	Ground
2	Reference voltage
3	MPX output signal
4	Control voltage input for MPX signal
5	Oscillator wiring (LC, RC)
6	57 kHz output
7	57 kHz demodulator output
8	SK phase comparator, integration C
9	SK output
10	PLL phase comparator
11	57 kHz amplifier input +
12	57 kHz amplifier input —
13	Pre-emphasis amplifier input
14	Pre-emphasis amplifier output
15	Impedance converter input
16	Supply voltage $+ V_{S}$

Bipolar circuit

The S 0281 IC is used for preparing message and area decoding of VRF transmitters.

The S 0281 contains two double operational amplifiers which are used as filter and limiter amplifier. Moreover, 3 AF switches are intended for switching the message signal.

- High cross talk rejection
- High rejection loss
- Min. dc voltage change when switching the signals

Туре	Ordering code	Package outline
S 0281	Q 67000-A1265	DIP 18

Maximum ratings

Supply voltage	V ₁₇	18	V
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T _j	150	° C
Storage temperature range	T _{stg}	- 40 to 125	° C
Range of operation			
Supply voltage range	V ₁₇	10 to 16	∨
Ambient temperature range	T _{amb}	− 20 to 85	°C

Characteristics (V_{17} = 14 V, T_{amb} = 25 °C)

			min	typ	max	1
Current consump	otion	<i>I</i> ₁₇		15	30	mA
Band filter am	plifier					
Voltage gain (ope Dynam. output re	en loop) ($f = 150 \text{ Hz}$) esistance	G _{vo}	50	64		dB
at open loop volt	age gain	R _{9/10}	1.2	1		kΩ
Limiter amplif	ier					
Voltage gain (ope Input voltage H output leakage	en loop) current	G _{vo} V _{6/9} ; V _{10/13} I _{8/11}	50		4 50	dΒ V _{pp} μΑ
DK switch, co	ntrol input D					
L-input voltage L-input current H-input voltage H-input current	$(V_2 = 0.8 V)$ $(V_2 = 2.8 V)$	$V_{i 2}$ $-I_{i 2}$ $V_{i 2}$ $-I_{i 2}$	2.8		0.8 1 0.5	V μΑ V μΑ
Switches						
Forward gain Rejection loss Cross talk rejection from channel to c	on	G a _{rej}	2 50	3 60	4	dB dB
	f = 1 kHz f = 10 kHz	a _{cr} a _{cr}	50 40			dB dB
of the inputs	THD = 1% $THD = 10%$	V _{3/4/5} V _{3/4/5}		2 2.5	3	V _{pp} V _{pp}
Input resistance Input current Output resistance	9	$R_{i3}; R_{i4}; R_{i5}$ I_{i3}, I_{i4}, I_{i5} $R_{q3}; R_{q4}; R_{q5}$ R_{q16}	500	0.3 175	0.1 2	kΩ μΑ kΩ Ω
Interference volta ($f = 10$ Hz to 10 k	age at the output Hz, 3 dB down)	$V_{14}; V_{15}; V_{16}$		12	20	μV
Reference voltag	e	V ₁₈	3.1	3.4	3.7	V



S 0281

MOS circuit

The MOS circuit S 551, built up in depletion-load-technology, constitutes in connection with the two bipolar circuits S 0280 (Station Decoder) and S 0281 (Message Decoder) and the MOS circuit S 552 (Area Decoder) the main portion of a traffic broadcast decoder used for car radios.

The traffic broadcast decoder (VRF decoder) recognizes a VRF station and the traffic messages (VDS) transmitted by it. An additional unit, the area decoder, ensures to identify the regional identity of a station. The VRF decoder also permits automatic search for a VRF station.

The S 551 is intended to recognize a traffic broadcast message. The technical prerequisites for this are the presence of identification frequencies jointly used by the various broadcasting stations:

VRF frequency: 57 kHz VDS frequency: 125 Hz

Туре	Ordering code	Package outline
S 551	Q 67100-Z109	DIP 18

Maximum ratings (all voltages referred to $V_{DD} = 0 V$)

		min	max	
Supply voltage Input voltage Power dissipation Power dissipation per output (one output at a time) Storage temperature	$ \frac{V_{SS}}{V_i} \\ \frac{P_{tot}}{P_q} \\ \frac{T_{stg}}{V_i} $	-0.3 0 -40	18 V _{SS} +0.3 360 100 125	V V mW mW
Range of operation (referred to $V_{DD} = 0 \text{ V}$) Supply voltage range Ambient temperature range	V _{SS} T _{amb}	9 to 16 - 25 to 85		V °C

Characteristics (all voltages referred to $V_{DD} = 0$ V)

		min	typ	max	
Supply current	I _{SS}			15	mA
Inputs					
Transmission frequency SF (57 kHz) (Internal pull-high resistor)					
Message frequency DF (125 Hz) (Internal pull-high resistor) H-pulse width (Duty cycle approx. 1:2) L-pulse width (Duty cycle approx. 1:2) H-L-transition time L-H transition time Harmless H-input current L-input source resistance (to V_{DD}) L-input source resistance (to $V_{DD} + 1 V$)	twн twl t _{THL} t _{TLH} I I _{i H} I R _{i QL}			3.5 3.5 1 10 6	μs μs μA kΩ kΩ
Button radio TR (see fig. 1) Button message TD (see fig. 2) (Internal pull-high resistor)					
Transmission identification SK (from DK analog circuit) (Internal pull-high resistor) Harmless H-input current L-input source resistance (to V_{DD}) L-input source resistance (to $V_{DD} + 1 V$)	I _{i H} R _{i QL} R _{i QL}			1 5 3	μΑ κΩ κΩ
Area identification BK+TS					
Warning tone suppression H (see fig. 3)					
H-input voltage L-input voltage Required input current	V _{i H} V _{i L} I _i	V _{SS} —1.5 V		V _{SS} 2 10	V μA
Reset input ZR (see fig. 4)					
H-input voltage (Reset) L-input voltage (release)	V _{iH} V _{iL}	V _{SS} -1.3 V		V _{SS} 2	v
H-pulse width Required input current	t _{WH} ⊨I _I	20		10	μs μA

Characteristics (all voltages referred to $V_{DD} = 0 \text{ V}$)

Outputs		min	typ	max	
Station search SU Loud-circuit La H-output voltage (at/!/ = 0.05 mA) L-output voltage (at/!/ = 1 μ A) Short circuit current	V _{q H} V _{q L} I _{SC max}	V _{SS} —5 V		V _{SS} 0.35 10	V mA
Lamp L H-output voltage (at/I/ = 0.5 mA) L-output voltage (at/I/ = 1 μ A) Short circuit current	Vq H Vq L I _{SC max}	V _{SS} —7 V		V _{SS} 0.35 10	V mA
Message D					
H-output voltage (at/I/ = 0.2 mA) L-output voltage (at/I/ = 1 μ A) Short-circuit current	V _{q H} V _{q L} I _{SC max}	V _{SS} -3 V		V _{SS} 0.35 10	V mA
Tone I (see fig. 5)					
H-output voltage (loud) (see test circuit 1) L-output voltage (see test circuit 1)	V _{q H} ı V _{q L}	$\frac{6}{10}V_{SS}$	9/10 V _{SS}	V _{SS} 100	V mV
H-output voltage (medium) (see test circuit 1)	V _{q H m}		$\frac{3}{10}V_{SS}$		v
H-output voltage (soft)	V _{qHs}		$\frac{1}{10}V_{SS}$		v
Turn-off damping (referred to operating level)	а	60	80		dB
Sequence frequency	1 T		appr. 2		Hz
Tone frequency Duty cycle	f _{tone} t ₁ /T		appr. 1.7 approx.1/4		kHz
Tone II (see fig. 6)					
H-output voltage (see test circuit 2)	V _{q H}	$\frac{1}{2}V_{SS}$	$\frac{3}{4}V_{SS}$	V _{SS} 100	V mV
(see test circuit 2)	۹L			100	
H-output voltage (soft) (see test circuit 2)	V _{qHs}		$\frac{1}{4}V_{SS}$		V
Turn-off damping (referred to operating level)	a 1	60	80		dB
Sequence frequency	÷		appr. 2		Hz
Tone frequency Duty cycle	f _{tone} t ₁ /T		appr. 1.7 appr. 1/4		kHz

Block diagram



Pin designation

Pin No.	Description	Pin No.	Description
1.	Transmission frequency SF	10	Vss
2	Message frequency DF	11	Warning tone suppression \overline{H}
3	Loud-circuit La	12	Station search SU
4	Message D	13	Tone II (undelayed)
5	Lamp L	14	
6	Key radio TR	15	Tone I (delayed)
7	Key message TD	16	Y for testing purposes
8	Area identification BK + TS	17	Reset ZR
9	Transmission identification SK	18	Test pin PR

Test circuit 1 tone |



Test circuit 2 tone II



Measuring the turn-off damping

- 1. The supply voltage is kept constant during the measurement. 2. The measurement is taken with respect to the $V_{\rm DD}$ pin.
- 3. The measurement is taken selectively for the basic frequency.

For operation with button "reset" of the function, at reapplication of supply voltage









Suggested connection of the $\overline{H}\text{-Input}$



For use in automatic station search second sets



Figure 1

Van Ēœ—

For normal use

Circuit for automatic reset upon turn-on



Figure 4

Output signals of the tone I output



Figure 5

Output signals of the tone II output





Functional description of the S 551

The S 551 contains 7 function blocks. The 4 blocks used for the recognition of the 125 Hz VDS tone constitute the largest portion of the circuit. They comprise a PLL-circuit (phase locked loop), an integrator, a memory, and a frequency divider. The PLL-circuit is a 2-stage synchronous counter, the first portion of which can be switched between 28 and 29 counting steps. The subsequent divider has a 3-bit and a 4-bit output. A 57 kHz rectangular signal is used as the clock frequency for the block. The two portions of the counter are interconnected in such a way that a 125 Hz signal appears at the 4-bit output as mean value. An incoming DF is applied to an Exclusive-OR-gate by means of this signal; the output of this gate causes the switching of the counting steps of the first PLL-divider stage. The frequency at the 4 bit output is thereby displaced in time, until a stable divider ratio is produced at the output of the Exclusive-OR-gate. However, this is only possible when the DF amounts to approximately 125 Hz.

As an indicator whether the PLL has recognized a DF as correct, the output of a second Exclusive OR-gate (Y) is used which has, as its input signals, the DF and also a reference frequency from the PLL divider for comparison, which has been phase-shifted by 90° . The output Y is consistently at an H-potential as long as the DF is proper. Small deviations of the DF with respect to the reference frequency are indicated by "low"-times within a Y-period. In the case of major frequency deviations, the PLL is continuously trying to fit the reference frequency to the DF, which results in a Y-signal appearing to be irregular as a first impression.

For the evaluation of the Y-signal, the integrator is used. It is an 11-bit synchronous updown counter, which is defined in its counting direction by "Y". As clock frequencies, two clocks derived from the PLL circuit are available ($f_1 = 57$ kHz 2^{-2} and $f_2 = 57$ kHz 2^{-3}). These clock signals are also selected by the Y-signal. The integrator is constructed in such a way, that due to Y = high - for incrementing slowly - and Y = low - for decrementing fast — the two possible counting combinations are achieved. For this reason a fullcounting of the integrator is only possible when the L-portion within a Y-period is smaller than 1/3. An evaluation of the counter contents is done through a hysteresis circuit, with thresholds at the counter contents 1/4 full and 3/4 full. In order to make the DK less sensitive to short-time turn-offs of the VRF-broadcasting frequencies, the integrator is followed by a memory. The memory is a 4-bit synchronous incrementer/decrementer. Its clock frequency is about 57 kHz 2⁻¹⁴ and is derived from a central frequency divider. The counting direction of the memory is defined by a hysteresis circuit. When the hysteresis circuit indicates a full integrator, the memory will still be empty, but its output "DK" (internal signal) already indicates a message. From this point on, the counter increments until it is full and remains that way. At this counting position, the memory is able to compensate for a gap in the VDS frequency of approximately 4,6 s. After this time the memory is empty and the DK signal goes high. A 9-bit counter serves as a central frequency divider. It has been constructed for the first 5-bit as a synchronous counter and for the rest as an asynchronous counter. The various input clocks used in the IC are taken from the appropriate divider stages or are decoded. As input clock the reference frequency of 125 Hz from the PLL is used.

An additional block consists of logic circuits which are not directly related to each other. The purpose of this circuit is an improvement in the comfort of handling.
The inputs \overline{TR} , \overline{TD} , $\overline{BK+TS}$, SK and \overline{H} and the internal signal DK determine the output functions L (lamp), La (loud circuit), \overline{D} (message decoding), SU (station searching).

A low level at input \overline{TR} (key broadcast) indicates that no VRF operation is intended. The input behaves in a bistable way; for switching it requires a low resistance driving. When the supply voltage is turned on again, the input is automatically set to VRF operation.

A low level at input $\overline{\text{TD}}$ (key message) indicates that only road traffic information messages are to be reproduced.

A low level at input $\overline{BK+TS}$ (area identification or key "only broadcast recognition") indicates that either the area identification circuit (BK IC) has recognized the wanted area identification signal or that area distinguishing is not wanted.

A high level from the SK analog IC at input SK (transmission identification) indicates that the station received is a VRF station.

Through a low level at input \overline{H} , the circuit can be reprogrammed for the use in a station-searching second set. This function acts upon the warning tone.

The lamp output L shows a high level when the wanted kind of operation may be performed. For this purpose the SK (transmission identification) input must receive an H-signal which means that a station with the proper transmission identification is being received. In addition, the $\overline{BK+TS}$ (area identification or transmission identification only) input must receive an L-signal which means that a station of the wanted area is being received or that no area identification is wanted.

This is also true in the case that no VRF function is wanted (key "broadcast") pushed: $\overline{TR} = 0$).

 $\mathsf{L} = \mathsf{SK} \ \overline{\mathsf{BK} + \mathsf{TS}}$

Output La from the loud-switch controls the loudspeaker amplifier. With a high level it sets the loudness to:

 $La = D + TR + L \cdot \overline{TD}$

The message-identification output \overline{D} indicates with a low level that a message is being recognized and the station received is located in the wanted area. With the key "broadcast" this signal is suppressed.

 $\mathsf{D} = \mathsf{D}\mathsf{K} \cdot \mathsf{L} \cdot \overline{\mathsf{T}\mathsf{R}}$

Station search output SU controls the automatic VRF station searching motion. (High level: search, low level: stop).

 $\overline{SU} = TR + L + stop pulse (SK)$

The stop pulse lasts about 0.5 s; it is produced every time a VRF station has been found (SK = high) to give the BK IC a chance to check whether or not the area identification is correct. (Own 4-bit asynchronous counter with frequency 57 kHz 2^{-12}). Station search is started with a delay to avoid response to brief noise signals received.

The output tone 1 produces a warning when no VRF station is received from the wanted area.

Tone 1 = $\overline{TR + L}$

However, the tone is turned-on no sooner than about 30 s after this condition has been established. Through a dynamic stage it is produced at first four times soft then four times medium and finally loud.

(The delay and the dynamic control consist of a 5-bit asynchronous counter with a clock frequency of approx. 57 kHz 2^{-17}).

The output tone II is different from tone I by producing a warning tone undelayed and only in two dynamic stages (four times soft and then loud). For this function a resistor to $V_{\rm DD}$ is required.

In connection with station search second sets a warning tone will make no sense if no VRF station can be received at all (poorly covered area). In this case the station search second set is to continue searching to discover a VRF station as soon as possible. Not before a VRF station has been found, which does not belong to the wanted area, however, a warning tone will make sense again indicating the possibility of an improved operation.

Operation:

If no VRF station can be received, the SU signal remains low. As soon as a VRF station has been found during the periodic searches, periodic pulses with SU = high occur. When the \overline{H} -input is low, the warning tone is blocked if SU remains low for a period exceeding 20 s.

Note:

Inputs PR and Y are intended for testing. They must not be externally connected for other purposes.

MOS circuit

The MOS circuit S 552, built up in depletion load technology, is an extension of the two bipolar circuits S 0280 (station decoder), S 0281 (message decoder) and the MOS circuit S 551 (message decoder), which together constitute the main portion of a traffic broadcast decoder used in car radios.

The S 552 recognizes the identification frequency of a VRF station of a specific region and switches traffic messages of only this station to the loudspeaker. The S 552 has been designed for 6 different area frequencies, which can be pre-selected at inputs \overline{A} to \overline{F} .

Туре	Ordering code	Package outline
S 552	Q 67100-Z110	DIP 16

Maximum ratings (all voltages referred to $V_{DD} = 0 \text{ V}$)

		min.	max.	
Supply voltage Input voltage Total power dissipation Power dissipation per output Storage temperature	V _{SS} V _i P _{tot} P _q T _{stg}	-0.3 0 -40	18 V _{SS} +0.3 400 100 125	V V mW mW °C
Range of operation (referred to $V_{DD} = 0 V$)				
Supply voltage range Ambient temperature range	$V_{\rm SS}$	9 to 16 —25 bi	s 85	∨ ∣°C

Characteristics (all voltages referred to $V_{DD} = 0 \text{ V}$)

		min.	typ.	max.	
Supply current	I _{SS}			15	mA
Inputs					
Transmission frequency SF (57 kHz) (internal pull-high resistor)					
Area frequency BF (internal pull-high resistor) (A = 23.79 Hz, B = 28.32 Hz, C = 34.98 Hz, D = 39.65 Hz, E = 45.75 Hz, F = 54.04 Hz)					
H-pulse width	t _{WH}				
(Duty cycle approx. 1 : 2) L-pulse width (Duty cycle approx. 1 : 2)	t _{WL}				
H-L transition time	t _{THL}			3.5	μs
L-H transition time	t _{TLH}			3.5	μs
Harmless H-input current	I _{iH}			1	μΑ
L-Input source resistance	RiQL			10	KΩ
Lipput source resistance	Russ			6	10
$(\text{to } V_{\text{DD}} + 1 \text{ V})$				0	182
Transmission identification SK					
(from DK analog circuit)					
(internal pull-high resistor)					
Harmless H-input current	$ I_{iH} $			1	μA
L-input source restistance	R _{iQL}			5	kΩ
(to V _{DD})					
(to V _{DD} +1 V)	π _{i QL}			3	KΩ

Characteristics (all voltages referred to $V_{DD} = 0 \text{ V}$)

		min.	typ.	max.	
Programming inputs AF (see fig. 1) (Internal pull-high resistor)					
Harmless H-input current L-input source resistance	I _{iH} R _{i QL}			1 5	μA kΩ
L-input source resistance (to $V_{DD} + 1 V$)	R _{i QL}			3	kΩ
Reset input ZR (see fig. 2)					
H-input voltage (Reset)	V _{iH}	$V_{\rm SS}$ – 1.3 V		V _{SS}	
L-input voltage (released)	V _{iL}			2	v
H-pulse width Beguired input current	t _{WH}	20		10	μs μΔ
Area identification BK	1				μA
H-output voltage	V _{q H}	V _{SS} – 1.3 V		V _{SS}	
$(at/h) < 10 \mu A$ L-output voltage $(at/h) < 10 \mu A$	V _{q L}			1.5	v
Short circuit current (Continuously short circuit proof)	I _{SC max.}			1	mA

Connection of programming inputs $\overline{A}\ldots\overline{F}$



Figure 1

Circuit for automatic reset upon turn-on



Figure 2

S 552

Block diagram



S 552

Pin designation

Pin No.	Description
1	Area frequency BF
2	Transmission identification SK
3	Reset ZR
4	Testing PR
5	Y-input/output
6	Clock blocking TBL
7	Station frequency SF
8	V _{SS}
9	V _{DD}
10	Area selection F
11	Area selection E
12	Area selection D
13	Area selection \overline{C}
14	Area selection B
15	Area selection \overline{A}
16	Area identification BK

Functional description of the S 552

The area decoder circuit S 552 is an extension of the VRF decoder system. It is used to recognize the area frequency (identification frequency of the VRF station of a region). The S 552 has been designed for 6 different area frequencies (BF), which are preselected by means of an L level at the programming inputs \overline{A} - \overline{F} . This can be done with a switch, which briefly opens all inputs when turned, as well as with a switch which bridges several inputs simultaneously when operated.

The circuit contains a PLL portion like the S 551. It consists of three synchronous counters in series. The first of these counters can be switched between the two counting positions 23 and 25. In addition, for an extension of the locking range, two additional counter combinations are possible: 21/27 and 19/29. The switching of the locking range is done by an integrator following the PLL. The second divider of the PLL circuit can be switched externally through the \overline{A} - \overline{F} inputs. With an L-level at \overline{A} it divides by 25, at \overline{B} by 21, at \overline{C} by 17, at \overline{D} by 15, at \overline{E} by 13 and at \overline{F} by 11. In order to convert, through division, a 57 kHz SF-signal into a BF-signal, the PLL contains an additional 2-bit divider. Corresponding to the programming inputs $\overline{A} \dots \overline{F}$ used, the PLL generates an internal BF signal. An externally applied BF (at the BF input) is applied to an exclusive-OR-gate together with the internal signal. The output of this gate causes switching of the counting steps at the first divider stage (e.g. 23/25). Thereby the internal BF is shifted in phase until a stable switching ratio has been obtained.

As an indication that the PLL has recognized a BF properly, the output of a second exclusive OR (Y-signal) gate is used; the inputs of this gate are the internal reference frequency, shifted by 90° , and the BF.

In case of a stable switching ratio mentioned above, Y has a high level and thereby indicates the recognition of a proper BF. If the BF received is wrong, the Y output shows an irregular signal.

Just as in the case with S 551, the S 552 also contains an integrator and a memory. Both blocks receive their clock frequency from an internal frequency divider. This frequency divider essentially consists of a synchronous counter, which generates the integrator clock, and an asynchronous divider operated in series, which supplies the memory clock.

The integrator is an 8-bit synchronous up-down counter. Its clock frequency depends on the PLL output. For Y = high it amounts to approx. 2370 Hz and at Y = low 4750 Hz. In addition, the direction of counting of the integrator is determined by the level of the Y signal. At the high clock frequency it counts down (at Y = low) and at the low frequency it counts up (Y = high). The minimum duty cycle of the Y signal for upcounting of the integrator is <1:3 for Y = Low.

An evaluation of the contents of the counter is done by means of a hysteresis circuit with thresholds at counter contents 1/4 full and 3/4 full. In addition, the integrator stages with the highest significance determine a change of the locking range in the first PLL divider stage.

When the integrator is empty (0 to 1/4), the PLL-divider can be switched between 19 and 29 counting steps, when the integrator has been partially filled (1/4 to 1/2) between 21 and 27 steps and if it is filled more than 1/2 or if \overline{BK} = low between 23 and 25 counting steps.

When the integrator is full or when the memory is not entirely empty, the output \overline{BK} = low. The memory will bridge a brief disappearance of SK or BF. It consists of a 4-bit synchronous up/down counter and the maximum storage time amounts to approx. 6 s. Its clock frequency is approx. 2.3 Hz. When the hysteresis output shows a full integrator the memory counts up and for an empy integrator down. The hysteresis signal, together with the Ω_1 outputs of the individual memory bits, forms the BK-signal through a gate. Therefore the BK output remains low for additional 6 s after the integrator has counted down to zero.

Note:

The inputs TBL, PR and Y are intended for testing purposes. They must not be connected externally.

SDA 5690 R

MOS circuit

Digital storing and retrieving of the tuner voltage according to the voltage synthesis concept may be performed by means of the SDA 5690 R IC, designed in MOS depletion technology, in connection with a nonvolatile memory.

The system comprises 3 ICs, a multistage RC low-pass, and several external components. The tuning voltage is digitized into a 10-bit word, thus obtaining a resolution accuracy of approximately ± 10 kHz throughout the entire VHF bandwidth.

- Few external components
- Fine-tuning during storage
- · Mute signal during progam change or storage
- Frequency monitoring of a stored station

Туре	Ordering code	Package outline		
SDA 5690 R	Q67100-Z138-R	DIP 28		

Maximum ratings (referred to $V_{DD} = 0 V$)

Supply voltage	Vss	0 to 17	V
Input voltage	Vi	0 to 17	V
Power dissipation per output	Pa	10	mW
(unless otherwise specified under characteristic data)	•		
Total power dissipation	P _{tot}	500	mW
Thermal resistance (system-air)	R _{th SA}	60	K/W
Storage temperature range	T_{stg}	-55 to 125	°C
Range of operation (referred to $V_{DD} = 0 \text{ V}$)			
Supply voltage range	Vss	5 to 14	V
Ambient temperature range	/ _{amb}	[0 to 70	°C

Characteristics (all voltages referred to V_{DD})

		min	typ	max	
Supply current ($V_{SS} = 12 V$)	I _{DD}		3	10	mA
Inputs					
switch-on reset-POR forward-backward K (ind, pull bich registers)					
H-input voltage	V _{i H}	11		12	v
(test circuit 1, V _{SS} = 12 V) L-input voltage	V _{iL}	0		7.5	v
(test circuit 1, $V_{SS} = 12 \text{ V}$) Input short-circuit current ($V_{SS} = 12 \text{ V}$)	I _{i L}	-100		-10	μA
Inputs Store S					
Progr. selection V_1 , V_2 , V_3 , V_4 , V_5 , V_6 , V_7 , V_8 , (incl. pull-high resistors)	ΤΡ, ΤΟ				
H-input voltage (test singuit 1, Vac = 12 V)	V _{i H}	11		12	V
L-input voltage	V _{iL}	0		7.5	v
(test circuit 1, $V_{SS} = 12 V$) Input short-circuit current ($V_{SS} = 12 V$)	I _{iL}	- 50		-5	μA
Inputs DM, L					
H-input voltage	V _{i H}	11		12	V
L-input voltage	V _{iL}	0		7.5	v
(test circuit 1, $V_{SS} = 12 V$)		I			
Input oscillator CL	fosc		455*		kHz
Output DM (open-drain output)					
H-output voltage (test sincuit 2, L, L, = 100 µA, Voc. = 12 V)	V _{q H}	11		12	V
Leakage current (test circuit 2, $V_{SS} = 12 V$) Power dissipation	I _{q Ik} Pq			1 50	μA mW
Output Store ST (open drain output)					
H-output voltage (test circuit 2, $I_{\rm qH}$ = 300 µA, $V_{\rm SS}$ = 12 V)	V _{q H}	11		12	V

^{*} Murata Resonator CSB 455

Characteristics (all voltages referred to V_{DD})

		min	typ	max	
Leakage current ($V_{SS} = 12 V$) Power dissipation	I _{q lk} P _q			1 50	μA mW
Output Mute – M (open-drain output, short-circuit proof) (test circuit 2)					
H-output current ($V_{q H} = 2.6 V$; $V_{SS} = 5 V$) Leakage current ($V_{SS} = 12 V$) Power dissipation	I _{q H} I _{q Ik} P _q	500		1600 1 50	μΑ μΑ mW
Output DA (open drain output) (test circuit 2)					
H-output voltage ($I_{q H} = 400 \ \mu$ A) Leakage current ($V_{SS} = 12 \ V$) Power dissipation	V _{q H} I _{q Ik} P _q	9.4		12 10 80	V μA mW
Outputs (Test circuit 2)					
Retrieval W memory location Address A, B, C H-output voltage ($I_{q H} = 100 \ \mu$ A) L-output voltage ($I_{q L} = -10 \ \mu$ A)	V _{q H} V _{q L}	11 0		12 1	V V
Output memory shift clock I					
(testc circuit 2) H-output voltage ($V_{SS} = 12 V$; $I_{q H} = 50 \mu A$) L-output voltage ($V_{SS} = 12 V$; $I_{q L} = -20 \mu A$)	V _{q H} V _{q L}	11 0		12 1	v v
Output program change PC*					
H-output voltage $(V_{SS} = 12 \text{ V}; I_{q H} = 100 \mu\text{A})$ L-output voltage $(V_{SS} = 12 \text{ V}; I_{q L} = -5 \mu\text{A})$	V _{q H} V _{q L}	11 0		12 1	v v

371

Characteristics (all voltages referred to V_{DD})

		min	typ	max	
H-L transition time ($C_{ext} = 20 \text{ pF}$)	t _{HL}			10	μs
Output turn-on reset PR (test circuit 2)					
H-output voltage	<i>V</i> q н	11	1	12	V
$(I_{q H} = 20 \mu\text{A}; v_{SS} = 12 \text{V})$ L-output voltage	V _{qL}	0		1	v
$(I_{qL} = -2 \mu A; V_{SS} = 3.3 V)$ Changeover values $(V_{SS} - V_{DD})$ (refer to test diagram)		3.3	3.8	4.5	v

Test circuit 1



Test circuit 2



Circuit description

1. Total system - survey

The total system for digital storage and retrieval of the tuning voltage is based on a voltage synthesis concept which comprises three ICs, a multistage RC low-pass, and several discrete peripherals. The tuning voltage is digitized into a 10 bit word, thus resulting in a resolution accuracy of approximately \pm 10 kHz at 20 MHz bandwidth. An AFC operates in addition. Maximally 8 programs or 16 programs, respectively, can digitally be processed from the SDA 5690 R to the SDA 5650 R memory for storage.

The P-MOS control circuit SDA 5690 R mainly performs a DA conversion in case of program fetch or an AD conversion for program storage. It operates according to a counting method.

The 10-bit digital value is represented as periodic squarewave signal of constant frequency, with the IFO being of the order of the pulse width. The following low-pass filtering yields in the mean time value thus delivering the analog value. The low pass consists of a switching stage in order to generate the voltage swing of 0 to V_{stab} and the passage characteristic for adaptation to the capacitance diode characteristic curve as well as of several RC networks, to minimize the ripple of the analog voltage (<10 μ V).

The comparator TDB 0453 A is necessary for the AD conversion. In case of scale operation (button U_{scale}), the comparator output instructs the control unit to vary the digital value such that the low-pass voltage V_{C} aims at equality with the scale potentiometer voltage V_{pot} . The converter velocity was designed such that equality can be achieved during transmitter setting and storage. The digital value of V_{pot} can then be stored.

With the aid of the tuning knob and the muting circuit, the frequency of a stored transmitter can be retrieved on the scale.

2. Function of the control IC SDA 5690 R

The converter comprises each a 10-stage cycle counter, a digital comparator, and an IFO register which operates either as incrementer/decrementer or as shift register. The periodically circulating cycle counter is clocked by an oscillator of approximately 455 kHz. The digital value equivalent to the tuning voltage is to be found in the IFO register. The conversion into a corresponding pulse width is done such that an F-F is set at the initial position of the cycle counter, and reset when equalization between cycle and IFO counter is achieved. In accordance with the 2¹⁰ possible IFO counter positions, there are also 2¹⁰ different pulse widths. The period of the DA output signal is 4 ms, it is subdivided into 8 individual pulses in order fo facilitate filtering. The program button inputs lead to the input logic which recognizes the button pressure and performs binary encoding. A locking device ensures that simultaneous pressure of two buttons does not lead to the recognition of the binary value of a third button. On principle, the last pressed button becomes active. With the aid of the divider and the control logic all clocks necessary for command recognition and data transfer are generated.

2.1 Program change

- press U₁ to U₈
- load the program storage address A, B, C
- transmit the PC* signal as read instruction for the memory; the data pin DM is switched as input; DE, DA of the memory as output.
- transmit 10 Φ clocks; shift the memory IFO in the IFO register.
- convert the IFO into one pulse width
- the filtered diode voltage V_{LP} is fed to the tuner

2.2 Storage

- press the button U_{scale}
- tune with scale potentiometer

The scale potentiometer voltage V_{pot} is directly fed to the tuner, it is also applied to the analog comparator. The comparator compares the voltage $V_{\rm C}$ which corresponds to the IFO register level, with V_{pot} . In case of inequality the comparator output determines via pin K in which direction the IFO register, switched as a counter, has to run such that equality will be achieved. The comparator itself does not determine "equality", but only "greater" or "less". For this reason, the digital value cannot be more precise than 1 LSB. At first, the IFO register is provided with a clock frequency of approximately 250 Hz.

Owing to this higher clock frequency as well as to possible incrementing/decrementing, the low-pass voltage will follow after a reasonable period of time at a change of the scale potentiometer voltage, i.e. there is no waiting period between the finished tuning process and pressing the store button. Because of the high response time of the low pass — given by the severe requirement as to ripple — the counter removes too far from the exact value (approx. ± 8 steps) when reaching equality of $V_{\rm C} = V_{\rm pot}$. Therefore, retuning during storage follows.

Storage process

At first the store button is pressed and kept down, subsequently the desired program button is actuated. The store button can be released, thereafter. After having actuated the store button retuning takes place by continuously slowing the clock frequency down during 1 second. After the course of this time the digital value reaches an accuracy of 1 LSB. Immediately after that the contents of the IFO register is moved into the memory:

- transmit ST signal
- data pin DM is switched as output; DA is brought into the high-ohmic state by the memory
- transmit 10 Φ -clocks; shift IFO from the control device to the memory and memorize.

After the memory has finished the erasing and writing procedures - indicated with the signal L - then the stored station is read out again for control purposes.

2.3. Further particulars

2.3.1. Muting

During program change or storage, the M output is switched to "H". Thus, the sound can be muted during undefined states of the voltage V_{LP} .

2.3.2. Frequency control of a stored transmitter

At first, the store button is pressed and kept pressing; "H" appears at M; i.e. the sound becomes quiet. Now the scale potentiometer is turned until the sound is audible again within a narrow range of the scale. This means again that equality between V_{pot} and V_{c} is given at this spot of the scale; the comparator causes the sound to be switched on with M = "L".

The frequency can be read from the scale.

2.3.3. Switch-on reset

If supply voltage is applied to the device, the input POR will get a signal change from "L" to "H" from the memory. This signal change automatically causes a program change, when a program button is pressed.

2.3.4. Program extension

The non-volatile memory SDA 5650 R has a capacity of max. 16×10 bit. With an according changeover of the addressing input A4 also up to 16 stations may be stored.



376

Program change timing diagram



SDA 5690 R



Pin designation

Pin No.	Symbol	Description
1	V _{SS}	Supply voltage
2	POR	Switch-on reset input
3	ΤQ	Test pin
4	Dq	Information output
5	TP	Test pin
6	DM	Serial data input/output
7	U ₁	Program selection signal input
8	U ₂	Program selection signal input
9	W	Retrieval signal output
10	CL	Oscillator input/output
11	U ₃	Program selection signal input
12	U ₄	Program selection signal input
13	U ₅	Program selection signal input
14	S	Storage signal input
15	U ₆	Program selection signal input
16		Program selection signal input
17	U ₈	Program selection signal input
18	С	Memory location address
19	$ \Phi $	Memory shift clock
20	В	Memory location address
21	PC*	Program change signal for memory
22	L	Erase and write blocking signal
23	ST	Store signal for memory
24	A	Memory location address
25	V _{DD}	Supply voltage
26	PR	Switch-on reset signal for memory
27	K	Forward/backward signal (from comp.)/input
28	М	Mute output







* The width of the window to retrieve the station can be set with the help of R.

380





381

MOS circuit

Digital storing and retrieving of the tuner voltage according to the voltage synthesis concept may be performed by means of the SDA 5690 IC, designed in MOS depletion technology, in connection with a C-MOS memory.

The system comprises 3 ICs, a multistage RC low-pass, and several external components. The tuning voltage is digitized into a 10-bit word, thus obtaining a resolution accuracy of approximately \pm 10 kHz throughout the entire VHF bandwith.

- Few external components
- Fine-tuning during storage
- Mute signal during program change or storage
- Frequency monitoring of a stored station

Туре	Ordering code	Package outline
SDA 5690 C	Q 67100-Z137-C	DIP 28

Maximum ratings (all voltages referred to $V_{DD} = 0 V$)

Supply voltage	V _{SS}	17	V
Input voltage	Vi	<i>V</i> _{SS}	V
Power dissipation per output	Pq	10	mV
Total power dissipation	P _{tot}	500	mW
Storage temperature range	T _{stg}	—55 to 125	°C
Range of operation (referred to $V_{DD} = 0$ V)			
Supply voltage range	V _{SS}	5 to 6	v
Ambient temperature range	T _{amb}	0 to 70	°c

Characteristics (all voltages referred to V_{DD} , according to test circuit1)

		min	typ	max	
Supply current ($V_{SS} = 6 V$)	Ī _{DD}	1	2.5	10	mA
Inputs					
switch-on reset-POR forward-backward K (incl. pull-high resistors)					
H input voltage ($V_{SS} = 5 V$) L input voltage ($V_{SS} = 5 V$) Input short-circuit current ($V_{SS} = 6 V$) Input short-circuit current ($V_{SS} = 5 V$)	V _{i H} V _{i L} I _{i L} I _{i L}	4 0 - 100		5 0.5 - 10	ν ν μΑ μΑ
Inputs					
Store S Progr. selection V ₁ , V ₂ , V ₃ , V ₄ , V ₅ , V ₆ , V ₇ , V ₈ , TP, TQ (incl. pull-high resistors)					
H input voltage ($V_{SS} = 5 V$) L input voltage ($V_{SS} = 5 V$) Input short-circuit current ($V_{SS} = 6 V$) Input short-circuit current ($V_{SS} = 5 V$)	V _{i H} V _{i L} I _{i L} I _{i L}	4 0 -50		5 0.5 5	V V μΑ μΑ
Input DM					
H input voltage ($V_{SS} = 5 V$) L input voltage ($V_{SS} = 5 V$)	V _{i H} V _{i L}	4 0		5 0.5	V V
Input oscillator CL	fosc		455*		kHz

^{*} Murata Resonator CSB 455

Characteristics	(all voltages	referred to	$V_{\rm DD}$	according	to test	circuit 2
Gharacteristics	(all voltages	lelelled to	VDD,	according	io iesi	ULL CULL Z

Outputs		min	typ	max	
Output DM (open-drain-output) H output voltage ($I_{q H} = 100 \mu A$; $V_{SS} = 5 V$) Leakage current ($V_{SS} = 6 V$) Power dissipation	V _{q H} I _{q Ik} P _q	4		5 1 50	V μA mW
Output Store — ST (open-drain-output) H-output voltage ($I_{qH} = 300 \mu\text{A}$; $V_{SS} = 5 \text{V}$) Leakage current ($V_{SS} = 6 \text{V}$)	V _{q H} I _{q lk}	4		5 1	V μA
Power dissipation Output Mute – M (open-drain output, short-circuit proof) H output current ($V_{q H} = 2.6 V$; $V_{SS} = 5 V$) Leakage current ($V_{SS} = 6 V$) Power dissipation	P _q I _{q H} I _{q Ik} P _a	500		50 1600 1 50	μA μA mW
Output DA (open-drain output) H-output voltage ($I_{qH} = 400 \mu A; V_{SS} = 5 V$) Leakage current ($V_{SS} = 6 V$) Power dissipation	V _{q H} I _{q Ik} P _a	2.4		5 10 80	V μA mW
Outputs Retrieval W memory location address A, B, C H-output voltage ($I_{q H} = 100 \ \mu A$) L-output voltage ($I_{a L} = -10 \ \mu A$)	V _{q H} V _{a L}	4		5	
Output Memory shift clock Φ H output voltage ($V_{SS} = 5V$; $I_{q H} = 50 \mu A$) L output voltage ($I_{q L} = -20 \mu A$)	V _{q H} V _{q L}	4 0		5 1	∨ ∨
Output Program change PC* H output voltage ($V_{SS} = 5V$; $I_{q H} = 100 \mu$ A) L output voltage ($I_{q L} = -5 \mu$ A) Transition time ($C_{ext} = 20 \text{ pF}$)	V _{q H} V _{q L} t _{HL}	4 0		5 1 10	V V μs
Output RC time constant for memory H output voltage ($V_{SS} = 5 V$; $I_{q H} = 50 \mu$ A) L output voltage ($I_{q L} = -2.5 \mu$ A)	V _{q H} V _{q L}	4.5 0		5 0.7	V V
Output Switch-on reset PR H output voltage $(V_{SS} = 5V; I_{q H} = 20 \mu A)$ L output voltage $(I_{q L} = -2 \mu A; V_{SS} = 3.3 V)$ Changeover values $(V_{SS} - V_{DD})$ (Test diagram)	V _{q H} V _{q L}	4 0 3.3	3.8	5 0.5 4.5	v v v

Circuit description

1. Total system - survey

The total system for digital storage and retrieval of the tuning voltage is based on a voltage synthesis concept which comprises three ICs, a multistage *RC* low-pass, and several discrete peripherals. The tuning voltage is digitized into a 10 bit word, thus resulting in a resolution accuracy of approximately \pm 10 kHz at 20 MHz bandwidth.

An AFC operates in addition. The reference voltage $V_{\rm stab}$ is generated e.g. by means of a voltage converter.

The SDA 5690 can digitally process max. 8 programs (8×10 bits) to a memory for storing. If a CMOS memory is used, e.g. the MC 144101, 2 mono cells will provide for retaining the information (IFO) after the supply voltage has been switched off.

The PMOS control circuit SDA 5690 C mainly performs a DA conversion in case of program fetch or an AD conversion for program storage. It operates according to a counting method.

The 10-bit digital value is represented as periodic squarewave signal of constant frequency, with the IFO being of the order of the pulse width. The following low-pass filtering yields in the mean time value thus delivering the analog value. The low pass consists of a switching stage in order to generate the voltage swing of 0 to V_{stab} and the passage characteristic for adaptation to the capacitance diode characteristic curve as well as of several RC networks, to minimize the ripple of the analog voltage (< 10 μ V).

The comparator TDB 0453 A is necessary for the AD conversion. In case of scale operation (button UFM) the comparator output instructs the control unit to vary the digital value such that the low-pass voltage $V_{\rm C}$ aims at equality with the scale potentiometer voltage $V_{\rm pot}$. The converter velocity is designed such that equality can be achieved during transmitter setting and storage. The digital value of $V_{\rm pot}$ can then be stored.

With the aid of the tuning knob and the muting circuit, the frequency of a stored transmitter can be retrieved on the scale.

2. Function of the control IC SDA 5690 C

The converter comprises each a 10-stage cycle counter, a digital comparator and an IFO register which operates either as incrementer/decrementer or as shift register. The periodically circulating cycle counter is clocked by an oscillator of approximately 500 kHz. The digital value equivalent to the tuning voltage is to be found in the IFO register. The conversion into a corresponding pulse width is done such that an F-F is set at the initial position of the cycle counter, and reset when equalization between cycle and incrementer/decrementer is achieved. In accordance with the 2¹⁰ possible IFO counter positions, there are also 2¹⁰ different pulse widths. The period of the DA output signal is 4 ms, it is subdivided into 8 individual pulses.

The program button inputs lead to the input logic which recognizes the button pressure and performs binary encoding. A locking device ensures that simultaneous pressure of two buttons does not lead to the recognition of the binary value of a third button. On principle, the last pressed button becomes active. With the aid of the divider and the control logic all clocks necessary for command recognition and data transfer are generated.

2.1. Program change

- press U₁ to U₈
- load the program storage address A, B, C
- transmit the PC* signal and the RC auxiliary signal as read instruction for the memory; the data pin DM is switched as input; DM of the memory as output.
- transmit 10 Φ -clocks; shift the memory IFO in the IFO register.
- · convert the IFO into one pulse with
- the filtered diode voltage V_{LP} is fed to the tuner

2.2. Storage

- press the button U_{scale}
- tune with scale potentiometer

The scale potentiometer voltage V_{pot} is directly fed to the tuner, it is also applied to the analog comparator. The comparator compares the voltage $V_{\rm C}$ which corresponds to the IFO register level, with V_{pot} . In case of inequality the comparator output determines via pin K in which direction the IFO register, switched as a counter, has to run such that equality will be achieved. The comparator itself does not determine "equality", but only "greater" or "less". For this reason, the digital value cannot be more precise than 1 LSB. At first, the IFO register is provided with a clock frequency of approximately 250 Hz.

Owing to this higher clock frequency as well as to possible incrementing/decrementing, the low-pass voltage will follow after a reasonable period of time at a change of the scale potentiometer voltage, i.e. there is no waiting period between the finished tuning process and pressing the store button. Because of the high response time of the low pass — given by the severe requirement as to ripple — the counter removes too far from the exact value (approx. \pm 8 steps) when reaching equality of $V_{\rm C} = V_{\rm pot}$. Therefore, retuning during storage follows.

Storage process

At first the store button and subsequently the desired program button are actuated.

After having actuated the store button, retuning takes place by continuously slowing down the clock frequency during 1 second. After the course of this time, the digital value reaches an accuracy of 1 LSB. Immediately after that, the contents of the IFO register is moved into the memory:

- transmit ST signal and auxiliary RC signal for the memory
- data pin DM is switched as output; by the memory, DM is switched as input
- transmit 10 Φ clocks; shift IFO from the control IC to the memory amd memorize.

A subsequent program change is performed for control purposes.

2.3. Further particulars

2.3.1. Muting

During program change or storage, the M output is switched to "H". Thus, the sound can be muted during undefined states of the voltages V_{LP} .

2.3.2. Frequency control of a stored transmitter

Ar first, the store button is pressed and kept pressing; "H" appears at M; i.e. the sound becomes quiet. Now the scale potentiometer is turned until the sound is audible again within a narrow range of the scale. This means again that equality between $V_{\rm pot}$ and $V_{\rm c}$ is given at this spot of the scale; the comparator causes the sound to be switched on with M = "L".

The frequency can be read from the scale.

2.3.3. Switch-on reset

If supply voltage is applied to the device, the input POR will get a signal change from "L" to "H" from the memory. This signal change automatically causes a program change, when a program button is pressed.

Test circuits





Test circuit 2



Test diagram





Program change timing diagram

389



SDA 5690 C



SDA 5690 C

391

Pin designation

Pin No.	Symbol	Description
1	V _{SS}	Supply voltage
2	POR	Switch-on reset input
3	ΤQ	Test pin
4	Dq	Information output
5	TP	Test pin
6	DM	Serial data input/output
7	U1	Program selection signal input
8	U_2	Program selection signal input
9	W	Retrieval signal output
10	CL	Oscillator input/output
11	U ₃	Program selection signal input
12	U ₄	Program selection signal input
13	U ₅	Program selection signal input
14	S	Storage signal input
15	U ₆	Program selection signal input
16	U ₇	Program selection signal input
17	U ₈	Program selection signal input
18	C	Memory location address
19	Φ	Memory shift clock
20	В	Memory location address
21	PC*	Program change signal for memory
22	RC	Time constant simulation signal
23	ST	Store signal for memory
24	A	Memory location address
25	V _{DD}	Supply voltage
26	PR	Switch-on reset signal for memory
27	K	Forward/backward signal (from comp.)/input
28	M	Mute output



SDA 5690 C

393

16 x 10 (12) Bit Nonvolatile Memory

MOS circuit

16 \times 10 (12) bit SDA 5650 R memory for radios.

General features

- Electrically wordwise reprogrammable, nonvolatile memory in floating gate technology
- Memory capacity 16 words of 10 or 12 bits each, pin programmable
- · Serial data input and output via separate inputs and outputs
- 4 parallel address input lines
- · No determination of erase and write cycles with external RC networks
- N-channel silicon gate technology
- Nonvolatile data storage for more than 10 years
- Unlimited number of read cycles without refresh number of rewrite cycles greater than 10³ per word
- Programmining within 1 second
- Typical application: tuning memory

Туре	Ordering code	Package outline
SDA 5650 R	Q67100-Q247-R	DIP 18

Maximum ratings (all voltages referred to $V_{SS} = 0 V$)

Supply voltage	V _{DD 12-1}	21	V
Supply voltage	V _{PH 7-1}	40	V
Supply voltage	V _{PI 9-1}	21	V
Input voltage	Vi	16	V
Total power dissipation	Ptot	400	mW
Thermal resistance (system-air)	Rth SA	80	K/W
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation (referred to V_{SS} =	0 V)		
Supply voltage range	V _{DD 12}	14 to 16	V
Ambient temperature range	T_{amb}	0 to 70	°C

		min	typ	max	
Supply current Substrate bias Substrate current ¹)	<u>I</u> _{DD 12} V _{BB 1} I _{BB 1}	4	10	20 5 100	mA V μA
average current peak pulse current Programming voltage	I _{BB 1a} I _{BB 1p} Vpp 7		0.5 33	2 10 35	mA mA V
Programming current ¹) (switchable) Programming current ²)	I _{PP 7}			300	μA
average current peak pulse current	I _{РР 7а} I _{РР 7р}		15	2	mA mA
Virite voltage (>13 V at the read process) Write current $(V_{CV} > 13 V)$			15	100	V
Write current ²) average current	IPI 9a		5	20	mA
peak pulse current	I PI 9p			50	mA
Inputs A ₁ , A ₂ , A ₃ , A ₄ , D _E , Φ, B, St, PCM, PR (pin 5, 4, 3, 2, 15, 13, 14, 16, 18, 8)	V _L V _H I _H	0 4		0.5 <i>V</i> _{DD} 10	V V μA
$ \begin{array}{ll} B \; (pin \; 14) & (V_{L} = 0 \; V) \\ PR \; (pin \; 8) & (V_{L} = 0 \; V) \\ & (V_{H} = \; V_{DD}) \end{array} $	$-I_{L}$ $-I_{L}$ $+I_{H}$			300 200 200	μΑ μΑ μΑ
Outputs (open drain) L, POR, D _A (pin 17, 6, 11)		ł			ł
$(V_0 = 0.5 \text{ V})$ $(V_0 = V_{\text{DD}})$	IL I _H			0.5 10	mA μA

Static characteristics (all voltages referred to $V_{SS} = 0 \text{ V}$)

 ¹) Quiescent state, read process
²) During a reprogramming operation
Dynamic characteristics

		min	typ	max	
Switching times					
Clock signal $arPhi$	$T = t_1 + t_2$	100			μs
	t_1, t_2	20		1	μs
	t _r , t _f			10	μs
D _i (data input)	ti	10			μs
D _i (data input)	t_0	70			μs
D _q (data output)	t_{α}			70	μs
Total erase — write time $(V_{PI} = 15 \text{ V}; V_{PH} = 33 \text{ V})^*$	Tprog			1	S
Programming frequency	fprog			1	Hz



⁾ without the portion for data input

Circuit description

Read operation (fig. 1)

The read operation is initialized with the transition of the external signal PCM from high to low at the time $t = t_0$. The address information has to be stable for at least 10 seconds prior to and after t_0 . After $t_0 + 10$ seconds, all address inputs as well as the control input are blocked as long as the PCM signal is low. The data output D_q is low-ohmic as long as PCM remains low. At a time $t_1 > 50 \,\mu$ sec, the first written data bit of the selected 10 (12) bit word is available at the output. The further data bits are clocked each by the falling edge of 10 (12) positive clock pulses.

After having finished the read operation — with the transition of the external signal PCM from low to high — the address lines and control lines are again enabled.

Rewrite operation (fig. 2)

The write operation is initialized with the transition of the external signal ST from high to low (at least for 50 μ sec) at the time $t = t_0$. The address information has to be stable for at least 10 seconds prior to and after t_0 . At the time t_0 the memory outputs a signal L from low to high as long as the rewrite operation lasts. This signal blocks the address, the PCM, and the control (ST) input.

After a time $t_1 = t_0 + \Delta t$ with $\Delta t > 50$ µsec the data information can be written into the data shift register with 10 (12) clock pulses. Data carry takes place at the negative edges of the positive clock pulses.

With the aid of internal memory control, the write operation begins as soon as the data transfer after the 10th (12th) clock pulse and the erasure have been finished. The end of the write operation is also determined by means of internal control. It is indicated at the control output L by the transition from high to low.

After programming, the ST input remains blocked, it is not released again before a leading edge at the PCM input (repetitive blocking for programming at too long pressing the store button).

Reset

The memory remains in the reset condition as long as the input PR is low. During reset also the output POR is low.

Word length

A connection between input B and ground V_{SS} results in an extended word length from 10 to 12 bits. In the open state, the shorter word length is set through an integrated pull-up resistor.

Pin designation

Pin No.	Symbol	Description
1	V _{BB}	Substrate bias
2	A ₄	Address 4 (input)
3	A ₃	Address 3 (input)
4	A ₂	Address 2 (input)
5	A ₁	Address 1 (input)
6	POR	Reset output
7	V _{PP}	Programming voltage
8	PR	Reset input
9	V _{Pl}	Write current
10	V _{SS}	Ground
11	Da	Data output
12	V _{DD}	Supply voltage
13	Φ	Clock signal (input)
14	В	Changeover between 10 and 12 bit (input)
15	Di	Data input *
16	St	Reprogramming signal (input, active low)
17	L	Programming conditional signal (output)
18	PCM	Read signal (input, active low)

Fig. 1 Read operation





Block diagram



Supply voltage for the tuning memory in radios



Bipolar circuit

The comparator TDB 0453 A is particularly developed for use in the voltage synthesis concept for radios (SDA 5690).

The TDB 0453 A includes a PNP input. The prestages and final stages can be supplied separately. Thus, the advantage results that comparatively low battery voltages are adequate for supplying the final stages and a very low current is needed for supplying the input stages. The supply voltage V_{S1} must be slightly higher than the required commonmode range; moreover, current consumption I_{S1} of the prestage only slightly changes at switching over the final stage. In addition to this advantage as well as high gain, high input impedance, low zero voltage, low temperature and supply voltage dependence, the TDB 0453 A is outstanding for:

- · Large supply voltage range
- High output power
- Low current consumption
- · Low saturation voltage
- Common mode range up to 0 V

Туре	Ordering code	Package outline
TDB 0453 A	Q 67000-A1499	DIP 6

Maximum ratings

Supply voltage	V _{S1} , V _{S2}	32	V
Output current	I_{q5}	70	mA
Differential input voltage	ΔV_{i2-3}	$\pm V_{\rm S}$	
Thermal resistance (system-air)	R _{th SA}	140	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	T _{stg}	-55 to 125	°C
Range of operation			
Supply voltage range	V _{S1} , V _{S2}	3 to 32	V
Ambient temperature range	$T_{\rm amb}$	0 to 70	°C

		min	typ	max	
Current consumption Pin 1	I _{S1}		0.25	0.30	mA
V _{S1} = 30 V V _{S2} = 15 V } Pin 6	I _{S2}		0.7	1	mA
Input offset voltage ($R_{\rm G} = 50 \ \Omega$)	$\Delta V_{\rm ios}$	- 7.5		+ 7.5	mV
Input offset current	ΔI_{ios}			80	nA
Input current	I _i		50	150	nA
Output voltage $R_{\rm L} = 2 \rm k\Omega$	Va	29.9			V
$R_{\rm L} = 620 \Omega$	Va	29.9			V
Output leakage current $R_{\rm L} = 2 \rm k\Omega$	V_{α}^{\dagger}]	0.3	V
$R_1 = 620 \Omega$	V_{α}^{\dagger}			0.5	V
Input resistance	Ri		200		kΩ
Open-loop voltage gain	G _{vo}	75	83	95	dB
Output reverse current	InB		1	10	μA
Input common mode range	Vic	-0.2		$V_{\rm S} - 2.0$	İv 🛛
Common mode rejection	ĊMR	65	79		dB
Supply voltage rejection	$\frac{\Delta V_{\rm ios}}{\Delta V_{\rm S}}$		25	200	μV/V
Temperature coefficient of input offset voltage	TCV		6		μV/K
Temperature coefficient of input offset current	TCI		0.3		nA/K
Rate of voltage rise	$\Delta V_{\rm o}/\Delta t_{\rm r}$	dependi	ng on the m	ode of op	eration
-	7	and wiri	ng (typ. <9	V/µs)	

Characteristics (V_S = 30 V; T_{amb} = 25 °C, R_{L} = 10 k Ω , unless otherwise specified)

Schematic diagram



SDA 5680 A SDA 5680 B

Bipolar circuit

SDA 5680 is a single-chip solution of a frequency counter for radio receivers. The display is provided by a 5 digit liquid crystal display in multiplex operation. The SDA 5680 is suitable for use in single as well as in multi-heterodyne receivers. Two versions of the SDA 5680 are available differing by their intermediate frequency.

- Single chip solution
- Direct LCD driving
- For all broadcasting ranges
- Low current consumption

Туре	Ordering code	Package outline
SDA 5680 A SDA 5680 B	Q 67000-Y 505-A Q 67000-Y 505-B	DIP 28

Maximum ratings

Supply voltage	Vs	6.5	V
Input voltage	V _{i6} , V _{i7} , V _{i9} Vi2, Vi4, Vi5*	V _S 1.5	V Vrms
Thermal resistance (system-air)	R _{th SA}	60	K/W
Junction temperature	τ_{i}	125	°C
Storage temperature range	T'_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vs	4.7 to 6	V
Ambient temperature range	T_{amb}	0 to 70	°C

Characteristics ($V_{\rm S}$ = 5 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption Input voltage 590 kHz $\leq f \leq 1$ MHz 1 MHz $\leq f \leq 2$ MHz f > 2 MHz	I ₃ V _{i 2} , V _{i 4} , V _{i 5}	150 80 40	30		mA mV _{rms} mV _{rms}
Input resistance	R _{i 2} R _{i 4}	250 1			Ω kΩ kΩ
H-input voltage	Vі 6н Vі 6н Vі 7н	2.4 2.4			V
M-input voltage (tristate inputs)	V i 9H V i 6M V i 9M	2.4	1		v v v
L-input voltage	V _{i6L} V _{i7L}		or free	0.2	V V
H-input current ($V_{i 6H} = V_{i 7H} = V_{i 9H} \le 2.4 \text{ V}$)	V i 9L I i 6H I i 7H I : 0U			0.2 100 100	μΑ μΑ
L-input current	I 9H I _{i 6L} I _{i 7L}	Ē		- 300 - 300	μΑ μΑ
Input frequency	$I_{i 9L}$ $f_{i 2}$ $f_{i 4}$ $f_{i 5}$	0.59 0.59 0.59		300 119 33 33	μA MHz MHz MHz



SDA 5680 A SDA 5680 B

Circuit description

(refer to block diagram)

The heterodyne principle is used in radio receivers in different variants. Types of different center frequencies are applied as IF filter.

In case of single heterodyning the inputs osc_1 and VHF of the IC are connected; in case of double heterodyning the inputs osc_1 , osc_2 , and VHF. Two inputs are provided for the logic selection of osc_1 , osc_2 , or VHF. One input permits the IF frequencies of MS and VHF to be programmed.

The receiver frequency $f_{\rm rec}$ can be derived from the equation

$$f_{\rm rec} = f_{\rm i\,1} \pm f_{\rm i\,2} \pm f_{\rm IF}$$

An incrementer/decrementer and a gate circuit (using a crystal as time base) are used for processing the frequencies f_{i1} and f_{i2} .

The frequency f_{i2} can be zero, f_{i1} then corresponds to the oscillator frequency of LMS or VHF. The programmed result of the counter takes the frequency f_{IF} into account when the counting operation starts. The crystal frequency amounts to 4 MHz.

Frequency processing in the IC

 $LMS/VHF_{single} : f_{rec} = f_{i1} - f_{IF}$ SW_{double} : $f_{rec} = f_{i1} - f_{i2} + f_{IF}$

Band selection

B ₁	B ₂	active inputs	Function
L M M H	L H	Osc ₁ Osc ₁ Osc ₁ , Osc ₂ VHF	LM SW _{single} heterodyned SW _{double} heterodyned VHF

Input B₁ is not connected M Input B₂ is not connected H

IF programming:

The SDA 5680 is available in two versions; they differ by their mask programming throughout the intermediate frequency range:

SDA 5680 A : LMS: $f_{IF} = 460 \text{ kHz}$ VHF: $f_{IF} = 10.7 \text{ MHz}$ SDA 5680 B : LMS: $f_{IF} = 452 \text{ kHz}$ VHF: $f_{IF} = 10.7 \text{ MHz}$ 1F Type A Type B Pin 9 VHF LMS VHF LMS L 459 kHz 10.675 MHz 451 kHz 10.675 MHz 452 kHz 460 kHz М 10.7 MHz 10.7 MHz 461 kHz 10.725 MHz 453 kHz 10.725 MHz н

Display:



Display range:

VHF:	108.00 MHz	(max. of range)
SW:	30.00 MHz	
MF:	1605 kHz	
LF:	285 kHz	

Indicating accuracy: clock accuracy \pm 1 digit. Leading 0 gated.

At the LCD input the voltage can be varied at the outputs D_{12} to D_{28} by means of a resistance to ground and matched to possible specimen deviation of the LCDs.

SDA 5680 A SDA 5680 B

_

Pin designation

Pin No.	Symbol	Description
1	LCD	LCD voltage setting
2	VHF	VHF oscillator
3	$+V_{S}$	Supply voltage
4	Osc. ₁	LMS oscillator, variable
5	Osc. ₂	SW oscillator, fixed
6	B ₁	Area selection
7	B ₂	Single/double heterodyning
8	GND	Ground
9	IF	IF programming
10	Qu ₁	Crystal pin 1
11	Qu ₂	Crystol pin 2
12	com ₁	LCD connection
13	com ₂	LCD connection
14	com ₃	LCD connection
15	FED ₁	LCD connection
16	AG ₁	LCD connection
17	BC ₁	LCD connection
18	FED ₂	LCD connection
19	AG ₂	LCD connection
20	BC ₂ P ₁	LCD connection
21	AFE ₃	LCD connection
22	BGD ₃	LCD connection
23	$F_4C_3P_2$	LCD connection
24	AGE ₄	LCD connection
25	BCD ₄	LCD connection
26	FED ₅	LCD connection
27	AGC ₅	LCD connection
28	B ₅ , kHz, MHz	LCD connection

TCA 4500 A

Bipolar circuit

The TCA 4500 A is a phase-locked loop stereo decoder which incorporates a variable channel separation control. In this IC, the sensitivity to the third harmonics of both the pilot and subcarrier frequencies has been eliminated thanks to the use of appropriate, digitally generated waveforms in the phase-locked loop and decoder sections.

- · Low distortion
- Excellent rejection of ARI subcarrier and pilottone harmonics
- · No need for coils

Туре	Ordering code	Package outline
TCA 4500 A	Q 67000-A 1471	DIP 16

Maximum ratings

Supply voltage	Vs	16	V
Lamp drive voltage (lamp off)	V_7	30	V
Lamp current	I ₇	100	mA
Channel separation control voltage	V ₁₁	10	V
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T _i	150	°C
Storage temperature range	T _{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	Vs	8 to 16	V
Ambient temperature range	T_{amb}	-25 to 85	°C

Characteristics

 $(V_{\rm S}$ = 12 V; $T_{\rm amb}$ = 25 °C; $V_{\rm i (MPX)}$ = 2.5 V_{SS}; $f_{\rm mod}$ = 1 kHz; $V_{\rm pilot}$ = 10% $V_{\rm i}$)

		min	typ	max	
Current consumption $(I_7 = 0)$	I ₁₆		35		mA
Stereo channel separation					
unadjusted	а	30			dB
optimized on other channel	aont	40			dB
Monaural voltage gain	G	0.8	1	1.2	
THD at 2.5 V _{pp}	THD			0.3	%
THD at 1.5 V pp	THD		0.2		%
Signal to noise ratio in acc. with DIN 45405	a _{S/N}		85		dB
quasi peak reading RMS 20 Hz — 15 kHz	a _{S/N}		90		dB
Frequency rejection 19 kHz	a		31		dB
38 kHz	а	· ·	50		dB
Pilot tone harmonic rejection 57 kHz ARI	а		60		dB
Subcarrier harmonic rejection 76 kHz	а		45		dB
114 kHz	а		50		dB
152 kHz	а		50		dB
Input voltage for stereo switching threshold					
(19 kHz input signal for lamp "on")	V _{i 1}	12	16	20	mV _{rms}
Hysteresis for stereo switching threshold	Н		6		dB
Quiescent output voltage change					
with mono/stereo switching	∆V _{ql} , ∆V _{qr}		5	20	mV
Channel separation control voltage		1			
3 dB separation	V ₁₁		0.7		V
30 dB separation	V ₁₁		1.7		V
Minimum channel separation ($V_{11} = 0$ V)	а			1	dB
Monaural channel inbalance (pilottone off)	∆V _{ql,r}			0.3	dB
Hum suppression	a _{hum}		55		dB
Input resistance	R _{i1}		50		kΩ
Output resistance	R _{q 4} , R _{q 5}		100		Ω
Channel separation control current	I_{11}			- 300	μA
Catching range	$\Delta f/f_0$	1	±5	1	%

Test circuit



Pin designation

Pin No.	Description
1	Input
2	Preamplifier output
3	Left amplifier input
4	Left channel output
5	Right channel output
6	Right amplifier input
7	Stereo indicator lamp
8	Ground
9	Switching threshold
10	Switching threshold
11	19 kHz output/channel separation control
12	Modulator input
13	Loop filter
14	Loop filter
15	Oscillator RC network
16	Supply voltage $+V_S$



on olivatit with loss noon fil

TCA 4500 A

Bipolar circuit

The TCA 4510 decodes the transmitter-side stereo information in both L and R channels. Stereo transmission is shown by means of an indicator lamp. Continuous blending of mono and stereo signals is possible. The switching frequencies are controlled by a phase-locked loop.

- · Good channel separation
- · No need for coils
- Controllable channel separation
- · Good rejection of ARI subcarrier and pilottone harmonics

Туре	Ordering code	Package outline
TCA 4510	Q 67000-A 1533	DIP 18

Maximum ratings

Supply voltage	Vs	18	V
Lamp voltage	V _{LP}	18	V
Current for stereo indication lamp	ILP	60	mA
Thermal resistance (system-air)	R _{th SA}	70	K/W
Junction temperature	T_i	150	°C
Storage temperature range	T'_{stg}	│ —40 to 125	°C
Range of operation			
Supply voltage range	V _S	4.5 to 18	V
Animent temperature rallye	'amb	1 - 25 10 65	l C

Characteristics ($V_{\rm S}$ = 8 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Total current without <i>I</i> _{LP} (S ₁ closed)	IS		10	15	mA
Total current without I _{LP} (S ₁ open)	IS		6	8	mA
MPX op amp output voltage	V14	700	900	1	mVnn
Output voltage 1 kHz (stereo)	Va	700	900	1100	mVnn
(for modul. output, $V_i = 700 \text{ mV}_{pp}$)	ч]	44
Output voltage 1 kHz (mono)	Va	350	450	550	mVnn
(L or R modul., $V_i = 700 \text{ mV}_{pp}$)	7		r	{	PP
Input resistance	R _i	90	100		kΩ
Output resistance	Ra		1.5	2	kΩ
Cross-talk attenuation ($f_{AF} = 1 \text{ kHz}; V_H > 0.8 \text{ V}$)	acr		40		dB
19 kHz reduction $V_i = 700 \text{ mV}_{pp}$ (test circuit 1)	a ₁₉	1	32		dB
19 kHz reduction $V_i = 700 \text{ mV}_{pp}$ (test circuit 2)	a ₁₉		30		dB
38 kHz reduction $V_i = 700 \text{ mV}_{pp}$ (test circuit 1)	a 38		40		dB
38 kHz reduction $V_i = 700 \text{ mV}_{pp}$ (test circuit 2)	a ₃₈		30		dB
57 kHz reduction $V_i = 700 \text{ mV}_{pp}$ (test circuit 1)	a ₅₇		45		dB
57 kHz reduction $V_i = 700 \text{ mV}_{pp}$ (test circuit 2)	a ₅₇		37		dB
76 kHz reduction $V_i = 700 \text{ mV}_{pp}$ (test circuit 1)	a ₇₆		40		dB
76 kHz reduction $V_{i} = 700 \text{ mV}_{pp}$ (test circuit 2)	a ₇₆		20		dB
Oscillator switch-off (S ₁ open)	V _{LP}			0.4	v
Oscillator functions (S ₁ closed)	V _{LP}	0.9			V
Oscillator function ($I_{LP} = 10 \text{ mA}$)	V _{LP}	0.9			V
Mono $a_{cr} = 6 \text{ dB} (t_{AF} = 1 \text{ kHz})$	V _H	1		0.5	V
Stereo $a_{cr} = 40 \text{ dB} (f_{AF} = 1 \text{ kHz})$	V _H		0.8	0.9	V
Threshold stereo on (S ₁ closed)	V _{i PT}	1	30		mV _{pp}
Inreshold stereo off (S1 closed)	V _{i PT}		15	_	mv _{pp}
Switch-over to mono	VS	10	4.8	5	V
Capillator basis frequency	1LP	10	35	50	I MA
Catching range	/osc		19		
Chapped balance (S ϵ open: $V_{\rm et} = 0.V$)	/C		1 - 1	0.5	
Signal-to-poise ratio (BMS 20 Hz $-$ 15 Hz)	S/N	60		0.5	
Total harmonic distortion	0/11	00			
$V_{q} = 700 \text{ mV}_{pp}; f_{AF} = 1 \text{ kHz} \text{ (test circuit 1)}$	THD			0.5	%
$V_q = 900 \text{ mV}_{pp}$; $f_{AF} = 1 \text{ kHz}$ (test circuit 2)	THD			0.5	%

~ . "

Circuit description

The TCA 4510 is especially intended for battery operation. The IC can be used in time multiplex (switching) or in frequency multiplex (matrix) mode of operation. The necessary signal separation can be achieved by means of de-emphasis, the (L-R) signals are de-emphasized prior to their demodulation.

Amplitude and phase of the MPX input signal can be corrected by an operational amplifier. For this purpose an RC circuit is connected at pin 15. In matrix mode of operation, separation of (L+R) and (L-R) signals is achieved through an attenuated tuning circuit. In case of switching mode of operation, this separation is not required.

The (L-R) signal is demodulated and can be attenuated by means of an auxiliary voltage $V_{\rm H}$ or by a lower supply voltage ($V_{\rm S}$ <5 V).

The matrix generates the output signal by adding the (L+R) signal according to the formula $(L+R) \pm (L-R) = 2 L$ or 2 R, respectively. Only in case of switching mode of operation, the necessary de-emphasis is provided by output capacitors. The frequency required for demodulating the (L-R) signal is obtained by a phase-locked loop (PLL) from the divider. The oscillator is synchronized to the pilottone applied to pin 5 by means of phase comparison. A further phase comparison issues the information mono or stereo. Thus, the indicator lamp is switched and indicates as soon as a signal of adequate strength is available at the input. Moreover, the (L-R) attenuation has also been eliminated. If the switch S_1 is open, the IC switches the oscillator off, thus suppressing the (L-R) signal via the stereo switch and the mono/stereo blending. The supply current is thus reduced. If pin 8 is disconnected, the oscillator frequency can be measured

Block diagram



TCA 4510

Test circuit 1

Switching mode of operation



 $V_i = (L+R) + (L-R)_{HT} + PT$ L = 100%; R = 0% orR = 100%; L = 0%

Test circuit 2

Matrix mode of operation



Application circuit 1

Switching mode of operation



Application circuit 2 Matrix mode of operation



Bipolar circuit

The S 0282-2 is intended for automatic control and for indication of the reception level in stereo tape recorders and cassette recorders.

- Wide input voltage range
- Good synchronization
- Covering all signal portions

Туре	Ordering code	Package outline
S 0282-2	Q67000-A1115-2	DIP 18

Maximum ratings

Supply voltage	V _{S 18}	36	V
Voltages			
Control reference point	V2	10	V
Control current output	V_3	10	V
Display output	V_4, V_{15}	10	V
Instrument driver	V ₅ , V ₁₄	10	V
Preamplifier output	$V_{a 6}, V_{a 13}$	10	V
Feedback input	V _{i 7} , V _{i 12}	10	V
Preamplifier input	V _{i 8} , V _{i 11}	10	V
Control element-filtering	V_9	5	V V
	V_{10}	10	V
Pulse rejection	V ₁₆	10	V
Switch-on delay	V ₁₇	V _{S 18}	V
Currents			
Output current, $t \leq 1$ sec	I ₅ , I ₁₄	15	mA
Output current	$-I_{16}$	1	mA
Input current in operation	$-I_{17}$	0.2	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	Ti	150	°C
Storage temperature range	\vec{T}_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	V _{S 18}	16 to 32	V
Ambient temperature range	7 _{amb}	0 to 70	°C

Characteristics ($V_{\rm S}$ = 24 V; $T_{\rm amb}$ = 25 °C)

			min	typ	max	
Current consumptio	$ \begin{array}{l} N \\ V_{i} = 0 \ V \\ V_{i} = 1.75 \ V \end{array} $	I ₁₈ I ₁₈		27 24	36 32	mA mA
Preamplifier (Swi Gain ($V_i = 40 \text{ mV}$) Open-loop gain Upper cut-off freque Lower cut-off freque Input resistance Input capacitance	itch S ₁ , S ₂ , S ₃ closed) (f = 1 kHz) ency (-3 dB, $V_i = 40 \text{ mV})$ ency (-3 dB, $V_i = 40 \text{ mV})$	Gv 6, Gv 13 G0 6, G0 13 fu 6, fu 13 f1 6, f1 13 Ri Ci	39 60 50 20 350	40 75 70 30 500 5		dB dB kHz Hz kQ pF
Detector amplifie	er (Switch S ₁ , S ₂ , S ₃ clos	ed)			1 3	1
Max. current of dete (short-circuit with re Voltage of the instru	ector outputs ference to ground) unent drivers	I ₄ , I ₁₅	3.2	4	4.8	mA
$(f_i = 1 \text{ kHz})$	$V_i = 5 \text{ mV}$ $V_i = 10 \text{ mV}$ $V_i = 20 \text{ mV}$	V ₅ , V ₁₄ V ₅ , V ₁₄ V ₅ , V ₁₄	1.1 2.1 4.5	1.5 3 6	1.9 3.9 7.5	V V V
Pulse rejection (S	Switch S_1 , S_2 , S_3 closed)					
Output voltage	$V_{i} = 15 \text{ mV}$ $V_{i} = 30 \text{ mV}$	V ₁₆ V ₁₆		V ₁₇ 4.5	5	V V
Control amplifier						
Control current (S ₂ $(V_{1} - 1.75)$)	closed)	<i>I</i> ₃	200	300	400	μA
$(V_1 = 1.75 \text{ V})$ Current load of the t $(V_3 = 5 \text{ V}, V_1 = 0 \text{ V})$	iming element	- <i>I</i> ₃			10	nA
Input voltage for cor	ntrol start	Vi	15	20	25	mV
Setting range for con Control voltage	ntrol threshold $V_i = 50 \text{ mV}$ $V_i = 1.75 \text{ V}$	V2 V2	8	3.5 10	50	mV V V
Dynamic behavio	or					
Control slope ΔV_a (V Total harmonic disto	$v_i = 40 \text{ mV to } 1.75 \text{ V}$	∆V ₈ , ∆V ₁₁ THD		0.5 0.4	1.5 1	dB %
Noise voltage (V_i = Cross talk rejection	$V_{3} = 0 \text{ to } 10 \text{ V})$ $R \leftrightarrow L$	V _{n 8} /V _{n 11} a _{cr}	30	3 38	10	μV dB
$(V_i = 2 V, f_i = 500 H)$ Channel synchroniza $(V_i = 50 mV)$	lz) ition R←→L	а		0.2	1	dB
Hum suppression $(V_{hum} \le 1 \text{ V}, f_{hum} =$	= 100 Hz)	a _{hum}		80		dB

Circuit description

The AF input signals V_i of both channels are moved each to an input of the IC via a defined generator resistance R_G . With the aid of the control element R_S the input resistance is controlled such that the output signal V_q , adjusted to the desired level, can be obtained.

Inside the IC the signal is at first amplified with the aid of the preamplifiers V_1 and V_2 . The adjusted output voltage V_q is determined by the amplification, set by the resistors R_1 and R_2 , of the preamplifiers. After the amplification both signal half waves are rectified.

The rectified signals of each channel then arrive at the detector amplifier AV. The desired indicating characteristic is set by means of an RC circuit. The series-connected instrument drivers IT supply the current for the indicating instruments. The rectified signals of both channels are summed up and thus processed for the control and pulse gating. The control amplifier RV drives the control element amplifier SV via the control driver RT. The desired time response is determined by $R_{\rm T}$, $C_{\rm t}$.

The pulse amplifier IV supplies pulses at its output as soon as one of the half waves exceeds the control threshold.

The internal supply voltage has been stabilized at approximately 14 V. After applying the supply voltage, control and instrument indication can be delayed by means ot the timing elements $R_{\rm E}$, $C_{\rm E}$.

S 0282-2

Block diagram



Test circuit





Application circuit



Stereo Equalizing Amplifier, Signal Source Switch and AF Regulator

Bipolar circuit

The TDA 2000 is a signal processing IC for use in stereo cassette radio sets and is particulary suitable for use in car radios.

For each channel the TDA 2000 includes a preamplifier for playback equalization, a changeover switch for cassette to radio, and an audio control for adjustment of volume.

- Few external components
- Insensitive to hum
- Volume control by DC voltage

Туре	Ordering code	Package outline
TDA 2000	Q 67000-A 1509	DIP 18

Maximum ratings

Supply voltage	V _{S 18}	18	V
Voltages			
Amplifier input	V _{i 2} , V _{i 17}	5	V
Feedback input	V _{i 3} , V _{i 16}	5	V
Amplifier output	V_{a4}, V_{a15}	5	V
Radio input	V_{15}, V_{113}	5	V
AF output	V _{q6} , V _{q7} , V _{q11} , V _{q12}	5	V
Reference output	Vag	3	v
Control voltage input	V_{i10}	5	V
Switch-on delay	V ₈	5	V
Signal changeover	V14	6	V
Thermal resistance (system-air)	R _{th SA}	70	K/W
Junction temperature	T _i	+ 150	°C
Storage temperature range	T _{stg}	-40 to 125	°C
Range of operation			
Supply voltage range Ambient temperature range	$V_{ m S\ 18}$ $ au_{ m amb}$	7 to 16 - 25 to 85	∨ ∣°C

Characteristics ($V_{\rm S}$ = 9 V; $T_{\rm amb}$ = 25 °C according to test circuit 1, unless otherwise specified)

		min	typ	max	
Current consumption Reference voltage ($R \ge 10 \text{ k}\Omega$) Hum suppression ($f = 100 \text{ Hz}, V_{\text{hum}} \le 1 \text{ V}$) Cross-talk between channels ¹) ($f = 1 \text{ kHz}, V_q \le 1 \text{ V}, C_{\text{filter}} = 220 \mu\text{F}$)	I _S V _{ref} a _{hum} a _{cr}	4 55 45	24 4.4	35 4.8	mA V dB dB
Equalizing amplifier					
Voltage gain $(f = 1 \text{ kHz}, V_{i \text{ K}} = 1 \text{ mV})$ Open loop voltage gain (switch S closed) Max. output voltage $(f = 1 \text{ kHz}, THD \le 1 \%)$ Signal-to-noise ratio	G _v G _{vo} V _{q max} a _{S/N}	59 82 1.4 57	60 90 1.7 60	61	dB dB V dB
(in acc. with DIN 45405, $t = 330$ Hz, $V_{1 \text{ K}} = 250 \mu\text{V}$)				l	
Changeover switch					
Switch-over threshold Switching voltage cassette Switching voltage radio Input current switching input $V_{switch} = 0 V$) Blocking attenuation ($V_q = 1 V, f = 1 kHz$) Max. input voltage radio ($f = 1 kHz, THD < 1.2\%$, attenution 20 dB)	Vswitch Vswitch Vswitch Vswitch ^a block Vimax	2.5 2.5 65 800	3 3.2 2.8 100 70 900	3.5 3.5 150	V V μA dB mV
Volume controller					
Volume gain Total harmonic distortion including attenution $(f = 1 \text{ kHz}, V_{i \text{ R}} = 400 \text{ mV})$ Max. output voltage	G∨ THD Vq	6 0.5	8 0.5 1	10 1	dB % V
$(THD \le 1\%, V_{iR} \le 400 \text{ mV})$ Noise voltage at the output (max. attenution)	Vn		5	10	μV
Control					
Range of AGC ($f = 1 \text{ kHz}$, $V_{i \text{ R}} \leq 100 \text{ mV}$) Control difference of output $V_{q 1} = -20 \text{ dB}$ $V_{q 1} = -40 \text{ dB}$ $V_{q 1} = -60 \text{ dB}$ Control difference of the channels ($V_q = 0 \text{ dB}$ to -40 dB)	$\frac{V_{\rm q max}}{V_{\rm q min}}$ $\frac{V_{\rm q}}{V_{\rm q}} \frac{1}{V_{\rm q}} \frac{1}{2}$ $\frac{V_{\rm q}}{V_{\rm q}} \frac{1}{V_{\rm q}} \frac{1}{2}$ $\frac{V_{\rm q}}{V_{\rm q}} \frac{1}{V_{\rm q}} \frac{1}{2}$	75	85 12 23 33 0	2	dB dB dB dB dB

¹⁾ according to test circuit 2

Circuit description

With the two-stage equalizing amplifier low noise is achieved by matching to the reply head. The amplified signal or a radio input signal respectively, is fed to a changeover switch. The changeover results from applying a DC voltage in common to both channels.

The changeover circuit supplies the AF control unit, consisting of two parallel control stages with differing attenuation characteristic. The application of an RC network permits physiologic sound amplification.

During start-up operation, an additional circuit mutes the volume.



Block diagram

Test circuit 1



Test circuit 2



Application circuit


ICs for general-purpose applications

Remote control systems Switches AF power amplifiers LED array driving Tone control IC

Infrared Remote Control System IR 60

The MOS circuits SAB 3209, SAB 4209, SAB 3271, or SDA 2007 as receiver and SAB 3210 or SDA 2008 as transmitter permit the construction of a noise-immune IR-remote control system for up to 60 different instructions.

Because of its great variety of possible functions, this remote control system will find applications not only in the entertainment field but in the industrial area, as well.

The system concept contains an essential element of the microprocessor — the serial data bus. Because of this feature the remote control can be universally extended to include all future TV-additions conceivable today, such as digital tuning, teletext, timer, and TV-games.

Whereas three analog functions are processed by the SAB 3209, the SAB 4209 makes handling of four analog functions possible.

The SAB 3271 module exclusively is a receiver without analog functions. It mainly includes one series output and 6 parallel outputs. The display-decoder-driver SAB 3211 has optimally been matched to the receiver ICs SAB 3209 and SAB 4209 and is particularly suitable for driving LED displays.

The SDA 2007 receiver IC and the SDA 2008 transmitter IC are dealt with in the SDA 200 tuning system.

The IR 60 remote control system was completed by the IR preamplifier TDA 4050 the regulation range and regulating speed of which ensure a constant input signal at the receiver IC independent of the distance of the transmitter.

The MOS ICs SDA 3205 (receiver) and the SDA 3206 (transmitter) are available for applications with fewer instructions (up to 5).

MOS circuit

SAB 3209

The receiver circuit SAB 3209, developed in MOS depletion technology, evaluates the IR signals coming from the transmitter circuit SAB 3210. Through a serial interface, which is externally accessible, the instructions get to the program memory and the analog memory. The SAB 3209 permits control of 16 programs and three analog functions. The circuit additionally contains two spare outputs and one input or output for the on/off function.

Special features:

- At the serial interface (I-bus) 30 instructions can be applied in addition to those intended for the SAB 3209, i.e. for teletext
- Through the serial interface, instructions can be transferred into the SAB 3209 directly, whereby these instructions have an absolute priority over IR-signals coming from the transmitter.
- The program outputs are short-circuit proof and can be set externally.
- The SAB 3209 can be operated with the built-in oscillator as well as with an external clock.

Туре	Ordering code	Package outline
SAB 3209	Q 67100-Y 395	DIP 18

Maximum ratings (referred to $V_{DD} = 0 \text{ V}$)

Supply voltage	Vss	-0.3	18	v
Input voltage	Vi	- 18	0.3	V
Total power dissipation	Ptot		500	mW
Power dissipation per output	Pa		100	mW
Storage temperature range	T_{stg}^{q}	- 55	125	°C
Range of operation (referred to $V_{DD} = 0$ V)				

l min

Imax

Supply voltage range	VSS	11 to 16	V
Ambient temperature range	T_{amb}	0 to 70	°℃

Characteristics (referred to $V_{DD} = 0 \text{ V}$)

		min	typ	max	
Current consumption (outputs not connected)	I _{DD}		5	10	mA
Inputs Clock input CLCKI					
L-input voltage H-input voltage Input current Transition times Frequency	V _{i L} V _{i H} I _i t _{THL} , t _{TLH}	0 V _{SS} —1 20	60	V _{SS} -7 V _{SS} 15 4 70	V V μA μs kHz
Remote control signal input RSIG					
Input alternating voltage	V _{iH} V _{iL} B:	V _{SS} -1 0 0 2		V _{SS} V _{SS} —3.5	V V MO
Seriel interface inputs DLEN and DATA			I	I	
L-input voltage H-input voltage H-input current ($V_i = V_{SS}$) (internal pull-low resistor) Delay time + transition time	$V_{i L}$ $V_{i H}$ $I_{i H}$ $(t_{D} + t_{T})_{HL}$ $(t_{D} + t_{T})_{LH}$	0 V _{SS} -1		V _{SS} -7 V _{SS} 2 1 1	V V mA μs μs
Program stepping input PC					
H-input voltage L-input voltage H-input current ($V_i = V_{SS}$) (internal pull-low-resistor)	V _{i H} V _{i L} I _{i H}	V _{SS} -1.5 0		V _{SS} V _{SS} -7 10	V V μΑ
		1		1	

Characteristics (referred to $V_{DD} = 0$ V)

		min	typ	max	
OutputsSerial interface outputsH-output voltage ($I_{load} \leq 200 \text{ mA}$)L-output voltage ($I_q = 10 \mu A$)Delay and transition time $t_{DH} + t_{THL}$ ($C_L = 50 \text{ pF}$ referred to CLCKO, $V_{l LA}$)	$V_{q H}$ $V_{q L}$ and $t_{DL} + t_{TLH}$	V _{SS} -1.5 0		V _{SS} 0.35 5	V V μs
Program memory outputs PRGA, PRGB, PRGC, PRGD					
H-output voltage ($I_q = 0.1 \text{ mA}$) L-output voltage ($I_q = 10 \mu \text{A}$)	V _{q H} V _{q L}	$\begin{vmatrix} V_{\rm SS} - 0.5 \\ 0 \end{vmatrix}$		V _{SS} 1.0	V V
Program stepping output PC					
H-output voltage ($I_{ m q}=$ 0.3 mA) L-output voltage (no load)	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 2	V V
Analog function outputs COLO, BRIG, VOLU					
H-output voltage ($I_q = 1 \text{ mA}$) L-output voltage ($I_q = 1 \mu \text{A}$)	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 0.35	V V
Standby and spare outputs ONOFF, RSV ₁ , RSV ₂					
H-output voltage ($I_{\rm q}=0.3$ mA) L-output voltage ($I_{\rm q}=1$ μ A)	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 0.35	V V
Clock output CLCKO					
H-output voltage (no load) L-output voltage (no load)	V _{q H} V _{q L}	V _{SS} -1 0		V _{SS} 1	V V



Pin designation

Pin No.	Description
1	$V_{\rm SS}$ + supply voltage
2	CLCKO, clock output
3	CLCKI, clock input
4	PRGD, program control output
5	PRGC, program control output
6	PRGB, program control output
7	PRGA, program control output
8	PC, program change strobe input/output
9	RSV ₂ , spare output
10	RSV ₁ , spare output
11	VOLU, volume control output
12	ONOFF, standby output
13	BRIG, brightness output
14	COLO, color contrast output
15	RSIG, signal input, remote control
16	DLEN, I-bus input/output
17	$V_{\rm DD}$, – supply voltage
18	DATA, I-bus input/output

439

Description of functions

1. Infrared receiver

(pin RSIG)

The infrared receiving portion accepts the IR-signal, processes it and transfers the instructions received to the serial interface. The IR-signal consists of alternating current pulses with a frequency of approx. 30 kHz and a duration of approx. 0.5 ms per cycle. The instructions are transferred as 7-bit words(1 start bit, 6 information bits) in the biphase code. See timing diagram.

Through a change in one mask, the circuit can be converted to operate with an inverted start bit (e.g. for separation of television and radio remote control). Coding of the other 6 bits is done according to the code of table 1.

The infrared signals are repeated approx. every 120 ms. All instructions are issued by the receiving portion as repeat-instructions, with a sequence-frequency equal to that of the incoming IR-signals.

2. Serial interface (I-BUS) as an output and input

(pins DLEN, DATA)

Output at the serial interface (I-BUS) is done according to the timing diagram 2.

The outputs are open-drain stages with built-in load resistors, which may also be used as inputs. All instructions may also be put in through the serial interface, (the infrared instructions will not be processed in the circuit before they have passed the serial interface).

The input is tested to protect the transfer of the instructions against capacitive and inductive noise pulses. Therefore, the leads at the serial interface must be kept close together.

Input through the serial interface has an absolute priority over an infrared input.

It is possible to read-out instructions through the serial interface but at the same time to change them through an external circuit in such a way that they cannot be interpreted any more by the following receiver portions. For example, the pin DLE of the instructions for direct program selection can be kept on high level for two clock pulse periods beyond the output time, whereby the program memory is no longer addressed and the program instructions can be used as digit-instructions for other purposes (e.g. teletext page-selection).

3. Analog-value memory

(outputs VOLU, BRIG, COLO)

The SAB 3209 contains 3 analog-value memories for the setting of volume, brightness and color saturation.

The analog values can be altered in approx. 64 steps. The speed of alteration corresponds to the sequence-frequency of the repeat instructions (approx. 8 Hz). The analog values are put out as square pulses with a frequency of approx. 1 kHz, whereby the duty cycle corresponds to the analog value. The analog voltage value originates in an external low-frequency passing filter through formation of the mean values of timing. By means of the instruction "normal position", the analog memories are set to a maskprogrammed basic position ($v_{VOLU} = 1/3$, $v_{BRIG} = v_{COLO} = 1/2$, whereby $v = t_{High}/T$). When the supply voltage rises starting at 0, the analog values are also set to the normal position.

Volume control output VOLU:

The volume output is internally kept on a low level

- when the quicktone-flipflop is set,
- when the circuit is in a "standby" mode,
- when pin PC is on a high level

Quicktone:

An appropriate instruction sets a flipflop. The flipflop is reset:

- by instruction "Vol + "
- by condition "standby",
- by an instruction from the program memory,
- by the instruction "normal position".

As long as the qickton flipflop is set, the volume output is kept "low".

As long as the circuit remains in the "standby" condition, the alteration-instructions for the analog memory are ineffective.

4. Program memory

(outputs and inputs PRGA, PRGB, PRGC, PRGD)

The program memory consists of a 4-bit ring counter which permits the addressing of 16 programs.

The 16 programs may be addressed through remote control by selecting 1...16 or through up- and downcounting of the ring counter.

When the supply voltages rises starting at zero, the program outputs are set to LLLH. By changing one mask it is possible to set a different program instead. The outputs of the program memory are also effective as inputs, as they may be set or reset externally through a low-resistance control.

Strobe output, stepping sequence input: (pin PC)

When the program counter receives an instruction via remote control, or the supply voltage rises starting at zero, a positive pulse in produced at output PC. For the duration of a positive potential the volume output is kept "low" (muting).

The output may be connected to a capacitor to extend the muting (up to approx. 0.5 s).

The same capacitor will have the effect that a change at the program memory outputs has been completed when the strobe signal occurs.

Pin connection PC may also be used as an input. If a positive potential is applied externally, the program counter proceeds by one step. Thereby, the external capacitor will have a debouncing effect. During "standby" condition the output "PC" is on a static positive level.

5. Additional control functions

Standby output/input: (pin ONOFF)

Through a transistor it controls the power supply. When a program is called for - and also in connection with some other instructions specified in table 1 - the set is turned on through this output.

In = Iow, standby = high

Through the instruction "standby" the set is put into a "standby" mode. When the supply voltage rises starting at zero, the set is also switched to "standby".

Pin connection ONOFF also acts as an input when controlled from a low resistance source, e.g. with a wiping contact at the mains-switch.

Spare outputs

Pin RSV₁

The output is controlled by a toggle-flipflop. With each depression of the corresponding button of the transmitter the output changes to the opposite condition.

The preference position is high.

The position is set:

- when the supply voltage is turned on,
- when condition "standby" exists,
- when the instruction "normal position" is issued.

Pin RSV₂

The output is controlled by a toggle-flipflop. With each depression of the corresponding button of the transmitter the output changes to the opposite condition.

The preference position is low

The position is set:

- when the supply voltage is turned on,
- when condition "standby" exists,
- when the instruction "normal position" is issued.

Table 1 Coding of instructions on the I BUS and for IR transmission

No.	Co	de					Instruction
	F	Е	D	С	В	A	
0	0	0	0	0	0	0	Normal position/switch on
1				0	0	1	Quicktone (muting)
2				0	1	0	Standby
3				0	1	1	Spare 1
4	l.			1	0	0	Program step + /switch on
5				1	0	1	Program step – /switch on
6				1	1	0	Switch on
7	ł			1	1	1	Spare 2/switch on
40	1	0	1	0	0	0	Volume +
41				0	0	1	Volume –
42				0	1	0	Brightness +
43				0	1	1	Brightness —
44				1	0	0	Color+
45				1	0	1	Color-
46				1	1	0	received for the
47				1	1	1	4th analog function

Not for new design

Table 1, continued Coding of instructions on the I BUS and for IR transmission

No.	Co	de					Instruction				
	F	Е	D	С	В	А	D	С	В	A (PRG output)	
16	0	1	0	0	0	0	L	L	L	L / on	
17				0	0	1	L	L	L	H / on preferred position	
18				0	1	0	L	L	н	L / on	
19				0	1	1	L	L	н	H / on	
20				1	0	0	L	н	L	L / on	
21				1	0	1	L	н	L	H / on	
22				1	1	0	L	н	н	L / on	
23				1	1	1	L	н	Н	H / on	
24	0	1	1	0	0	0	н	L	L	L / on	
25				0	0	1	н	L	L	H / on	
26				0	1	0	н	L	н	L / on	
27				0	1	1	н	L	н	H / on	
28				1	0	0	н	н	L	L / on	
29				1	0	1	н	н	L	H / on	
30				1	1	0	н	н	н	L / on	
31				1	1	1	н	Н	н	H / on	

Instructions 8 to 15, 32 to 39, and 48 to 61 are not evaluated by the circuit, but only edited through the serial interface.

Instruction 63 (= 111 111) must be kept free (see timing diagram). Instruction 62 (= 111 110) is the end-instruction. (see data sheet of SAB 3210)



Timing diagram Serial interface (I BUS) for the input and output of instructions

External connections



MOS circuit

The receiver circuit SAB 4209, developed in MOS depletion technology, evaluates the IR signals coming from the transmitter circuit SAB 3210. Through a serial interface, which is externally accessible, the instructions get to the program memory and the analog memory. The SAB 4209 permits the control of 16 programs and four analog functions. In addition, the circuit is provided for a keyboard changeover and one input or output for the on/ off function.

Special features

- At the serial interface (I-bus) 30 instructions can be applied in addition to those intended for the SAB 4209, i. e. for teletext.
- Through the serial interface, instructions can be transferred into the SAB 4209 directly. whereby these instructions have an absolute priority over IR signals coming from the transmitter.
- The program outputs are short-circuit proof and can be set externally.
- The SAB 4209 can be operated with the built-in oscillator as well as with an external clock.

Туре	Ordering code	Package outline
SAB 4209	Q 67100-Y460	DIP 18

Maximum ratings (referred to $V_{DD} = 0 V$)

Supply voltage range Input voltage range Total power dissipation	V _{SS} V _i P _{tot}	-0.3 to 18 $V_{SS}-18$ to $V_{SS}+0.3$ 500 100	V V mW
Power dissipation per output Storage temperature range Range of operation (referred to $V_{DD} = 0$ V)	P _q T _{stg}	– 40 to 125	mvv °C
Supply voltage range Ambient temperature range	V _{SS} T _{amb}	11 to 16 0 to 70	∨ °C

Characteristics (referred to V_{DD} = 0 V, T_{amb} = 0 to 70 °C)

		min	typ	max	
Current consumption (outputs not connected)	I _{DD}		5	10	mA
Inputs Clock input CLCKI					
L-input voltage H-input voltage Input current	V _{i L} V _{i H} I _i	0 V _{SS} -1		V _{SS} -7 V _{SS} 15	V V μA
Transition times Frequency	t _{THL} , t _{TLH} f	20	60	4 70	μs kHz
Remote control signal input RSIG					
Input alternating voltage	V _{iH} Vii	$V_{\rm SS}-1$		$V_{\rm SS}$	
Input resistance	R _i	0.2			MΩ
Serial interface inputs DLEN and DATA					
L-input voltage H-input voltage H-input current ($V_i = V_{SS}$) (internal pull-low resistor)	V _{iL} V _{iH} I _{iH}	0 V _{SS} -1		V _{SS} -7 V _{SS} 2	V V mA
Delay time + transition time	$(t_{\rm D} + t_{\rm T})_{\rm HL}$ $(t_{\rm D} + t_{\rm T})_{\rm LH}$			 } 1	μs
Program stepping input PC					
H-input voltage L-input voltage H-input current ($V_i = V_{SS}$) (internal pull-low-resistor)	V _{i H} V _{i L} I _{i H}	V _{SS} -1.5 0		V _{SS} V _{SS} -7 10	V V μA
Outputs Standby output ONOFF					
H-input voltage $(I_{iH} < 1 \text{ mA})$	V _{i H}	V _{SS} -1 V		V _{SS}	V

Characteristics (referred to V_{DD} = 0 V, T_{amb} = 0 to 70 $^{\circ}$ C)

		min	typ	max	
Outputs Serial interface outputs					
H-output voltage $(I_{\text{load}} \le 200 \mu\text{A})$ L-output voltage $(I_q = 10 \mu\text{A})$ Delay- and transition time (CL = 50 pF referred to CLCKI)	V _{q H} V _{q L} t _{DH} + t _{THL} t _{DL} + t _{THL}	V _{SS} -1.5 0		V _{SS} 0.35 5	V V μs μs
Program memory outputs PRGA, PRGB, PRGC, PRGD					
H-output voltage $(I_q = 0.1 \text{ mA})$ L-output voltage $(I_q = 10 \mu\text{A})$	V _{q H} V _{q L}	V _{SS} -0.5 0		V _{SS} 1	V V
Program stepping output PC					
H-output voltage (I _q = 0.3 mA) L-output voltage (no load)	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 2	V V
Analog function outputs COLO, BRIG, VOLU, CONT					
H-output voltage $(I_q = 1 \text{ mA})$ L-output voltage $(I_q = 1 \mu \text{A})$	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 0.35	V V
Standby and spare outputs ONOFF, TUS					
H-output voltage $(I_q = 0.3 \text{ mA})$ L-output voltage $(I_q = 1 \mu \text{A})$	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 0.35	V V
Clock output CLCKO					
H-output voltage (no load) L-output voltage (no load)	V _{q H} V _{q L}	V _{SS} – 1 0		V _{SS} 1	V V



Pin designation

Pin No.	Description
1	V _{SS} , supply voltage
2	CLCKO, clock output
3	CLCKI, clock input
4	PRGD, program control output
5	PRGC, program control output
6	PRGB, program control output
7	PRGA, program control output
8	PC, program change, strobe input/output
9	TUS, keyboard changeover
10	VOLU, volume control output
11	ONOFF, standby output
12	CONT, contrast output
13	BRIG, brightness output
14	COLO, color contrast output
15	RSIG, IR input
16	DLE, I-bus input/output
17	$V_{\rm DD}$, supply voltage
18	DATA, I-bus input/output

Description of functions

1. Infrared receiver

(pin RSIG)

The infrared receiving portion accepts the IR signal, processes it and transfers the instructions received to the serial interface. The IR-signal consists of alternating current pulses with a frequency of approx. 30 kHz and a duration of approx. 0.5 ms per cycle. The instructions are transferred as 7-bit words (1 start bit, 6 information bits) in the biphase code. See timing diagram 1.

Through a change in one mask, the circuit can be converted to operate with an inverted start bit (e.g. for separation of television and radio remote control). Coding of the other 6 bits is done according to the code of table 1.

The infrared signals are repeated approx. every 120 ms. All instructions are issued by the receiving portion as repeat-instructions, with a sequence-frequency equal to that of the incoming IR-signals.

2. Serial interface (I-BUS) as an output and input

(pins DLEN, DATA)

Output at the serial interface (I-BUS) is done according to the timing diagram 2.

The outputs are open-drain stages with built-in load resistors, which may also be used as inputs. All instructions may also be put in through the serial interface, timing diagram 3 (the infrared instructions will not be processed in the circuit before they have passed the serial interface).

The input is tested to protect the transfer of the instructions against capacitive and inductive noise pulses. Therefore, the leads at the serial interface must be kept close together. Input through the serial interface has absolute priority over an infrared input. It is possible to read-out instructions through the serial interface but at the same time to change them through an external circuit in such a way that they cannot be interpreted any more by the following receiver portions. For example, pin DLE of the instructions for direct program selection can be kept on high level for two clock pulse periods beyond the output time, whereby the program memory is no longer addressed and the program instructions can be used as digit-instructions for other purposes (e.g. teletext page-selection).

3. Analog-value memory

(outputs VOLU, BRIG, COLO, CONT)

The SAB 4209 contains 4 analog-value memories for the setting of volume, brightness, color saturation, and contrast.

The analog values can be altered in approx. 60 steps. The speed of alteration corresponds to the sequence-frequency of the repeat instructions (approx. 8 Hz). The analog values are put out as square pulses with a frequency of approx. 1 kHz, whereby the duty cycle corresponds to the analog value. The analog voltage value originates in an external low-frequency passing filter through formation of the mean values of timing.

By means of the command "normal position", the analog memories are set to a maskprogrammed basic position ($v_{VOLU} = 1/3$, $v_{CONT} = v_{BRIG} = v_{COLO} = 1/2$, whereby v = t_{High} /7). When the supply voltage rises starting at 0, the analog values are also set to the normal position.

Volume control output VOLU:

The volume output is internally kept on a low level

- approx. 128 msec prior to appearing of the H pulse at the output after a program change instruction
- when the quicktone-flipflop is set,
- when the circuit is in a "standby" mode,
- when pin PC is on a high level

Quicktone:

An appropriate command sets a flipflop in the actually complementary state. The flipflop is reset

- by instruction "Volt + ",
- by condition "standby",
- by an instruction to the program memory,
- by the instruction "normal position".

As long as the quicktone flipflop is set, the volume output is kept "low".

As long as the circuit remains in the "standby" condition, the alteration instructions for the analog memory are ineffective.

When switching-on again after the "standby" condition, the analog outputs move into the basic position.

4. Program memory

(outputs and inputs PRGA, PRGB, PRGC, PRGD)

The program memory consists of a 4-bit ring counter which permits the addressing of 16 programs.

The 16 programs may be addressed through remote control by selecting 1...16 or, through up- and downcounting of the ring counter.

When the supply voltage rises starting at zero, the program outputs are set to LLLH. By changing one mask it is possible to set a different program instead. The outputs of the program memory are also effective as inputs, as they may be set or reset externally through a low-resistance control.

Strobe output, stepping sequence input: (pin PC)

When the program counter receives an instruction via remote control, a potitive pulse is produced at output PC after a certain time delay. At the start of the delay time the volume output VOLU is muted. Muting can be reverted with the aid of the trailing edge of the PC pulse (see timing diagram 4). The output PC may additionally be connected to a capacitor to extend the muting (up to approx. 0.5 s).

The same muting hehavior results when the supply voltage rises starting at zero, and pin ONOFF is simultaneously kept on low (see timing diagram 5).

Pin connection PC may also be used as an input. If a positive potential is applied externally, the program counter proceeds by one step. Thereby the external capacitor will have a debouncing effect (see timing diagram 6). During "standby" condition the output "PC" is on a static positive level. The PC pulse occurs only once per pressure on the according transmitter button.

5. Standby-output/input:

(pin ONOFF)

Through a transistor it controls the power supply. When a program is called for - and also in connection with some other instructions specified in table 1 - the set is turned on through this output.

In = Iow, standby = high

Through the instruction "standby" the set is put into a "standby" mode. When the supply voltage rises starting at zero, the set is also switched to "standby".

Pin ONOFF also acts as an input when controlled from a low resistance source, e.g. with a wiping contact at the mains-switch.

6. Keyboard changeover

(pin TUS)

The output is controlled by a toggle-flipflop. With each depression of the corresponding button of the transmitter the output changes to the opposite condition.

The preference position is low.

The position is set

- when the supply voltage is turned on,
- when condition "standby" exists,
- when the instruction "normal position" is issued.

The output can be set and reset from outside by low-ohmic connections.

When the output is in the high condition, the incoming instructions are no longer evaluated in the receiver module, but only output at the serial interface. Exception: The instruction "Keyboard changeover" (No. 7) and "Standby" (No. 2) are evaluated in any case.

Table 1 Coding of instructions on the I BUS and for IR transmission

No.				Code			Instruction	After instruction TUS
	F	Е	D	С	В	А		
0	0	0	0	0	0	0	Normal position	Previous condition is maintained
1				0	0	1	Quicktone (muting)	
2				0	1	0	Standby	Standby + TR (keyboard switching)
3				0	1	1		Previous condition is maintained
4				1	0	0	Program step +/on	
5				1	0	1	Program step –/on	
6				1	1	0	On	
7				1	1	1	TUS/on	TR (keyboard reset)
8	0	0	1	0	0	0	Volume +	Previous condition
9				0	0	1	Volume –	is maintained
10				0	1	0	Brightness +	
11				0	1	1	Brightness —	
12	ļ.			1	0	0	Color +	
13	ļ			1	0	1	Color –	
14				1	1	0	Contrast +	
15				1	1	1	Contrast –	"

Table 1	continued					
Coding	of instructions	on the	I-BUS	and for	IR-transmiss	ion

No.				Code						Instruction	After instruction 7
	F	Ε	D	С	В	А	D	С	В	A (PRG output)	Keyboard changeover
16	0	1	0	0	0	0	L	L	L	L / on	Previous condition
17				0	0	1	L	L	L	H / on preferred position	is maintained
18				0	1	0	L	L	Н	L / on	
19				0	1	1	L	L	н	H / on	
20				1	0	0	L	н	L	L / on	
21				1	0	1	L	н	L	H / on	
22				1	1	0	L	н	Н	L / on	11
23				1	1	1	L	н	н	H / on	
24	0	1	1	0	0	0	н	L	L	L / on	11
25				0	0	1	н	L	L	H / on	11
26				0	1	0	н	L	Н	L / on	11
27				1	0	0	н	L	н	H / on	
28				1	0	0	н	н	L	L / on	11
29				1	0	1	н	Н	L	H / on	
30				1	1	0	н	н	Н	L / on	"
31				1	1	1	н	н	н	H / on	"

Instructions 32 to 61 are not processed by the circuit but only edited through the serial interface.

Instruction 63 (= 111111) must be kept free (see timing diagram 1). Instruction 62 (= 111110) is the end-instruction. (See data sheet of SAB 3210)

Timing diagram 1

(biphase coding)



Timing diagram 2 Serial interface (I bus) for the output of instructions



Timing diagram 3 Serial interface (I bus) for the input of instructions



455

Timing diagram 4



Timing diagram 5

Example a) Switching on by means of an IR instruction



Example b) ONOFF is connected to $V_{\rm DD}$ during the supply voltage rise via wiping contact





MOS circuit

The transmitter circuit SAB 3210, developed in P-MOS depletion technology converts the instructions obtained from a matrix to a 6-bit biphase code. By means of this code up to a maximum of 60 instructions can be transferred via an infrared transmitting stage, to a receiver equipped with the IC SAB 3209.

Special features:

- 32 instructions are possible without special means an extension to 60 is possible connecting additional diodes.
- Low power consumption of typically 3 mA (5 mA max.) An external npn transistor, driven by the transmitter circuit, disconnects the battery during quiescent periods, thereby extending its life period considerably
- Large supply voltage range from 5 V to 16 V
- A mask-programmed starting bit preceding each instruction makes an additional discrimination possible for the receiver. This feature permits using two independent remote control systems in the same room (e.g. for TV and radio sets)

Туре	Ordering code	Package outline
SAB 3210	Q 67100-Y 396	DIP 18

Maximum ratings (referred to $V_{DD} = 0 V$)

Vss	0.3 to 18	V
Vi	$V_{\rm SS} - 18$ to $V_{\rm SS} + 0.3$	V
P _{tot}	500	mW
Pa	100	mW
T_{stg}	- 55 to 125	°C
V _{SS} T _{amb}	5 to 16 0 to 70	v ∣°c
	VSS Vi Ptot Pq Tstg VSS Tamb	$\begin{array}{c c c} V_{\rm SS} & 0.3 \ {\rm to} \ 18 \\ V_{\rm i} & V_{\rm SS} - 18 \ {\rm to} \ V_{\rm SS} + 0.3 \\ P_{\rm tot} & 500 \\ P_{\rm q} & 100 \\ T_{\rm stg} & -55 \ {\rm to} \ 125 \\ \end{array}$

Characteristics	(referred to	$V_{\rm DD} =$	0 V)
-----------------	--------------	----------------	------

Characteristics (referred to $v_{DD} = 0 v$)		1			
		min	typ	max	
Current consumption (outputs not connected)	I _{DD}		3	5	mA
Oscillator: Clock input CLCKI					
H-input voltage	V _{iH}	$V_{\rm SS}-1$		V _{SS}	V
L-input voltage	ViL	0		$ V_{SS}-4 $	V
Clock output CLCKO					
H-output voltage L-output voltage	V _{q H} V _{q L}	$V_{SS}-1$		$\begin{vmatrix} V_{\rm SS} \\ V_{\rm SS} + 1 \end{vmatrix}$	V V
Leakage current, total current of column outputs S _a , S _b , S _c , S _d , ETA, IRA ($V_q = -10 \text{ V}$; $V_{DD} = 0 \text{ V}$)					
Column resistors R _a , R _b , R _c , R _d , towards—V _S	R _C	33		47	kΩ
Remote control signal — output IRA ($I_{q H} = 4 \text{ mA}; V_{DD} \leq -6 \text{ V}$) H-output voltage	V _{q Н}	<i>V</i> _{SS} -5		V _{SS}	v
Switch-on transistor — output ETA H-output current ($V_q = V_{SS} - 4 V$)	I _{q H}	0.1		0.5	mA

Block diagram



Pin designation

Pin No.	Description
1	Vss
2	Column a
3	Column b
4	Column c
5	Column d
6	
7	ETA (switch-on trans. output)
8	IRA (Infrared output)
9	Row 1
10	Row 2
11	Row 3
12	Row 4
13	Row 5
14	Row 6
15	Row 7
16	Row 8
17	CLCKI (oscillator input)
18	CLCKO (oscillator output)

Description of functions

The SAB 3210 operates in a wide range of supply voltages and with a very low current consumption. It is therefore suited for battery operation and for operation in a television set as a keyboard scanner from a 12 V supply. The circuit contains a control output for an npn transistor which separates the circuit from the battery as long as no button has been pushed.

Input keyboard:

The transmitter contains an input matrix consisting of 4 columns and 8 rows. In order to input an instruction a column output must be connected with a row input. Thereby the transmitter is turned on and a corresponding instruction is issued. Without further steps it is possible to input 32 instructions with simple switching contacts.

With additional diodes, the instruction set can be expanded to 60. For this purpose 2 diodes are required for every additional 4 instructions. As a protection against an unintended double-actuation (pushing 2 buttons simultaneously) the SAB 3210 contains a column interlock. E.g. 1a + 1c are recognized as an erroneous operation. Instead of a wrong instruction only the end-command is transmitted. The circuit is not inerlocked against a multiple-button operation within one column (e.g. 8a + 5a = 85a) as this combination is used for the extension of input capabilities from 4×8 instructions to $4 \times (8+7)$ instructions.

End instruction:

After release of a key, the instruction selected is repeated no more than once, depending on the exact timing of the release. After the last transmission of the instruction selected, an end instruction is transmitted which signalizes to the receiver that the button has been released.

Output:

The transmitter converts the instruction received to a biphase code (timing diagram 1). Ahead of the 6 information bits, a startbit is transmitted. This startbit permits an additional discrimination to the receiver.

Through mask-programming the startbit can be changed from 1 to 0 which makes it possible to remote-control, with the same remote control system, a television set and a radio set in the same room independent from each other.

The output signal is keyed with half the clock frequency ($f_{CLCK}/2 \approx 30 \text{ kHz}$); with this signal an infrared transmitter stage can be controlled. At rest, the output is on a high-resistance low-level.

Ahead of the output of an IR instruction a pre-signal is output which facilitates gain control on the receiver side.

Timing:

In normal operation the clock frequency is approx. 60 kHz. The instructions are issued in a time interval of approx. 120 ms, the duration of an instruction being approx. 7 ms (see timing diagram 1). Before scanning the matrix there is a debounce-delay of approx. 20 ms.

Basic ir	nstructions		Extensi	Extension instructions			
Instr. No.	Code FED CBA	Button	Instr. No.	Code FED CBA	Button		
0	000 000	1a	32	100 000	81a		
1			33		810		
2			34		810		
3		10	35		810		
4		Za	30	100 100	028		
5	000 101	26	3/		820		
6		20	38		820		
/	000 111	20	39		820		
8	001 000	38	40		838		
9	001 001	30	41		836		
10	001 010	30	42	101 010	83c		
11	001 011	3d	43	101 011	83d		
12	001 100	4a	44	101 100	84a		
13	001 101	4b	45	101 101	84b		
14	001 110	4c	46	101 110	84c		
15	001 111	4d	47	101 111	84d		
16	010 000	5a	48	110 000	85a		
17	010 001	5b	49	110 001	85b		
18	010 010	5c	50	110 010	85c		
19	010 011	5d	51	110 011	85d		
20	010 100	6a	52	110 100	86a		
21	010 101	6b	53	110 101	86b		
22	010 110	6c	54	110 110	86c		
23	010 111	6d	55	110 111	86d		
24	011 000	7a	56	111 000	87a		
25	011 001	7b	57	111 001	87b		
26	011 010	7c	58	111 010	87c		
27	011 011	7d	59	111 011	87d		
28	011 100	8a	60	111 100) not used		
29	011 101	8b	61	111 101) not used		
30	011 110	8c	62	111 110	end-		
31	011 111	8d	63	111 111	instruction		
					not		
					permitted		

Instruction set with assignment of the instructions to the buttons

¹ because of ambiguity of the biphase-code



Timing diagram 1 (biphase coding, plotted without presignal)

Timing diagram 2 (pushing a button)





Timing diagram 3 (releasing a button)

External connection of the SAB 3210 (example)





Another example of external connection of the SAB 3210 (simplified final stage and changed oscillator circuitry)



Expanded external connection of the SAB 3210 for 60 instructions (example)

466

MOS circuit

The SAB 3211, developed in MOS depletion technology, is especially matched to the SAB 3209.

It is particularly suited to indicate channels 1 to 16 and 1 to 8 at TV sets by means of LED displays.

Reprogramming makes indication from 0 to 15 and in case of multiplexing from 00 to 99 possible.

- Automatic reset
- Reprogrammable 0 to 15 and 1 to 16
- Strict binary decoding
- Input memory (LATCH)

Туре	Ordering code	Package outline
SAB 3211	Q 67100—Y440	DIP 16

Maximum ratings (all voltages referred to V_{DD})

Supply voltage	Vss	-0.3 to 18	V
Input voltage	Vi	$V_{\rm SS} - 18$ to $V_{\rm SS} + 0.3$	V
Power dissipation per output	Pa	100	mW
Total power dissipation	$P_{\rm tot}$	500	mW
Output voltage	Va	$V_{\rm SS} - 18$ to $V_{\rm SS} + 0.3$	V
Storage temperature range	T_{stg}	- 55 to 125	l∘C
Range of operation (referred to V _{DD})			
Supply voltage range (final stage not connected)	Vss	11 to 16	V
Ambient temperature range	Tamb	0 to 70	°C
Characteristics (all voltages referred to V_{DD})

		min	typ	max	
Current input (Final stages not connected) Input voltage for	I _{DD}		0.3	5	mA
inputs A, B, C, D, Latch, Enable, LEN	V _{iH} V _{iL}	V _{SS} -3 0		V _{SS} V _{SS} -8	V V
Output voltage for					
outputs a, b, c, d, e, f, g	V _{a H}	$V_{\rm SS}-3$	V _{SS} -1.2	V _{SS}	V
$(I_{Load} = 10 \text{ mA})$	•				
outputs $(h + i)$	V _{a H}	$V_{\rm SS}-3$		V _{SS}	V
$(I_{Load} = 20 \text{ mA}^1)$					
Leakage current — outputs $a(h + i)$ ($V_{a} = V_{DD}$)	I _{q L}		0.05	50	μA
Programming input	V: u	$V_{\rm ee} = 1$		Vee	v
(Input current required $I_{i \mu} \leq 200 \mu\text{A}$)	· I Π	133 .		. 33	•
	V _{iL}	0		V _{SS} -10	V
as output for	17	1/ 1	V 0.05		
decoding channel 16 or 8	VqН	$v_{\rm SS} - 1$	$V_{\rm SS} - 0.25$	VSS	v
$(I_{\text{Load}} \leq 100 \mu\text{A})$					
$(I_{\text{Load}} \leq I_{\mu}A)$	V _{qL}	0		0.4	v

¹) IC with $I_{Load} = 15$ mA or 30 mA, resp., available upon request

Pin designation

Pin No.	Description	
1	V _{SS} positive supply voltage	
2	Output to display segment g	
3	Output to display segments $h + i$	
4	Channel 16 display/programming input	
5	Latch enable LEN	
6	Binary input D	
7	Binary input C	
8	Binary input B	
9	Binary input A	
10	V _{DD} negative supply voltage	
11	Output to display segment a	
12	Output to display segment b	
13	Output to display segment c	
14	Output to display segment d	
15	Output to display segment e	
16	Output to display segment f	

Pin configuration (top view)



Pin arrangement 9 segment display



Block diagram



Description of functions

The circuit is intended, e.g. to control a 9 segment program display at a TV set whereby the channel Nos. 1 to 16 are displayed. At channel No. 16 an additional signal is output which can be used for AV changeover of the TV set (fig. 1). Decoding is based on the straightforward binary code, indicating "16" instead of zero.

By changing the external wiring, the device can also be used for TV sets with 8 channels (fig. 2). In this case "8" is displayed instead of zero and the AV changeover signal appears with the display of channel 8.

It is possible to reprogram the circuit for general applications via the connection that would issue the AV changeover signal. If this connection is wired to the positive pole of the supply voltage, a "0" is indicated at the binary zero. The character set then comprises 0 to 15 in accordance with the simple 4 bit binary code. The BCD code is only to be understood as a subset of this code; the circuit is thus made suitable for application in usual numerical displays (fig. 3 and 4).

As another particularity, the circuit includes input latches which can be made responsive at high level with the aid of an enable input. At low level they keep the information retained.

The inputs are high-ohmic MOS inputs. Supply voltage may vary between 11 and 16 Volts taking into consideration that the inputs are not allowed to become positive against the $V_{\rm SS}$ connection since otherwise safety resistors would become necessary at the inputs.

The brightness of the display can be adjusted via the external current limiting resistors.

For the purpose of darkening the display, it is recommended to disconnect the cathode line of the display or the negative pole of the supply voltage (V_{DD}).

Display	LEN	Inputs			Οι	Outputs										
		D	С	В	А	а	b	с	d	е	f	g		h+i	*	**
0	н	L	L	L	L	Н	н	н	Н	н	н	L		L		H1)
1	н	L	L	L	н	L	н	н	L	L	L	L		L	н	,
2	н	L	L	н	L	н	н	L	н	Н	L	Н		L	н	
3	н	L	L	н	н	н	н	н	н	L	L	Н		L	н	
4	н	L	н	L	L	L	н	н	L	L	Н	Н		L	н	
5	H Ι	L	н	L	н	н	L	н	н	L	н	н		L	н	
6	н	L	н	н	L	н	L	н	н	н	н	Н		L	н	
7	н	L	н	н	н	н	н	н	L	L	L	L		L	н	
8	н	н	L	L	L	н	н	н	н	н	Н	н		L	н	
9	н	н	L	L	н	н	н	н	н	L	н	н		L	н	
10	н	н	L	н	L	н	н	н	н	н	н	L		Н	н	
11	н	Н	L	н	н	L	н	н	L	L	L	L		н	н	
12	Н	н	н	L	L	н	н	L	н	н	L	Н		н	н	
13	н	н	н	L	н	н	н	н	н	L	L	н		н	н	
14	н	н	н	н	L	L	н	н	L	L	н	н		н	н	
15	н	н	н	н	н	н	L	н	н	L	н	н		н	н	
16	н	L	L	L	L	н	L	Н	Н	Н	н	н		н	L	
	L	X	х	х	x	Di: the A . H/	spla e ing D L slo	y ac out s ahe ope	coro statu ad c at L	ding us of th EN	to e					
		X :	as r	equ	ired											

Truth table

¹) forced on H from outside

PRG 16/8 (as output high-ohmically loaded)

^{**} PRG 16/8 (as input)



Fig. 1 Program display 16 channels

D	С	В	A	Display	AV
L	L	L	L	16	L
L	L	L	н	1	н
L	L	н	L	2	н
L	L	н	н	3	Н
L	н	L	L	4	Н
L	н	L	н	5	н
L	н	н	L	6	н
L	н	н	н	7	н
Н	L	L	L	8	н
н	L	L	н	9	н
Н	L	н	L	10	Н
Н	L	н	н	11	н
Н	н	L	L	12	н
н	н	L	н	13	н
Н	н	Н	L	14	н
Н	н	Н	н	15	Н

Fig. 2 Program display 8 channels



D	С	В	А	Display	AV
L	L	L	L	8	L
L	L	L	Н	1	н
L	L	н	L	2	н
L	L	Н	Н	3	н
L	Н	L	L	4	н
L	Н	L	Н	5	н
L	н	н	L	6	н
L	н	н	н	7	н
L	L	L	L	8	L
L	L	L	н	1	н
L	L	Н	L	2	н
L	L	Н	н	3	н
L	Н	L	L	4	н
L	Н	L	н	5	Н
L	Н	Н	L	6	н
L	Н	Н	Н	7	Н

Fig. 3 Binary display 0 to 15 (thus also BCD 0 to 9)



D	С	в	А	Display
L	L	L	L	0
L	L	L	н	1
L	L	н	L	2
L	L	Н	н	3
L	н	L	L	4
L	н	L	н	5
L	н	н	L	6
L	н	н	н	7
н	L	L	L	8
Н	L	L	Н	9
н	L	Н	L	10
н	L	н	н	11
н	н	L	L	12
н	н	L	н	13
н	н	н	L	14
H	H	Н	н	15

All resistors approx. 1.2 k Ω

Fig. 4 Multiplexer display BCD 00 to 99



All resistors approx. 1.2 k Ω

MOS circuit

The SAB 3211 Z, developed in MOS depletion technology, represents an addition to the SAB 3211.

It is particularly suitable for direct coding binary +1.

- Input memory
- Decoding binary +1
- Additional decoding channel 16

Туре	Ordering code	Package outline
SAB 3211 Z	Q 67100-Y 466	DIP 16

Maximum ratings (all voltages referred to V_{DD})

Supply voltage range	V _{SS}	-0.3 to 18	V
Input voltage	Vi	$V_{\rm SS} - 18$ to $V_{\rm SS} + 0.3$	V
Power dissipation per output	Pa	100	mW
Total power dissipation	$P_{\rm tot}$	500	mW
Output voltage	Va	$V_{\rm SS} - 18$ to $V_{\rm SS} + 0.3$	V
Storage temperature range	T_{stg}	-55 to 125	l∘C

Range of operation (referred to V_{DD})

Supply voltage range (final stages unconnected)	V _{SS}	11 to 16	V
Ambient temperature range	T_{amb}	0 to 70	°C

Characteristics (all voltages referred to V_{DD})

		min	typ	max	
Current consumption				1.5	mA
Input voltage for inputs A, B, C, D Enable, LEN	V _{iH} V _{iL}	V _{SS} -3 0		$V_{SS} = 8$	V V
Output voltage for outputs a, b, c, d, e, f, g					
$(I_{\text{load}} = 15 \text{ mA})$	V _{a H}	$V_{\rm SS} - 3.5$		Vss	V
Output voltage for outputs h, i					
$(I_{\text{load}} = 30 \text{ mA})$	V _{a H}	$V_{\rm SS} - 3.5$		VSS	V
Leakage current outputs a (h + i)					
$(V_{q} = V_{DD})$	I _{a L}		0.05	20	μA
Output for decoding channel 16					
(<i>I</i> _{load} <100 μA)	V _{a H}	$V_{\rm SS}-1$		Vss	V
(I _{load} <1 μA)	VaL	0		0.4	V

Circuit description

LED display latch decoder driver for 7- or 9-segment display with common cathode

The circuit is intended, e.g., to control a 9-segment program display at a TV set whereby the channel Nos. 1 to 16 are displayed. At channel No.16 an additional signal is output which can be used for AV changeover of the TV set (fig. 1).

Decoding is done by indicating the number of the direct binary code incremented by 1, each (refer to truth table).

As particularity the circuit includes input latches which can be made responsive at high level with the aid of an enable input (LEN). At low level they keep the information retained.

The inputs are high-ohmic MOS inputs. Supply voltage may vary between 11 and 16 Volts taking into consideration that the inputs are not allowed to become positive against the $V_{\rm SS}$ connection since otherwise safety resistors (min 500 k Ω) would become necessary at the inputs.

The brightness of the display can be adjusted via the external current limiting resistors. For the purpose of darkening the display, it is recommended to disconnect the cathode line of the display or the negative pole of the supply voltage (V_{DD}).

Truth table

Display	LEN	lnţ D	outs C	В	A	Oi a	utpu b	ts c	d	е	f	g	h+i	PRG 16	high-ohmica loaded	lly
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16														ннннннннннн		
	L	×	х	х	х	Di pri	Display according to A D status prior to the H/L slope of the LEN signal									

Pin configuration (top view)



Pin arrangement in 9 segment display



Block diagram



Program display 16 channels



D	с	в	A	Display	PRG 16 (AV)
	H L L L H	H L L H H I	H L H L H	16 1 2 3 4 5	L H H H H H H H
L	H H H	L H H	H L H	6 7 8	H H H
H H H H	L L L	L L H H	L H L H	9 10 11 12	H H H
H H H	H H H	L L H	L H L	13 14 15	H H H

MOS circuit

The IC SAB 3271 is a straightforward infrared receiver for the Siemens IR remote control system. It includes the receiver part, the output shift register with one series output and 6 parallel outputs, 1 start bit output/input, 1 T flip-flop output, 1 RS flip-flop output, a circuit for single and repeat enable signals and a changeover for the parallel outputs (see block diagram).

At first the incoming infrared instruction is checked, then read into the shift register, switched to the parallel outputs and then serially output as I bus.

Туре	Ordering code	Package outline
SAB 3271	Q67100-Y461	DIP 16

Maximum ratings (all voltages referred to V_{DD})

Supply voltage range Input voltage	V _{SS} Vi	-0.3 to 18 V_{SS} - 18 to V_{SS} + 0.3	V V
Power dissipation per output	Pq	100	mVV
lotal power dissipation	$P_{\rm tot}$	500	mvv
Storage temperature range	T _{stg}	- 55 to 125	0°C
Range of operation (referred to V_{DD})			
Supply voltage range	V _{SS}	11 to 16	V
Ambient temperature range	T_{amb}	0 to 70	°C

Characteristics (all voltages referred to V_{DD} ; $T_{amb} = 25 \ ^{\circ}C$)

		min	typ	max	
Supply current $(V_{CO} = 16)$ (outputs not connected)	I _{DD}		5	10	mA
Oscillator frequency range	fosc	20	62.5	70	kHz
Infrared signal input					
H-input voltage (quiescent level) L-input voltage L-pulse width Input resistance	ViH ViL t _{wL} Ri	V _{SS} -1V 0 2 0.2		V _{SS} V _{SS} —3.5	V μs MΩ
Parallel outputs					
Q_A , Q_B , Q_C , Q_D , Q_E , Q_F ; T F-F output Q_1 SU, Q_3 ; RS F-F outputs Q_2 ; I bus outputs DATA, DLER, DLES					
H-output voltage $(I_{\rm D} = \pm 1 \mu \Delta)$	V _{q H}	$V_{\rm SS}-0.4V$		V _{SS}	
$L-output voltage$ $(I_D = -1 \mu \Delta)$	V _{qL}	0		0.4	v
H-output voltage $(I_D = \pm 300 \mu \Delta)$	V _{q H}	<i>V</i> _{SS} -1V		V _{SS}	
L-output voltage $(I_{\rm D} = -5\mu{\rm A})$	V _{qL}	0		3	V

RSIG infrared signal input

Timing diagram

Input signals



CL oscillator connection

Circuitry:



Coupling capacitor	$C_{\rm C}$	\geq	10 nF
Coil	L	=	10 mH
Capacitance	С	-	680 pF

 Q_A , Q_B , Q_C , Q_D , Q_E , Q_F parallel outputs Q_1SU , Q_2 RS flip-flop outputs; Q_3 T flip-flop-output



Pin designation

Pin No.	Description		
1	Vss		
2	CL oscillator		
3	Q ₁ SU start bit changeover		
4	Q ₂ RS flip-flop output		
5	Q_3 T flip-flop output		
6	RSIG infrared input		
7	DATA series output		
8			
9	Q _B		
10			
11			
12			
13			
14	V _{DD}		
15	DLER repeat		
16	DLES single		

Block diagram



Biphase coding, timing diagram



I Bus timing diagram



Infrared signal and output signals



Instruction table

Instr No.	Code FEDCBA	Instr No.	Code FEDCBA	Instr No.	Code FEDCBA	Instr. No.	Code FEDCBA
0 1 2 3 4 5 6 7	L L L L L L ¹) L L H ²) L H L ²)Q ₂ L L H H H L L ²) H L H H H H H L H H H	16 17 18 19 20 21 22 23	L H L L L L 2) L L H L H L L H H H L L H L H H L L H H L H H H	32 33 34 35 36 37 38 39	H L L L L L ²) L L HQ ₁ SU ³) L H LQ ₂ H ³) L H HQ ₃ ³) H L L H L H H H L H H L H H H	48 49 50 51 52 53 54 55	HHL LLL LLH LHL HH HLL HLH HHL HHL
8 9 10 11 12 13 14 15	HHH LLHLL ²) LLH LHL HH HLL HLH HHL HHL HHH	23 24 25 26 27 28 29 30 31		 39 40 41 42 43 44 45 46 47 	H H H L L L L L H L H L L H L H H H L L H L H H L H H H L H H H	55 56 57 58 59 60 61 62 63	H H H H H H L L L L L H L H L H H H L H H L H H H H H H H H L end in- struc- tion not al- lowed

- ¹) is simultaneously quiescent position at the parallel outputs, i.e. this instruction can only be used at the parallel outputs in connection with DLER or DLES, respectively, whereby this coding also applies to the instructions 33, 34, 35 (see 3).
- ²) In case of these instructions, only 1 bit is on high level, see section "Operation as Remote Control Receiver".
- ³) These instructions are blocked for the parallel output in order to have 9 channels available for remote control without decoder. The parallel outputs remain in quiescent position, whereas the serial interface outputs also these instructions without peculiarities.



Application circuit as receiver for 8 channels

¹)Plotted version: Operation with start bit = 1 For operation with start bit = 0, the terminal Q_1SU must be wired to V_{DD} (= 0 V).

Example for a decoder circuit



With this circuit all instructions of the instruction table but the end instruction (instr. No. 62) and the not allowed instruction (instr. No. 63) can be obtained in decoded form, whereby instructions 33, 34, and 35 are already decoded in the circuit (outputs Q_1SU , Q_2 , Q_3). If DLES is used, single instructions or the normal function will be generated.

Description of functions

Receiver (RSIG, Q₁SU)

The receiver checks the infrared signal (1 prepulse + 1 start bit + 6 information bits, refer to fig.) transmitted in biphase code. The receiver can be changed over to both kinds of start bits: in case of an infrared signal with the start bit = 0, the start bit terminal Q₁SU must be connected to low level, with the start bit = 1 to high level. Between the prepulse and the start bit a muting test is performed. Then, reading-in and checking of the code word follow. After a second muting test, the output begins. During this period of time the infrared input is blocked, thus no interfering pulse may interrupt the output procedure.

If an interference is recognized in the infrared signal, only this interfered instruction (within several repeat instructions) will not be interpreted (same behavior as in the case of a missing instruction).

Parallel outputs $(Q_A \dots Q_F)$

At the first repeat instruction the code word is switched to the parallel outputs Q_A to Q_F with 1 = high and 0 = low. The parallel outputs then remain in this state as long as the transmitting button is pressed. Only after receipt of the end instruction (when releasing the button), they are again reset to low (refer to fig. "Infrared signal and output signals"). Also refer to the section "Operation as remote control receiver without external decoder". The end instruction (No. 62) and the instructions 33, 34, 35 are suppressed for the parallel outputs.

RS flip-flop output (\mathbf{Q}_2)

The RS flip-flop output Q_2 is set with the instruction 34 and reset with the instruction 2, which also acts upon the parallel output Q_2 . The output can also be directly set and reset at the terminal with a low-ohmic connection.

If the output is low-ohmically applied to low level, e.g. via the base-emitter path of an NPN transistor, it issues at transmitting the instruction No. 34 base current pulses of approximately 1.3 msec duration in the interval of the repeat instructions transmitted. If a PNP transistor is applied towards high level, base current pulses can also be obtained during transmitting the instruction No. 2, thus however, also influencing the output Q_B .

T flip-flop output (Q₃)

The T flip-flop output (Q_3) changes its state at every pressure on the corresponding transmitting button (see instruction table) and keeps the new position until the button is pressed anew. This output can also be set and reset directly in the same way as the output Q_2 . At the next appropriate instruction of the remote control, the output again changes its state.

When the output is low-ohmically connected, e.g. via the base-emitter path of a transistor to high (PNP transistor) or to low (NPN transistor), current pulses of about 1.3 ms duration are output during pressure of the appropriate transmitting button at an interval of the transmitted repeat instructions (pulse function, refer to fig.).

Pulse output Q1SU

The output Q_1SU is on the one hand the input for the start bit changeover; on the other hand also current pulses may be coupled at this output via a transistor as also described for the output Q_3 . Refer to figure "Pulse function".

Serial interface (DATA, DLER, DLES)

After the received instruction word has been switched to the parallel outputs Q_A to Q_F and the 3 special outputs Q_1SU , Q_2 and Q_3 , output at the serial interface takes place via the outputs DATA (information) and DLER (enable and clock for repeat instructions). The end instruction (No. 62) and the instructions 33, 34, and 35 are also output at the serial interface. The output DLS (enable for single instructions) only moves to high during the output of one instruction (No. 62). Refer to figure "I bus timing diagram" and "Infrared signal and output signals".

Operation as remote control receiver without external decoder

The instruction table includes 6 instructions, only one bit of which equals high and the remaining 5 bits equal low. They actually effect only one of the 6 parallel outputs. Together with the RS flip-flop output and the T flip-flop start-bit terminal a remote control, comprising nine independent channels is thus possible. The parallel outputs can thereby be operated in 2 different modes of operation:

- a) When the DATA output is subject to high-ohmic load, only (normal case), each of the 6 parallel outputs alone moves to high as long as the according button is being pressed.
- b) The parallel outputs may also be operated as T flip-flops. For that purpose, the DATA terminal must be put to high level (that can also be done via the base-emitter path of a PNP transistor, if the I bus information shall not be lost refer to fig.). The outputs then work like the described T flip-flops, i.e. they can be individually set and reset from outside or individually changed over to the pulse function by a low-ohmic load.

Switching-on

When the supply voltage rises, the parallel output, the start-bit output Q_1SU , the RS flip-flop output Q_2 , and the T flip-flop output Q_3 are put to low level.



Pulse function, with channel Q_1SU taken as an example

The circuit configured to a) can also be applied without restriction at the RS flip-flop output Ω_2 , the T flip-flop output Ω_3 and the parallel outputs Ω_A to Ω_F in order to change the outputs individually to the pulse function.

The circuit configured according to b) can also be used at the RS flip-flop output Q_2 , the T flip-flop output Q_3 and, if DATA is connected to high at the parallel outputs Q_A to Q_F . Also the DATA output can be moved to high level with this circuit in order not to loose the I bus information at this mode of operation.

MOS circuit

The SDA 3205 receiver IC, developed in P-MOS depletion technology, interprets the IR signals of the transmitter IC SDA 3206.

With the SDA 3205, 16 programs and 1 analog function can be selected. Moreover, the IC contains an on/off input or output, respectively.

- The program outputs are short-circuit proof and can be externally set.
- The SDA 3205 can be operated with the on-chip oscillator or with an external clock.

Туре	Ordering code	Package outline
SDA 3205	Q 67100-Y578	DIP 18

Maximum ratings (all voltages referred to $V_{DD} = 0 V$)

Supply voltage range	Vss	-0.3 to 18	V
Input voltage	Vi	$V_{\rm SS} - 18$ to $V_{\rm SS} + 0.3$	V
Total power dissipation	P _{tot}	500	mW
Power dissipation per output	Pa	100	mW
Thermal resistance (system-air)	R ^T th SA	90	K/W
Storage temperature range	$ au_{stg}$	-40 to 125	°C
Range of operation (referred to V_{DD} =	= 0 V)	I	I

Supply voltage range	V _{SS}	_ 16 to _ 11	V
Ambient temperature range	T_{amb}	0 to 70	°C

Characteristics (referred to V_{DD} = 0 V, T_{amb} = 0 to 70 °C)

		min	typ	max	
Current consumption (outputs open)	I _{DD}		5	10	mA
Inputs Clock input CLCKI					
L-input voltage H-input voltage Input current Transition times Frequency	V _{i L} V _{i H} I _i t _{THL} , t _{TLH}	0 <i>V</i> _{SS} -1 20	60	V _{SS} -7 V _{SS} 15 4 70	V V μA μs kHz
Remote control signal input RSIG					
Input alternating voltage	V _{i H}	$V_{\rm SS}^{-1}$		V _{SS}	V
Input resistance	R _i	0.2		VSS-3.5	MΩ
Inputs Program stepping input PC					
H-input voltage L-input voltage H-input current ($V_i = V_{SS}$) (internal pull low resistor)	V _{i H} V _{i L} I _{i H}	V _{SS} -1.5 0		V _{SS} V _{SS} -7 10	V V μΑ
Standby output ONOFF					
H-input voltage (I_{iH} <1 mA)	V _{i H}	V _{SS} -1V		V _{SS}	V
Outputs Program memory outputs PRGA, PRGB, PRGC, PRGD					
H-output voltage ($I_q = 0.1 \text{ mA}$) L-output voltage ($I_q = 10 \mu \text{A}$)	V _{q H} V _{q L}	V _{SS} -0.5 0		V _{SS} 1	V V
Program stepping output PC					
H-output voltage ($I_{a} = 0.3 \text{ mA}$) L-output voltage (no load)	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 2	V V
Analog functions output VOLU					
H-output voltage ($I_q = 1 \text{ mA}$) L-output voltage ($I_q = 1 \mu A$)	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 0.35	V V
Standby output ONOFF					
H-output voltage ($I_q = 0.3 \text{ mA}$) L-output voltage ($I_q = 1 \mu A$)	V _{q H} V _{q L}	V _{SS} -1.5 0		V _{SS} 0.35	V V
Clock output CLCKO					
H-output voltage (no load) L-output voltage (no load)	V _{q H} V _{q L}	$\begin{vmatrix} V_{\rm SS} - 1 \\ 0 \end{vmatrix}$		V _{SS} 1	V V



Pin designation

Pin No.	Description
1	Vss, supply voltage
2	CLCKO, clock output
3	CLCKI, clock input
4	PRGD, program control output
5	PRGC, program control output
6	PRGB, program control output
7	PRGA, program control output
8	PC, program change strobe output
9	
10	VOLU, volume control output
11	ONOFF, standby output
12	
13	
14	
15	RSIG, IR input
16	
17	$V_{\rm DD}$, supply voltage
18	

Pins 9, 12, 13, 14, 16, and 18 are not allowed to be connected.

Circuit description

1. IR receiver (pin RSIG)

The IR receiver takes the IR signal, decodes it and moves it to the control logic. The IR signal consists of ac pulses with a frequency of approx. 30 kHz and a duration of 0.5 ms per cycle. The instructions are transmitted as 7 bit words (1 start bit, 6 information bits). The IR signals are repeated approximately every 120 ms.

2. Analog value memory (output VOLU)

The analog value can be varied in approx. 60 steps. The variation speed is according to the repetition frequency of the repeat instruction (approx. 8 Hz). The analog value is output as square-wave voltage with a frequency of approx. 1 kHz, whereby the duty cycle corresponds to the analog value. The analog voltage is generated in an external low pass filter.

If the supply voltage rises from 0 the analog value is set to the start position

 $(v_{\text{VOLU}} = 1/3, \text{ with } v = t_{\text{high}}/T).$

The output is internally kept to low

- if the IC is in standby,
- for approx. 128 ms if a program + or program instruction has been received, before the high pulse of the PC output will be issued.

As long as the IC is in standby, instructions to the analog memory remain undecoded. After switch-on from standby, the analog output is set to the start position.

3. Program memory (outputs and inputs PRGA, PRGB, PRGC, PRGD)

The programm memory consists of a 4 bit ring counter to call 16 programs. The 16 programs can be called via remote control by incrementing or decrementing with the ring counter.

If the supply voltage rises from 0, the program outputs are set to LLLH. The outputs can be used as inputs. They can be set and reset by low-ohmic external control.

Strobe output, program continuation input PC

When the program memory has received an instruction via remote control, a positive pulse appears at the output PC after a certain delay time. The volume output VOLU is muted as soon as the delay time starts. Muting is reverted with the trailing edge of the PC pulse (refer to timing diagram 1). A capacitor can be additionally connected to the output PC in order to prolong muting (up to approx. 0.5 sec.).

The same muting behavior appears when the supply voltage rises from zero and simultaneously the pin ONOFF is kept on low level (refer to timing diagram 2).

The pin PC can also be used as input. If positive potential is applied from outside, the program counter will increment by 1 step. The external capacitor thereby acts as debouncing (refer to timing diagram 3). In the state "Standby", the output is statically positive. The PC pulse only once appears per pressure on the according transmitter button.

4. Other control functions

Standby output/input: (pin ONOFF)

The output is controlled by an RS flip-flop. The high level (standby) appears

- when the supply voltage is switched on
- when the instruction "standby" is received

The low level (on) appears, when the instruction program + or program - is received.

At low-ohmic control the pin ONOFF also acts as input.

Table

Instruction set for IR transmission

Instruction No.	Description
а	Standby
b	Program + / on
С	Program – / on
d	Vol +
е	Vol –
f	End instruction



Timing diagram 2

Example a) Switching on by means of an IR instruction



Example b) ONOFF is connected to V_{DD} during the supply voltage rise via wiping contact



Timing diagram 3









Layout



MOS circuit

The SDA 3206 transmitter IC, developed in P-MOS depletion technology, converts the input instructions into a 6-bit biphase code. The instructions are transmitted via an infrared transmitter stage onto an IR receiver stage of the SDA 3205.

- Low current consumption of typically 3 mA (max. 5 mA). An external NPN transistor, controlled by the transmitter IC, disconnects the battery from the IC, thus substantially increasing the battery life time.
- 5 V to 10 V supply voltage

Туре	Ordering code	Package outline	
SDA 3206	Q67100-Y577	DIP 18	

Maximum ratings (all voltages referred to $V_{DD} = 0 \text{ V}$)

Supply voltage	V _{SS}	-0.3 to 18	V
Input voltage	Vi	$V_{\rm SS} - 18$ to $V_{\rm SS} + 0.3$	V
Total power dissipation	$P_{\rm tot}$	500	mW
Power dissipation per output	Pa	100	mW
Storage temperature range	T_{stg}	- 55 to 125	°C
Thermal resistance (system-air)	R _{th SA}	90	K/W

Range of operation (referred to $V_{DD} = 0$ V)

Supply voltage range	VSS	5 to 10	V
Ambient temperature range	T _{amb}	0 to 70	°C

Characteristics (all voltages referred to $V_{DD} = 0 \text{ V}$)

		min	typ	max	
Current consumption without load	I _{DD}		3	5	mA
Oscillator:					
Clock input CLCKI					
H-input voltage	V _{i H}	$V_{\rm SS}-1$		Vss	V
L-input voltage	V _{iL}	0		$ V_{SS}-4 $	V
Clock output CLCKO					
H-output voltage	V _{a H}	$ V_{SS}-1 $		Vss	V
L-output voltage	V _{qL}	0		+ 1	v
Leakage current, total current					
of column output S _a , S _b , S _c , ETA, IRA ($V_q = -10 \text{ V}; V_{SS} = 0 \text{ V}; T_{amb} = 25 \text{ °C}$)				1	μA
Column resistors					
R_a, R_b, R_c towards $-V_S$	R _C	33		47	kΩ
Remote control signal — output IRA					
H-output voltage	V _{q H}	V _{SS} -5		V _{SS}	V
$(I_{q H} = 4 \text{ mA}; V_{SS} > 6 \text{ V})$				1	I
Switch-on transistor $-$ output ETA					
H-output current	I _{q H}	0.1		0.5	mA
$(V_{\rm q} = V_{\rm SS} - 4 \rm V)$					

Block diagram



Pin designation

Pin. No.	Description
1	Ves
2	Column a
3	Column b
4	Column c
5	
6	
7	ETA (switch-on transistor output)
8	IRA (infrared output)
9	Row 1
10	Row 2
11	Row 3
12	
13	
14	
15	
16	
17	CLCKI (oscillator input)
18	CLCKO (oscillator output)

Pins 5, 12, 13, 14, 15, 16 are not allowed to be connected.

500

Description of functions

The SDA 3206 works throughout a wide supply voltage range at low current consumption, it is, therefore, suitable for battery supply. The IC contains a control output for an NPN transistor, which disconnects the IC from the battery if no button is pressed.

Input keyboard:

The transmitter includes an input matrix containing 3 columns and 3 rows. A column output has to be connected to a row input in order to input an instruction. Thus, the transmitter is switched on and a corresponding instruction is transmitted.

End instruction:

After having actuated a button, the selected instruction is transmitted maximally once again, depending on the exact instant of the release. After the last transmission of the desired instruction the end instruction is transmitted which informs the receiver that the button was released.

Output:

The transmitter converts the incoming instruction into a biphase code (timing diagram 1). Prior to the 6 information bits, a start bit is transmitted.

The output signal is keyed with the clock frequency divided by 2 ($f_{CLCK}/2 \approx 30$ kHz); the signal controls an infrared transmitter stage. The idling output is high-ohmic. Prior to an IR instruction, a presignal is released which relieves the amplifier at the receiver side.

Timing:

The clock frequency is set to 60 kHz. The instructions are transmitted at an interval of approx. 120 msec, an instruction lasts approx. 7 msec (timing diagram 1). The instructions cannot be recognized before a debounce time of 20 msec.

Instr. No.	Code F E D	СВА	Logic operation
а	000	010	1c
b	000	100	2a
С	000	101	2b
d	001	000	3a
е	001	001	3b
f	1 1 1	110	End instruction

Instruction set with assignment of the instructions to the buttons

Timing diagram 1 (biphase coding without presignal)



Timing diagram 2

(pressing a button)



Timing diagram 3 (releasing a button)


External connection

(example)



Bipolar circuit

The IC TDA 4050 B is suitable for use as infrared preamplifier in remote control facilities for radio and TV sets.

The IC includes a controlled driver stage with subsequent amplifier stage as well as an amplifier of the threshold value. The circuit is largely balanced.

- · Provision of internal AGC voltage
- High capability for large signals
- Short-circuit proof signal output
- Simple connection for an active band filter
- Few external components

Туре	Ordering code	Package outline
TDA 4050 B	Q 67000-A 1373	DIP 8

Maximum ratings

Supply voltage Thermal resistance (system-air) Junction temperature Storage temperature range	V _S R _{th SA} T _j T _{stg}	16 ¹) 140 150 40 to 125	V K/W ° C ° C
Range of operation			
Supply voltage range Ambient temperature range Input frequency range	V _S T _{amb} f _i	9 to 16 	V °C kHz

¹⁾ intermittently 17.5 V

		min	typ	max	
Current consumption ($R_{L} \ge 10 \text{ k}\Omega$)	<i>I</i> ₆		9	13	mA
Input voltage for starting control	V _{i8}		50		μV _{rms}
Gain	G _{4/8}	74	77	85	dB
Gain	G _{3/4}		21		dB
Total control range	$\Delta \ddot{G}$	74	77	85	dB
Output current $(R_1 = 0 \Omega)$	I _{a 3}		20		mA
Output DC voltage for L level	V _{a 3L}		150	500	mV
$(I_{0,3L} = 2 \text{ mA})$					
Output DC voltage for H level	V _{a 3H}	$V_{\rm S} - 0.4$	Vs		V
$(I_{0,31} = 0 \text{ mA})$	4	-	-		
Input resistance	R _{i8}		1.8		kΩ
Output resistance	R _a 3		10		kΩ
Rated impedance of the double-T	4-				
network at pin 4	R ₄	2			kΩ
(unbalanced to ground)	·				

Characteristics (with reference to test circuit, $V_{\rm S}$ = 12 V; $T_{\rm amb}$ = 25 °C; $f_{\rm IR}$ = 31.25 kHz)

Pin designation

Pin No.	Description
1	Ground
2	Connection for capacitance for prestage control
3	Output threshold amplifier
4	Output active filter
5	Input active filter
6	Supply voltage, positive
7	Unlocking of operation point control
8	Signal input



Test circuit and block diagram

507



➡ BP 104

180pF

100mH &

Application circuit II

without coil



Notes

Circuit 1 uses and LC resonant circuit and features higher quality because of its high selectivity (approx. 3 kHz bandwidth at -3 dB).

Circuit 2 offers the lower cost solution without coil incl. wideband input selection. Higher requirements as to steady radiation and large signal capability can be met by means of resistor-diode-resistor connection (RDR).

Bipolar circuit

Channel memory for use in radio and TV sets. The four stages can be switched over by touching the sensor areas with the finger. Each stage is provided with a read-out output and a tuning output.

The high input sensitivity allows application in devices without mains separation. Almost any number of ICs can be interconnected.

SAS 560S: after applying V_7 stage 1 switches on. SAS 570S: after applying V_7 no stage switches on.

- High input sensitivity
- Low saturation voltage of driver outputs
- Low temperature drift of tuning outputs
- Driver outputs for filament lamps and LEDs

Туре	Ordering code	Package outline
SAS 560 S SAS 570 S	Q 67000-S30 Q 67000-S31	}DIP 16

Maximum ratings

Supply voltage 1	V_7	36	V
Supply voltage 2	V ₈	26.5	V
Voltage	V_2	6	V
Driver current	I ₉ , I ₁₁ , I ₁₃ , I ₁₅	55	mA
Max. driver current, $t_{max} \leq 2 \sec \theta$	I ₉ , I ₁₁ , I ₁₃ , I _{15 max}	100	mA
Tuning current	I3, I4, I5, I6	1.5	mA
Max. tuning current, $t_{max} \leq 2 \sec$	I3, I4, I5, I6 max	10	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	Ti	150	°C
Storage temperature range	$ au_{stg}$	-40 to 125	°C
Range of operation			
Supply voltage 1 range	<i>V</i> 7	11 to 35	lv.

Supply voltage 1 range	V ₇	11 to 35	v
Supply voltage 2 range	V ₈	5 to 25	V
Ambient temperature range	T _{amb}	0 to 70	°C

		min	typ	max	
Voltage at pin 2 ($R_{ m K}=15~ m k\Omega$					
during touching	V ₂₋₁	4.2	4.7	5.5	V
after touching	V_{2-1}	2.6	3.2	3.7	V
Saturation voltage of driver outputs	$V_{15-8}, V_{13-8},$		0.9	1.5	V
	V ₁₁₋₈ , V ₉₋₈		0.9	1.5	V
Saturation voltage of tuning voltage outputs	V3-7, V4-7, V5-7, V6-7		0.15	0.5	V
Temperature drift of saturation					
voltage of tuning outputs	V3-7, V4-7, V5-7, V6-7		0.3	1	mV/
$(T_{amb} = 25 \text{ to } 55 ^{\circ}\text{C})$					deg
Current consumption					
during touching	I ₇	3.15	4.3	5.35	mA
after touching	I_7	3.4	4.7	5.75	mA
Current consumption (without load)	Í ₇	0.5	1.4	2.1	mA
Input current	I_{10} , I_{12} , I_{14} , I_{16}		100	300	nA
Reverse current of driver outputs	$I_9, I_{11}, I_{13}, I_{15}$			10	μA
Reverse current of tuning voltage outputs	I ₃ , I ₄ , I ₅ , I ₆		1	1	μ A

Characteristics (with reference to test circuit, $V_7 = 33$ V, $V_8 = 12$ V, $T_{amb} = 25^{\circ}$ C)

After simultaneous selection of more than one channel, only **one** channel will be selected. This also applies when several ICs are interconnected. After switching of V_8 , the last selected channel is stored as long as V_7 supply is maintained.

Test circuit



Block diagram



Saturation voltage of driver outputs versus current of these outputs



Saturation voltage of tuning voltage outputs versus current of these outputs





Application circuit



513

.....

Bipolar circuit

Channel memory for use in radio and TV sets. The four stages can be selected by touching the sensor area with the finger. Each stage is provided with a read-out output. The tuning voltage is switched through to a common output. SAS 580 is the basic component for the first 4 channels. By adding almost any number of SAS 590, the number of channels can be extended by 4 channels, each.

- High input sensitivity
- Low saturation voltage of the driver outputs
- Low temperature drift of the tuning switches
- Driver outputs to control filament lamps, LEDs, neon lamps or nixie tubes
- Standby operation possible
- Ring counter up to 10 kHz
- No external diode matrix
- Single power supply

Туре	Ordering code	Package outline
SAS 580 SAS 590	Q 67000-S28 Q 67000-S29	} DIP 18

Maximum ratings

Supply voltage (without series resistor)	V ₁₆	36	V
Current consumption	I_{16}	15	mA
(for operation with higher voltage,	10		
a series resistor is required)			
Driver current	I3, I5, I7, I9	55	mA
Max. driver current, $t_{max} \leq 2 \sec$	I3, I5, I7, I9 max	100	mA
Junction temperature	Ti	150	°C
Thermal resistance (system-air)	R _{th SA}	90	K/W
Storage temperature range	$ au_{stg}$	│ —40 to 125	°C
Range of operation			
Supply voltage range	V ₁₆	10 to 36	V
Ambient temperature range	T_{amb}	0 to 70	l∘c

.

		min	typ	max	
Internal current consumption					
channel switched	110	4.5	/	95	mΔ
channel not switched	I 16	29	5	85	mΔ
Voltage at pin 18	110	2.5	5	0.5	
during touching	V10 -	3 25	37	42	v
after touching	V10 b	2.6	2.9	3.2	v
Saturation voltage of driver outputs	- 1011				•
$R_{\rm L} = 1 \rm k\Omega$	V3, V5, V7, V9		0.8	1.5	v
$R_{\rm L} = 30 \rm k\Omega$	$V_{3}, V_{5}, V_{7}, V_{9}$		30	60	mV
Reverse voltage of driver outputs	0, 0, 1, 0				
$I_{\rm rev} = 100 \mu \text{A}$	V3, V5, V7, V9	60			V
$I_{\rm rev} = 5\mu A$	V3, V5, V7, V9	50			V
Tuning voltage	$V_{12}, V_{13}, V_{14}, V_{15}$	0.3		$V_{16} - 2$	V
Input current of tuning voltage inputs	I12, I13, I14, I15		150	300	nA
Offset voltage of tuning switches ¹)	V ₁₂₋₁₁ , V ₁₃₋₁₁			±100	mV
	V ₁₄₋₁₁ , V ₁₅₋₁₁			±100	mV
Temperature drift of tuning voltage					
switches (<i>T</i> _{amb} = 20 to 50 °C) ¹)	V _T			5	mV
Resistance of tuning output	R _{q 11}		3		kΩ
$(I_{11} < \pm 30 \mu\text{A})$					
Trigger current					
for channel switching	1 ₂ , 1 ₄ , 1 ₆ , 1 ₈	20	80	200	nA
Input threshold voltage of switch					
amplifiers (I_2 , I_4 , I_6 , $I_8 = 80$ nA)	V ₂ , V ₄ , V ₆ , V ₈		5.5		V
Switch frequency of ring counter	f _{rc}		10		kHz
Reset to channel 1					
Switching pulse level	V _{SI 18}		15		V
Switching pulse duration	T _{SI 18}	70			μs
Switching pulse rise time	^t SI LH 18			1	μs
Switching to the next stage					
Switching pulse level	V _{SI 18}		15		v
Switching pulse duration	T _{SI 18}		2.5		μs
Switching pulse rise time	t _{SI LH 18}			1	μs
Characteristics of the Z diode					
Z voltage (I_{16} (30 V) + 3 mA)	Vz	34		39	v

Characteristics (with reference to test circuit, V_{16} = 30 V, T_{amb} = 25°C)

* measured between switched input and pin 11.

Test circuit



SAS 580 is absolutely necessary for testing SAS 590; otherwise no function SAS 580 can be tested individually.

At a channel change, the capacitor which operates as a load on pin 11 is reversely charged with a current of approx. $\pm50~\mu A.$

SAS 580 only: After applying supply voltage V_{16} , channel 1 is selected, i.e. the tuning voltage is switched from pin 15 to pin 11 and the lamp at pin 3 is switched on.

 V_{17} <0.5 V means standby operation, i.e. even when selecting another channel, the channel previously selected remains stored. Selection of a new channel is not possible. A stored channel must come on again after closing S₁.

Block diagram SAS 580



SQ: Current *s*ource SB: Standb**y**

Figure 1

Circuit diagram: one channel











519

Figure 5







Application circuit 2

Bipolar circuit

The ICs SAS 5800/SAS 5900 are provided for channel selection in radio and TV sets. By means of sensitive contact inputs (sensors) four different, previously set tuning voltages may be switched for every module at a programmed delay to the tuner. A positive pulse without delay, released by switching, of longer duration than the switching process, causes a completely noiseless changeover with the aid of driving a muting circuit. When the supply voltage has been applied, the first step in the SAS 5800 is automatically set.

- Adjustable muting
- Standby operation possible
- Direct driving of LED's or lamps

Туре	Ordering code	Package outline
SAS 5800	Q67000-S62	DIP 22
SAS 5900	Q67000-S63	DIP 18

Maximum ratings

		SAS 5800	
Supply voltage	V ₁₃ V ₂₁	36 30	V V
Input voltage	$V_{17/18/19/20}$	V ₂₁ +5	V
Input current	I _{17/18/19/20}	0.5	mA
Output current	$-I_{3/5/7/9}$	35	mA
$t \leq 2 s$	$-I_{3/5/7/9}$ max	100	mA
Reference voltage	V _{2/4/6/8}	V ₁₃	V
Current consumption	I ₁₃	25	mA
(for operation at higher voltage, a series resistor is required)			
Muting output current	$-I_{10}$	10	mA
Junction temperature	Ti	150	°C
Storage temperature range	T_{sta}	– 40 to 125	°C
Thermal resistance (system-air)	R _{th SA}	70	K/W
Range of operation			
Supply voltage range	V ₁₃	12 to 36	V
Ambient temperature range	T_{amb}	0 to 70	°C

SAS 5800 SAS 5900

		SAS 5900	
Supply voltage	V ₁₀ V ₁₇	36 30	V V
Input voltage	V _{13/14/15/16}	$V_{17} + 5$	V
Input current	I _{13/14/15/16}	0.5	mA
Output current	$-I_{3/5/7/9}$	35	mA
$t \leq 2 \text{ s}$	$-I_{3/5/7/9}$ max	100	mA
Reference voltage	$V_{2/4/6/8}$	V ₁₀	V
Current consumption	I ₁₀	20	mA
(for operation at higher voltage a series resistor is required)			
Junction temperature	T _i	150	°C
Storage temperature range	T _{stg}	-40 to 125	°C
Thermal resistance (system-air)	R _{th SA}	90	K/W
Range of operation			
Supply voltage range	V ₁₀ V ₁₇	12 to 36 8 to 24	VV
Ambient temperature range	T _{amb}	0 to 70	°C

Characteristics (with reference to test circuit, $V_{13} = 30$ V; $V_{21} = 20$ V; $T_{amb} = 25$ °C)

		min	typ	max	
Current consumption (without load at pin 10)					
Channel not switched	110	5	q	13.5	mΔ
Channel switched	13	7	115	16	mΔ
Switched state	1120	12	18	25	mA
Current consumption	135 Int		10	100	uΔ
Switching voltage at	V14 6		3		V
touching the buttons Ta ₁ to Ta ₈	14.5		-		•
(dynamically measured)					
Hold voltage after touching	V14 H		2.5		v
the buttons Ta ₁ to Ta ₈	1411				-
Saturation voltage of driver outputs					
$R_{\rm I} = 510 \Omega$	$V_{3/5/7/9}$		1	2	v
$R_{\rm L} = 30 \rm k\Omega$	V _{3/5/7/9}		20	60	mV
Reverse voltage of driver outputs	V _{3/5/7/9}	30			v
$(I_{rev} = 5 \mu A)$	0,0,1,0				
Tuning voltage	$V_{2/4/6/8}$	0.5		$V_{13} - 2$	V
Offset voltage of tuning switches	V_{2-22}, V_{4-22}	- 100		100	mV
	V_{6-22}, V_{8-22}	-100		100	mV
Temperature drift of tuning voltage	VT			5	mV
switches ¹) ($T_{amb} = 20$ to 50 °C)					
Tuning charge current with ref. to cap. load at	– I ₂₂	0.7	1		mΑ
lower voltage					
Tuning discharge current with ref. to cap.					
load at higher voltage	I ₂₂	2	4		mΑ

1) measured between switched input and pin 22

SAS 5800

Maximum ratings (cont'd)

Characteristics (with reference to test cir	rcuit, $V_{13} = 3$	0 V; V ₂₁	= 20 V; 7	$T_{amb} = 25$	σ°C)
SAS 5800, cont'd					
		min	typ	max	
Internal resistances of the tuning voltage outputs ($-I_{22} \ge 300 \mu\text{A}$)	R ₂₂		60	90	Ω
Input current of tuning voltage inputs	$-I_{2/4/6/8}$		100	200	nA
Trigger current for channel switching	$-I_{17/18/19/20}$	40	200	400	nA
Saturation voltage muting output	V ₁₀₋₁₃		1.5	2.5	V
Switching threshold S $_1$ for switching the tuning voltage ²)	V ₁₆	1.2	1.5	1.75	V
Switching threshold S_3 for muting pulse end ²)	V ₁₆		3.3		V
Characteristics (with reference to test cir	cuit, V ₁₀ = 30	V; V ₁₇	= 20 V; T _a	mb = 25	°C)
SAS 5900					
Current consumption					
Channel not switched	I ₁₀	5	8	12	mA
Channel switched	I _{10 Н}	7	10	14	mA
Switched state	I _{10 S}	9	13	17	mA
Current consumption	I ₁₇			100	μA
Switching voltage at	V _{11 S}		3		V
touching the buttons Ta ₁ to Ta ₈					
(dynamically measured)					
Hold voltage after actuating	V _{11 H}		2.5		V
the buttons Ta ₁ to Ta ₈					
Saturation voltage of driver outputs					
$R_{\perp} = 510 \Omega$	V _{3/5/7/9}		1	2	V
$R_{\perp} = 30 \text{ k}\Omega$	V _{3/5/7/9}		20	60	mV
Reverse voltage of driver outputs	V _{3/5/7/9}	30			V
$(I_{rev} = 5 \mu A)$					
Tuning voltage	$V_{2/4/6/8}$	0.5		$V_{10} - 2$	V
Offset voltage of tuning switches	V _{2-18,} V ₄₋₁₈	- 100		100	mV
	V _{6-18,} V ₈₋₁₈	- 100		100	mV
Temperature drift of tuning voltage	VT			5	mV
switches ¹) ($T_{amb} = 20 \text{ to } 50 ^{\circ}\text{C}$)					
Tuning discharge current with ref. to cap.	I ₁₈	2	4		mA
load at higher voltage					
Input current of tuning voltage inputs	$-I_{2/4/6/8}$		100	200	nA
Trigger current for channel switching	$-I_{13/14/15/16}$	40	200	400	nA
Switching threshold S ₁ for switching the tuning voltage ²)	V ₁₂	1.2	1.5	1.75	V

Functional data (applies to SAB 5800 and SAB 5900)

- 1. After applying the supply voltage V_{S1} , stage 1 of the SAS 5800 ist automatically set.
- 2. All inputs Ta₁ to Ta₈ are blocked, if the supply voltage V_{S2} is less than 2 V.
- 3. The supply voltage V_{S2} has no influence on which stage has been switched on. After V_{S2} has been switched off and switched on again (standby operation), the indicator lamp of the previously keyed stage is switched on again. The tuning voltage remains switched on even in standby operation.

¹⁾ measured between switched input and pin 18

²⁾ see pulse diagram



SAS 5800 is absolutely necessary for testing SAS 5900; otherwise no function SAS 5800 can be tested individually.

Not for new design

525



- A Stabilizing of internal supply voltage V_{sint}
- B $V_{\rm RC} = 0$; voltage at coupling resistor is still zero when applying $V_{\rm s}$ or $V_{\rm sint}$
- C After having switched on, the first stage is set via the Schmitt trigger as soon as $V_{\rm sint}$ attains its full extent and $V_{\rm RC}$ equals zero.
- D Switching stage for switching pulse generation
- E Sawtooth generation

526

- F Gating the pulse D and E results in obtaining the delayed sawtooth
- G New sawtooth start, in case of incoccrect tuning voltage transfer $V_{\rm tun}$ = $V_{\rm ref}$ + $V_{\rm BE}$
- H Muting pulse generation. Duration is determined by start and threshold of sawtooth
- K Recognition whether finger still on button

Not for new design



Block diagram SAS 5900

 $\begin{array}{lll} {\sf A} & {\sf Stabilizing of the internal supply voltage $V_{\rm sint}$} \\ {\sf B} & {\sf Delayed sawtooth from SAS 5800.} \ {\sf S} = {\sf End of muting pulse from SAS 5800} \end{array}$

C Recognition whether finger still presses button

SAS 5900

Not for new design





Not for new design

Bipolar circuit

The IC SAS 6800 includes five independent switching stages which can be selected by touch tuning. After every actuation they can change their output state. They are intended for use in radio sets to switch on and off noise filters, AFC, sound control etc. independently from each other.

- High input sensitivity
- Storage of the switching state at standby operation
- Outputs can be loaded with 35 mA

Туре	Ordering code	Package outline
SAS 6800	Q 67000-S60	DIP 18

Maximum ratings

Supply voltage	V7	20	V
	V ₈	33	V
Input voltage	$V_{2,3,4,5,6}$	$V_8 + 5$	V
Input current	12.3.4.5.6	0.5	mA
Output current	$-I_{q}$	35	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	T _i	150	°C
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	V ₇	5 to 18	V
	V_8	10 to 30	
Ambient temperature range	T_{amb}	0 to 70	°C

Characteristics with reference to test circuit, (V_7 = 12 V; V_8 = 30 V; T_{amb} = 25 °C)

		min	typ	max	
Current consumption	I7 I2		13	18	mA
Saturation voltage of outputs $(referred to V_0)$	V_{q}		1.8	2.4	v
Reverse current of outputs Input current of tuning voltage inputs	$-I_{q} - I_{2,3}$		1 200	50 400	μA nA

Test circuit



Description of functions (see block diagram)

After having applied the supply voltage V_{S1} , the Q driver outputs are activated. All inputs are blocked as soon as the supply voltage V_{S2} is lower than 2 V. The supply voltage V_{S2} has no influence on the position of the outputs. After the supply voltage V_{S2} has been switched off and on again (standby operation) the previously selected position is set again.

Description of the circuit

The sensor amplifier of each of the five sequence switches is followed by a Schmitt trigger in order to achieve debouncing. The Schmitt trigger sets a bistable multivibrator. The outputs Q and \overline{Q} of the multivibrators each control two output switching amplifiers which are able to directly drive the LED displays. After having activated the sensor inputs either output Q or \overline{Q} is subsequently activated. An auxiliary circuit provides for a defined output position after applying the supply voltage. Thus, the user can freely select the desired switching sequence by means of external facilities.

The internal supply voltage is stabilized by a control circuit.



Block diagram

Application circuit



Bipolar circuit

The IC SAS 6810 is referred to the SAS 6800. It includes only one switching stage, which is selected by a sensor key and changes its output state after every actuation. Thus, the SAS 6810 is suited for use in radio sets to switch on or off functions such as AFC or noise filter.

- High input sensitivity
- Storage of the switching state at standby operation
- Direct LED driving
- Output load permitted: 35 mA

Туре	Ordering code	Package outline
SAS 6810	Q67000-S61	DIP 6

Maximum ratings

Supply voltage	V4	20	l v
	V_5	33	V
Input voltage	V_3	V _{S2} +5	V
Input current	I_3	0.5	mA
Output current	$-I_{\alpha}$	35	mA
Thermal resistance (system-air)	RthSA	120	K/W
Junction temperature	τ_{i}	150	°C
Storage temperature	T_{stg}	−40 to 125	°C
Range of operation			
Supply voltage range	V _{S1}	5 to 18	V
• • • · · · ·	V_{S2}	10 to 30	V
Ambient temperature range	Tamb	0 to 70	°C

Characteristics (with reference to test circuit, V_4 = 12 V; V_5 = 30 V; T_{amb} = 25 °C)

		min	typ	max	
Current consumption Current consumption without load current	I4 I5		3.5	5 2	mA mA
Saturation voltage of outputs (referred to $V_{\rm F}$)	ν _q		1.8	2.4	V
Reverse current of outputs	$-I_q$		1	50	μA
channel switching	$-I_3$		200	400	nA

Test circuit



Description of functions (see block diagram)

After having applied the supply voltage V_{S1} , the Q driver output 1 is activated. The input is blocked as soon as the supply voltage V_{S2} is lower than 2 V. The supply voltage V_{S2} has no influence on the position of the outputs. After the supply voltage V_{S2} has been switched off and on again (standby operation) the previously selected position is set again.

Description of the circuit

The sensor amplifier is followed by a Schmitt trigger in order to achieve debouncing. The Schmitt trigger sets a bistable multivibrator, the outputs Q und \overline{Q} of which each control two output switching amplifiers which are able to directly drive the LED displays. After having activated the sensor inputs, either output Q oder $\overline{\mathbf{Q}}$ are subsequently activated.

An auxiliary circuit provides for a defined output position after applying the supply voltage. Thus, the user can freely select the desired switching sequence by means of external facilities.

The internal supply voltage is stabilized by a control circuit.



Block diagram

1kO o+ V_{s2} 100 uF 100 µF SAS 6810 =0.1uF 2 3 1MΩ

1MΩ

Application circuit

 V_{S1}

Bipolar circuit

AF power amplifier for use in equipment of entertainment electronics. Its wide supply voltage range permits versatile use. The amplifier operates in the push-pull B mode and is available in the SIP 9 package as well as in the DIP 18 package. The integrated shutdown protects the IC from overheating.

- Wide supply voltage range: 4 V to 28 V
- High output power up to 8 W
- Large output current up to 2.5 A
- Simple mounting

Туре	Ordering code	Package outline
TDA 1037	Q 67000-A1229	SIP 9
TDA 1037 D	Q 67000-A1387	DIP 18

Maximum ratings

Supply voltage $R_1 \ge 16 \Omega$		Vs	30	V
$R_{\rm I} \ge 8\Omega$		Vs	24	V
$R_{\rm I} \ge 4\Omega$		Vs	20	V
Output peak current (not repetit	ive)	Ia	3.5	A
Output current (repetitive)		I_{q}^{\dagger}	2.5	A
Junction temperature ¹)		T_{i}	150	°C
Storage temperature range		T_{stg}	- 40 to 125	°C
SIP 9 package				
Thermal resistance (junction-	case)	R _{th JC}	12	K/W
Thermal resistance (system-a	ir)	R _{th SA}	70	K/W
DIP 18 package				
Thermal resistance (junction-	case)	$R_{\rm tb,IC}$	35	K/W
Thermal resistance (system-a	ir)	R _{th SA}	70	K/W
Range of operation				
Supply voltage range		Vs	4 to 28	V
Ambient temperature range		τ _{amb}	- 25 to 85	°℃

^{*)} May not be exceeded even as instantaneous value.

Characteristics

with reference to test circuit

1. $V_{\rm S} = 12 \text{ V}$; $R_{\rm L} = 4 \Omega$; $C_1 = 1000 \text{ }\mu\text{F}$; $f_{\rm i} = 1 \text{ }\text{kHz}$; $T_{\rm amb} = 25 \,^{\circ}\text{C}$

		min	typ	max	
Quiescent output voltage	V ₂₀	5.4	6.0	6.6	V
Quiescent drain current	$I_{3} + I_{4}$		12	20	mA
Input DC current	I _{8i}		0.4	4	μA
Output power $THD = 1\%$	Pa	2.5	3.5	1	l w
THD = 10%	Pa	3.5	4.5	ļ	w
Voltage gain (closed loop)	GV	37	40	43	dB
Voltage gain (open loop)	G _{V0}		80		dB
Total harmonic distortion $P_{q} = 0.05$ to 2.5 W)	THD		0.2		%
Noise voltage with reference to input	Vn		3.8	10	μVs
$(f_i = 3 \text{ Hz to } 20 \text{ kHz})$					
Disturbance voltage in acc. with					
DIN 45405 referred to input	V _d		2.5		μV
Hum suppression (f _{hum} = 100 Hz)	a _{hum}		48		dB
Frequency range (-3 dB)					
$C_4 = 560 \mathrm{pF}$	f _i	40		20000	Hz
$C_4 = 1000 \mathrm{pF}$	fi	40	_	10000	Hz
Input resistance	R _{8 i}	1	5		ΜΩ
2. $V_{\rm S} = 24$ V; $R_{\rm L} = 16 \Omega$; $C_1 = 220 \mu$ F; $f_i =$					
Quiescent output voltage	V2a	11	12	13	v
Quiescent drain current	$I_3 + I_4$		18	30	mA
Input DC current	I _{8i}		0.8	8	μA
Output power $THD = 1\%$	Pa		3.5	1	Ŵ
THD = 10%	Pa	4.5	5		W
Voltage gain (closed loop)	G_{V}	37	40	43	dB
Voltage gain (open loop)	G _{V0}		80		dB
Total harmonic distortion ($P_q = 0.05$ to 3 W)	THD		0.2	0.5	%
Noise voltage with reference to input	Vn		5	15	μVs
$(f_i = 3 \text{ Hz to } 20 \text{ kHz})$					
Disturbance voltage in acc. with					
DIN 45405 referred to input	V _d		3.8		μV
Hum suppression ($f_{hum} = 100 \text{ Hz}$)	a _{hum}		40		dB
Frequency range (-3 dB)					
$C_4 = 560 \mathrm{pF}$	t _i	40		20000	Hz
$C_4 = 1000 \mathrm{pF}$	t _i	40	_	10000	Hz
Input resistance	R _{8 i}	1	5		MΩ

Circuit diagram



Test circuit



S switched on for noise measurement

Application circuit



Vs	12 V	18 V	24 V
RL	4Ω	8 Ω	16 Ω
<i>C</i> ₁	1000 μF	470 μF	220 μF

f _{max}	10 kHz	20 kHz
<i>C</i> ₄	1000 pF	560 pF


Total power dissipation and efficiency versus output power THD = 10%; f = 1 kHz





Quiescent drain current, quiescent current of output transistors, quiescent output voltage versus supply voltage





Hum suppression versus feedback resistance

Max. total power dissipation versus ambient temperature



TDA 1037 TDA 1037 D



Total harmonic distortion versus frequency





Bandwidth C_3 versus feedback resistance $V_{\rm S} = 12$ V; $R_{\rm L} = 4 \Omega$, $G_{\rm V} = 40$ dB $C_1 = 5 \cdot C_4$



Output power and voltage gain versus feedback resistance and input voltage $V_{\rm S} = 12 \text{ V}; R_{\rm L} = 4 \Omega; f = 1 \text{ kHz}$ Ω 100 90 R_F 80 Gv 70 60 50 P=50 mW P = 4 mW40 30 20 10 0 10⁰ _____ 10² mV 10¹ $-V_i$ --1 10² dB 10¹ 10° ►Gv





Bipolar circuit

The TDA 2003 is an audio power amplifier in a TO 220 Pentawatt case. This IC is particularly intended for use in car radios, it also meets the requirements of AF amplifiers for supply voltages between 8 and 18 V. At low harmonic distortion, the TDA 2003 produces an output power of 6 W at 4 Ω and V_S = 14.4 V. Operation at 2 Ω enhances the output power to 10 W.

Included thermal shutdown protects the IC against damage from short circuits and thermal overload.

- High output peak current up to 3.5 A
- Low distortion and low THD
- · Electrical and thermal overload protection
- · Few external components
- Easy mounting thanks to TO 220/5 case

Туре	Ordering code	Package outline
TDA 2003	Q 67000-A 1606	Plastic power case TO 220/5, or TO 220/5-H

Maximum ratings

Supply voltage	V _S	28	V
Peak supply voltage ($t \leq 50 \text{ ms}$)	Vs	40	V
Output current (repetitive)	I _{a 4}	3,5	A
Output peak current (non-repetitive)	I_{q5}	4,5	A
Thermal resistance (junction-case)	R _{th JC}	5	K/W
Junction temperature	Ti	150	°C
Storage temperature range	T_{stg}	- 40 to 125	°C
Range of operation			
Supply voltage range	Vs	8 to 18	V
Ambient temperature range	$ au_{amb}$	- 20 to 85	°C

		min	typ	max	
Quiescent output voltage Quiescent drain voltage	V _{q 4} I ₅	6.3	6.9 45	7.5 80	V mA
Output power $(1HD = 10\%, 1 = 1 \text{ kHz})$	D .	EE	6		1.11
$H_{\rm L} = 4 \Omega$	^r q4	0.0	10		
$A_{L} = 2 \Omega$ $B_{L} = 2 2 \Omega$	^r q4	0	75		
$\pi_{L} = 3.2 \Omega$	⁷ q4		1.5		
$\pi_{L} = 1.0 \Omega$	Pq4		12		VV
Hum suppression	V _i	24	10	1	
$\frac{1}{100} \frac{1}{100} \frac{1}$	ahum	34	40		UD
$(R_{\rm L} = 4 \Omega, r_{\rm hum} = 100 \text{Hz}; v_{\rm hum} = 0.5 \text{V})$	P	100	150		1.0
Input resistance	лі	100	150		KΩ
input voltage $(G_V = 40 \text{ Gb})$	V		16		
$P_q = 0.5 \text{ W}, R_L = 4 \Omega$	V _i		15		mv
$P_{q} = 0.5 \text{ VV}, R_{L} = 2 \Omega$	V _i	1			Imv
$P_q = 6 VV, R_L = 4 \Omega$	V _i		60		mv
$P_q = 6 VV, R_L = 2 \Omega$	Vi	I	50		mv
Frequency range (-3 dB)		40.4			l
$(C_1 = 39 \text{ nF}, R_3 = 39 \Omega)$		40 to	50 000	1	Hz
lotal harmonic distortion ($t_i = 1 \text{ kHz}$)					0
$P_{q} = 0.05 \text{ to } 3.5 \text{ W}, R_{L} = 4 \Omega$	THD		0.2		%
$P_{\rm q} = 0.05 \text{ to } 5 \text{ W}, R_{\rm L} = 2 \Omega$	THD		0.2		%
Voltage gain					
$R_{\rm L} = 4\Omega$ open loop	G _{vo}		80		dB
closed loop	G _{vc}	39.5	40	40.5	dB
Disturbance voltage (DIN 45405)	$V_{\rm d}$		2	5	μV
Noise voltage (DIN 45405)	V _n		3	8	μV
Input noise current	I _{in}		50		pА
<i>B</i> (-3 dB) 40 to 50 000 Hz					
Thermal resistance (junction-case)	$\Delta R_{\rm th \ JC^1}$			1	K/W

Characteristics (with reference to test circuit, $V_{\rm S}$ = 14.4 V; $T_{\rm amb}$ = 25 °C)

^{&#}x27;) $\Delta R_{\rm th \, JC}$ is the variation of $R_{\rm th \, JC}$ throughout a period of time at a given power $P_{\Delta} = \frac{P_{\rm max}}{3}$

Test and application circuit



Switch S in position 2 for noise measurement

Bipolar circuit

The TDA 2030 is an audio power amplifier in a TO 220 Pentawatt case, designed as a B class amplifier. At low harmonic distortion and high output currents, the TDA 2030 produces an output power of 14 W at 4Ω and $V_{\rm S} = \pm 14$ V. Included thermal shutdown protects the IC against damage from short circuits and thermal overload.

- High output peak current up to 3.5 V
- High supply voltage up to 36 V
- Low distortion and low THD
- · Electrical and thermal overload protection
- Few external components

Туре	Ordering code	Package outline
TDA 2030	Q 67000-A 1607	Plastic power case TO 220/5, or TO 220/5-H

Maximum ratings

Supply voltage	$\pm V_{\rm S}$	18	V
Input voltage	V _{i 1} , V _{i 2}	$\pm V_{\rm S}$	V
Differential input voltage	V _{i D1-2}	± 30	V
Output peak current	$I_{\alpha 4}$	3.5	A
Thermal resistance (system-case)	R _{th JC}	4	K/W
Junction temperature	Ti	150	°C
Storage temperature range	τ΄ _{stg}	-40 to 125	°C
Range of operation			
Supply voltage range	$\pm V_{\rm S}$	6 to 18	V
Ambient temperature range	/ amb	U to /U	l°C

Characteristics ($\pm V_{\rm S} = 14$ V; $T_{\rm amb} = 25$ °C; f = 1 kHz; test circuit 1) unless otherwise specified

		min	typ	max	
Quiescent drain current $\pm V_{S} = 18 V, R_{I} = 4 \Omega$	<i>I</i> ₅		40	60	mA
Total current consumption					
$P_{\alpha} = 15 \text{ W}, R_{\text{L}} = 4 \Omega$	I _{tot 5}		925		mA
$P_{\rm q}^{\rm T} = 9 {\rm W}, R_{\rm L} = 8 \Omega$	I _{tot 5}		515		mA
Input voltage					
$P_{\rm q} = 12 {\rm W}, R_{\rm L} = 4 {\Omega}$	Vi		215		mV
$P_{\rm q} = 8 {\rm W}, R_{\rm L} = 8 {\Omega}$	Vi		250		mV
Input resistance	Ri	0.5	5		mΩ
Frequency range (-3 dB)					
\pm V _S = 18 V, R _L = 4 Ω			10 to 140 00	00	Hz
Total harmonic distortion					
$P_{\rm q} = 0.1$ to 12 W, $R_{\rm L} = 4\Omega$	THD		0.2	0.5	%
$P_{\rm q} = 0.1$ to 8 W, $R_{\rm L} = 8 \Omega$	THD		0.1	0.5	%
Voltage gain					
open loop	G_{vo}		90		dB
closed loop	G _{vc}		30		dB
Disturbance voltage	Vd		3		μV
(in acc. with DIN 45405 referred to input)					
Noise voltage	V _n		4.5	15	μVs
(in acc. with DIN 45405 referred to input)					
Thermal shutdown $P_{tot} = 12 \text{ W}$	T_{case}	110			°C
Hum suppression	a _{hum}	40	50		dB
$R_{\rm L} = 4 \Omega$, $V_{\rm hum} = 0.5 m V$					
$f_{ m hum} = 100$ Hz, $R_{ m G} = 22$ k Ω					
Input offset voltage $\pm V_{\rm S} = 18 \rm V$	V _{i 1-2}		±2	±20	mV
Input offset current $\pm V_{\rm S} = 18 \rm V$	I _{i 1-2}		±20	±200	nA
Input current $\pm V_{\rm S} = 18 \rm V$	I _{i 1,2}		0.2	1	μA
Output offset voltage $\pm V_{\rm S} = 18 \rm V$	V _{q4}		±2,5	±22	mV
Output power					
$THD = 0.5\%$, $R_{L} = 4\Omega$	Pq	12	14		W
$THD = 0.5\%$, $R_{L} = 8\Omega$	Pq	8	9		W
$THD = 10\%, R_{L} = 4\Omega$	Pq		18	1	W
$THD = 10\%$, $R_{L} = 8\Omega$	Pq		11		W



Quiescent drain current versus









Input voltage versus output power





Input voltage versus output power





or efficiency, resp., versus power output





Total power dissipation versus supply voltage



Circuit diagram



Test and application circuit 1

AF amplifier with split power supply



Application circuit 2 AF amplifier with single power supply



TDA 2030

Application circuit 3



Bridge amplifier with split power supply

555

Bipolar circuit

AF power amplifier intended for appliances of entertainment electronics. The amplifier operates in push-pull B mode and is available in a TO 220 case with 7 pins. Included thermal shutdown protects the IC against damage from short circuits and thermal overload.

- High output power up to 15 W
- · High output current up to 3.5 A
- · Easy mounting thanks to TO 220/7 case

Туре	Ordering code	Package outline
TDA 3000	Q67000-A1332	Plastic power case TO 220/7

Maximum ratings (restricted data $V_{\rm S} \leq 26 \text{ V}$)

Supply voltage $R_{\rm L} = 8\Omega$	V_6	32	V
$R_{\rm L} = 4 \Omega$	V_6	26	V
Boost voltage	V_7	32	V
Input voltage	V_2	5	V
Output current (repetitive)	I_{q5}	3.5	A
Output peak current (non-repetitive)	I_{a5}	5	A
Thermal resistance (junction-case)	R _{th} JC	4	K/W
Junction temperature	T_{i}	150	°C
Storage temperature range	τ' _{sta}	-40 to 125	°C
•			
Range of operation			
Operating voltage range	V_{6}	9 to 32	v
Ambient temperature range	T _{amb}	0 to 70	°C

In order to ensure that the maximum permissible voltage of 26 V at pin 7 will in no case be exceeded, a resistance of 100 Ω must be connected in series with the boost capacitor between pin 5 and pin 7 for current and voltage limitation in case of supply voltages of 16 V < V_S < 26 V.

		min	typ	max	
Quiescent drain current	I_6		40	60	mA
Quiescent output voltage	V_5	11.3	12	12.7	V
Output power	°,				
(THD = 10%, f = 1 kHz)	$P_{\alpha 5}$	12	15		W
(THD = 1%, f = 1 kHz)	$P_{a,5}^{q,c}$	10	12		W
Voltage gain (closed loop)	G_{v}	39	40	41	dB
Input sensitivity ($P_{q} = 1 \text{ W}$)	Vi		20		mV
Total harmonic distortion	THD		0.2	0.5	%
(P = 0.05 to 8 W, f = 0.1; 1; 10 kHz)					
Frequency range (-3 dB)	f _i	0.05		20	kHz
Input saturation voltage (THD $\leq 1\%$)	Vimax	1			V _{rms}
Input resistance	R_{i2}	70	120	1	kΩ
Voltage gain (open loop)	Gvo		80		dB
Hum suppression	ahum		45		dB
$(f_{\rm hum} = 100 \text{Hz}, V_{\rm hum} < 2 \text{V}_{\rm pp})$					
Disturbance voltage	Vd		3		μV
(in acc. with DIN 45405 referred to input)	_				
Noise voltage	Vn		8	15	μVs
(in acc. with DIN 45405 referred to input)					

Characteristics (with reference to the test circuit V_6 = 24 V, T_{amb} = 25 °C, R_L = 4 Ω)

Test circuit



Switch S in position 2 for noise measurement.

Application circuit 1

This circuit is recommended for supply voltages ≤ 20 V, since a boost voltage is supplied to pin 7 in order to increase the power at pin 6. The push-pull resistance of 1.2 k Ω reduces the leakage range of the voltage gain to limits as given in our data sheets.



Application circuit 2 with minimized external components



558

Bipolar circuit

IC for driving 16 light emitting diodes. Depending on the input voltage, the individual LEDs are driven within one row in form of a light spot. Whereas the UAA 170 provides a linear relation between control voltage and the driven LED, the UAA 170 L has a nearly logarithmical characteristic. With the aid of suitable circuitry, the brightness of the LEDs can be varied and the crossing over of the light spot can be set between "smooth" and "abrupt". By connecting two ICs in parallel, up to 30 LEDs can be driven.

Туре	Ordering code	Package outline
UAA 170 UAA 170 L	Q 67000-A 940 Q 67000-A 1362	} DIP 16

Maximum ratings

Supply voltage	Vs	18	V
Input voltages	V_{11}, V_{12}, V_{13}	6	V
Load current	I ₁₄	5	mA
Junction temperature	Ti	150	°C
Thermal resistance (system-air)	R _{th SA}	90	K/W
Storage temperature range	$ au_{ m stg}$	-40 to 125	°C
Range of operation			
Supply voltage (LED red) 1)	Vs	11 to 18	V
Ambient temperature range	T_{amb}	– 25 to 85	°C

Not for new design

The lower limit is only valid for a forward voltage of the LED's of approx. 1.5 V (red LED's); the lower limit increases according to higher forward voltage.

Characteristics ($V_{\rm S}$ = 12 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption $(I_{14} = 0; I_{16} = 0)$	Is	2	4	10	mA
Control input current	I_{11}	-2			μΑ
Reference input current	I_{12}, I_{13}	-2			μΑ
Voltage difference	$\Delta V_{12/13}$	1.4		6	v
Voltage difference for	,				
gliding light transition UAA 170, only	$\Delta V_{12/13}$	1.4			V
Voltage difference for	,				
jumping light transition UAA 170, only	$\Delta V_{12/13}$	4			V
Voltage difference	$\Delta V_{12/13}$	4			V
Stabilized voltage $I_{14} = 300 \mu\text{A}$	V14		5	6	V
$I_{14} = 5 \mathrm{mA}$	V14	4.5			V
Reference input voltage	V _{ref max}	1.4		6	V
	U _{ref min}	0		4.6	v
Tolerance of forward voltages of					
LEDs, mutually	∆VD			0.5	V
Output current for LEDs	ΣI_{D}		25		mA

Test circuit



Scale display with light emitting diodes

Scale displays by means of a wandering light point are particularly suitable for indicating approximate values. Applications of this kind are level sensors, VU-meters, tachometers, radio scales etc. When applying the displays in measuring equipment, multicolored light emitting diodes can be used as range limitation. Ring scales are obtained by a circular arrangement of the diodes. The IC UAA 170 has especially been developed for driving a scale of 16 LEDs.

The input voltages at pins 11, 12 and 13 are freely selectable in the range between 0 and 6 V. Any kind of adjustment, is enabled by suitable voltage dividers. The DC value $V_{\rm cont}$ is always assigned to a certain spot of the diode chain.

The voltage difference between pins 12 and 13 thereby corresponds to the possible indication range. $\Delta V_{12/13}$ defines at the same time the light transition between two diodes. With $\Delta V_{12/13}$ approx. 1.4 V, the light point glides smoothly along the scale. With increasing voltage difference, the passage becomes more abrupt. With $\Delta V_{12/13}$ approx. 4 V, the light point jumps from diode to diode.

Input voltages beyond the selected indication range cause the diodes D_1 or D_{16} respectively, to light up, thereby exceeding of the range can only be recognized.



Block diagram

Indication for gliding transition UAA 170



Indication for jumping transition UAA 170





Indication for gliding transition UAA 170 L

Indication for jumping transition UAA 170 L



Brightness control



Pins 14, 15, and 16 serve to determine the diode current. Corresponding to the desired light intensity, the forward current of the diodes is linearly variable in the range $I_{\rm f}$ approx. 0 to 50 mA. The resistance at pin 15 defines the adjusting range. The resistances between pin 14 and 16 determine the current.

With the aid of a phototransistor, such as BP 101, the light intensity of the LEDs can be matched to a varying brightness of the environment.



Operation of less than 16 LEDs

Control of 9 LEDs



Control of 11 LEDs



Application circuit for the control of 30 LEDs with 2 × UAA 170

Range of control voltage $V_{\text{cont}} = 0$ to 5 V

Voltage difference $V_{12/13} = 2 \times 1.2 \text{ V} = 2.4 \text{ V}.$

Since the diodes D_{16} or D_{17} are permanently lighting up when the maximum or minimum voltages V_{13} or V_{12} adjusted by R_3 , R_4 , R_5 , are exceeded or fallen below, the diodes should be covered, if necessary.



The figure shows an extension of the circuit to 30 diodes with 2 UAA 170. The diodes D₁₆ or D₁₇ light permanently, when the reciprocal absolute ratings are axceeded. They should be covered. The reference voltage $\Delta V_{12/13} = 2 \times 1.2 = 2.4$ V is derived from a stabilized dc voltage of typ. 5 V available at pin 14. A resistance of 6.2 k Ω provides an overlapping of the ranges in order to ensure a smooth transition from D₁₅ to D₁₈. The control voltage V_{cont} is fed to pins 11 parallel via a divider $R_1: R_2$. The voltage divider is to be dimensioned according to the desired input voltage. With a divider current of $I = 100 \,\mu\text{A}$ and a control voltage of $V_{\text{cont}} = 10$ V, the following are valid:

$$R_2 = \frac{\Delta V_{12/13}}{I} = \frac{2.4}{0.1} = 24 \text{ k}\Omega \text{ and}$$
$$R_1 = \frac{V_{\text{cont}} - \Delta V_{12/13}}{I} = \frac{7.6}{0.1} = 76 \text{ k}\Omega$$

The nearest standard value is $R_1 = 75 \text{ k}\Omega$. The voltage difference for switching one step is then $\Delta V_{\text{cont}} = \frac{10 \text{ V}}{30} = 0.16 \text{ V}.$

Bipolar circuit

Integrated circuit for driving 12 light emitting diodes. Corresponding to the input voltage the LEDs forming a light band are controlled similar to a thermometer scale.

By appropriate circuitry the brightness of the LEDs can be varied and the light passage between two adjacent LEDs can be arranged between "smooth" and "jumping".

Туре	Ordering code	Package outline
UAA 180	Q67000-A1104	DIP 18

Maximum ratings

Supply voltage Input voltage	V _S V ₃ V ₁₆ V ₁₇	18 6 6 6 120	V V V V
Storage temperature range Junction temperature	T th SA T _{stg} T _j	- 40 to 125 150	°C °C
Range of operation			
Supply voltage range Ambient temperature range	V _S T _{amb}	10 to 18 – 25 to 85	∨ °C

Characteristics (V_S = 12 V, T_{amb} = 25 $^{\circ}$ C)

		min	typ	max	
Current consumption $(I_2 = 0)$ (without LED current)	I ₁₈		5.5	8.2	mA
Input currents	I ₃		0.3	1	μA
$(V_3 - V_{16} < 2 \text{ V})$	I_{16}		0.3	1	μA
	I ₁₇		0.3	1	μA
Voltage difference for smooth light transition	$V_{16/3}$	1			V
Voltage difference for jumping light transition	$V_{16/3}$	4			V
Diode current per diode	ID		10		mA
Tolerance of LED forward voltages	ΔV_{D}			1	V

Test circuit



Scale display with light emitting diodes

Scale displays by means of a growing light band are particularly suitable for the measuring of approximate values. Applications of this kind are level sensors, VU meters, tachometers, field strength indicators etc. When applying the displays in measuring equipment, multicolored LEDs can be used as range limitation.

The voltage difference between pins 16 and 3 thereby corresponds to the possible indication range. $\Delta V_{16/3}$ defines at the same time the light passage between two diodes. With $\Delta V_{16/3} \ge 1 \text{ V}$, the light band glides smoothly along the scale. With increasing voltage difference, the passage becomes more abrupt. With $\Delta V_{16/3}$ approx. 4 V, the light band jumps from diode to diode.

Each quartet must consist of homogeneous diodes in order to ensure the function. Therefore, it is possible to provide the first and third quartet lighting red and the second quartet green in order to mark a working range.

Pin 2 serves to determine the diode current. Corresponding to the desired light intensity, the forward current of the diodes is variably linear in the range $I_{f approx}$. 0 to 10 mA.

Application circuit1 shows the possibility of designing this resistance, adjustable by means of a phototransistor BP 101, in order to adapt the light intensity to changing ambient brightness. The adjusting range of the diode current lies between I_f approx. 5 mA (BP 101 not lighted) and I_f approx. 10 mA (BP 101 fully lighted). If pin 2 is open the diode current is 10 mA.



Block diagram

Application circuit 1



If a quartet does not need the full number of display diodes and if the first wired diodes shall be left luminous at full driving, bridges have to be inserted replacing the missing LEDs. Otherwise the first diodes of the quartet switch off with exceeding their display range.

UAA 180

Application circuit 2 for cascading several UAA 180 ICs (up to 7)



Application circuit 3

for field strength indication



Bipolar circuit

The tone control unit is provided for the DC voltage control of volume, treble, and bass. The volume characteristic can be switched over from linear to physiological.

For stereo applications, the TDA 4290 is also available in groups, selected according to synchronization.

- · Few external components
- · High signal-to-noise ratio
- Low total harmonic distortion

Туре	Ordering code	Package outline
TDA 4290	Q 67000-A 1359	DIP 14

Maximum ratings

Supply voltage	Vs	18	V
Load current	I_2	10	mA
Thermal resistance (system-air)	R _{th SA}	90	K/W
Junction temperature	Ti	150	°C
Storage temperature range	T_{stg}	-40 to 125	°C
Range of operation			

Supply voltage range	Vs	10.5 to 18	V
Frequency range (-1 dB)	f_{i}	20 to 20.000	Hz
Ambient temperature range	$ au_{amb}$	0 to 70	°C

Characteristics ($V_{\rm S}$ = 14 V; $T_{\rm amb}$ = 25 °C)

		min	typ	max	
Current consumption	Is		35	50	mA
Reference voltage	V_2	4.5	4.85	5.2	V
Input resistance	R _{i9}	2.9	3.9		kΩ
Output resistance	R _{q 3/6}		200		Ω
Changeover current	<i>I</i> ₄	÷	3.5		mA
Input current for set inputs	- I _{5/8/14}		4	20	μA
$(V_{5/8/14} = 0.5 \cdot V_2)$ Gain					
$(f_{i} = 1 \text{ kHz}; V_{i} = 300 \text{ mV}_{rms})$					
$S_1 lin; V_5 = 0 V$	$V_{3.6}/V_{9}$		- 80		dB
$S_1 \text{ lin}; V_5 = 1.0 \text{ V}$	$V_{3.6}/V_{9}$		- 60		dB
$S_1 \lim_{t \to 0} V_5 = 0.5 \cdot V_2$	$V_{3.6}/V_{9}$		0		dB
S_{1} phys, $V_{5} = 1.0$ V	V_3/V_9		- 30		dB
	V_6/V_9		uncha	naed	
Gain change ($f_i = 1 \text{ kHz}$)	0, 0			0	
max. bass/treble emphasis	$V_{\rm q}/V_{\rm q}$		+2		dB
max. bass/treble deemphasis	$V_{\rm o}/V_{\rm o}$		-2		dB
Treble emphasis	V_{q}/V_{q}	+ 15	+17		dB
$(f_1 = 15 \text{ kHz}; V_{14} = V_2)$	4' 5				
Treble deemphasis	V_{α}/V_{α}		- 17	- 15	dB
$(f_i = 15 \text{ kHz}; V_{14} = 0 \text{ V})$	4' 5				
Bass emphasis	V_{α}/V_{α}	+15	+17		dB
$(f_1 = 40 \text{ Hz}; V_8 = V_2)$	4' 5				
Bass deemphasis	V_{α}/V_{α}		- 17	- 15	dB
$(f_1 = 40 \text{ Hz}; V_8 = 0 \text{ V})$	4 [,] 5				-
Frequency range (-1 dB)	f:	20		20000	Hz
(all control units in linear position)					
Total harmonic distortion	THD		0.2	0.7	%
$(V_i = 300 \text{ mV}_{rms}; f_i = 1 \text{ kHz};$					
control unit in 0 dB position)					
Disturbance voltage	Vd		30	50	uV rmc
$(f_i = 20 \text{ to } 20.000 \text{ Hz})$	ŭ				r- 1115
tone control unit in 0 dB position, volume -20 dB)					


Physiological volume characteristic (treble and bass control in linear position)



Treble control

S₁ open; $V_i = 300 \text{ mV}_{rms}$; volume = 0 dB $V_i = 300 \text{ mV}$, $f_i = 20 \text{ Hz}$



Bass control

S₁ open; $V_i = 300 \text{ mV}_{rms}$; volume = 0 dB $V_i = 300 \text{ mV}$, $f_i = 20 \text{ kHz}$



TDA 4290



Bass and treble control $V_i = 300 \text{ mV} \triangleq 0 \text{ dB}; S_1 \text{ open}$





Physiological volume versus input frequency S_1 closed; $V_i = 300 \text{ mV}_{rms} \triangleq 0 \text{ dB}$

Disturbance voltage spacing Bandwidth 30 Hz to 20 kHz; $V_i = 300 \text{ mV}_{rms} \cong 0 \text{ dB}$; $f_i = 1 \text{ kHz} \text{ S}_1 \text{ open}$; treble and bass control in linear position



Packaging Information

Plastic plug-in package 20 A 6 DIN 41866, 6 pins, DIP



Approx. weight 0.7 g

Plastic plug-in package 20 A 8 DIN 41 866, 8 pins, DIP





Plastic plug-in package 20 A 14 DIN 41866, 14 pins, DIP



Approx. weight 1.1 g

Plastic plug-in package similar to 20 A 14 DIN 41 866, 14 pins, QIP





Approx. weight 1.1 g

Packaging Information

Plastic plug-in package 20 A 16 DIN 41866, 16 pins, DIP



Plastic plug-in package 20 A 18 DIN 41866, 18 pins, DIP



Approx. weight 1.2 g

Approx. weight 1.3 g

Plastic plug-in package 20 D 22 DIN 41866, 22 pins, DIP



Approx. weight 2.1 g

Plastic plug-in package 20 A 28 DIN 41866, 28 pins, DIP



Approx. weight 3 g

Plastic plug-in package 20 A 40 DIN 41866, 40 pins, DIP



Dimensions in mm

Packaging Information

Plastic power package, SIP 9, with cooling fin and 9 pins



Approx. weight 1.9 g

Metal case 5 J 10 DIN 41873 (similar to TO-100)



Approx. weight 1.1 g

Plastic power package TO-220/5 with cooling strip and 5 pins



Approx. weight 2.1 g

Plastic power package TO-220/7 with cooling strip and 7 pins





Plastic power package TO-220/5-H with cooling strip and 5 pins



Approx. weight 2.1 g

List of Sales Offices

Offices

Federal Republic of Germany and Berlin (West)

Siemens AG Salzufer 6-8 Postfach 110560 1000 Berlin 11 ₸ (030) 3939-1, 🗵 1810-278 FAX (030) 3939-2630 Siemens AG Contrescarpe 72 Postfach 107827 2800 Bremen 1 🗟 (0421) 364-1, 🖾 245451 FAX (0421) 364-687 Siemens AG Lahnweg 10 Postfach 1115 4000 Düsseldorf 1 🗟 (0211) 3030-1, 🗵 8581301 FAX (0211) 3030-506 Siemens AG Rödelheimer Landstraße 5–9 Postfach 4183 6000 Frankfurt 90 ⑦ (0611) 797-0, ☑ 414131-0 FAX (0611) 797-2253

Europe

Austria

Siemens Aktiengesellschaft Österreich Apostelgasse 12 Postfach 326 A-1031 Wien © (0222) 7293-0, 🖾 131866

Belgium

Siemens S.A. chaussée de Charleroi 116 **B-1060 Bruxelles** 🐨 (02) 5373100, 🖾 21347

Bulgaria

RUEŇ, Bŭro für Firmenvertretungen und Handelsvermittlungen bei der Vereinigung "Interpred" San Stefano 14/16 BG-1504 Sofia 4 중 457082, I⊒ 22763

Czechoslovakia

EFEKTIM, Technisches Beratungsbüro Siemens AG Anglická ulice 22, 3. Stock P.O.B. 1087 **CS-12000 Praha 2** © 258417, 🖾 122389

Denmark

Siemens A/S Borupvang 3 DK-2750 Ballerup ☎ (02) 656565, I 35313

Finland

Siemens Osakeyhtiö Mikonkatu 8 Fach 8 **SF-00101 Helsinki 10** © (90), 1626-1, 🖾 124465

Siemens AG Lindenplatz 2 Postfach 105609 2000 Hamburg 1 중 (040) 282-1, ⊠ 2162721 FAX (040) 282-2210 Siemens AG Am Maschpark 1 Postfach 5329 3000 Hannover 1 ⑦ (0511) 199-1, ☑ 922333 FAX (0511) 199-2799 Siemens AG N 7, 18 (Siemenshaus) Postfach 2024 6800 Mannheim 1 FAX (0621) 296-222 Siemens AG Richard-Strauss-Straße 76 Postfach 202109 8000 München 2 ⑦ (089) 9221-1. IX 529421-25 FAX (089) 9221-4499

France

Siemens S.A. 39-47, boulevard Ornano **F-93200 Saint-Denis** (B.P. 109, F-93203 Saint Denis CEDEX 1) (für Personalpost: B.P. 122, F-93204 Saint-Denis CEDEX 1) [™] (16-1) 8206120, [™] 620853

Great Britain

Siemens Limited Siemens House Windmill Road Sunburry-on-Thames Middlesex TW 16 7HS σ (09327) 85691, 🖾 8951091

Greece

Siemens Hellas E.A.E. Voulis 7 P.O.B. 601 Athen 125 \$\overline{1}{0} (01) 3293-1, \$\overline{1}{2} 216291

Hungary

Intercooperation AG, Siemens Kooperationsbüro Bőszörményi út 9–11 P.O.B. 1525 H-1126 Budapest ♂ (01) 154970, I⊠ 224133

lceland

Smith & Norland H/F Nóatún 4 P.O.B. 519 **Reykjavik** ☞ 28322, ᠍ 2055

Ireland

Siemens Limited 8, Raglan Road **Dublin 4** ☞ (01) 684727, ⊠ 5341 Siemens AG Von-der-Tann-Straße 30 Postfach 4844 8500 Nürnberg 1 ☎ (0911) 654-1, 1 622251 FAX (0911) 654-3436, 34614, 3716

Siemens AG Geschwister-Scholl-Straße 24 Postfach 120 **7000 Stuttgart 1** ☞ (0711) 2076-1, ा 723941 FAX (0711) 2076-706

Siemens Bauteile Service Lieferzentrum Fürth Postfach 146 8510 Fürth-Bislohe © (0911) 3001-1, III 623818

Italy

Siemens Elettra S.p.A. Via Fabio Filzi, K 25/A Casella Postale 4183 I-20124 Milano \mathfrak{T} (02) 6248, \mathbb{I} 330261

Luxemburg

Siemens Société Anonyme 17, rue Glesener B.P. 1701 Luxembourg T 49711-1, 🖾 3430

Netherlands

Siemens Nederland N.V. Wilhelmina van Pruisenweg 26 NL-2595 AN Den Haag (Postb. 16068, NL-2500 BB Den Haag) \mathfrak{T} (070) 782782, 🖾 31373

Norway

Siemens Á/S Østre Aker vei 90 Postboks 10, Veitvet N-Oslo 5 ☞ (02) 153090, ⊡ 18477

Poland

PHZ Transactor S.A. ul. Stawki 2 P.O.B. 276 **PL-00-950 Warszawa** ☎ 398910, 🖾 815554

Portugal

Siemens S.A.R.L. Avenida Almirante Reis, 65 Apartado 1380 P-1100 Lisboa-1 To (019) 538805, 📧 12563

Rumania

Siemens birou de consultații tehnice Strada Edgar Quinet Nr. 1 **R-70106 București 1** ☎ 151825, ⊠ 11473

Spain

Siemens S.A. Orense, 2 Apartado 155 Madrid 20 중 (91) 45525500, ፲∞ 27769

Sweden

Siemens Aktiebolag Norra Stationsgatan 69 Box 23141 S**-10435 Stockholm 23** 중 (08) 241700, ⊠ 11672

Switzerland

Siemens-Albis AG Freilagerstraße 28 Postfach **CH-8047 Zürich** ♂ (01) 2473111, I⊠ 52131

Turkey

ETMAŞ Elektrik Tesisati ve Mühendisilik A.Ş. Meclisi Mebusan Caddesi 55/35 Findikli P.K. 213 Findikli Istanbul © 009011/452090, Iz 24233

U.S.S.R.

Ständige Vertretung der Siemens AG in Moskau Internationales Postamt Postfach 77 SU-Moskau G 34 T 2027711, 🖾 7413

Yugoslavia

Generalexport Masarikova 5/XIV Poštanski fah 223 **YU-11001 Beograd** 중 (011) 684866, ⊠ 11287

Africa Algeria

Siemens Algèrie S.A.R.L. 3, Viaduc Youghourta B.P. 224, Alger-Gare Alger © 615966/67, 🖾 52817

Eqypt

Siemens Resident Engineers 33, Dokki Street P.O.B. 775 Dokki/Cairo Arab Republik Egypt
 982671, IX

Ethiopia

Siemens Ethiopia Ltd. P.O.B. 5505 Addis Ababa ☞ 151599, ᠍ 21052

Libya

Siemens Resident Engineers Socialist People's Libyan Arab Jamahiriya P.O.B. 46 Tripoli © 41534, 🖾 20029

Morocco

SETEL Société Electrotechnique et de Télécommunications S.A. Immeuble Siemens km 1, Route de Rabat **Casablanca-Ain Sebãa** 2351025, 125914

Nigeria

Siemens Nigeria Ltd. Siemens House Industrial estate 3 f, Block A P.O.B. 304, Apapa Oshodi (Lagos) 9 842502, 🖾 21357

South African Republic

Siemens Limited Siemens House, Corner Wolmarans and Biccard Streets, Braamfontein 2001 P.O.B. 4583 Johannesburg 2000 of (011) 7159111, III 58-7721 Sudan National Electrical & Commercial Company (NECC) P.O.B. 1202 Khartoum Republic of Sudan of 80818, III 642 Tunisia

Sitelec S.A., Immeuble Saâdi - Tour C Route de l'Ariana Tunis-El Menzah TN 231526, 📧 12326

Zaire

Siemens Zaire S.P.R.L. B.P. 9897 5e und 6e Straße (Limité) **Kinshasa 1** ☞ 77206, ⊠ 21377

America Argentina

Siemens Sociedad Anónima Avenida Pte. Julio A. Roca 516 Casilla Correo Central 1232 RA-1067 Buenos Aires ☉ 00541/300411, 1 121812 Bolivia Sociedad Comercial é Industrial Hansa Limitada

Calle Mercado esquina Yanacocha Cajón Postal 1402 La Paz ☎ 355317, ॼ 5261 Brazil Icotron S.A. Indústria de Componentes Eletrônicos Avenida Mutinga, 3650 Pirituba BR-05110 São Paulo-SP (Caixa Postal 1375.

BR-01000 São Paulo)

☑ 005511-23633, 11-23641

🗢 (011) 2610211

Canada

Siemens Electric Limited 7300 Trans-Canada Highway Pointe Claire, Québec H9R 1C7 (P.O.B. 7300, Pointe Claire, Québec H9R 4R6) 5 (514) 6957300, 5 5822778

Chile

Gildemeister S.A.C., Area Siemens Casilla 99-D Santiago de Chile ☎ 82523, I TRA SGO 392, TDE 40588 FA X 82523

Colombia

Siemens S.A. Carrera 65, No. 11-83 Apartado Aéreo 80150 Bogotá 6 중 2628811, I⊠ 44750

Ecuador

Siemens S.A. Avenida América y Hernández Girón s/n., Casilla de Correos 3580 **Quito** © 454000, 🖾 22190

Mexico

Siemens S.A. Poniente 116, No. 590 Col. Ind. Vallejo Apartado Postal 15064 México 15, D.F. 75 5670722, 🖾 1772700

Uruguay

Conatel S.A. Ejido 1690 Casilla de Correo 1371 Montevideo ☉ 917331, I 934

U.S.A.

Venezuela

Siemens S.A. Apartado 3616 Caracas 101 ☞ (02) 2392133, ፲⊠ 25131

Asia

Afghanistan

Afghan Electrical Engineering and Equipment Limited Alaudin, Karte 3 P.O.B. 7 Kabul 1 ⊙ 40446, I⊠ 35

Bangla Desh

Siemens Bangladesh Ltd. 74, Diskusha Commercial Area P.O.B. 33 Dacca 2 중 244381, ⊠ 5524

Hong Kong

Jebsen & Co., Ltd. Siemens Division Prince's Building, 24th floor P.O.B. 97 Hong Kong © 5225111, III 73221

India

Siemens India Ltd. Head Office 134-A, Dr. Annie Besant Road, Worli P.O.B. 6597 Bombay 400018 © 379906, 🖾 112373

Indonesia

Panatraco Ltd. JI. Kebon Sirih 4 P.O.B. 332 Jakarta Pusat 중 366464, I⊠ 44258

Iran

Siemens Sherkate Sahami Khass Ave. Ayatolla Talegnani 32, Siemenshaus Teheran 15 〒 (021) 614-1, I⊠ 212351

Iraq

Siemens Iraq Consulting Office P.O.B. 3120 Baghdad T 98198, 🖾 2393

Japan

Fuji Electronic Components Ltd. New Yurakucho Bldg., 8F 12-1, Yurakucho 1-chome, Chiyoda-ku Tokyo 100 ♂ 201-2451, j22130

Korea (Republic)

Siemens Electrical Engineering Co., Ltd. C.P.O.B. 3001 Seoul © 7783431, IX 23229

Kuwait

Abdul Aziz M. T. Alghanim Co. & Partners Abdulla Fahad Al-Mishan Building Al-Sour Street P.O.B. 3204 Kuwait, Arabia ☞ 423336, III 2131

Lebanon

Ets. F. A. Kettaneh S.A. (Kettaneh Frères) Medawar P.B. 110242 Beyrouth ☞ 251040, ⊠ 20614

Malaysia

Electooms Bumi Engineering Sdn. Bhd. 18, Jalan 225 P.O.B. 310 Petaling Jaya/Selangor © 762520, 🖾 37418

Pakistan

Siemens Pakistan Engineering Co. Ltd. Ilaco House, Abdullah Haroon Road P.O.B. 7158 Karachi 3 © 516061, III 2820

Philippines

Maschinen + Technik Inc. (MATEC) Greenbelt Mansion, Ground Floor, Perea Street, Legaspi Village Makati P.O.B. 1872 MCC Manila © 8181111, I 756-3972 MTI PN

Saudi Arabia

Arabia Electric Ltd. Head Office P.O.B. 4621 Jeddah ☞ 0096621/605089, ᠍ 401864 FAX 605089

Singapore

Siemens Components Pte. Ltd. 10–15E, Block 7 51 Ayer Rajah Industrial Estate Singapore 0513 T760283, I RS 21000

Syria

Syrian Import Export & Distribution Co., S.A.S. SIEDCO Port Saïd Street P.O.B. 363 Damas © 1343133, Ist 11267

Taiwan

Tai Engineering Co. Ltd. 6th Floor Central Building No. 108 Chung Shan N. Rd. Sec. 2 P.O.Box 68-1882 **Taipei** 5 536 3171, Iz 27860 tai engco

Thailand

B. Grimm & Co., R.O.P. 1643/4,Phetburi Road (Extension) G.P.O.B. 66 Bangkok 10 ♂ 2524081, ⊠ 2614

Yemen (Arab. Republic)

Tihama Tractors & Engineering Co. Ltd. P.O.B. 49 Sanaa Yemen Arab Republic 중 2462, I 2217

Australasia Australia

Siemens Industries Limited 544 Church Street, Richmond Melbourne, Vic. 3121 To (03) 4297111, 📧 30425

9.80

Table of Contents General Information

ICs for Special TV Applications

ICs for Special Broadcasting Applications

ICs for General Purpose Applications

Packaging Information

List of Sales Offices

SIEMENS

cuits · Integrated circuits · Integrate ated circuits Integrated circuits In ateoring No. 8/2287-101 Printed in Germany KG 098012. tegrated circuits Integrate