
# Memory Data Book 1991/1992



**GENERAL INFORMATION – 1** 

**DYNAMIC RAMs – 2** 

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMs - 6

FIFO MEMORIES – 7

**FIELD MEMORIES – 8** 

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

# NOTICE

The specifications contained within this Sharp Memory Data Book are current as of the October, 1991 publication date.

**CLASSIFICATION \*** DESCRIPTION **Product Preview** Contains information about a device that is in the planning stage or the soon to be in-development stage. Advance Information Contains information about a device that is in development. Includes design specifications for device development. Preliminary Contains information for device soon to be, or recently, released to production. No label is used for this Contains information about a device that is in full classification. production.

The product data provided is classified and labeled as follows:

\* Note: occasionally certain product data information may be classified and labeled differently than the main classification label. For example, a main label may be 'Preliminary', but the 15 ns version of that part may be labeled 'Advance Information.'

The Sharp Memory Data Book is the proprietary product of Sharp and is copyrighted, with all rights reserved. Under the copyright laws, no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, in whole or in part, without the express written permission of Sharp. Express written permission is also required before any use of this publication may be made by a third party.

Sharp reserves the right to make changes in the circuitry or specifications described herein at any time without notice in order to improve design or reliability. The information in this Memory Data Book has been carefully checked to be accurate, however, Sharp makes no warranty for any errors which may appear in this document. Contact Sharp to obtain the latest version of device specifications before placing your order.

Sharp makes no representations that circuitry described herein is free from infringement of patent or other rights of third parties which may result from its use. No license is granted by implication under any patent rights or other rights of Sharp Corporation.

This is a newly revised 1991/92 Memory Data Book which can be used in place of the former edition (1989/1990).

© SHARP Corporation, October 1991. Printed and bound in the U.S.A.

# PREFACE


As we become more and more an information-oriented society, memory products have come to play a major role in both home and office equipment. On the one hand, computer-related services are growing ever more sophisticated and diverse; on the other, they are becoming much more accessible to each of us in our daily lives. Along with this increase in the importance of the information processing in our lives, we are faced with a growing demand for memory products using the most advanced technology.

To keep pace with this rapid progress, we at Sharp will continue to direct our efforts at understanding the crucial trends of the moment in this area and supply our customers with products that truly meet their needs. In short, to contribute to a better life for all of us in this age of expanding technology.

Sharp has developed a wide range of memory units including SRAMs, DRAMs, EPROMs, OTPROMs, Mask Programmable ROMs, and FIFO Memories for use in numerous areas of application. Sharp memory units are used extensively in personal computers, advanced office automation and measuring control equipment, video games, as well as in character processing and dictionary ROMs.

This data book has been especially compiled for the use of our customers. Listed here is the entire range of memory products developed and manufactured by Sharp, with detailed explanations of their many functions and outstanding features. We hope that you find this book useful in determining which Sharp products are best suited to your needs. Please contact us directly if you have any further questions.

# SHARP'S INTEGRATED CIRCUIT DOCUMENTATION



# TABLE OF CONTENTS

SECTION		PAGE
1	GENERAL INFORMATION	1-1
	Alphanumeric Index	1-1
	Product Lineup	1-2
	Quality Assurance	1-15
	Timing Diagram Conventions	1-29
2	DYNAMIC RAMs	2-1
3	PSEUDO STATIC RAMs	3-1
4	STATIC RAMs	4-1
5	EPROMs/OTPROMs	5-1
6	MASK PROGRAMMABLE ROMS	6-1
7	FIFO MEMORIES	7-1
8	FIELD MEMORIES	8-1
9	APPLICATION NOTES AND TECHNICAL INFORMATION	9-1
10	PACKAGING	10-1

# **GENERAL INFORMATION – 1**

**DYNAMIC RAMs – 2** 

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMS – 6

FIFO MEMORIES – 7

FIELD MEMORIES – 8


**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

. .

DYNAMIC RAM	ls			MASK ROMs			
	Density	Organization			Density	Organization	
LH21256/7/8	256K	256K × 1	2-1	LH23126	128K	16K × 8	6-6
LH2464	256K	64K × 4	2-15	LH23255	256K	32K × 8	6-10
LH2465	256K	64K × 4	2-25	LH23512	512K	64K × 8	6-14
LH604256	1M	256K × 4	2-35	LH231000B	1 <b>M</b>	128K × 8	6-18
LH64258	1 <b>M</b>	256K × 4	2-48	LH231100B	1 <b>M</b>	128K × 8	6-22
LH64400	4M	1 <b>M</b> × 4	2-59	LH53259	256K	32K × 8	6-26
PSEUDO STAT	IC RAMs			LH53515	512K	64K × 8	6-32
LH5P832	256K	32K × 8	3-1	LH53H1000	1 <b>M</b>	64K × 16	6-38
LH5P8128	1M	128K × 8	3-8	LH53H1100	1 <b>M</b>	128K × 8	6-43
STATIC RAMs				LH530800A	1 <b>M</b>	128K × 8	6-48
LH5116	16K	2K × 8	4-1	LH530900A	1M	128K × 8	6-54
LH5116S	16K	2K × 8	4-9	LH531000B	1M	128K × 8	6-59
LH5117	16K	2K × 8	4-16	LH532000B	2M	256K × 8/128K × 16	6-65
LH5118	16K	2K × 8	4-23	LH532100B	2M	256K × 8	6-70
LH5168	64K	8K × 8	4-31	LH532200B	2M	256K × 8	6-74
LH5168SH	64K	8K × 8	4-39	LH534000B	4M	512K × 8/256K × 16	6-79
LH51256	256K	32K × 8	4-47	LH534100B	4M	512K × 8	6-84
LH51256L	256K	32K × 8	4-54	LH534200B	4M	512K × 8	6-89
LH511000	1M	128K × 8	4-61	LH534300A	4M	512K × 8 512K × 8	6-93
LH5267A	64K	16K × 4	4-69	LH534400A	4M		6-98
LH52250A	256K	32K × 8	4-76	LH534500A	4M	512K × 8/256K × 16 512K × 8/256K × 16	6-103
LH52250AL	256K	32K × 8	4-76	LH534600	4M	1M × 8/512K × 16	6-109 6-114
LH52251A	256K	256K × 1	4-84	LH538000	8M	1M × 8	6-114
LH52252A	256K	64K × 4	4-92	LH538100 LH538200	8M 8M	1M × 8	6-120 6-125
LH52252B	256K	64K × 4	4-99		8M	1M × 8/512K × 16	6-125
LH52253	256K	64K × 4	4-106	LH538500A	ам 16М	$2M \times 8/1M \times 16$	6-130
LH52256	256K	32K × 8	4-113	LH5316000 LH5332000	32M	$4M \times 8/2M \times 16$	6-137
LH52256L	256K	32K × 8	4-113			411 × 6/2111 × 10	0-143
LH52256LL	256K	32K × 8	4-120	FIFO MEMORIE	-5		
LH52258	256K	32K × 8	4-127	LH5481/91		64 × 8/64 × 9	7-1
LH52258A	256K	32K × 8	4-135	LH5485/95		256 × 8/256 × 9	7-16
LH521002	1 <b>M</b>	256K × 4	4-143	LH5496		512 × 9	7-31
LH521007	1 <b>M</b>	128K × 8	4-151	LH5497		1K × 9	7-47
LH521008	1 <b>M</b>	128K × 8	4-159	LH5498		2K × 9	7-63
LH521028	1 <b>M</b>	64K × 18	4-167	LH5499		4K × 9	7-79
LH521032	1M	256K × 4	4-182	LH5492		4K × 9	7-92
EPROMs/OTPF	OMs			LH5493		4K × 9	7-114
LH5749/J	64K	8K × 8	5-1	LH5494		4K × 9	7-131
LH5762/J	64K	8K × 8	5-8	LH5420		256 × 36 × 2	7-147
LH5763/J	64K	8K × 8	5-15	LH540201/2/3	5	512 × 9/1K × 9/2K × 9	7-188
LH5764/J	64K	8K × 8	5-22	LH540204		4K × 9	7-190
LH57126/J	128K	16K × 8	5-29	LH540205		8K × 9	7-192
LH57127/J	128K	16K × 8	5-36	LH540206		16K × 9 512 × 18/1K × 18	7-194 7-196
LH57128/J	128K	16K × 8	5-43	LH540215/15			
LH57254/J	256K	32K × 8	5-50	LH543620		1K × 36	7-213
LH57256/J	256K	32K × 8	5-57	FIELD MEMOR	IES		
LH57512/J	512K	64K × 8	5-64	LH64270	1 <b>M</b>	270K × 4	8-1
LH571000/J	1M	128K × 8	5-72	LH66180	1 <b>M</b>	180K × 6	8-7
LH571001/J	1M	128K × 8	5-81	APPLICATION	AND TEC	HNICAL INFORMATION	
				LH5420 Appli	cation No	te	9-1
				LH5420 Confe	erence Pa	per	9-7
			I				

## **DYNAMIC RAMs**



# **DYNAMIC RAMs**

CAPACITY	CONFIGURATION (WORDS × BITS)	MODEL NO.	ACCESS TIME (ns) MAX.	CYCLE TIME (ns) MIN.	POWER CONSUPTION OPERATING/ STANDBY (mW) MAX.	OPERATING MODE	PACKAGE	
256K	262,144 × 1	LH21256	100	200	440/28	Page mode	16DIP/16ZIP	
			120	230	440/28			
			150	260	385/28			
		LH21257	100	200	440/28	Nibble mode	16DIP/16ZIP	
			120	230	440/28			
			150	260	385/28			
		LH21258	100	200	440/28	Byte Mode	16DIP/16ZIP	
			120	230	440/28			
			150	260	385/28			
	65,536 × 4	LH2464	100	200	523/28	Page mode	Page mode 1	18DIP
			120	220	457/28			
			150	260	413/28			
		LH2465	120	220	457/28	Nibble mode	18DIP	
	· · · · ·		150	260	413/28			
1 <b>M</b>	262,144 × 4	LH604256	80	160 (50) <sup>2</sup>	413/11	High speed	20DIP/20ZIP/26SOJ	
			100	190 (55) <sup>2</sup>	358/11	page mode		
		LH64258	100 (50) <sup>1</sup>	160 (55) <sup>1</sup>	374/11	Static column	20DIP/20ZIP/26SOJ	
			120 (60) <sup>1</sup>	190 (65) <sup>1</sup>	340/11	mode		
4M	1,048,576 × 4	LH64400 <sup>1</sup>	80 (40) <sup>2</sup>	140 (50) <sup>2</sup>	523/5.5	High speed	20DIP/20ZIP/26SOJ	
			100 (50) <sup>2</sup>	160 (55) <sup>2</sup>	468/5.5	page mode	26TSOP (II) 3	

NOTES:

1. Static column mode

2. High speed page mode

3. S: Type II: Forward bend SR: Type II: Reverse bend

# MASK PROGRAMMABLE ROMS

r	an an an the second								
	PINOUT	CAPACITY	CONFIG- URATION	MODEL NUMBER	ACCESS TIME (ns) 35 55 100 120 150 200	PACKAGE DIPSOPTSOPQFPPLCC			
		64K	- 8K x 8 -	LH2369		- 28			
				LH23126		28			
		256K	З2К x 8	LH23255		28			
				LH53259		28 28 44			
		512K	- 64K x 8 -	LH23512		28			
	JEDEC STANDARD		041170	LH53515		28 28 44			
	PINOUT	EPROM PINOUT	1	-128K x 8	LH530800A		32 32 44		
				LH53H1100	-	32 32			
				LH53H1000		40 40			
		2M	256K x 8	LH532100B		32 32			
		4M	512K x 8	LH534300A LH534100B	- <u></u>	32 32			
			1M x 8	LH538100		32 32			
	MASK			LH231000B		- 28			
				LH531000B	$\overline{+++++}$	28 28 441			
MASK ROM		MASK	MASK	MASK		128K x 8	LH231100B		32
							LH530900A		-32
	ROM SPECIFIC	2M	256K x 8	LH532200B		-32			
	PINOUT	PINOUT	PINOUT	PINOUT	[4M]		LH534400A LH534200B		32
		L	- 1M x 8	LH538200 -		32			
		2M	256K x 8 128K x 16	LH532000B	$\overline{\{\uparrow\uparrow\uparrow\uparrow\uparrow\uparrow\uparrow\uparrow\uparrow}$	40 40 44 441			
			512K x 8	LH534600		40 40 441			
	x 8 / x 16		256K x 16	LH534500A LH534000B	╊╍┿╍┿╍╊╍┣	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			
	WORD WIDE PINOUT		1M x 8 512K x 16	LH538500A LH538000		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
		16M	2M x 8 1M x 16	LH5316000		64S 64			
		32M	4M x 8	LH5332000 -					
NOTES:			2M x 16						
	box) = Contact Sha ating frequency or a								
at the	publication time o	f this data book							
	nm² package	0.1100				MD-5			
L									


# MASK PROGRAMMABLE ROMs

PROCESS	CAPACITY	CONFIGURATION (WORDS × BITS)	MODEL NO.	USERS NO.	ACCESS TIME (ns) MAX. CYCLE TIME (ns) MIN.	POWER CON- SUMPTION (mW) MAX.	PACKAGE
NMOS	64K	8,192 × 8	LH2369	LH2369XX	200	330	28DIP
	128K	16,384 × 8	LH23126	LH2326XX	200	440	28DIP
	256K	32,768 × 8	LH23255	LH2355XX	200	440	28DIP
	512K	65,536 × 8	LH23512	LH2312XX	200	550	28DIP
	1 <b>M</b>	131,072×8	LH231000B	LH231GXX	200	550	28DIP
			LH231100B	LH231JXX	200	550	32DIP
CMOS	256K	32,768 × 8	LH53259	LH5359XX	150	110	28DIP/28SOP/44QFP/32PLCC
	512K	65,536 × 8	LH53515	LH5315XX	150	195	28DIP/28SOP/44QFP/32PLCC/32SOP
	1 <b>M</b>	131,072×8	LH53H1100	LH5H11XX	35	660	32DIP/32SOP
			LH530800A	LH531HXX	150	195	32DIP/32SOP/44QFP/32PLCC
			LH530900A	LH531JXX	150	195	32DIP
			LH531000B	LH531GXX	150	195	28DIP/28SOP/44QFP 1
		65,536 × 16	LH53H1000	LH5H10XX	55	660	40DIP/40SOP
	2M	262,144 × 8	LH532100B	LH532HXX	120/150	275	32DIP/32SOP/32PLCC
			LH532200B	LH532JXX	150	275	32DIP
		262,144 × 8 131,072 × 16	LH532000B	LH532GXX	120/150	275	40DIP/40SOP/44QFP <sup>1</sup> /44QFP
	4M	524,288 × 8	LH534300A	LH534DXX	150	330	32DIP/32SOP/32PLCC
			LH534100B	LH534HXX	200	275	32DIP/32SOP/32PLCC
			LH534400A	LH534EXX	150	275	32DIP
			LH534200B	LH534JXX	200	275	32DIP
		524,288 × 8	LH534600	LH5346XX	100	550	40DIP/40SOP/44QFP 1
		262,144 × 16	LH534500A	LH534FXX	150	275	40DIP/40SOP/44QFP 1
			LH534000B	LH534GXX	200	275	40DIP/40SOP/44QFP 1/44QFP
	8M	1,048,576 × 8	LH538100	LH5381XX	200	275	32DIP/32SOP
			LH538200	LH5382XX	200	275	32DIP
		1,048,576 × 8	LH538000	LH5380XX	200	275	42DIP/44SOP/48TSOP(I)/64QFP
		524,288 × 16	LH538500A	LH538FXX	150	275	42DIP/44SOP/48TSOP/44QFP 1/64QFP
	16M	2,097,152 × 8 1,048,576 × 16	LH5316000	LH5316XX	200	275	64SDIP/64QFP
	32M	4,194,304 × 8 2,097,152 × 16	LH5332000	LH5332XX	200	275	44SOP/64QFP

NOTES:

1.  $14 \times 14 \text{ mm}^2$  package

## **EPROMs/OTPROMs**



# **EPROMs/OTPROMs**

PRODUCT	CAPACITY	CONFIGURATION (WORDS × BITS)	MODEL NO.	STANDBY MODE	ACCESS TIME (ns) MAX.	POWER CONSUMPTION (mW) MAX.	PROGRAM VOLTAGE (V)	PACKAGE
EPROM	64K	8,192 × 8	LH5749/J		55	394	13	24CERDIP <sup>1</sup>
					70			
			LH5762J		55	394	12.5	28CERDIP
					70			
			LH5763J	•	70	315	12.5	28CERDIP
				•	90			
			LH5764J	•	200	165	12.75	28CERDIP
			*********	•	250			
	128K	16,384 × 8	LH57126J		70	394	12.5	28CERDIP
					90	315		
			LH57127J	•	100		12.5	28CERDIP
			LH57128J	•	250	165	12.75	28CERDIP
	256K	32,768 × 8	LH57254J		70	420	12.5	28CERDIP
					90			
		-	LH57256J	•	120	165	12.75	28CERDIP
				•	150			
	512K	65,536 × 8	LH57512J	•	120	165	12.75 28CE	28CERDIP
				•	150			
	1M	131,072 × 8	LH571000J	•	120	220	12.75	32CERDIP <sup>2</sup>
			- <u></u>	•	150			
			LH571001J	•	120	220	12.75	32CERDIP <sup>3</sup>
				•	150			
OTPROM	64K	8,192 × 8	LH5749		70	394	13	24DIP/24SK-DIP/ 24SDIP
			LH5762		70	394	12.5	28DIP
			LH5763	•	90	315	12.5	28DIP
			LH5764	•	200	165	12.75	28DIP/28SOP
				•	250			
	128K	16,384 × 8	LH57126		90	394	12.5	28DIP
			LH57127	•	120	315	12.5	28DIP
			LH57128	•	250	165	12.75	28DIP/28SOP
	256K	32,768 × 8	LH57254		90	420	12.5	28DIP
			LH57256	•	150	165	12.75	28DIP/28SK-DIP/ 28SOP
	512K	65,536 × 8	LH57512	•	150	165	12.75	28DIP/28SOP
1 <b>M</b>	1M	131,072 × 8	LH571000	•	150	220	12.75	32DIP <sup>2</sup>
			LH571001	•	150	220	12.75	32DIP <sup>3</sup>

#### NOTES:


The model numbers of OTPROMs in this catalog are different from those programmed according to customers request.

1. Bipolar PROM pinout

2. JEDEC standard mask ROM pinout

3. JEDEC standard EPROM pinout

## STATIC RAMs



# STATIC RAMs

PROCESS	CAPACITY	CONFIGURATION (WORDS × BITS)	MODEL NO.	ACCESS TIME (ns) MAX.	CYCLE TIME (ns) MIN.	POWER CON- SUMPTION OPERATING/ STANDBY (mW/µW) MAX.	PACKAGE
FULL CMOS	16K	2,048 × 8	LH5116	100	100	220/5.5	24DIP/24SOP/24SK-DIP
		Γ	LH5116H <sup>1</sup>	100	100	220/5.5	
			LH5116S 4	1000	1000	33/3.3	24SOP
			LH5117	100	100	220/5.5	24DIP/24SOP/24SK-DIP
			LH5117H <sup>1</sup>	100	100	220/5.5	
			LH5118	100	100	220/5.5	24DIP/24SOP/24SK-DIP
			LH5118H <sup>1</sup>	100	100	220/5.5	
	64K	8,192 × 8	LH5168	100	100	248/5.5	28DIP/28SOP/28SK-DIP
			LH5168H <sup>1</sup>	100	100	275/16.5	
			LH5168SH 1. 4	500	500	150/9 (3V)	28SOP
	256K	32,768 × 8	LH51256 <sup>1</sup> (L)	100	100	248/16.5(5.5)	28DIP/28SOP
				120	120		
	1M	131,072 × 8	LH511000 <sup>1</sup> (L)	100	100	330/55(5.5)	32DIP/32SOP/32TSOP(I) 2
				120	120		
CMOS PERIPHERY	64K	16,384 × 4	LH5267A <sup>2</sup>	25	25	660/5500	24SK-DIP
FENIFICAT				35	35	660/5500	
		-		45	45	660/5500	
	256K	262,144 × 1	LH52251A	25	25	825/5500	24SK-DIP/24SOJ
				35	35	660/5500	
				45	45	550/5500	
		65,536 × 4	LH52252A	25	25	825/5500	24SK-DIP/24SOJ
				35	35	660/5500	
			LUSASAD	45	45	550/5500	
			LH52252B	15	15	910/5500	24SK-DIP/24SOJ
				20	20	800/5500	
			11150050	25	25	745/5500	
			LH52253	15	15	910/5500	28SK-DIP/28SOJ
				20	20	800/5500	
				25	25	745/5500	
			11150050443	35	35	745/5500	
		32,768 × 8	LH52250A(L)	70		440/5500 (550)	28DIP/28SOP/28SK-DIP
				90	90	385/5500 (550)	
		.	LH52256/L	100	100 70	385/5500 (550)	20010/00000
			LH92296/L	70 90	90	440/550 385/550	28DIP/28SOP
				90 120	120	385/550	
			LH52256LL	90	90	385/550	28DIP/28SOP
			LH52258	30	30	1020/5500	28DIP/28SOP 28SK-DIP/28SOJ
			LI 172230	30	30	715/5500	2001-017/20000
				45	45	605/5500	
				45 55	45 55	855/5500	
		1 F	LH52258A	15	15	910/5500	28SK-DIP/28SOJ
				20	20	825/5500	2001-011/20000
				25	25	745/5500	

NOTES:

1. Topr = -40 to +85°C

2. T TSOP (Type I) Forward bend TR TSOP (Type I) Reverse bend

3. Supply Voltage (V) =  $3 \pm 10\%$ 

4. Supply Voltage (V) = 2.5 to 5.5

# STATIC RAMs (cont'd)

PROCESS	CAPACITY	CONFIGURATION (WORDS × BITS)	MODEL NO.	ACCESS TIME (ns) MAX.	CYCLE TIME (ns) MIN.	POWER CON- SUMPTION OPERATING/ STANDBY (mW/µW) MAX.	PACKAGE
CMOS	1M	262,144 × 4	LH521002	20	20	715/11000	28SOJ
PERIPHERY				25	25	660/11000	
				35	35	550/11000	
			LH521032	20	20	TBD	32SOJ
				25	25	TBD	
				35	35	TBD	
		131,072 × 8	LH521008	20	20	825/11000	32SOJ
				25	25	770/11000	
				35	35	660/11000	
			LH521007	20	20	TBD	32SOJ
				25	25	TBD	
				35	35	TBD	
	1.125M	65,536 × 18	LH521028	20	20	TBD	52PLCC
				25	25	TBD	
				30	30	TBD	
				35	35	TBD	

# **FIFO MEMORIES**

· · · · · · · · · · · · · · · · · · ·					
	CAPACITY URATION CAPACITY URATION 64 × 8 - 64 × 9 - 64 × 9 -	MODEL NUMBER LH5481	OPERATING FREQUENCY (MHz) 35 25 15	ACCESS TIME (ns)	PACKAGE DIP SK-DIP PLCC 28 28 28 28
ASYNCH.	2K 256 × 8	LH5485 LH5495			- 28 28 - 28 28
	4.5K 512 x 9	LH5496		25 35 50 65 80	28 28 32
	- 4.5K - 512 x 9 -	LH540201			28 32
	9K 1K x 9	LH5497			28 28 32
	9K 1K x 9	LH540202			28 32
	18K 2K x 9	LH5498	[]]]]		28 28 32
ASYNCH.	18K 2K x 9	LH540203			28 32
	- 36K - 4K x 9 -	LH5499			28 32
	- <u>36K</u> - <u>4K x 9</u> -	LH540204			- 28 32
FIFO	- 72K - 8K x 9 -	LH540205			28 32
	- 144K - 16K x 9 -	LH540206			28 32
			15	CYCLE TIME (ns) 20 25 30 35 50	
	9К 512 х 18	LH540215			68
CLOCK SYNCH.	- 18K - 1K x 18	LH540225			- 68
		LH5492	D		32
	36K 1K x 36	LH543620			PGAPQFF 120 132
- PARALLEL-TO- SERIAL CONVERSION		LH5493			32
SERIAL-TO- PARALLEL CONVERSION		LH5494			32
BIDIRECTIONAL	16K 256 x 36 x 2	LH5420			PGA PQFF 120 132
NOTES:	Sharp representative for availa	bility.			
Operating frequency of this data book. As	or access/cycle time parts that ychronous parts are specified	are available at th			
parts are specified ac	cording to cycle time.				MD-


# **FIFO MEMORIES**

CAPACITY	CONFIGURATION (WORDS × BITS)	MODEL NO.	OPERATING FREQUENCY (MHz)	ACCESS TIME (ns) MAX.	CYCLE TIME (ns) MIN.	POWER CONSUMPTION (mW) MAX. ACTIVE/ STANDBY	PACKAGE
0.5K	64 × 8	LH5481	15	—		248/	28SK-DIP/28PLCC
			25	1			
			35				
	64 × 9	LH5491	15	_	—	248/	28SK-DIP/28PLCC
			25				
			35				
2K	256 × 8	LH5485	15	—	-	385/	28SK-DIP/28PLCC
			25				
			35				
	256 × 9	LH5495	15			385/	28SK-DIP/28PLCC
			25				
			35				,
4.5K	512 × 9	LH5496	-	15	<u> </u>	550/28	28DIP/28SK-DIP/32PLCC
			- n.	20			
				25	-		
				35			
				50			
				65	-		
				80			
		LH540201	_	12	-	550/28	28SK-DIP/32PLCC
				15	-		
				20	1		
				25 35	-		
9K	1,024 × 9	LH5497		15		550/28	28DIP/28SK-DIP/32PLCC
эĸ	1,024 × 9	L10497	_	20		550/26	20017/2031-017/327200
				25	4		
				35	-		
				50	-		
				65	1		
				80	1		
		LH540202		12		550/28	28SK-DIP/32PLCC
				15	1		
				20	1		
				25			
				35	1		
	512 × 18	LH540215	_	_	15	550/28	68PLCC
					20	1	
					25	1	
					35	1	
16K	256 × 36 × 2	LH5420	_		25	1540/ —	120PGA/132PQFP
					30		
					35	1	

# FIFO MEMORIES (cont'd)

CAPACITY	CONFIGURATION (WORDS × BITS)	MODEL NO.	ACCESS TIME (ns) MAX.	CYCLE TIME (ns) MIN.	POWER CONSUMPTION (mW) MAX. ACTIVE/ STANDBY	PACKAGE
18K	2,048 × 9	LH5498	15		550/28	28DIP/28SK-DIP/32PLCC
			20			
			25			
			35	1		
			50	1		
			65			
			80	<u> </u>		
		LH540203	12		550/28	28SK-DIP/32PLCC
			15	4		
			20			
			25			
	1.00410	111540005	35	15	550,00	68PLCC
	1,024 × 18	LH540225	_	15 20	550/28	00PLCC
				25	1	
				35	1	
36K	4,096 × 9	LH5499	20		550/44	28DIP/32PLCC
	.,	210.00	25	1		
			35	1		
			50	1		
			65			
			80	1		
		LH540204	15	_	550/28	28SK-DIP/32PLCC
			20	1		
			25	1		
			35			
		LH5492	_	25	825/138	32PLCC
				35		
				50		
		LH5493	- 1	25	825/138	32PLCC
				35		
				50		
		LH5494	-	25	825/138	32PLCC
				35	4	
				50		
72K	8K × 9	LH540205	15	4	550/44	28SK-DIP/32PLCC
			20	1		
			25	4		
		1110	35	ļ		
144K	16K × 9	LH540206	15	- 1	550/44	28SK-DIP/32PLCC
			20	4		
			25	4		
			35		l	

## **PSEUDO STATIC RAMs**



(Empty box) = Contact Sharp representative for availability.

Operating frequency or access/cycle time parts that are available

at the publication time of this data book.

# **FIELD MEMORIES**

CAPACITY CONFIG- URATION MODEL ACCESS TIME (ns) PACKAGE 50 65 80 100 120 SDIP DIP SOP SOJ FIELD MEMORY 1M 270K x 4 LH64270 28 28 28 20 20 20 20 20 20 20 20 20 20 20 20 20									
	CAPACITY	CONFIG- URATION (WORDS x BITS)	MODEL NO.	ACCESS TIME (ns) MAX.	CYCLE TIME (ns) MIN.	POWER CONSUMPTION OPERATING/ STANDBY (mW) MAX.	OPERATING MODE	PACKAGE	
	1M	276,480 x 4	LH64270	50	60	550/110	FIELD MEMORY FOR EDTV	28SDIP	
	1 <b>M</b>	189,360 x 6	LH66180	65	88	413/83	FIELD MEMORY FOR VCRs	22DIP	
	(Empty box) =	- Contact Sharp repr frequency or access/		-	able				

at the publication time of this data book.

7B

7A

## **QUALITY ASSURANCE**

#### Quality Assurance System

Sharp develops and produces a wide range of consumer and industrial-use semiconductor products.

In recent years, the applications of ICs have expanded significantly, into fields where extremely high levels of quality are critical.

In response, Sharp has implemented a total quality assurance system that encompasses the entire production process from planning to after-sales service. This system ensures that quality is a priority in the planning development and production and guarantees product reliability through rigorous reliability testing. We compiled the "Sharp Semiconductor Reliability Handbook, IC Edition" to introduce you to the results of some of our research and to our quality and reliability philosophy and programs. We hope that it is informative and that it will help Sharp customers develop and refine their quality and reliability assurance and control activities. We will introduce a part of this system here.

Sharp's quality and reliability assurance activities are based on the following guidelines:

- All personnel should participate in quality assurance by continually cultivating a higher level of quality awareness.
- In the design and development stages of new products, create reliable designs that consider reliability in every respect.
- Quality control in all production processes, all working environments, materials, equipment, and measuring devices should be carefully monitored to ensure quality and reliability from the very beginning of the production process.
- Confirm long-term reliability and obtain a thorough understanding of practical limits through reliability testing.
- Continually work to improve quality through application of data from process inspections, reliability testing, and market surveys.

#### Quality Assurance During New Product Development

New product development (*Figure 1*) begins with an accurate grasp of the purpose, environment, and manners in which customers will use the product as well as the required reliability. A development plan is then drafted, clarifying the price, quantity, sales period and target reliability of the product to be manufactured.

Quality and reliability are built into the product from the beginning of the product cycle by introducing design review (DR) and reliability planning in the development and design stage. The first tasks undertaken in this stage are process development and circuitry design, by which a prototype, or technical sample (TS), is made. An evaluation of the technical sample is conducted, centering on the function and performance of the sample under conditions in which the final product will be used (TS evaluation).

Next, an engineering sample (ES) is made, based on the results of the TS evaluation, and it is subjected to ES evaluation. The ES evaluation consists of determining, under mass production conditions, whether the product functions and performs as intended during development and design. Reliability testing is also used to decide whether the engineering sample has the required degree of reliability.

In the final stage, the transfer of the product to mass production is discussed - based on the results of the TS and ES evaluations. Once TS and ES are accepted, preproduction begins. At this time, it is determined whether the quality and reliability obtained during development and design can be maintained, whether there are any discrepancies in the production process and what yields will be. The manufacturability of the product is determined, based on these results.

DR (Design Review) is performed to prevent faulty operation and to enhance the functions, usability, quality and reliability, upon completion of structural design, logic design, software design, circuit design, TS/ES evaluation and reliability tests.





Figure 1. New Product Development Steps



#### **Raw Materials Control**

The level of product quality and reliability is largely governed by the quality of the materials originally making up the production process and environment.

It is the responsibility of the vendor to execute the quality assurance of basic materials purchased by Sharp. Raw material quality assurance is conducted according to the following system:

- Initial selections of a raw material manufacturer.
- Quality qualification for each new material put into use (quality and reliability assessments of devices in which such new materials are used).
- Periodic quality consultations based on quality information obtained during mass production.

Acceptance inspections are carried out as necessary based on acceptance criteria derived from product specifications and approved drawings.

# Control of the Manufacturing Environment

Integrated circuit devices are manufactured in a clean room where there is minimal air-born particulates. The use of ultrapure water also aids cleanliness. Such conditions are necessary due to the adhesion of even small bits of foreign particles (0.1  $\mu$ m or less), no more than 1/5 - 1/10 the size of the smallest IC pattern, can result in defects later in the process.

Particulates not only affects chip yields, but can also have a lethal affect on the quality and reliablity of a device. Therefore, the cleanliness of every piece of equipment and facility in the plant as well as that of work clothes and work articles are controlled. Degree of cleanliness is usually expressed numerically as the number of particles over 0.5  $\mu$ m per cubic foot of air.

The degree of cleanliness maintained in Sharp clean rooms, where wafers come in direct contact with air, is Class 1. Temperature and humidity are maintained at constant levels by continuous computer-controlled monitoring (*Table 1*).

The ultrapure de-ionized (DI) water used in the wafer process is manufactured with an ultrapurification equipment, employing ion-exchange treatment, ultraviolet irradiation and ultrafiltration systems.

 Table 1.

 Clean Room Temperature & Humidity Standards

Temperature	24 ± 0.5°C
Humidity	45 ± 5% RH

#### Control of Facilities and Instrumentation

Intregrated circuit device technology is experiencing rapid revolutionary change, and advances in IC production facilities and equipment are equally impressive.

Process automation is promoted by using the latest CIM (Computer Intregrated Manufacturing) system to create devices having stable quality and to reduce variance of characteristics. In addition, production facilities maintenance control, and precision control for various instrumentation devices are implemented by both daily and periodic spot inspections.

Facilities' control is conceptually based on Total Productive Maintenance (TPM), in which all concerned employees systematically participate in facilities maintenance activities. Sharp's goal is to create a highly skilled human resource through activities such as:

- · operator-initiated maintenance;
- scheduled maintenance;
- corrective maintenance.

Control of instrumentation devices is in accordance with Japanese national standards. Regular calibration by overseeing public agencies also helps maintain a high level of accuracy in these devices.




Figure 3. Product Inspection System

# Quality Control During the Production Process

Designed-in quality and reliability must be faithfully built into a device during production to manufacture consistently high-quality and high-reliability products.

Production Operations are therefore based on specific, established operational standards. Checks are performed at each process step to decide whether specific characteristics have been obtained and quality has been built in. Each process is monitored to ensure that defectives are not sent to the next process. This is done by rigorously carrying out various standardized controls, appropriate to each process, such as monitoring, visual inspections and sampling inspections.

Sharp strongly promotes the automation of production facilities and equipment. Sharp works to prevent quality problems before they occur and to stabilize quality. Operations that required human skills in the past are now automated. Computer Integrated Manufacturing (CIM) is being introduced into the wafer process. CIM is used to implement comprehensive production control, including conveyance within a process, equipment monitoring and progress control. CIM enables several types of process data to be processed together. Control charts and process capacity index (Cpk) are computed in real time for individual pieces of equipment. Even minute fluctuations in characteristics are fed back to improve control.

Reliability is also being assessed by periodic sampling. This test is a long-term reliability assessment, and the results are fed back to the related divisions.

While quality assurance tests and inspections are conducted for improving and maintaining quality, they also are used to predict the probable reliability a product will have in the marketplace. They provide a multi-faceted approach to ensuring product quality.

CLASSIFICATION	TEST	PURPOSE & CONDITIONS	REFERENCE STANDARDS
Thermal Environment Tests	Soldering Heat	To determine soldering heat resistance. <u>Standard test conditions:</u> Solder bath temperature: 260 ± 5°C Time: 10 ± 1 sec. Solder composition: Pb:Sn = 4:6	JIS C 7022: A-1 MIL-STD-750 C 2031 IEC Pub. 68 Test Tb
	Temperature Cycling	To determine resistance to high and low temperatures and to temperature changes between these extremes. Standard test conditions: $T_a = T_{stg} MIN \sim T_{stg} MAX [gas environment]$	JIS C 7022: A-4 MIL-STD-883 C 1010 IEC Pub. 68 Test Na, Nb
	Thermal Shock	To determine resistance to sudden changes in temperature. <u>Standard test conditions:</u> Ta = T <sub>stg</sub> MIN ~ T <sub>stg</sub> MAX [liquid environment]	JIS C 7022: A-3 MIL-STD-883 C 1011 IEC Pub. 68 Test Nc
	Temperature & Humidity Cycling	To determine resistance to conditions of high tempera- ture and high humidity. <u>Standard test conditions:</u> -10 ~ 65°C, 90 ~ 95% RH, one (1) cycle every 24 hours	JIS C 7022: A-5 MIL-STD-883 C 1004 IEC Pub. 68 Test Z/AD
Mechanical Environment Tests	Variable Frequency Vibration	To determine resistance to vibration during transporta- tion and use. <u>Standard test conditions:</u> Cycle: 100 ~ 2000 H <sub>z</sub> in 4 min. Peak acceleration: 20 G Orientation: four (4) times in each of the orientations of $\pm X$ , $\pm Y$ and $\pm Z$	JIS C 7022: A-10 MIL-STD-883 C 2007 IEC Pub. 68 Test Fc
	Mechanical Shock	To determine resistance to shocks during transporta- tion & use. <u>Standard test conditions:</u> Peak acceleration: 1500 G Pulse duration: 0.5 ms Orientation: three (3) pulses in each of the orientations $\pm X$ , $\pm Y$ and $\pm Z$	JIS C 7022: A-7 MIL-STD-883 C 2002 IEC Pub. 68 Test Ea
	Constant Acceleration	To determine resistance to constant acceleration. <u>Standard test conditions:</u> Stress level: 20,000 G, Orientation: applied for one (1) min. in each of the orientations $\pm X$ , $\pm Y$ and $\pm Z$	JIS C 7022: A-9 MIL-STD-883 C 2001 IEC Pub. 68 Test Ga
	Lead Integrity	To determine resistance to installation and handling such as wiring. (1) Tensile strength. <u>Standard test conditions:</u> A specified load is applied in a direction parallel to the lead axis for 10 ± 1 sec. (2) Bending strength.	JIS C 7002: A-11 IEC Pub. 68 Test U
		Standard test conditions: A specified load is applied to the tip of each lead and the lead is bent once each through a + and - 90° arc and back. (The specified load is determined by nominal cross section or nominal section modulus.) *TCP (tape carrier package): N/A	

Table 2. Reliability Test Items

## Table 2. (cont'd) Reliability Test Items

CLASSIFICATION	TEST	PURPOSE & CONDITIONS	REFERENCE STANDARDS
Mechanical Environment Tests	Solderability	To determine the solderability of leads which are con- nected by soldering. <u>Standard test conditions:</u> Solder bath temperature: $230 \pm 5$ °C, Dip time: $5 \pm 0.5$ sec. Solder composition: Pb:Sn = 4:6, used with rosin flux.	JIS C 7022: A-2 MIL-STD-883 C 2003
	Seal (Hermeticity)	To determine the effectiveness of the seal of hermeti- cally sealed devices. (1) Fine leak detection (helium): measured with a helium detector after storage in an He atmosphere at a prescribed pressure for a designated time period. (2) Gross leak observation (bubbles): observation of bubbles formed by a fluorocarbon or silicone oil.	JIS C 7022: A-6 MIL-STD-883 C 1014 IEC Pub. 68 Test Q
	Salt Atmosphere (Corrosion)	To determine resistance to corrosion in a salt fog. <u>Standard test conditions:</u> Exposure to salt spraying conditions of salt concentration, $5 \pm 1\%$ . Spray rate: 0.5 ~ 3 ml/80 cm <sup>3</sup> /h Salt fog temperature: $35 \pm 2$ °C for a designated period of time.	JIS C 7022: A-12 MIL-STD-883 C 1009 IEC Pub. 68 Test Ka
Life Tests	High Temperature Operation	To determine resistance to prolonged operating stress, electrical and thermal. <u>Standard test conditions:</u> T <sub>a</sub> = Top MAX Operating source voltage = Max. operating voltage	JIS C 7022: B-1 MIL-STD-883 C 1005
	High Temperature Storage	To determine resistance to prolonged high tempera- ture storage. Standard test conditions: $T_a = T_{stg} MAX$	JIS C 7022: B-3 MIL-STD-883 C 1008
	Low Temperature Storage	To determine resistance to prolonged low temperature storage. <u>Standard test conditions:</u> $T_a = T_{stg} MIN$	JIS C 7022: B-4 IEC Pub. 68 Test A
	High Temperature/ High Humidity Bias	To determine resistance to prolonged temperature, hu- midity and electrical stress. <u>Standard test conditions:</u> 85°C, 85% RH Applied voltage = VTYPICAL	JIS C 7022: B-5 IEC Pub. 68 Test C
	High Temperature/ High Humidity Storage	To determine resistance to prolonged storage at high temperature and humidity. <u>Standard test conditions:</u> (1) 60°C, 90% RH (2) 85°C, 85% RH	JIS C 7022: B-5 IEC Pub. 68 Test C

CLASSIFICATION	TEST	PURPOSE & CONDITIONS	REFERENCE STANDARDS
Miscellaneous	Pressure Cooker (PCT)	To evaluate moisture resistance in a short period of time. <u>Standard test conditions:</u> 121°C, 2atm, no electrical load. 100% RH	EIAJ IC-121: 18
	Composite Test	Several tests (selected from those listed above) per- formed in series to effectively evaluate product. <u>Example:</u> for a surface mount device: High-Temperature/High-Humidity Storage—Soldering Heat Resistance—Pressure cooker (PCT)	
	Electrostatic Discharge Strength	To determine resistance to electrostatic stress. <u>Standard test conditions:</u> (1) Human body model: Earth capacity C = 100 pF, equivalent Resistance R = 1.5 k $\Omega$ (2) Machine model: Earth capacity C = 200 pF, equivalent Resistance R = 0 $\Omega$	MIL-STD-883 C 3015 EIAJ IC-121:20
	Latch-Up Strength	To determine resistance to latch-up. <u>Standard test conditions:</u> (1) Condenser charge (2) Current application (3) V <sub>CC</sub> overvoltage application	

#### Table 2. (cont'd) Reliability Test Items




Figure 4a. Quality Assurance System




Figure 4b. Quality Assurance System

## **Reliability Tests**

#### **Reliability Test Methods**

Reliability tests should always have good reproducibility. Thus, reliability tests for IC devices are based on standardized test methods. Such uniform testing standards include those established by JIS (Japanese Industrial Standard), MIL (U.S. MILitary Standard), EIAJ (Electronic Industries Association of Japan) and IEC (International Electrotechnical Commission). As indicated in **Table 2**, however, Sharp has established its own testing method based on these standards.

Advances in semiconductor device technology are astonishing, and they call for higher quality and reliability standards. Improved failure analysis techniques are therefore necessary to ensure semiconductor device reliability.

The causes of semiconductor device failure are becoming increasingly diverse. This diversity is the result of element and interconnect miniaturization required for higher integration. It is also due to an increasingly complex manufacturing process with an increased number of steps from the wafer fabrication process to the assembly process.

Failure analysis is the use of human, physical and electrical analytical procedures to clarify the failure mechanisms of defective parts. It is used to evaluate defective items appearing throughout the life of parts: during the semiconductor manufacturing process, outgoing inspections and reliability testing; during the user's incoming inspections, processing and reliability testing; and during operation in the field.

The ultimate goal of failure analysis is to prevent the recurrence of failure. It is necessary to establish various measures based on the results of failure analysis and to feed those measures back to the manufacturing process and product users.

Sharp has an on-going program of supplying users with our own quality data, reliability test data, etc., upon request. It is just one of Sharp's efforts to maintain a high degree of user service. *Figure 5* illustrates Sharp's Quality Information Routes.




Figure 5. Routes through which malfunctions outside the company are handled.

#### **Handling Precautions**

All the semiconductor products listed in this data book are manufactured based on exacting designs and under comprehensive quality control. However, to take full advantage of the features offered and to assure each products' long-life service, please refer to the following items.

#### **Maximum Ratings**

It is generally known that the failure rate of semiconductor products increases as the temperature increases. It is therefore necessary that the ambient temperature be within the maximum rated temperature. Further, it is desirable from the stand-point of reliability that the ambient temperature be lowered as much as possible. The voltage, current, and electric power used are also factors that significantly influence the life of semiconductor products. Voltage or current that exceeds the rated level may damage the semiconductor product; even if applied only momentarily and the unit continues to operate properly, excessive voltage or current will likely increase the failure rate.

Therefore, in actual circuit design, it is important that the semiconductor products have an allowance with respect to the voltage, current and temperature conditions under which they will be used. The greater this allowance, the fewer the failures that will occur.

To keep failures to a minimum, the circuit should be designed so that under all conditions to absolute maximum, the ratings are not exceeded even momentarily and so that the maximum values for any two or more items are not achieved simultaneously. In addition, remember that the circuit functions of semiconductor products are guaranteed within the operating temperature range (Topr) or the absolute maximum ratings, but that storage temperature (Tstg) is the range in a nonoperating condition.

#### **Storage Precautions**

#### **General Storage Precautions**

- Storing product in the packing in which it is shipped is recommended. If transferred to a different container, use one that will not readily carry an electrostatic charge.
- Store at conditions of normal temperature (5 35°C) and normal humidity (45 - 75% RH).
- c. Avoid storing product in the presence of corrosive gases or dusty areas.

- d. Avoid storing product in areas of direct sunlight or where sudden temperature changes will occur.
- e. Avoid stacking product or otherwise applying heavy loads.
- In the case of extended storage, take particular care against corrosion and deterioration in lead solderability. Inspecting such product before use is recommended.

#### Basic Electrostatic Discharge Countermeasures

Semiconductor device mounting requires exacting precautions to avoid applying excessive static electricity to the semiconductor. Item (a) - (c) below are basic electrostatic discharge countermeasures.

- Use humidifiers and the like to ensure against excessively low relative humidity in the work environment. (Maintaining relative humidity consistently above 50% is ideal).
- b. To prevent sudden electrostatic discharge, spread high-resistance electroconductive mats (about  $10^6\Omega$ ) over workbenches and have workers wear wrist (ground) straps.

Have workers wear clothing made of charge-resistant cotton, noncharging materials  $(10^9 - 10^{14}\Omega)$  or static electricity dissipating materials  $(10^5 - 10^9\Omega)$ . Anti-static foot apparel is also effective.

c. Ionizers (ionized air blowers) are effective when it is difficult to discharge static electricity from mounting equipment, contacting dielectrics and semiconductors.

Sharp recommends using static electricity measuring devices to quantify electrostatic charges and develop effective countermeasures.

When forming the lead wires of semiconductor products to be mounted, forceps or a similar tool that will prevent stress from being applied to the base of the wires should be used.

To prevent the input terminals of semiconductor products on completed printed circuit boards from becoming open during storage or transport, the terminals of the circuit board should be shortcircuited or the entire circuit board itself should be wrapped in aluminium foil.




Figure 6. Failure Analysis Procedure

#### Soldering and Cleaning

When a semiconductor product is solder-bonded, specify the best conditions according to **Table 4.** If using a soldering iron, use one that doesn't leak from the soldering tip. An 'A Class' soldering iron with an insulation resistance of less than 10 M $\Omega$  is recommended. When using a solder bath, it should be grounded to prevent an unstable electric potential.

Using a strongly acidic or alkaline flux for soldering can cause corrosion of the lead wires. A rosin flux is ideal for this type of soldering.

To assure the reliability of a system, removal of the solder flux is generally required.

To prevent stress of semiconductor products and circuit boards when using ultrasonic cleaning, a cleaning method must be used that will shadow the main unit from the vibrator and specify the best conditions according to the following:

# Table 3. Recommended Conditions for PC Board Cleaning

Ultrasonic Power	less than 25 W/I
Cleaning Conditions	less than one minute total
Cleaning Solution Temperature	15 to 40°C

#### **Adjustment and Tests**

When the set is to be adjusted and tested upon completion of the printed circuit board, the printed circuit board must be checked to ensure that there are no solder bridges or cracks before the power is turned on. Also, if the market-rated voltage and current are to be used, it is wise to use a current limiter.

Whenever a printed circuit board is to be removed or mounted, or mounted on a socket, the power must be turned off.

When testing with a probe, care must be taken to assure that the probe does not come in contact with other signals or the power supply. If the test location has been decided beforehand, it is wise to set up a specially designed test-pin for testing.

When testing in high and low temperatures, the constant-temperature bath must be grounded and measures taken to protect the set inside the bath from static electricity.

*Table 4* outlines the semiconductor bonding and testing methods.

BONDING METHOD	TEMPERATURE AND TIME	TEST POSITION
Infrared reflow	Peak temp. 240°C or less 230°C or more within 15 sec. Heating speed: 1 to 4°C/sec.	Surface IC package
Flow dipping	245°C or less Within 3 sec./cycle Within 5 sec. in total	Solder bath
VPS	215°C or less 250°C or less, within 40 sec.	Steam
Hand soldering	260°C or less, within 10 sec.	IC outer lead

 Table 4.

 Semiconductor Bonding and Testing Methods

#### TIMING DIAGRAM CONVENTIONS

-

TIMING DIAGRAM	INPUT FUNCTIONS	OUTPUT FUNCTIONS
	HIGH or LOW	HIGH or LOW
	HIGH-to-LOW transitions allowed	HIGH-to-LOW transitions during designated interval
	LOW-to-HIGH transitions allowed	LOW-to-HIGH transitions during designated interval
XXXXXXX	Don't care	State unknown or changing
	(Does not apply)	Centerline is high-impedance
L		MD-14

**GENERAL INFORMATION – 1** 

**DYNAMIC RAMs – 2** 

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMS – 6

FIFO MEMORIES – 7

FIELD MEMORIES – 8

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

# LH21256/7/8

#### FEATURES

- 262,144 × 1 bit organization
- Access times: 100/120/150 ns (MAX.)
- Cycle times: 200/230/260 ns (MIN.)
- Page mode operation (LH21256) Nibble mode operation (LH21257) Byte mode operation (LH21258)
- Power supply: +5 V ± 10%
- Power consumption: Operating: 440/440/385 mW (MAX.) Standby: 27.5 mW (MAX.)
- TTL compatible I/O
- Built-in gated CAS function
- Separate I/O allows Early-Write action
- Available for read modify write RAS only refresh, hidden refresh, CAS before RAS refresh
- 256 refresh cycle (refreshing time 4 ms)
- · Built-in high output bias generator circuit
- Packages: 16-pin, 300-mil DIP 16-pin, 325-mil ZIP

DESCRIPTION

The LH21256/7/8 is a 262,144 word  $\times$  1 bit dynamic RAM fabricated using N-channel 2-layer polysilicon gate process technology. With mulitiplexed address inputs and standard 16-pin DIP/ZIP packages, it is easy to comprise memory systems with high speed, low power consumption and large memory capacity. The LH21256/7/8 operates on a single +5 V power supply. The built-in high output substrate bias generator circuit eliminates sensitivity to undershoot on the input signals.

#### **PIN CONNECTIONS**






Fig. 1. Pin Connections for DIP & ZIP Packages





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> - A <sub>8</sub>	Address input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable

SIGNAL	PIN NAME
D <sub>IN</sub>	Data input
Dout	Data output
Vcc	Power supply (+5 V)
Vss	Power supply (0 V)

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE	
Supply voltage	VT	-1.0 to 7.0	V	1	
Output short-circuit current	lo	50	mA		
Power consumption	PD	1.0	w		
Operating temperature	Topr	0 to +70	°C		
Storage temperature	Tstg	-55 to +150	°C		

NOTE:

1. Referenced to Vss

#### RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	Vcc	4.5	5.0	5.5	v	1
Supply Vollage	Vss	0	0	0	•	•
Input voltage	VIH	2.4		6.5	v	1
input voltage	ViL	-1.0		0.8	•	<u> </u>

NOTE:

1. Referenced to Vss

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C, f = 1MHz)

PARAMETER		SYMBOL	MIN.	TYPICAL	MAX.	UNIT
Input capacitance	A <sub>0</sub> - <u>A8,</u> DIN, WE	C <sub>IN1</sub>			5	pF
	RAS, CAS	CIN2			7	pF
Output capacitance	Dout	Соит			7	pF

#### DC CHARACTERISTICS (V<sub>CC</sub> = $5 V \pm 10\%$ , T<sub>A</sub> = $0 \text{ to } +70^{\circ}\text{C}$ )

PARA	METER	SYMBOL	MIN.	MAX.	UNIT	NOTE
A	LH21256/7/8-10			80		
Average supply current in normal operation	LH21256/7/8-12	Icc1	_	80	mA	1, 2
	LH21256/7/8-15			70		
Average supply current in standby mode		Icc2		5.0	mA	1
Average events everent	LH21256/7/8-10			60		
Average supply current in RAS only refresh time	LH21256/7/8-12	ICC3		60	mA	1, 2
	LH21256/7/8-15			55		
Auguana augalu auguant	LH21256-10			50		
Average supply current in page mode	LH21256-12	Icc4		45	mA	1, 2
	LH21256-15	_		40		
	LH21257-15		_	65	mA	
Average supply current in nibble mode	LH21257-10	ICC4	_	49		1, 2
	LH21257-12			49		
Augusta sugaly sugart	LH21258-10		_	60	mA	
Average supply current in byte mode	LH21258-12	Icc4	_	55		1, 2
•	LH21258-15		-	50		
CAS before RAS	LH21256/7/8-10			65		
average supply current	LH21256/7/8-12	ICC5	_	60	mA	1, 2
in refresh cycle	LH21256/7/8-15			55		
Input leakage current	0 V ≤ V <sub>IN</sub> ≤ 6.5 V 0 V on all other pins	lı(L)	-10	10	μΑ	
Output leakage current	$0 V \le V_{OUT} \le 6.5 V$ Output in high- impedance state	lo(l)	-10	10	μA	
Output "High" voltage	louт = -5 mA	Vон	2.4	_	V	
Output "Low" voltage	lout = 4.2 mA	Vol	_	0.4	v	

#### NOTES:

1. The output pins are in high-impedance state.

2. Icc1, Icc3, Icc4 and Icc5 depend on the cycle time.

### AC CHARACTERISTICS<sup>1, 2, 3</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to 70°C)

PARAMETER	SYMBOL	LH212	56/7/8-10	LH21256/7/8-12		LH21256/7/8-15		UNIT	NOTE
FARAMETER	OTMOOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		NOTE
Random read/write cycle time	t <sub>RC</sub>	200		230		260		ns	
Read write cycle time	trwc	240		275		310	-	ns	
Access time from RAS	1RAC	_	100	_	120	-	150	ns	4,6
Access time from CAS	tcac	—	50	_	60	_	75	ns	5, 6
Output turn-off delay time	toff	0	30	0	35	0	40	ns	
Rise and fall time	tr	3	35	3	35	3	35	ns	3
RAS precharge time	tap	85		100		100	-	ns	
RAS pulse width	tras	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	1 <sub>RSH</sub>	50		60		75	-	ns	
CAS precharge time	1CPN	25		30		35	_	ns	
CAS pulse width	tcas	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	tсsн	100		120	_	150	_	ns	
CAS hold time (CAS before RAS)	tғсн	100		120		150	-	ns	
CAS set up time (CAS before RAS)	tFCS	10		10	_	30	_	ns	
RAS/CAS delay time	tRCD	20	50	25	60	30	75	ns	7, 8
CAS/RAS precharge time	tCRP	10	_	10	_	30		ns	
Row address setup time	tasr	0		0		0		ns	
Row address hold time	trah	10	—	15	_	20		ns	
Column address setup time	tasc	0	-	0		0	-	ns	
Column address hold time	tсан	25		25	_	45		ns	
Column address hold time from RAS	tar	75		90		120		ns	
Read command setup time	tRCS	0		0		0		ns	
Read command hold time	tясн	0	_	0	_	0	_	ns	11
Read command hold time from RAS	tввн	10	_	10		20		ns	11
Write command setup time	twcs	0		0		0		ns	10
Write command hold time	twcн	35	-	40		45		ns	
Write command hold time from RAS	twcn	85	_	100	—	120	_	ns	
Write command pulse width	twp	35	—	40		45	-	ns	
Write command RAS read time	tRWL	35	_	40	—	45		ns	
Write command CAS read time	towi	35	_	40	_	45	-	ns	
RAS write command delay time	tewo	95		120		150	-	ns	
CAS write command delay time	tcwp	45	-	60		75	_	ns	
Data input setup time	tos	0	_	0	—	0		ns	9
Data input hold time	tон	30	_	30	_	35		ns	9
Data input hold time from RAS	tohr	80	_	90	_	110	_	ns	
Refresh time	<b>t</b> REF	-	4		4	—	4	ms	
RAS precharge CAS hold time	tapc	0	_	0	_	0	_	ns	

#### NOTES:

- 1. For proper operation, at least 500  $\mu s$  of pause time after power-on followed by several initialization cycles (usually 8 ordinary refresh cycles) should be given.
- 2. AC characteristics assume  $t_T$  = 5 ns. (t\_T refers to the transition time between  $V_{IH}$  and  $V_{IL}.)$
- 3. Timing measurements are referenced to  $V_{IH}$  (MIN.) and  $V_{IL}$  (MAX.).
- Only when tRcD ≤ tRcD (MAX.). If tRcD > tRcD (MAX.), tRAC will increase by (tRcD - tRcD (MAX.))
- 5. When tRCD ≥ tRCD (MAX.).
- 6. Load condition for 2TTL + 100 pF.
- 7. t<sub>RCD</sub> (MAX.) is the maximum point for t<sub>RCD</sub> where t<sub>RAC</sub> (MAX.) is ensured, and does not represent a limit of operation. If t<sub>RCD</sub> (MAX.)  $\leq$  t<sub>RCD</sub>, the access time is controlled by t<sub>CAC</sub>.

- 8.  $t_{RCD}$  (MIN.) =  $t_{RAH}$  (MIN.) +  $2t_T$  +  $t_{ASC}$  (MIN.).
- t<sub>DS</sub> and t<sub>DH</sub> are given with respect to the fall of CAS in the Early-Write cycle and fall of WE in the read/write cycle and the Read-Modify-Write cycle.
- 10. twcs, tcwp and tRwp are the specified points of the operating mode, and do not represent a limit of operation. When twcs ≥ twcs (MIN.), it comes into early write cycle with Dour pin coming into high-impedance state. When tcwp ≥ tcwp (MIN.) and tRwp ≥ tRwp (MIN.), it comes into the read/write cycle with the output data becoming the information for the selection cell. Timing other than the above-mentions will give undefined value of output.
- 11. The operation is ensured when either tRCH or tRRH is satisfied.




Figure 3. Read Cycle




Figure 4. Write Cycle (Early Write)




Figure 5. Read-Write/Read-Modify-Write Cycle





Figure 6. RAS Only Refresh Cycle










Figure 8. CAS Before RAS Refresh Cycle

### PAGE MODE CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH21256-10		LH21256-12		LH21256-15		UNIT	NOTE
	OTIMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	ONT	NOTE
Page mode cycle time	tPC	100		120	—	145	_	ns	
CAS precharge time	tCP	40		50		60		ns	




#### Figure 9. Page Mode Read Cycle






#### NIBBLE MODE CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)


PARAMETER	SYMBOL	LH212	257-10	LH212	257-12	LH21257-15		UNIT	NOTE
	OTMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
Nibble mode access time	tNAC	—	25	—	30		35	ns	
Nibble mode RAS cycle time	<b>t</b> NRC	400	_	460	—	520	—	ns	
Nibble mode RAS pulse width	<b>t</b> NRA	300		350	-	410	_	ns	
Nibble mode cycle time	tNC	60		65		80		ns	
Nibble mode CAS precharge time	tNCP	25	_	25		35		ns	
Nibble mode CAS pulse width	<b>t</b> NCA	25	—	30		35		ns	
Nibble mode RAS hold time	<b>t</b> NRSH	45	—	50	_	55	—	ns	
Nibble mode CAS/WE delay	tNCWD	15		20	—	25	—	ns	
Nibble mode write command CAS lead time	<b>t</b> NCWL	20	—	25	—	25	—	ns	
Nibble mode write command RAS lead time	tNRWL	40		45	—	55		ns	
Nibble mode write command pulse width	tNWP	20	_	25	-	35		ns	














#### BYTE MODE CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH212	258-10	LH212	258-12	LH212	258-15	UNIT	NOTE
	UTIMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	- On an	NOIL
Byte mode access time	tBAC		25		30	-	35	ns	
Byte mode RAS cycle time	tBRC	640	—	740	—	840		ns	
Byte mode RAS pulse width	tBRA	540	—	630	_	730	—	ns	-
Byte mode cycle time	tBC	60	—	70	—	80	·	ns	
Byte mode CAS precharge time	tBCP	25	—	30	—	35		ns	
Byte mode CAS pulse width	<b>t</b> BCA	25	—	30	—	35	—	ns	
Byte mode RAS hold time	tBRSH	45	·	50	—	55	—	ns	
Byte mode CAS, WE delay	tBCWD	15	—	20	—	25	—	ns	
Byte mode write command CAS lead time	<sup>t</sup> BCWL	20	—	25	-	25	-	ns	
Byte mode write command RAS lead time	<b>t</b> BRWL	40		45	_	55	_	ns	
Byte mode write command pulse width	tBWP	20		25	_	35	_	ns	





SHARP






Figure 15. Byte Mode Write Cycle





#### **ORDERING INFORMATION**



# LH2464

#### FEATURES

- 65,536 × 4 bit organization
- Access times: 100/120/150 ns (MAX.)
- Cycle times: 200/220/260 ns (MIN.)
- Page mode, Read-Modify-Write operation
- Power supply: +5 V ± 10%
- Power consumption (MAX.): Operating: 523/457/413 mW (MAX.) Standby: 27.5 mW
- TTL compatible I/O
- Built-in gated CAS function
- Early-write or  $\overline{OE}$  control allows bus management of the data-out buffer
- RAS only refresh, Hidden refresh, CAS before RAS refresh capability
- 256 refresh cycle (refreshing time 4 ms)
- Built-in high output substrate bias generator circuit
- Package: 18-pin, 300-mil DIP

#### DESCRIPTION

The LH2464 is a 65,536  $\times$  4 bit dynamic RAM fabricated using N-channel 2-layer polysilicon gate process technology. With multiplexed address inputs and a standard 18-pin DIP package, it is easy to comprise memory systems with high speed, low power consumption and large memory capacity. The LH2464 operates on a single +5 V power supply. The built-in high output substrate bias generator circuit eliminates sensitivity to undershoot on the input signals.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package




Figure 2. LH2464 Block Diagram

#### PIN DESCRIPTION

SIGNAL	PIN NAME
A0 - A7	Address input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable

SIGNAL	PIN NAME
ŌĒ	Output enable
I/O1 - I/O4	Data input/output
Vcc	Power supply (+5 V)
Vss	Power supply (0 V)

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	VT	-1.0 to +7.0	v	1
Output short-circuit current	lo	50	mA	
Power consumption	PD	1.0	w	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. Referenced to Vss

#### **RECOMMENDED OPERATING CONDITIONS** ( $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	Vcc	4.5	5.0	5.5	v	1
	Vss	0	0	0	v	
Input voltage	ViH	2.4		6.5	V	1
Input Voltage	VIL	-1.0		0.8	v	1

NOTE:

1. Referenced to Vss

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to 70°C, f = 1MHz)

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT
	A0 - A7	CIN1			5	
Input capacitance	OE, WE	CIN2			7	pF
	RAS, CAS	CIN2			10	
Input/Output capacitance	I/O <sub>1</sub> - I/O <sub>4</sub>	CIO			8	pF

#### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PA	RAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
A	LH2464-10		-	95		
Average supply current in normal operation	LH2464-12			83	mA	1, 2
in normal operation	LH2464-15		_	75		
Average supply current in	the standby mode	ICC2		5.0	mA	1
	LH2464-10		—	85		
Average supply current in RAS only refresh time	LH2464-12	Іссз	_	63	mA	1, 2
·····	LH2464-15			65		
A	LH2464-10			70	mA	
Average supply current in page mode	LH2464-12	ICC4	_	60		1
in page mode	LH2464-15			50		
CAS before RAS	LH2464-10			85	mA	
average supply current	LH2464-12	Icc5		70		1, 2
in refresh cycle	LH2464-15			65	]	
Input leakage current	0 V ≤ V <sub>IN</sub> ≤ 6.5 V 0 V on all other pins	IL1	-10	10	μΑ	
Output leakage current	$0 V \le V_{OUT} \le 6.5 V$ Output in high-impedance state	llo	-10	10	μА	
Output "High" voltage	lout = -2 mA	Voн	2.4		V	
Output "Low" voltage	lout = 4.2 mA	Vol		0.4	V	

NOTES:

1. The output pins are in high-impedance state.

2. Icc1, Icc3, Icc4, and Icc5 depend on the cycle time.

## AC CHARACTERISTICS <sup>1, 2, 3</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

· · · · · · · · · · · · · · · · · · ·	Τ	LH2464-10		LH2464-12		LH2464-15			
PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
Random read/write cycle time	tRC	200		220		260		ns	
Read write cycle time	trwc	280	_	305		360		ns	
Page mode cycle time	tec	100		120		145		ns	
Access time from RAS	trac		100		120		150	ns	4,6
Access time from CAS	tcac	<u> </u>	50		60		75	ns	5,6
Output turn off delay time	torr	0	30	0	30	0	40	ns	
Rise and fall time	tr	3	35	3	35	3	35	ns	3
RAS precharge time	tap	90		90		100		ns	
RAS pulse width	1RAS	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	trish	50	10,000	60	10,000	75	10,000	ns	
Refresh counter test cycle time	tric tric	385		445		520		ns	12
Refresh counter test RAS pulse width	tras	285		335		410		ns	12
CAS precharge time	tcp	40		50		60		ns	12
CAS precharge time		40 50	10,000	60	10,000	75	10,000	ns	
CAS pulse width	tcas	100	10,000	120		150	10,000		
CAS hold time CAS hold time (CAS before RAS)	tcsн	100		120		150		ns	
· · · · · · · · · · · · · · · · · · ·	tғсн							ns	
CAS setup time (CAS before RAS)	trcs	10		10		30		ns	
RAS/CAS delay time	tRCD	20	50	25	60	30	75	ns	7,8
CAS/RAS precharge time	ICRP	10		10		30		ns	
Row address setup time	LASR	0		0		0	-	ns	
Row address hold time	trah	10		15		20		ns	
Column address setup time	tasc	0		0		0		ns	
Column address hold time	ţсан	20		20		45		ns	
Column address hold time from RAS	tar	75		80		120		ns	
Read command setup time	tRCS	0		0		0	-	ns	
Read command hold time	t <sub>RCH</sub>	0	_	0		0	-	ns	10
Read command hold time from RAS	t <sub>RRH</sub>	10		10	—	20	-	ns	10
Write command setup time	twcs	0	. —	0		0		ns	9
Write command hold time	twcн	35		40	_	45	-	ns	
Write command hold time from RAS	1wcR	85		100		120		ns	
Write command pulse width	twp	35		40	_	45	—	ns	
Write command RAS lead time	tewr	35		40		45		ns	
Write command CAS lead time	tcwL	35		40		45	_	ns	
RAS write command delay time	trwp	140		160		200		ns	
CAS write command delay time	tcwp	90		100		125		ns	
Data input setup time	tos	0		0		0		ns	
Data input hold time from CAS	tонс	35	-	40		45	-	ns	
Data input hold time from RAS	t <sub>DHR</sub>	85	-	100	-	120	_	ns	
Refresh interval	<b>L</b> REF	-	4	_	4		4	ns	
RAS precharge CAS hold time	1RPC	0	-	0		0	_	ns	
OE command hold time	toeh	25	-	25	<u> </u>	40		ns	11
OE access time	toea	-	25		30		40	ns	
OE to data delay	tOED	30		30	_	40	-	ns	
Output buffer turn-off delay time from OE	toez	0	30	0	30	0	40	ns	
Data input hold time from WE	tонw	35	_	40		45		ns	

#### NOTES:

- 1. For proper operation, at least 500 µs of pause time after power-on followed by several initialization cycles (usually 8 ordinary refresh cycles) should be given.
- 2. AC characteristic assume  $t_T = 5$  ns. ( $t_T$  refers to the transition time between V<sub>IH</sub> and V<sub>IL</sub>.)
- Timing measurements are referenced to V<sub>IH</sub> (MIN.) and V<sub>IL</sub> (MAX.).
- Only when tRcD ≤ tRcD (MAX.). If tRcD > tRcD (MAX.), tRAC will increase by (tRcD - tRcD (MAX.)).
- 5. When  $t_{RCD} \ge t_{RCD}$  (MAX.).

- 6. Load condition for 2TTL + 100 pF.
- 7. t<sub>RCD</sub> (MAX.) is the max. point for t<sub>RCD</sub> where t<sub>RAC</sub> (MAX.) is ensured, and doesn't represent a limit of operation. If t<sub>RCD</sub> (MAX.)  $\leq$  t<sub>RCD</sub>, the access time will come under the control of t<sub>CAC</sub>.
- 8.  $t_{RCD}$  (MIN.) =  $t_{RAH}$  (MIN.) +  $2t_T$  +  $t_{ASC}$  (MIN.).
- 9. When twcs  $\ge$  twcs (MIN.), it comes into early write cycle.
- 10. The operation is ensured when either tRCH or tRRH is satisfied.
- 11. Only when twcs < twcs (MIN.), it must be satisfied.
- 12. Only when in CAS-before-RAS refresh counter test cycle.




Figure 3. Read Cycle







Figure 4. Write Cycle (Early Write)












Figure 7. Page Mode Read Cycle





Figure 8. Page Mode Write Cycle








Figure 10. CAS Before RAS Refresh Cycle





Figure 11. Hidden Refresh Cycle



2. CAS Before RAS Refresh Co Test Cycle

#### CAS-before-RAS Refresh Counter Test Cycle

The CAS-before-RAS refresh counter test cycle is used to verify the operation of the internal refresh counter. The verification can be done by following the steps as described below.

1. Write "0" into 256 row addresses on a particular column address, which are selected by the internal refresh counter, by the write operation of the CAS-before-RAS refresh counter test cycle mode with any given column address.


2. Read and verify "0" of the 256 row addresses on the same column in regular read mode by externally supplying address signals.

Then, write "1" into the above 256 row addresses in regular write mode.

3. Read and verify "1" of the 256 row addresses in the CAS-before-RAS refresh counter test cycle mode.

Refer to timing chart (12) of the CAS-before-RAS refresh counter test cycle.

#### ORDERING INFORMATION



# LH2465

#### FEATURES

- 65,536 × 4 bit organization
- Access times: 120/150 ns (MAX.)
- Cycle times: 220/260 ns (MIN.)
- Nibble-Mode, Read-Modify-Write operation
- Power supply: +5 V ± 10%
- Power consumption: Operating: 457/413 mW (MAX.) Standby: 27.5 mW (MAX.)
- TTL compatible I/O
- Built-in gated CAS function
- Early-write or OE control allows bus management of the data-out buffer
- RAS only refresh, Hidden refresh, CAS before RAS refresh capability
- 256 refresh cycle (refreshing time 4 ms)
- Built-in high output substrate bias generator circuit
- Package: 18-pin, 300-mil DIP

#### DESCRIPTION

The LH2465 is a  $65,536 \times 4$  bit dynamic RAM fabricated using N-channel 2-layer polysilicon gate process technology. With multiplexed address inputs and a standard 18-pin DIP package, it is easy to comprise memory systems with high speed, low power consumption and large memory capacity. The LH2465 operates on a single +5 V power supply. The built-in high output substrate bias generator circuit eliminates sensitivity to undershoot on the input signals.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package




Figure 2. LH2465 Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A7	Address input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable

SIGNAL	PIN NAME
ŌĒ	Output enable
1/O1 - 1/O4	Data input/output
Vcc	Power supply (+5 V)
Vss	Power supply (0 V)

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	SYMBOL RATING		NOTE
Supply voltage	VT	-1.0 to +7.0	v	1
Output short-circuit current	lo	50	mA	
Power consumption	PD	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. Referenced to Vss

SHARP

#### RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	Vcc	4.5	5.0	5.5	v	1
Supply voltage	Vss	0	0	0		
Input voltage	∨н	2.4		6.5	v	4
inpor tollage	VIL	-1.0		0.8		

NOTE:

1. Referenced to Vss

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C, f = 1MHz)

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT
	A0 - A7	CIN1			5	
Input capacitance	OE, WE	CIN2			7	pF
	RAS, CAS	C <sub>IN3</sub>			10	
Input/Output capacitance	I/O <sub>1</sub> - I/O <sub>4</sub>	C <sub>IO</sub>	-		8	pF

#### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER		SYMBOL	MIN.	MAX.	UNIT	NOTE
Average supply current in normal operation	LH2465-12			83	mA	1, 2
	LH2465-15			75		1, 2
Average supply current in standby mode		Icc2		5.0	mA	1
Average supply current	LH2465-12	Ісса		63	mA	1, 2
in RAS only refresh time	LH2465-15			65	mA	] ', <i>2</i>
Average supply current	LH2465-12	ICC4		60	mA	1
in nibble mode	LH2465-15	1004		55	mA	] '
CAS before RAS average supply current in refresh cycle	LH2465-12	lccs		70	mA	
	LH2465-15			65	mA	1, 2
Input leakage current	0 V ≤ V <sub>IN</sub> ≤ 6.5 V 0 V on all other pins	lı(L)	-10	10	μA	
Output leakage current	0 V ≤ V <sub>OUT</sub> ≤ 6.5 V Output in high-impedance state	IO(L)	-10	10	μΑ	
Output "High" voltage	lout = -2 mA	Voн	2.4		V	
Output "Low" voltage	lout = 4.2 mA	Vol		0.4	v	

NOTES:

1. The output pins are in high-impedance state.

2. Icc1, Icc3, Icc4, and Icc5 depend on the cycle time.

### AC CHARACTERISTICS <sup>1, 2, 3</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

DADAMETED	SYMBOL	LH2	465-12	LH2	465-15		
PARAMETER		MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
Random read/write cycle time	tac	220		260		ns	
Read write cycle time	trwc	305		360	-	ns	1
Access time from RAS	trac	-	120	-	150	ns	4,6
Access time from CAS	tcac	-	60	_	75	ns	5,6
Output turn off delay time	torr	0	30	0	40	ns	
Rise and fall time	tr	3	35	3	35	ns	3
RAS precharge time	tap	90		100	_	ns	
RAS pulse width	tRAS	120	10,000	150	10,000	ns	
RAS hold time	<b>t</b> RSH	60	1	75	-	ns	
CAS precharge time	tcp	50	. – .	60	-	ns	
CAS pulse width	tcas	60	10,000	75	10,000	ns	
CAS hold time	tсsн	120	_	150		ns	
CAS hold time (CAS before RAS)	tғсн	120	_	150	-	ns	
CAS setup time (CAS before RAS)	trcs	10		30	<u> </u>	ns	
RAS/CAS delay time	tRCD	25	60	30	75	ns	7,8
CAS/RAS precharge time	1CRP	10		30		ns	
Row address setup time	LASR	0	-	0	1	ns	
Row address hold time	tван	15	-	20	-	ns	
Column address setup time	tasc	0	1	0	_	ns	
Column address hold time	t <sub>CAH</sub>	20		45		ns	21
Column address hold time from RAS	tan	80	-	120	-	ns	
Read command setup time	tRCS	0	-	0	-	ns	L .
Read command hold time	tясн	0	_	0	-	ns	10
Read command hold time from RAS	tяян	10	_	20	_	ns	10
Write command setup time	twcs	0	-	0	_	ns	9
Write command hold time	twcн	40	·· _	45	_	ns	
Write command hold time from RAS	twcR	100	_	120	_	ns	
Write command pulse width	twp	40	-	45	-	ns	
Write command RAS lead time	tRWL	40	_	45	-	ns	
Write command CAS lead time	tcwL	40	-	45	-	ns	
RAS write command delay time	tewo	160	-	200	_	ns	
CAS write command delay time	tcwp	100	—	125	_	ns	
Data input setup time	tos	0	-	0		ns	
Data input hold time from CAS	toнc	40		45		ns	
Data input hold time from RAS	<b>t</b> ohr	100	_	120	·	ns	
Refresh interval	<b>L</b> REF	-	4	<u> </u>	4	ms	
RAS precharge CAS hold time	tapc	0		0		ns	
OE command hold time	toeн	25		40	· ·	ns	11
OE access time	<b>LOEA</b>	-	30	-	40	ns	
OE to data delay	TOED	30	_	40	_	ns	
Output buffer turn-off delay time from OE	toez	0	30	0	40	ns	
Data input hold time from WE	tонw	40		45	_ /	ns	
Refresh counter test cycle time	tятс	445		520		ns	12
Refresh counter test RAS pulse width	İTRAS	335		410		ns	12

#### NOTES

- 1. For proper operation, at least 500  $\mu s$  of pause time after power-on followed by several initialization cycles (usually 8 ordinary refresh cycles) should be given.
- 2. AC characteristic assume  $t_T$  = 5 ns. (t\_T refers to the transition time between  $V_{I\!H}$  and  $V_{I\!L}.)$
- 3. Timing measurements are referenced to V<sub>IH</sub> (MIN.) and V<sub>IL</sub> (MAX.).
- Only when tRCD ≤ tRCD (MAX.). If tRCD > tRCD (MAX.), tRAC will increase by (tRCD - tRCD (MAX.)).
- 5. When  $t_{RCD} \ge t_{RCD}$  (MAX.).

6. Load condition for 2TTL + 100 pF.

- tRCD (MAX.) is the maximum point for tRCD where tRAC (MAX.) is ensured, and does not represent a limit of operation. If tRCD (MAX.) ≤ tRCD, the access time will come under the control of tCAC.
- 8.  $t_{RCD}$  (MIN.) =  $t_{RAH}$  (MIN.) +  $2t_T$  +  $t_{ASC}$  (MIN.).
- 9. When twcs ≥ twcs (MIN.), it comes into early write cycle.
- 10. The operation is ensured when either tRCH or tRRH is satisfied.
- 11. Only when twcs < twcs (MIN.), it must be satisfied.
- 12. Only when in CAS-before-RAS refresh counter test cycle.

NIBBLE MODE CHARACTERISTICS	$(T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Vcc} = 5 \text{ V} \pm 10\%)$
	(1, 1, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3,

PARAMETER	SYMBOL	LH2465-12		LH2465-15		UNIT	NOTE
FARAMEIER		MIN.	MAX.	MIN.	MAX.		NOTE
Nibble mode access time	tNAC		30		35	ns	
Nibble mode RAS cycle time	tNRC	460	-	520	-	ns	
Nibble mode RAS pulse width	t <sub>NRA</sub>	350	-	410	_	ns	
Nibble mode cycle time	tNC	70	—	80	—	ns	
Nibble mode CAS precharge time	<b>t</b> NCP	30	-	35	_	ns	
Nibble mode CAS pulse width	tNCA	30		35	—	ns	
Nibble mode RAS hold time	<b>t</b> NRSH	50	_	55		ns	
Nibble mode CAS/WE delay	tNCWD	70	-	85		ns	
Nibble mode write command CAS lead time	tNCWL.	30	_	35	_	ns	
Nibble mode write command hold time	tNWCH	30	_	35	_	ns	
Nibble mode write command pulse width	tNWP	30	-	35	_	ns	








Figure 3. Read Cycle












Figure 6. Read-Write/Read-Modify-Write Cycle




Figure 7. Nibble Mode Write Cycle




Figure 8. Nibble Mode Read Cycle




Figure 9. RAS Only Refresh Cycle

#### CAS-Before-RAS Refresh Counter Test Cycle

The CAS-before-RAS refresh counter test cycle is used to verify the operation of the internal refresh counter. The verification can be done by following the steps as described below.

(1) Write "0" into 256 row addresses on a particular column address, which are selected by the internal refresh counter, by the write operation of the CAS-before-RAS refresh counter test cycle mode with any given column address.

(2) Read and verify "0" of the 256 row addresses on the same column in regular read mode by externally supplying address signals.

Then, write "1" into the above 256 row addresses in regular write mode.

(3) Read and verify "1" of the 256 row addresses in the CAS-before-RAS refresh counter test cycle mode.

Refer to timing chart (Figure 12) of the  $\overline{CAS}$ -before-RAS refresh counter test cycle.




Figure 10. CAS Before RAS Refresh Cycle




Figure 11. Hidden Refresh Cycle





Figure 12. CAS Before RAS Refresh Counter Test Cycle

## **ORDERING INFORMATION**





# LH604256

#### FUNCTION

- 262,144 Words × 4-Bit Dynamic RAM
- Access times: 80/100 ns (MAX.)
- Power supply: +5V ± 10%
- Power consumption (MAX.): Operating: 374/340 mW Standby: 374/340 mW
- TTL compatible I/O
- Early-write or OE control allows bus management of the data-out buffer
- RAS only refresh, Hidden refresh and CAS before RAS refresh capability
- 512 refresh cycle (refresh period (MAX.) = 8 ms)
- Packages:
  - 20-pin, 300-mil DIP 26-pin, 300-mil SOJ 20-pin, 400-mil ZIP

#### DESCRIPTION

The LH604256 is a 262,144 word  $\times$  4 bit dynamic RAM which provides a high-speed page mode operation.

The LH604256 is fabricated using advanced CMOS process technology. With multiplexed address inputs and standard 20-pin DIP/ZIP or 26-pin SOJ packages, it is easy to comprise memory systems with high speed, lower power consumption and large memory capacity. The LH604256 operates on a single 15 V power supply.

### **PIN CONNECTIONS**






Figure 1. Pin Connections for DIP, SOJ, and ZIP Packages





#### **PIN DESCRIPTION**

PIN NAME	FUNCTION
Ao - A8	Address input
RAS	Row address strobe
CAS	Column address strobe
DQ1 - DQ4	Data input/output
ŌĒ	Output enable

PIN NAME	FUNCTION
WE	Write enable
Vcc	Power supply (+5 V)
Vss	Ground (0 V)
NC	No connection

## **ABSOLUTE MAXIMUM RATINGS**

RATING	SYMBOL	CONDITIONS	VALUE	UNIT
Voltatge on any pin relative to V <sub>SS</sub>	VT	T <sub>A</sub> - 25°C	-1 to +7.0	V
Short circuit output current	los	T <sub>A</sub> - 25°C	50	mA
Power dissipation	PD	T <sub>A</sub> - 25'C	1	w
Operating temperature	Topr		0 to +70	.c
Strorage temperature	Tstg		-55 to +150	.c

## RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc		4.5	5	5.5	v
	Vss		0	0	0	v
Input high voltage	ViH		2.4		6.5	v
Input low voltage	ViL		-1		0.8	v

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDIT		LH6042	256-80A	LH6042	256-10A	UNIT	NOTE
	OTMOOL	CONDIT		MIN.				NOTE	
Output high voltage	Voн	lон = -5 mA		2.4	Vcc	2.4	Vcc	v	
Output low voltage	Vol	I <sub>OL</sub> = 4.	2 mA	0	0.4	0	0.4	V	
Input leakage current	lu	$0V \le V_I \le 6.5 V$ all other pins not under test = 0 V		-10	10	-10	10	μA	
Output leakage current	ILO	DOUT disable $0V \le V_0 \le 5.5 V$		-10	10	-10	10	μA	
Average power supply current (operating)	ICC1	RAS, CAS cycling t <sub>RC</sub> = min.			75		65	mA	1
Power supply current		RAS = VIH	TTL		2		2	mA	
(standby)	ICC2	CAS = V <sub>IH</sub> D <sub>OUT</sub> = Hz	MOS		1		1	mA	1
Average power supply current (RAS only refresh)	Іссз	$\frac{RAS}{CAS} \text{ cycling}$ $\frac{CAS}{CAS} = V_{\text{IH}}$ $t_{\text{RC}} = \text{min.}$			75		65	mA	1
Average <u>pow</u> er supply current (CAS before RAS refresh)	Icc5	RAS cycling CAS before RAS			75		65	mA	1
Average power supply current (Fast page mode)	Icc7	RAS - VIL CAS cycling tPc - min.			65		60	mA	1

NOTE:

1. Icc is dependent on output loading and cycle rates. Specified values are obtained with the outputs open.

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1MHz, T<sub>A</sub> = 0 to 70°C)

PARA	METÈR	SYMBOL	CONDITIONS	TYP.	MAX.	UNIT
Input capacitance	A <sub>0</sub> - A <sub>8</sub>	CIN1			6	pF
input capacitance	RAS, CAS, OE, WE	CIN2			7	pF
Input/Output capacitance	I/O1 - I/O4	Ci/O		_	7	pF

# AC CHARACTERISTICS $^{1,2,3}$ (V<sub>CC</sub> = 5 V ± 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH6042	256-80 <b>A</b>	LH6042	256-10 <b>A</b>	UNIT	NOTE
FARAMEIER	STMBOL	MIN.	MAX.	MIN.	MAX.		
Refresh period	tREF	-	8	-	8	ms	
Random read or write cycle time	tac	160	-	-	-	ns	
Read/write cycle time	trwc	215	-	-	-	ns	
Fast page mode cycle time	tec	50	-	-	-	ns	
Fast page mode read/write cycle time	<b>L</b> PRMW	105	- 1	-	-	ns	
Access time from RAS	1RAC	-	80	-	100	ns	4, 5, 6
Access time from CAS	İCAC		20	-	25	ns	4,5
Access time from column address	taa	-	40	-	50	ns	4,6
Access time from CAS precharge	1CPA	-	45	-	50	ns	4
Output low impedance time from CAS	tcLz	0	-	0	-	ns	4
Output buffer turn-off delay	toff	0	20	0	20	ns	
Transition time	tτ	3	50	3	50	ns	3
RAS precharge time	tap	70	-	80	-	ns	
RAS pulse width	tras	80	10,000	100	10,000	ns	
RAS pulse width (Fast page mode cycle only)	1RASP	80	100,000	100	100,000	ns	
RAS hold time	tesh	20	-	25	-	ns	
CAS precharge time (Fast page mode cycle only)	tcp	10	-	10	-	ns	<u> </u>
CAS pulse width	tcas	20	10,000	25	10,000	ns	
CAS hold time	tcsH	80		100	-	ns	
RAS to CAS delay time	taco	22	60	25	75	ns	5
RAS to column address delay time	tRAD	17	40	20	50	ns	6
CAS to RAS precharge time	tcap	10	-	10		ns	<u> </u>
Row address set-up time	LASR	0	<u> </u>	0		ns	
Row address hold time	trah	12	_	15		ns	
Column address set-up time		0		0		ns	
Column address hold time	tasc tcah	15	<u> </u>	20		ns	
Column address hold time from RAS		60	<u> </u>	75	<u> </u>	ns	
Column address to RAS lead time	tan	40	<u> </u>	50		ns	
Read command set-up time	tRAL	0		0		ns	
Read command hold time	tacs	0		0			8
	Тясн	60		75		ns	• •
Write command hold time from RAS	twcR					ns	
Write command set-up time	twcs	0		0		ns	7
Write command hold time	Туксн	15		20	-	ns	
Write command pulse time	twp	15		20		ns	<u> </u>
Write command to RAS lead time	tRWL	20	-	25		ns	ļ
Write command to CAS lead time	tcwL	20	-	25		ns	
Data-in set-up time	tos	0		0		ns	
Data-in hold time	тон	15	-	20	-	ns	<u> </u>
Data-in hold time from RAS	tohr.	60		75	-	ns	l
CAS to WE delay	tcwp	50		60	-	ns	7
RAS to WE delay	tRWD	110	-	135		ns	7
Column address to WE delay time	tawd	70	-	85		ns	7
Read command hold time referenced to RAS	ÎRRH	10		10		ns	8
RAS to CAS set-up time (CAS before RAS)	tcsR	10	-	10	-	ns	l
RAS to CAS hold time (CAS before RAS)	tсня	30	-	30	-	ns	ļ
CAS active delay from RAS precharge	1RPC	10	-	10	-	ns	
CAS precharge time(Refresh counter test)	Срт	40	-	50	-	ns	
CAS precharge time	1CPN	10	-	15	-	ns	
RAS hold time referenced to OE	<sup>1</sup> пон	20	-	20	-	ns	
Access time from OE	ÎOEA	-	20	-	25	ns	
OE delay time	ÎOED	20	-	25	-	ns	
OE to data output buffer turn-off delay	toez	0	20	0	25	ns	
OE command hold time	tоен	20	-	25	_	ns	1

See next page for notes.

#### NOTES:

- An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles. (Examples: RAS only Refresh cycle) before proper device operation is achieved.
- 2. The AC characteristics assume at  $t_T = 5$  ns.
- V<sub>IH</sub> (MIN.) and V<sub>IL</sub> (MAX.) are reference levels for measuring of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 4. Measured with a load circuit equivalent to 2TTL + 100 pF.
- Operation within the t<sub>RCD</sub> (MAX.) limit insures that t<sub>RAC</sub> (MAX.) can be met. t<sub>RCD</sub> (MAX.) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (MAX.) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Operation within the t<sub>RAD</sub> (MAX.) limit insures that t<sub>RAC</sub> (MAX.) can be met. t<sub>RAD</sub> (MAX.) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (MAX.) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 7. twcs, tcwL, tawD, and tawD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (MIN.), the cycle in an early write cycle and the data out pin will remain open circuit (high-impedance) throughout the entire cycle; if tcwD ≥ tcwD (MIN.), tawD ≥ tawD (MIN.) and tawD ≥ tawD (min.), the cycle is read/write cycle and the data out will contain data read from data out (at access time) is indeterminate.
- 8. Either tRRH or tRCH must be satisfied for a read cycle.





Figure 3. Read Cycle








Figure 5. Write Cycle (OE Control)





Figure 6. Read/Write, Read-Modify-Write Cycle








Figure 8. High Speed Page Mode Write Cycle (Early Write)




Figure 9. High Speed Page Mode Write Cycle (OE Control)




Figure 10. High Speed Page Mode Read/Write Cycle





Figure 11. RAS Only Refresh Cycle








Figure 13. Hidden Refresh Read Cycle




Figure 14. Hidden Refresh Write Cycle





Figure 15. CAS Before RAS Refresh Counter Test Cycle

#### **ORDERING INFORMATION**



# LH64258

#### FEATURES

- 262,144 × 4 bit organization
- Access times: 100/120 ns (MAX.)
- Cycle times: 160/190 ns (MIN.)
- Cycle time in static column mode: 55/65 ns (MIN.)
- Power supply: +5 V ± 10%
- Power consumption (MAX.): Operating: 374/340 mW Standby: 11 mW
- TTL compatible I/O
- Early-write or OE control allows bus management of the data-out buffer
- RAS only refresh, Hidden refresh and CS before RAS refresh capability
- 512 refresh cycle (refresh period (MAX.) = 8 ms)
- Packages:

20-pin, 300-mil DIP 26-pin, 300-mil SOJ 20-pin, 400-mil ZIP

#### DESCRIPTION

The LH64258 is a 262,144 word  $\times$  4 bit dynamic RAM which provides a static column mode operation.

The LH64258 is fabricated using advanced CMOS process technology. With multiplexed address inputs and standard 20-pin DIP/ZIP or 26-pin SOJ packages, it is easy to comprise memory systems with high speed, low power consumption and large memory capacity. The LH64258 operates on a single +5 V power supply. The built-in high output substrate bias generator circuit eliminates sensitivity to undershoot on the input signals.

#### **PIN CONNECTIONS**






Figure 1. Pin Connections for DIP, SOJ, and ZIP Packages





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME
Ao - Aa	Address input
RAS	Row address strobe
CS	Chip Select
WE	Write enable

SIGNAL	PIN NAME				
ŌĒ	Output enable				
I/O1 - I/O4	Data input/output				
Vcc	Power supply (+5 V)				
Vss	Power supply (0 V)				

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	VT	-1.0 to +7.0	V	1
Output short-circuit current	ю	50	mA	
Power consumption	PD	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. Referenced to Vss

#### **RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	Vcc	4.5	5.0	5.5	- v	1
Supply vollage	VSS	0	0	0		
Input voltage	ViH	2.4		6.5	v	1
Input voltage	VIL	-1.0		0.8		1

NOTE:

1. Referenced to Vss

### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PAR	AMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Average supply current	LH64258-10		_	68(80)	m۵	1, 2, 3
in normal operation	LH64258-12			62(68)		1, 2, 3
Average supply current in standby mode		Icc2	-	2.0	mA	1
Average supply current	LH64258-10	Іссз		60	<b>m</b> A	1, 2
in the static column mode	LH64258-12			55		1, 2
Average supply current	LH64258-10	_		68(80)	mA	
in CS before RAS refresh cycle	LH64258-12	Icc4	-	62(68)		1, 2, 3
Average supply current	LH64258-10	Icc5		68(80)	mA mA mA	1, 2, 3
in RAS only refresh cycle	LH64258-12	1 1005	_	62(68)		1, 2, 3
Input leakage current	0 V ≤ V <sub>IN</sub> ≤ 6.5 V 0 V on all other pins	lL1	-10	10	μA	
Output leakage current	0 V ≤ VOUT ≤ 6.5 V Output in high-impedance state	ILO	-10	10	μA	
Output "High" voltage	lout = -5 mA	Voh	2.4		v	
Output "Low" voltage	l <sub>OUT</sub> = 4.2 mA	Vol		0.4	v	

NOTES:

1. The output pins are in high-impedance state.

2. Icc1, Icc3, Icc4 and Icc5 depend on the cycle time.

3. Cycle time: 190 ns (LH64258-10), 220 ns (LH64258-12).

Figures in parenthesis indicate current under minimum cycle time operation. Address transition is occurs when  $\overrightarrow{RAS} = V_{IH}$  and  $\overrightarrow{RAS} = V_{IL}$ .

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C, f = 1MHz)

PARAMET	ER	SYMBOL	MIN.	TYP.	MAX.	UNIT
	A1 - A7	CIN1			5	рF
Input capacitance	A0, A8	CIN2			8	pF
mper experience	OE, CS	CIN3			8	pF
	RAS,WE	CIN4			5	pF
Input/Output capacitance	I/O1 - I/O4	Cout1			10	pF

# AC ELECTRICAL CHARACTERISTICS <sup>1, 2, 3, 4</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

	0/11001	LH64	1258-10	LH64	1258-12		NOTE
PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
	(1)	READ CY	CLE				
Random read or write cycle time	tac	160		190		ns	
Access time from RAS	1RAC		100		120	ns	7
Access time from CS	tacs		25		30	ns	7
Access time from column address	taa		50		60	ns	7
Access time from OE	toea		25		30	ns	7
Row address set-up time	tasr	0		0		ns	
Row address hold time	1RAH	15		15		ns	
Column address delay time (RAS)	trad	20	50	20	60	ns	5
Column address lead time (RAS)	<b>t</b> RAL	50		60		ns	
Column address hold time (RAS)	tahr	15		15		ns	
RAS pulse width	tras	100	10,000	120	10,000	ns	
RAS precharge time	tap .	50		60		ns	
CS precharge time (RAS fall)	1CRP	0		0		ns	
CS delay time (RAS)	taco	25	75	35	90	ns	6
CS lead time (RAS)	tası	25		30		ns	
OE command RAS lead time	tROL	0		0		ns	
Output data disable time (CS)	toff		25		30	ns	
Output data disable time (OE)	toez	·	25		30	ns	
Output data hold time (address)	tаон	5		5		ns	
Output data hold time (CS)	tsoн	0		0		ns	
Output data hold time (OE)	tоон	0		0		ns	
Read command set-up time (CS)	tacs	0		0		ns	
Read command hold time (CS)	tясн	10		10		ns	8
Read command hold time (RAS fall)	<b>t</b> RRHN	110		130		ns	8
Read command hold time (RAS rise)	<b>t</b> RRHP	10		10		ns	8
Transition time (rise and fall)	tτ	3	35	3	35	ns	
Refresh time interval	<b>L</b> REF		8		8	ms	
(	2) STATIC COL	UMN MO	DE READ C	YCLE			
Static column mode cycle time	tsc	55		65		ns	
Column address hold time (RAS)	tan	100		120		ns	
	(3) WRITE O	YCLE (E	ARLY WRITE				
Column address set-up time (CS)	tasc	0		0		ns	
Column address hold time (CS)	tcah	20		20		ns	
Write command set-up time ( $\overline{CS}$ )	twcs	0		0		ns	9
Write command hold time (CS)	twcн	15		20		ns	
Data input set-up time	t <sub>DS</sub>	0		0		ns	
Data input hold time	tон	20		20		ns	
Write pulse width (CS)	twp	15		20		ns	
	(OE C	ONTROL	WRITE)				
CS set-up time (WE)	tcws	0		0		ns	9
CS hold time (WE)	tсwн	15		20		ns	
Write command lead time (RAS)	tRWL	30		40		ns	1
Write pulse width (WE)	twp	15		20		ns	
OE hold time (WE)	toeн	20		20		ns	10
Column address set-up time (WE)	tasw	0		0		ns	
Column address hold time (WE)	twan	20		20		ns	

See next page for notes.

PARAMETER	SYMBOL	LH64	1258-10	LH64	258-12	UNIT	NOTE
FANAMETER	STMDOL	MIN.	MAX.	MIN.	MAX.		NOIL
	(4) RE/	AD-WRITE	CYCLE				
Read-write cycle time	trwc	225		270		ns	
WE delay time (RAS)	t <sub>RWD</sub>	135		160		ns	
Column address delay time (WE)	tawd	85		100		ns	
WE delay time (CS)	tcwp	60		70		ns	
OE delay time	toed	25		30		ns	
(5)	STATIC COL	UMN MOD	DE WRITE C	YCLE			
WE inactive time	twi	10		15		ns	
CS inactive time	tci	10		15		ns	
CS set-up time (WE)	tows	15		20		ns	11
Write command delay time (RAS)	tRWD2	100		120		ns	
(6) CS-BEFOR	RE-RAS REFRE	ESH CYCL	E/HIDDEN	REFRESH	CYCLE		
CS set-up time (RAS)	tcsR	0		0		ns	
CS hold time (RAS)	1CHR	20		25		ns	
CS precharge time (RAS rise)	<b>TRPCP</b>	10		10		ns	
WE precharge time (RAS)	<b>I</b> WRP	0		0		ns	
CS precharge time (RAS fall)	<b>İRCPN</b>	100		120		ns	

#### NOTES:

- 1. For proper operation, at least 500  $\mu s$  of pause time after power-on followed by several initialization cycles (usually 8 ordinary refresh cycles) should be given.
- 2. AC characteristics assume  $t_T$  = 5 ns. (t\_T refers to the transition time between  $V_{IH}$  and  $V_{IL}.)$
- 3. Timing measurements are referenced to V<sub>IH</sub> (MIN.) and V<sub>IL</sub> (MAX.).
- 4. Icc when power on depends on  $\overline{\text{RAS}}$  input level. If  $\overline{\text{RAS}} = V_{IL}$  when power on, LSI goes into an active cycle and may have a large current Icc. It is recommended to rise  $\overline{\text{RAS}}$ with Vcc or fix at V<sub>IH</sub>, when power on.
- 5. tRAD (MAX.), is the maximum point for tRAD where tAA (MAX.) is ensured, and does not represent a limit of operation.

If  $t_{RAD} \geq t_{RAD}$  (MAX.), the access time comes under the control of taa.

- tRCD (MAX.) is the maximum point for tRCD where tACS (MAX.) is ensured, and does not represent a limit of operation. If tRCD ≥ tRCD (MAX.), the access time comes under the control of tACS.
- 7. 2TTL + 100 pF load
- 8. The operation is ensured when either tRCH or tRRH is satisfied.
- twcs, tcws are not restrictive operating parameters. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out buffers remain inactive throughout entire cycle.
- toEH is required to keep I/O pin floating. When OE goes "Low" with CS = "Low" and WE = "High", I/O pin is used to output data as written.
- 11. tcws is not restrictive operating parameter. When tcws ≤ tcws (MIN.), it may come into early write cycle.







Figure 3. Read Cycle












Figure 6. Read/Write Cycle






Figure 7. Static Column Mode Read Cycle








Figure 9. Static Column Mode Write Cycle (OE Control Write)




Figure 10. Static Column Mode Read/Write Cycle






Figure 11. Hidden Refresh Cycle










#### ORDERING INFORMATION



# LH64400

# PRELIMINARY .

CMOS 4M (1M × 4) Dynamic RAM

#### FEATURES


- 1,048,576 × 4 bit organization
- Access times: 80/100 ns (MAX.)
- Cycle times: 140/160 ns (MIN.)
- Cycle time in high speed page mode: 50/55 ns (MIN.)
- Power supply: +5 V ± 10%
- Power consumption (MAX.): Operating: 523/468 mW (MAX.) Standby: 5.5 mW (MAX.)
- TTL compatible I/O
- Early-write or OE control allows bus management of the data-out buffer
- <u>RAS</u> only refresh, Hidden refresh and <u>CAS</u>-before-<u>RAS</u> refresh capability
- 8-bit parallel test mode (contact SHARP for details)
- 1,024 refresh cycle (refresh period (MAX.) = 16 ms)
- Packages: 20-pin, 300-mil DIP 26-pin, 300-mil SOJ 20-pin, 400-mil ZIP 26-pin, 300-mil TSOP (normal/reverse bend pins)

#### DESCRIPTION


The LH64400 is a 1,048,576  $\times$  4 bit dynamic RAM which provides a high speed page mode operation.

The LH64400 is fabricated using advanced CMOS process technology. With multiplexed address inputs and standard 20-pin DIP/ZIP or 26-pin SOJ/TSOP packages, it is easy to comprise memory systems with high speed, low power consumption and large memory capacity. The LH64400 operates on a single +5 V power supply. The built-in high output substrate bias generator circuit eliminates sensitivity to undershoot on the input signals.

#### **PIN CONNECTIONS**









#### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> - A <sub>9</sub>	Address input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable

SIGNAL	PIN NAME	
ŌĒ	Output enable	
I/O1 - I/O4	Data input/output	
Vcc	Power supply (+5 V)	
Vss	Power supply (0 V)	

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	VT	-1.0 to +7.0	v	1
Output short circuit current	los	50	mA	
Power consumption	PD	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. Referenced to Vss

## RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	Vcc	4.5	5.0	5.5	V	1
Supply Voltage	Vss	0	0	0	v	
Input voltage	Viн	2.4		6.5	V	1
hiput voltage	VIL	-1.0		0.8	V	1

NOTE:

1. Referenced to Vss

#### DC CHARACTERISTICS (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5 V $\pm$ 10%)

PAF	AMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Average supply current	LH64400-80			95	mA	1, 2, 3
in normal operation	LH64400-10		_	85		1, 2, 3
Supply current in standby n	node	ICC2		1.0	mA	1
Average supply current	LH64400-80	Іссз		70	mA	1.2
in high speed page mode	LH64400-10	1003	_	60		1,2
Average supply current	LH64400-80		—	95		
in CAS before RAS refresh cycle	LH64400-10	ICC6		85	mA	1, 2, 3
Average supply current	LH64400-80	Icc7		95	mA	1, 2, 3
in RAS only refresh cycle	LH64400-10	1007	_	85		1, 2, 3
Input leakage current	0 V ≤ V <sub>IN</sub> ≤ 6.5 V 0 V on all other pins	ILI	-10	10	μΑ	
Output leakage current	$0 V \le V_{OUT} \le 6.5 V$ Output in high-impedance state	lo	-10	10	μA	
Output "High" voltage	lout = -5 mA	Vон	2.4		V	
Output "Low" voltage	lout = 4.2 mA	Vol	_	0.4	V	

#### NOTES:

1. The output pins are in high-impedance state.

2. Icc1, Icc3, Icc6 and Icc7 depend on the cycle time.

3. Address transition occurs when  $\overline{RAS} = V_{IH}$  and  $\overline{RAS} = V_{IL}$ 

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to 70°C, f = 1MHz)

PARAMETER		SYMBOL	MIN.	MAX.	UNIT
	A0 - A9	CIN1		5	pF
Input capacitance	RAS, CAS	CIN2		5	рF
	WE, OE	CIN3		5	pF
Input/output capacitance	I/O <sub>1</sub> - I/O <sub>4</sub>	COUT1		7	pF

# AC CHARACTERISTICS $^{1,2,3,4}$ (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	LH64	1400-80	LH64	4400-10	UNIT	NOTE
FARAMETER	STMDUL	MIN.	MAX.	MIN.	MAX.		
	(1) RE	AD CYCL	E			2	
Random read/write cycle time	tac	140		160		ns	
Access time from RAS	1RAC		80		100	ns	7
Access time from CAS	1CAC		25		30	ns	7
Access time from column address	taa		40		50	ns	7
Access time from OE	<b>t</b> OEA		20		25	ns	7
Row address setup time	LASR	0		0		ns	
Row address hold time	tRAH	10		15	17 17 Sana	ns	
Column address setup time	tasc	0		0		ns	
Column address delay time (RAS)	tRAD	15	40	20	50	ns	5
Column address lead time (RAS)	tRAL	40		50		ns	
Column address hold time (RAS)	tcan	15		20		ns	
RAS pulse width	tRAS	80	10,000	100	10,000	ns	
RAS precharge time	tap	50	10,000	50	10,000	ns	
CAS precharge time (RAS fall)		0		0			
	1CRP				70	ns	
CAS delay time (RAS)	tRCD	20	55	25	70	ns	6
CAS lead time (RAS)	tası	25		30		ns	
DE command RAS lead time	<b>TROL</b>	0		0		ns	
Output data disable time (CAS)	LOFF		20		25	ns	
Dutput data disable time (OE)	toez		20	l	25	ns	
CAS pulse width	tcas	25	10,000	30	10,000	ns	
CAS hold time	tсян	80		100		ns	
Dutput data hold time (CAS)	tsoн	0		0		ns	
Dutput data hold time (OE)	tоон	0		0		ns	
Read command setup time	tacs	0		0		ns	
Read command hold time (CAS)	tясн	10		10		ns	8
Read command hold time (RAS rise)	t <sub>RRH</sub>	10		10		ns	8
ransition time (rise and fall)	tr	3	50	3	50	ns	
Refresh time interval	<b>L</b> REF		16		16	ms	
	GH SPEED PA	GE MODE	READ CYC	1 F			
ligh speed page mode cycle time		50		55	i	T	
CAS precharge time	tec tce	10		10	······	ns	
CAS precharge access time (CAS rise)		45		50			7 10
and the second second second second second second second second second second second second second second second	1CACP		40.000		40.000	ns	7, 10
RAS pulse width	TRASP	80	10,000	100	10,000	ns	
ligh speed page mode read write cycle time	<b>L</b> PRWC	105		115		ns	11
	3) WRITE CYC	LE EARL	Y WRITE)				
Data input setup time	tos	0	1	0		ns	
Data input hold time	tон	15		15		ns	
Write command set-up time	twcs	0		0		ns	9
Vrite command hold time	twcн	10		15		ns	
		ONTROL)	l			•	•
CAS set-up time (WE)	· · · · · · · · · · · · · · · · · · ·			0			9
	tcws					ns	3
Vrite command lead time (RAS)	trwL	20		25		ns	
Write command lead time (CAS)	tcwL	20		25		ns	
Vrite pulse width (WE)	twp	15		15		ns	
DE hold time (WE)	toeн	20		20	L	ns	
	(4) READ-	WRITE C'	<b>CLE</b>				
Read-write cycle time	trwc	195		225		ns	11
WE delay time (RAS)	trwp	110		135		ns	11
Column address delay time (WE)	tawo	70		85		ns	11
VE delay time (CAS)	tcwp	55		65		ns	11
DE delay time	toED	20		25		ns	1
(5) CAS BEFORE	A					1	L
	r		TIJUEN KE	1		1	·
CAS set-up time (RAS)	tcsR	0		0		ns	
CAS hold time (RAS)	<b>t</b> CHR	20		20		ns	
AS/CAS precharge time (RAS rise)	LINPC	10		10		ns	
VE precharge time (RAS)	twrp	0		0		ns	
NE/RAS hold time	twrн	10		10		ns	
				10			

\* See next page for notes.

#### NOTES:

- 1. For proper operation, at least 200 µs of pause time after power-on followed by several initialization cycles (usually 8 ordinary refresh cycles) should be given.
- 2. AC characteristic assume t\_{T} = 5 ns. (t\_T refers to the transition time between V\_IH and VIL.)
- 3. Timing measurements are referenced to  $V_{IH}$  (MIN.) and  $V_{IL}$  (MAX.).
- 4. Icc when power on depends on RAS input level. If RAS =  $V_{IL}$  when power on, LSI goes into an active cycle and may have a large current Icc. It is recommended to rise RAS with Vcc or fix at V<sub>IH</sub> when power on.
- t<sub>RCD</sub> (MAX.), is the maximum point for t<sub>RAD</sub> where t<sub>AA</sub> (Max.) is ensured, and does not represent a limit of operation. If t<sub>RAD</sub> ≥ t<sub>RAD</sub> (MAX.), the access time comes under the control of t<sub>AA</sub>.
- t<sub>RCD</sub> (MAX.), is the maximum point for t<sub>RAD</sub> where t<sub>CAC</sub> (MAX.) is ensured, and does not represent a limit of operation. If t<sub>RCD</sub> ≥ t<sub>RCD</sub> (MAX.), the access time will come under the control of t<sub>CAC</sub>.
- 7. 2TTL + 100 pF load.
- 8. The operation is ensured when either tRCH or tRRH is satisfied.
- twcs is not a restrictive operating parameter. It comes into early write cycle with the WE = "Low" at the falling edge of CAS. Then, <u>I/O</u> pins remain inactive until the CAS = "High" irrespective of WE.
- 10. If tCACP  $\geq$  tCP + tCAC + tT, the access time depends upon tCACP.
- 11. tRWC, tRWD, tAWD, tCWD and tPRWC are not restrictive operating parameters.




Figure 3. Read Cycle




Figure 4. Write Cycle (Early Write)




Figure 5. Write Cycle (OE Control)





Figure 6. Read/Write Cycle








Figure 8. High Speed Page Mode Write Cycle







Figure 9. High Speed Page Mode Write Cycle



#### Figure 10. Hidden Refresh Cycle









# **ORDERING INFORMATION**

LH64400 Device Type	X Package	<u>- ##</u> Speed	
			80 80 10 100 Access Time (ns)
			Blank 20-pin, 300-mil DIP (DIP 20-P-300A) K 26-pin, 300-mil SOJ (SOJ26-P-300) Z 20-pin, 400-mil ZIP (ZIP 20-P-400) S 26-pin TSOP (TSOP26-P-300 type II) Normal bend SR 26-pin TSOP (TSOP26-P-300 type II) Reverse bend
			- CMOS 4M (1M x 4) Dynamic RAM
Example: LH6440	00K-80 (CMOS 4	M (1M x 4) D	ynamic RAM, 80 ns, 26-pin, 300-mil SOJ)

**GENERAL INFORMATION – 1** 

DYNAMIC RAMs – 2

PSEUDO STATIC RAMs – 3

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMS – 6

**FIFO MEMORIES – 7** 

**FIELD MEMORIES – 8** 

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING – 10

•

# LH5P832

# CMOS 256K (32K $\times$ 8) Pseudo-Static RAM

# FEATURES

- 32,768 × 8 bit organization
- Access time: 120 ns (MAX.)
- Cycle time: 190 ns (MIN.)
- Power consumption: Operating: 303 mW Standby: 16.5 mW
- TTL compatible I/O
- 256 refresh cycle/4 ms
- Auto refresh is executed by internal counter (controlled by OE/RFSH pin)
- Self refresh is executed by internal timer
- Single +5 V power supply
- Package: 28-pin, 600-mil DIP 28-pin, 300-mil SK-DIP 28-pin, 450-mil SOP

#### DESCRIPTION

The LH5P832 is a 256K bit Pseudo Static RAM organized as  $32,768 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

The LH5P832 uses convenient on-chip refresh circuitry with a DRAM memory cell for pseudo static operation. This simplifies external clock inputs, while providing the same simple, non-multiplexed pinout as industry standard SRAMs. Moreover, due to the functional similarities between PSRAMs and SRAMs, many  $32K \times 8$  SRAM sockets can be filled with the LH5P832 with little or no changes. The advantage is the cost savings realized with the lower cost PSRAM. The LH5P832 PSRAM has the ability to fill the gap between DRAM and SRAM by offering low cost, low standby power, and a simple interface.

Three methods of refresh control are provided for maximum versatility. A 'CE-Only' refresh cycle refreshes the addressed row of memory cells transparently. All 256 rows must be refreshed or accessed every four milliseconds. 'Auto Refresh' automatically cycles through a different row on every OE/RFSH clock pulse, accomplishing the row refreshes without the need to supply row addresses externally. 'Self Refresh' further simplifies the refresh requirements by eliminating the need for address inputs and clock pulses entirely. An automatic timer senses time periods when memory accesses have ceased, and provides full refresh of all rows of memory without any external assistance.

#### **PIN CONNECTIONS**






Figure 1. Pin Connections for DIP, SK-DIP, and SOP Packages





# **PIN DESCRIPTION**

SIGNAL	PIN NAME
R/W	Read/Write input
OE/RFSH	Output Enable/Refresh input
I/O1 - I/O8	Data inputs and outputs
A0 - A7	Row address inputs

SIGNAL	PIN NAME
A8 - A14	Column Address inputs
CE	Chip Enable input
Vcc	Power supply
GND	Ground

## **TRUTH TABLE**

CE	WE	OE/RFSH	MODE	I/O1 - I/O8	lcc	NOTE
L	L	X	Write	Data in	Operating (Icc)	1
L	н	L	Read	Data out	Operating (Icc)	
L	н	Н	CE-Only Refresh	High-Z	Operating (Icc)	
Н	X	L	Auto Refresh	High-Z	Operating	1, 2
Н	Х	L	Self Refresh	High-Z	Standby	1, 3

NOTES:

1. X = H or L 2.  $\overline{OE}$  Pulsewidth < 8 µs 3.  $\overline{OE}$  Pulsewidth ≥ 8 µs

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Applied voltage on any pin	VT	-1.0 to +7.0	V	1
Output short circuit current	lo	50	mA	
Power consumption	PD	600	mW	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. Referenced to GND

# **RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage	VIH	2.4		Vcc + 0.3	V
mput voltage	ViL	-1.0		+0.8	v

## CAPACITANCE (V<sub>CC</sub> = 5.0 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C, f = 1MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	
Input capacitance	A0 - A14, R/W	CIN1		8	рF
input capacitance	CE, OE/RFSH	CiN2		5	рF
Input/output capacitance	I/O1 - I/O8	COUT1		12	рF

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Operating current	Icc1	t <sub>RC</sub> = 190 ns		55	mA	1
Standby current	Icc2	$\overline{CE} = V_{IH}, \overline{OE}/\overline{RFSH} = V_{IH}$		3	mA	1
Self refresh average current	Іссз	$\overline{CE} = V_{IH}, \overline{OE}/\overline{RFSH} = V_{IL}$		3	mA	
Input leakage current	lu l	0 V ≤ V <sub>IN</sub> ≤ 6.5 V	-10	10	μΑ	
Output leakage current	llo	$0 V \le V_{OUT} \le V_{CC} + 0.3 V$	-10	10	μΑ	1
Output High voltage	Vон	lout = -1 mA	2.4		v	
Output Low voltage	VoL	lout = 4 mA		0.4	v	

#### NOTES:

1. The output pins are in high-impedance state.

#### AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.6 to 2.4 V
Input rise/fall time	5 ns
Timing reference level	1.5 V
Output load conditions	1TTL gate, C <sub>L</sub> = 100 pF (Includes scope and jig capacitance)

# **AC CHARACTERISTICS**

# READ AND WRITE CYCLES $^{1,2}$ (Vcc = 5.0 V $\pm$ 10%, TA = 0 to 70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Random read, write cycle time	tRC	190		ns	·
Read modify write cycle time	tRMW	280		ns	
CE pulse width	tCE	120	10,000	ns	
CE precharge time	tp	60		ns	
Address setup time	tas	0		ns	
Address hold time	tan	30		ns	
Read command hold time	tRCH	0		ns	
Read command setup time	tRCS	0		ns	
CE access time	<b>t</b> CEA	11.0	120	ns	
OE access time	<b>t</b> OEA		50	ns	
CE to output in Low-Z	tcLZ	10		ns	
OE to output in Low-Z	toLZ	0		ns	
Output enable from end of write	twLZ	0		ns	
Chip disable to output in High-Z	tcHZ	0	35	ns	2
Output disable to output in High-Z	tonz	0	35	ns	2
Write enable to output in High-Z	twnz	0	35	ns	2
OE setup time	tOES	10		ns	
OE hold time	<b>t</b> OEH	0		ns	
OE lead time	tOEL	10		ns	
Write command pulse width	twcp	85		ns	
Write command setup time	twcs	85		ns	
Write command hold time	twch	85		ns	1
Data setup time from write	tDSW	50		ns	
Data setup time from CE	tDSC	50		ns	
Data hold time from write	tDHW	0		ns	1
Data hold time from CE	tDHC	0		ns	
Transition time (rise and fall)	tr	3	35	ns	T
Refresh time interval	tREF		4	ms	

# **REFRESH CYCLE**

Auto refresh cycle time	tFC	190		ns	
Refresh delay time from CE	tRFD	60		ns	
Refresh pulse width (Auto refresh)	<b>t</b> FAP	80	8,000	ns	
Refresh precharge time (Auto refresh)	tFP	30		ns	
CE delay time from refresh active (Auto refresh)	<b>t</b> FCE	225		ns	
Refresh pulse width (Self refresh)	<b>t</b> FAS	8,000		ns	
CE delay time from refresh precharge (Self refresh)	tFRS	225		ns	

#### NOTES:

1. At least <u>1 ms of pause</u> time after power on should be given for proper device operation.  $\overline{CE}$  and  $\overline{OE}/\overline{RFSH}$  must be fixed at V<sub>IH</sub> for 1 ms from the V<sub>DD</sub> reached to the specified voltage level.

2. Active output to high-Z and high-Z to output active tests specified for a  $\pm$ 500 mV transition

from steady state levels into the test load.  $C_{LOAD} = 5 \text{ pF}.$ 




Figure 3. Read Cycle




Figure 4. Write Cycle






Figure 5. Read/Write Cycle




Figure 6. CE Only Refresh Cycle




Figure 7. Auto Refresh Cycle





Figure 8. Self Refresh Cycle

#### **ORDERING INFORMATION**



# LH5P8128

# CMOS 1M (128K $\times$ 8) Pseudo-Static RAM

#### FEATURES

- 131,072 × 8 bit organization
- Access times (MAX.): 60/80/100 ns
- Cycle times (MIN.): 100/130/160 ns
- Power consumption: Operating: 572/440/358 mW (MAX.) Standby: 275 μW (MAX.) in self-refresh mode
- TTL compatible I/O
- Available for auto-refresh and self-refresh modes
- 512 refresh cycles/8 ms
- Compatible with JEDEC standard 1M SRAM pinout
  - Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP 32-pin, 8 × 20 mm<sup>2</sup> TSOP (Type I) (normal and reverse bend pins)

#### DESCRIPTION

The LH5P8128 is a 1M bit Pseudo Static RAM organized as 131,072  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

A PSRAM uses on-chip refresh circuitry with a DRAM memory cell for pseudo static operation which eliminates external clock inputs, while having the same pinout as industry standard SRAMs. Moreover, due to the functional similarities between PSRAMs and SRAMs, existing  $128K \times 8$  SRAM sockets can be filled with the LH5P8128 with little or no changes. The advantage is the cost savings realized with the lower cost PSRAM.

The LH5P8128 PSRAM has the ability to fill the gap between DRAM and SRAM by offering low cost, low power standby and a simple interface.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP and SOP Packages





Figure 2. Pin Connections for TSOP Packages





# PIN DESCRIPTION

SIGNAL	PIN NAME
A0 - A16	Address input
R/W	Read/Write input
OE	Output Enable Input

SIGNAL	PIN NAME	
CE1, CE2	Chip Enable input	
RFSH	Refresh input	
I/O <sub>0</sub> - I/O <sub>7</sub>	Data input/output	

# ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Applied voltage on any pins	VT	-1.0 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	
Output short circuit current	lo	50	mA	
Power consumption	PD	600	mW	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# **RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
	GND	0	0	0	٧
Input voltage	VIH	2.4		Vcc + 0.3	٧
Input voitage	VIL	-1.0		0.8	V

# CAPACITANCE (TA = 0 to +70°C, f = 1MHz, V<sub>CC</sub> = 5.0 V $\pm$ 10%)

PARAMETER		SYMBOL	MIN.	MAX.	UNIT
Input capacitance	A0 - A16	CIN1		8	pF
	R/W, OE	C <sub>IN2</sub>		5	pF
	CE1, CE2	Сімз		5	pF
	RFSH	CIN4		5	pF
Input/output capacitance	1/O <sub>0</sub> - 1/O <sub>7</sub>	COUT1		10	pF

# DC CHARACTERISTICS (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5.0 V $\pm$ 10%)

PARAMETE	R	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
	LH5P8128-60				104		
Operating current	LH5P8128-80	ICC1	$t_{RC} = t_{RC} (MIN)$		80	mA	1, 2
	LH5P8128-10				65		
Standby current	TTL Input	Icc2			1	mA	1, 3
	CMOS Input	1002			0.05	1114	1, 4
Self-refresh average	TTL Input	Іссз			1	mA	1, 5
current	CMOS Input	1003			0.05		1,6
CPU internal cycle	LH5P8128-60				104	mA	
average current	LH5P8128-80	ICC4	$(R/W = \overline{OE} = V_{H})$		80		1, 2
	LH5P8128-10				65		
Input leakage current		lu	$0 V \le V_{IN} \le 6.5 V$ 0 V on all other test pins	-10	10	μA	
I/O leakage current		ILO	0 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> + 0.3 V Output in high- impedance state	-10	10	μ <b>A</b>	
Output HIGH voltage		Voh	lout = 1 mA	2.4		v	
Output LOW voltage		Vol	lout = 4 mA		0.4	V	

NOTES:

1. The output pins are in high-impedance state

2. Icc1 and Icc4 depend on the cycle time

3.  $\overline{CE}_1 = V_{IH}, \overline{RFSH} = V_{IH}$ 

4.  $\overline{CE}_1 = V_{CC} - 0.2 \text{ V}, \overline{RFSH} = V_{CC} - 0.2 \text{ V}$ 

5.  $\overline{CE}_1 = V_{IH}, \overline{RFSH} = V_{IL}$ 

6.  $\overline{CE}_1 = V_{CC} - 0.2 \text{ V}, \overline{RFSH} = 0.2 \text{ V}$ 

# AC ELECTRICAL CHARACTERISTICS <sup>1,2,3</sup> (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5.0 V $\pm$ 10%)


PARAMETER	SYMBOL	LH5P8	3128-60	LH5P	8128-80	LH5P	8128-10	UNIT	NOTE
PARAMETER	STMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		NOTE
Random read, write cycle time	tRC	100		130		160		ns	
Read modify write cycle time	tRMW	155		195		235		ns	
CE pulse width	tCE	60	10,000	80	10,000	100	10,000	ns	
CE precharge time	tp	30		40		50		ns	
Address setup time	tas	0		0		0		ns	4
Address hold time	tan	15		20		25		ns	4
Read command setup time	tRCS	0		0		0		ns	
Read command hold time	tRCH	0		0		0		ns	
CE access time	<b>t</b> CEA		60		80		100	ns	5
OE access time	<b>t</b> OEA		25		30		35	ns	5
CE to output in Low-Z	tcLZ	20		. 20		20		ns	
OE to output in Low-Z	tolz	0		0		0		ns	
Output enable from end of write	twLZ	0		0		0		ns	
Chip disable to output in High-Z	tcHZ		20		25		30	ns	
Output disable to output in High-Z	tonz		20		25		30	ns	
Write enable to output in High-Z	twnz		20		25		30	ns	
OE setup time	tOES	0		0		0		ns	
OE hold time	<b>tOEH</b>	10		10		10		ns	
Write command pulse width	twp	30		30		30		ns	
Write command setup time	twcs	30		30		30		ns	
Write command hold time	twcн	40		50		60		ns	
Data setup time from write	tosw	25		30		35		ns	6
Data setup time from CE	tDSC	25		30		35		ns	6
Data hold time from write	t DHW	0		0	· · ·	0		ns	6
Data hold time from CE	t DHC	0		0		0		ns	6
Transition time (rise and fall)	tτ	3	35	3	35	3	35	ns	
Refresh time interval	tREF		8		8		8	ms	
Refresh command hold time	TRHC	15		15		15		ns	
Auto refresh cycle time	tFC	100		130		160		ns	
Refresh delay time from CE	tRFD	30		40		50		ns	
Refresh pulse width (Auto refresh)	tFAP	30	8,000	30	8,000	30	8,000	ns	
Refresh precharge time (Auto refresh)	tFP	30		30		30		ns	
Refresh pulse width (Self refresh)	<b>t</b> FAS	8,000		8,000		8,000		ns	
CE delay time from refresh precharge (Self refresh)	tFRS	140		160		190		ns	

#### NOTES:

1. In order to initialize the circuit,  $\overline{CE}_1$  should be kept at  $V_{IH}$  or  $CE_2$  should be kept at  $V_{IL}$  for 100  $\mu$ s after power-up.

2. AC characteristics are measured at  $t_T = 5$  ns.

- AC characteristics are measured at the following condition (see figure at right).
- Address is latched at the negative edge of CE<sub>1</sub> or at the positive edge of CE<sub>2</sub>.
- 5. Measured with a load equivalent to 2TTL + 100 pF.
- Data is latched at the positive edge of W/R or at the positive edge of CE<sub>1</sub> or at the negative edge of CE<sub>2</sub>.








Figure 4. Read Cycle











Figure 6. Write Cycle 2 (OE Clock)












Figure 9. CE Only Refresh




Figure 10. Auto Refresh Cycle





Figure 11. Self Refresh Cycle

#### **ORDERING INFORMATION**



**GENERAL INFORMATION – 1** 

**DYNAMIC RAMs – 2** 

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMS – 6

FIFO MEMORIES – 7

FIELD MEMORIES – 8

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

# LH5116

# FEATURES

- 2,048 × 8 bit organization
- Access time: 100 ns (MAX.)
- Power consumption: Operating: 220 mW (MAX.) Standby: 5.5 μW (MAX.)
- Single +5 V power supply
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Wide temperature range available LH5116H: -40 to +85°C
- Packages: 24-pin, 600-mil DIP 24-pin, 300-mil SK-DIP 24-pin, 450-mil, SOP
- Compatible with 16K EPROM and mask ROM pinout

#### DESCRIPTION

The LH5116 is a static RAM organized as  $2,048 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology. It features high speed access in read mode using output enable (toE).

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP, SK-DIP, and SOP Packages




Figure 2. LH5116 Block Diagram

## **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A10	Address input
CE	Chip Enable input
OE	Output Enable input
WE	Write Enable input

SIGNAL	PIN NAME	
I/O1 - I/O8	Data input/output	
Vcc	Power supply	
GND	Ground	

#### **TRUTH TABLE**

CE	ŌĒ	WE	MODE	I/O1 - I/O8	SUPPLY CURRENT	NOTE
L	X	L	Write	DIN	Operating (Icc)	1
L	L	Н	Read	Dout	Operating (Icc)	
н	X	Х	Deselect	High-Z	Standby (I <sub>SB</sub> )	1
L	Н	Х	Outputs disable	High-Z	Operating (Icc)	1

NOTE:

1. X = H or L

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	VIN	-0.3 to V <sub>CC</sub> + 0.3	V	1
Operating temperature	Topr	Toor 0 to +70		2
Operating temperature	горг	-40 to +85	°C	3
Storage temperature	Tstg	-55 to +150	°C	

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

2. Applied to the LH5116/D/NA

3. Applied to the LH5116H/HD/HN

# **RECOMMENDED OPERATING CONDITIONS**<sup>1</sup>

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage	VIH	2.2		Vcc + 0.3	V
mpor vonage	VIL	-0.3		0.8	V

NOTE:

1.  $T_A = 0$  to 70°C (LH5116/D/NA),  $T_A = -40$  to +85°C (LH5116H/HD/HN)

# DC CHARACTERISTICS <sup>1</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Output "LOW" voltage	Vol	l <sub>OL</sub> = 2.1 mA			0.4	V	
Output "HIGH" voltage	Voн	I <sub>OH</sub> = -1.0 mA	2.4			V	
Input leakage current	u	VIN = 0 V to VCC			1.0	μΑ	
Output leakage current	1.0	$\overline{CE} = V_{IH}, V_{I/O} = 0 V \text{ to } V_{CC}$			1.0	μΑ	
Operating current	Icc1	Outputs open ( $\overline{OE} = V_{CC}$ )		25	30	mA	2
Operating current	Icc2	Outputs open (OE = VIH)		30	40	۷ ۷ Αμ Αμ	3
Standby current	ISB	$\overline{CE} \ge V_{CC} - 0.2 V$			1.0		
Standby Content	138	All other input pins = 0 V to $V_{CC}$			0.2	<b>איי</b> ך	4

NOTES:

1. T<sub>A</sub> = 0 to 70°C (LH5116/D/NA), T<sub>A</sub> = -40 to +85°C (LH5116H/HD/HN)

2.  $\overline{CE} = 0$  V; all other input pins = 0 V to V<sub>CC</sub>

3.  $\overline{CE} = V_{IL}$ ; all other input pins =  $V_{IL}$  to  $V_{IH}$ 

4. TA = 25°C

# AC CHARACTERISTICS<sup>1</sup>

#### (1) READ CYCLE (V<sub>CC</sub> = $5 V \pm 10\%$ )

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	100			ns	
Address access time	taa			100	ns	
Chip enable access time	<b>t</b> ACE			100	ns	
CE Low to output in Low-Z	tcLZ	10			ns	1
Output enable access time	toe			40	ns	
Output enable Low to output in Low-Z	tolz	10			ns	1
Chip disable to output in High-Z	tCHZ	0		40	ns	1
Output disable to output in High-Z	tonz	0		40	ns	1
Output hold time	tон	10			ns	

NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load. C<sub>LOAD</sub> = 5 pF.

# (2) WRITE CYCLE <sup>1</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Write cycle time	twc	100			ns	
Chip enable to end of write	tcw	80			ns	
Address valid time	taw	80			ns	
Address setup time	tas	0			ns	
Write pulse width	twp	60			ns	
Write recovery time	twn	10			ns	
Output active from end of write	tow	10			ns	2
WE Low to output in High-Z	twnz			30	ns	2
Data valid to end of write	tow	30			ns	
Data hold time	tDH	10			ns	
Output enable to output in High-Z	tонz			40	ns	2
Output active from end of write	tow	10			ns	2

NOTE:

1.  $T_A = 0$  to +70°C (LH5116/D/NA),  $T_A = -40$  to +85°C (LH5116H/HD/HN)

2. Active output to high-impedance and high-impedance to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

## **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.8 V to 2.2 V
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load condition	1TTL + 100 pF

# DATA RETENTION CHARACTERISTICS<sup>1</sup>

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	CE ≥ V <sub>CCRC</sub> - 0.2V	2.0			V	
Data retention current ICCDR	loopp	$\overline{CE} \ge V_{CCDR} - 0.2V$ ,			1.0	μΑ	
	ICCDH	$V_{CCDR} = 3.0 V$			0.2		2
Chip disable to data retention	tCDR		0			ns	
Recovery time	tR		tRC			ns	3

NOTES:

1.  $T_A = 0$  to +70°C (LH5116/D/NA),  $T_A = -40$  to +85°C (LH5116H/HD/HN)

2. TA = 25°C

3. t<sub>RC</sub> = Read cycle time

# CAPACITANCE <sup>1</sup> (f = 1MHz, $T_A = 25^{\circ}C$ )

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			7	pF
Input/output capacitance	Ci/O	V <sub>I/O</sub> = 0 V			10	рF

NOTE:

1. This parameter is sampled and not production tested.




Figure 3. Low Voltage Data Retention





Figure 4. Read Cycle








Figure 6. Write Cycle 2 (Note 1)






Figure 7. Electrical Characteristic Curves ( $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified)

# ORDERING INFORMATION (T<sub>A</sub> = 0°C to 70°C)



### ORDERING INFORMATION ( $T_A = -40^{\circ}C$ to $+85^{\circ}C$ )



# LH5116S

# FEATURES

- 2,048 × 8 bit organization
- Access time: 1000 ns (MAX.)
- Low power consumption: Operating: 33 mW (MAX.) Standby: 3.3 μW (MAX.)
- Fully static operation
- Three-state outputs
- Single +3 V power supply
- Package: 24-pin, 450-mil SOP

#### DESCRIPTION

The LH5116S is a static RAM organized as  $2,048 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology. It operates at a low supply voltage of  $3 V \pm 10\%$ .

# **PIN CONNECTIONS**

24-PIN SOP			TOP VIEW
	A7 1 1	24 🗆 V <sub>CC</sub>	
	A₀ <b>□</b> 2	23 🗖 🗛	
	A₅□ 3	22 🗖 Ag	
	∧₄⊑ 4	21 🗆 WE	
	A₃□ 5	20 🗆 OE	
	A₂□ 6	19 🗖 A <sub>10</sub>	
	A1 7		
	Ao 🗖 8	17 🗖 I/O <sub>8</sub>	
	I/O₁□ 9	16 🛛 1/07	
	I/O₂[[10	15 🛛 I/O <sub>6</sub>	
	I/O₃ 🗖 11	14 <b>□</b> I/O₅	
		13  ⊐1/0₄	
	$\sim$		5440 0014
L			5116SN-1

Figure 1. Pin Connections for SOP Package




Figure 2. LH5116S Block Diagram

# **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A10	Address input
CE	Chip Enable input
OE	Output Enable input
WE	Write Enable input

SIGNAL	PIN NAME	
1/O1 - 1/O8	Data input/output	
Vcc	Power supply	
GND	Ground	7

## **TRUTH TABLE**

CE	ŌĒ	WE	MODE	I/O1 - I/O8	SUPPLY CURRENT	NOTE
L	X	L	Write	DIN	Operating (Icc)	1
L	L	Н	Read	Dout	Operating (Icc)	
Н	X	Х	Deselected	High-Z	Standby (ISB)	1
L	Н	х	Output disable	High-Z	Operating (Icc)	1

NOTE:

1. X = H or L

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	VIN	-0.3 to V <sub>CC</sub> +0.3	V	1
Operating temperature	Topr	0 to +50	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## RECOMMENDED OPERATING CONDITIONS (TA = 0 to +50°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	2.7	3.0	3.3	V
Input voltage	Viн	2.2		Vcc + 0.3	V
	VIL	-0.3		0.8	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 3 V $\pm$ 10%, T<sub>A</sub> = 0 to +50°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Output "LOW" voltage	Vol	l <sub>OL</sub> = 2.1 mA			0.5	V	
Output "HIGH" voltage	Voн	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> - 0.5			V	
Input leakage current	u	$V_{IN} = 0 V to V_{CC}$			1.0	μA	
Output leakage current	<b>I</b> LO	$\overline{CE} = V_{IH}, V_{I/O} = 0 V \text{ to } V_{CC}$			1.0	μA	
Operating current	Icc1	Outputs open ( $\overline{OE} = V_{CC}$ )		8	10	mA	1
Operating current	Icc2	Outputs open ( $\overline{OE} = V_{IH}$ )		8	10	mA	2
Standby current	ICCL	$\overline{CE} \ge V_{CC} - 0.2 V$ All other input pins = 0 V to V <sub>CC</sub>			1.0	μA	

NOTES:

1.  $\overline{CE} = 0$  V; all other input pins = 0 V to Vcc

2.  $\overline{CE} = V_{IL}$ ; all other input pins = V<sub>IL</sub> to V<sub>IH</sub>

# AC CHARACTERISTICS (V<sub>CC</sub> = $3 V \pm 10\%$ , T<sub>A</sub> = $0 \text{ to } +50^{\circ}\text{C}$ )

# (1) READ CYCLE

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	1000			ns	
Address access time	taa			1000	ns	
Chip enable access time	<b>t</b> ACE			1000	ns	
CE Low to output in Low-Z	tcLZ	10			ns	1
Output enable access time	tOE			100	ns	
Output enable Low to output in Low-Z	toLZ	10			ns	1
Chip disable to output in High-Z	tcHz	0		40	ns	. 1
Output enable to output in High-Z	tonz	0		40	ns	1
Output hold time	tон	10			ns	

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

## (2) WRITE CYCLE (Vcc = $3 V \pm 10\%$ , TA = 0 to +50°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Write cycle time	twc	1000			ns	
Chip enable to end of write	tcw	100			ns	
Address valid time	taw	100			ns	
Address setup time	tas	0			ns	
Write pulse width	twp	100			ns	
Write recovery time	twn	20			ns	
WE Low to output in High-Z	twnz			30	ns	1
Data valid to end of write	tow	50			ns	
Data hold time	tDH	20			ns	
Output active from end of write	tow	10			ns	1
Output enable to output in High-Z	tonz			40	ns	1

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

#### **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0 to Vcc
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load conditions	1TTL + 100 pF

# DATA RETENTION CHARACTERISTICS ( $T_A = 0$ to +50°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	$\overline{CE} \ge V_{CCDR} - 0.2 V$	2.0			v	
Data retention current	ICCDR	$\overline{CE} \ge V_{CCDR} - 0.2 \text{ V}, \\ V_{CCDR} = 2.0 \text{ V}$			1.0	μA	
					0.2	μη	1
Chip disable to data retention	tCDR		0			ns	
Recovery time	tR		tRC			ns	2

NOTES:

1. T<sub>A</sub> = 25°C

2. t<sub>RC</sub> = Read cycle time

# CAPACITANCE <sup>1</sup> (T<sub>A</sub> = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			7	рF
Input/output capacitance	CI/O	Vi/O = 0 V			10	pF

NOTE:

1. This parameter is sampled and not production tested.




Figure 3. Low Voltage Data Retention




Figure 4. Read Cycle




Figure 5. Write Cycle 1





Figure 6. Write Cycle 2

## **ORDERING INFORMATION**



# LH5117

## FEATURES

- 2,048 × 8 bit organization
- Access time: 100 ns (MAX.)
- Power consumption: Operating: 220 mW (MAX.) Standby: 5.5 μW (MAX.)
- Single +5 V power supply
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Wide temperature range available LH5117H: -40 to +85°C
- Packages:

24-pin, 600-mil DIP 24-pin, 300-mil SK-DIP 24-pin, 450-mil SOP

#### DESCRIPTION

The LH5117 is a static RAM organized as  $2,048 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

The chip select input provides high speed access in read mode.

## **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP, SK-DIP, and SOP Packages




Figure 2. LH5117 Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> - A <sub>10</sub>	Address input
CE	Chip Enable input
CS	Chip Select input
WE	Write Enable input

SIGNAL	PIN NAME
I/O1 - I/O8	Data Input/Output
Vcc	Power supply
GND	Ground

## TRUTH TABLE

CE	CS	WE	MODE	I/O1 - I/O8	SUPPLY CURRENT	NOTE
L	L	L	Write	DIN	Operating (Icc)	
L	L	н	Read	Dout	Operating (Icc)	
L	н	X	Deselect	High-Z	Operating (Icc)	1
Н	X	X	Deselect	High-Z	Standby (ISB)	1

NOTE:

1. X = H or L

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	Vin	-0.3 to Vcc + 0.3	V	1
Operating temperature	Topr	0 to +70	°C	2
	Topr	-40 to +85	U	3
Storage temperature	Tstg	-55 to +150	°C	

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

2. Applied to the LH5117/D/N

3. Applied to the LH5117H/HD/HN

# **RECOMMENDED OPERATING CONDITIONS**<sup>1</sup>

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage	VIH	2.2		Vcc + 0.3	v
	VIL	-0.3		0.8	٧

NOTE:

1.  $T_A = 0$  to 70°C (LH5117/D/NA),  $T_A = -40$  to +85°C (LH5117H/HD/HN)

# DC CHARACTERISTICS <sup>1</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Output "LOW" voltage	Vol	l <sub>OL</sub> = 2.1 mA			0.4	V	
Output "HIGH" voltage	Voн	lон = -1.0 mA	2.4			V	
Input leakage current	u	VIN = 0 V to V <sub>CC</sub>			1.0	μΑ	
Output leakage current	110	$\overline{CE} = V_{IH}, \overline{CS} = V_{IH},$ $V_{I/O} = 0 V \text{ to } V_{CC}$			1.0	μΑ	
Operating current	ICC1			25	30	mA	2
Operating current	ICC2			30	40	mA	3
		$\underline{\overline{CE}} \ge V_{CC} - 0.2 \text{ V},$			1.0		
Standby current	ISB	$\label{eq:cs} \begin{array}{c} \overline{\text{CS}} \geq V_{CC} - 0.2 \text{ V or} \\ \overline{\text{CS}} \leq 0.2 \text{ V} \\ \\ \text{All other input pins} = 0 \text{ V to } V_{CC} \end{array}$			0.2	μΑ	4

#### NOTES:

1. T<sub>A</sub> = 0 to 70°C (LH5117/D/N), T<sub>A</sub> = -40 to +85°C (LH5117H/HD/HN)

2.  $\overline{CE} = 0$  V; all other input pins = 0 V to V<sub>CC</sub>, outputs open

3.  $\overline{CE} = V_{IL}$ ; all other input pins = V<sub>IL</sub> to V<sub>IH</sub>, outputs open

4. T<sub>A</sub> = 25°C

# AC CHARACTERISTICS <sup>1</sup>

# (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	100			ns	
Address access time	taa			100	ns	
Chip enable access time	<b>t</b> ACE			100	ns	
Chip enable Low to output in Low-Z	tcLZ	10			ns	2
Chip select access time	tacs			40	ns	
Chip select Low to output in Low-Z	tslz	10			ns	2
Chip enable to output in High-Z	tcHZ	0		40	ns	2
Chip select to output in High-Z	tsHZ	0		40	ns	2
Output hold time	toн	10			ns	

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Write cycle time	twc	100			ns	
Chip enable to end of write	tcw	80			ns	
Address valid time	taw	80			ns	
Address setup time	tas	0			ns	
Write pulse width	twp	60			ns	
Write recovery time	twn	10			ns	
Write enable Low to output in High-Z	twnz			30	ns	2
Data valid to end of write	tow	30			ns	
Data hold time	tDH	10			ns	
Output active from end of write	tow	10			ns	2

NOTE:

1.  $T_A = 0$  to +70°C (LH5117/D/N),  $T_A = -40$  to +85°C (LH5117H/HD/HN)

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

# **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.8 V to 2.2 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	1TTL + 100 pF

# DATA RETENTION CHARACTERISTICS<sup>1</sup>

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	$\overline{CE} \ge V_{CCRC} - 0.2V$	2.0			v	
Data retention current Iccc		$\overline{CE} \ge V_{CCDR} - 0.2,$			1.0		
	ICCDR	$CDR \qquad \overline{CS} \ge V_{CCDR} - 0.2 \text{ or} \\ \overline{CS} \le 0.2 \text{ V}, \text{ V}_{CCDR} = 3.0 \text{ V}$			0.2	<b>μΑ</b>	2
Chip disable to data retention	tCDR		0			ns	
Recovery time	tR		tRC			ns	3

#### NOTES:

1.  $T_A = 0$  to +70°C (LH5117/D/N),  $T_A = -40$  to +85°C (LH5117H/HD/HN)

2. T<sub>A</sub> = 25°C

3. tRc = Read cycle time

# CAPACITANCE <sup>1</sup> (f = 1MHz, T<sub>A</sub> = $25^{\circ}$ C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			7	pF
Input/output capacitance	Ci/O	V <sub>I/O</sub> = 0 V			10	pF

NOTE:

1. This parameter is sampled and not production tested.





Figure 3. Read Cycle








Figure 5. Electrical Characteristic Curves ( $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$  Unless Otherwise Specified)






Figure 6. Low Voltage Data Retention

#### ORDERING INFORMATION ( $T_A = 0$ to +70°C)



#### ORDERING INFORMATION ( $T_A = -40$ to $+85^{\circ}C$ )



# LH5118

## FEATURES

- 2,048 × 8 bit organization
- Access time: 100 ns (MAX.)
- Power consumption: Operating: 220 mW (MAX.) Standby: 5.5 μW (MAX.)
- Single +5 V power supply
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Wide temperature range available LH5118H: -40 to + 85°C
- Packages: 24-pin, 600-mil DIP 24-pin, 300-mil SK-DIP 24-pin, 450-mil SOP

#### DESCRIPTION

The LH5118 is a static RAM organized as  $2,048 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

The LH5118 accepts two chip-enables. These allow data to be held with battery back-up for memory expansion (used in systems with multiple memory devices).

Low power mode (ISB) is available with  $\overline{CE}_1$  and  $\overline{CE}_2$  deactivated.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP, SK-DIP, and SOP Packages




Figure 2. LH5118 Block Diagram

## PIN DESCRIPTION

SIGNAL	PIN NAME
A0 - A10	Address input
CE <sub>2</sub>	Chip Enable input no. 2
CE <sub>1</sub>	Chip Enable input no. 1
WE	Write Enable input

SIGNAL	PIN NAME		
I/O1 - I/O8	Data Input/Output		
Vcc	Power supply	_	
GND	Ground		

#### **TRUTH TABLE**

CE <sub>1</sub>	CE <sub>2</sub>	WE	MODE	I/O1 - I/O8	SUPPLY CURRENT	NOTE
Х	н	Х	Deselect	High-Z	Standby (I <sub>SB</sub> )	1
Н	X	Х	Deselect	High-Z	Standby (I <sub>SB</sub> )	1
L	L	L	Write	DIN	Operating (Icc)	
L	L	Н	Read	Dout	Operating (Icc)	

NOTE:

 $1. \quad X = H \text{ or } L$ 

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	VIN	-0.3 to V <sub>CC</sub> + 0.3	v	1
Operating temperature	Topr	0 to +70	°C	2
Operating temperature	торі	-40 to +85	Ŭ	3
Storage temperature	Tstg	-55 to +150	°C	

#### NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

2. Applied to the LH5118/D/N

3. Applied to the LH5118H/HD/HN

# **RECOMMENDED OPERATING CONDITIONS**<sup>1</sup>

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage	Viн	2.2		Vcc + 0.3	v
mpor voltage	VIL	-0.3		0.8	V

NOTE:

1.  $T_A = 0$  to +70°C (LH5118/D/NA),  $T_A = -40$  to +85°C (LH5118H/HD/HN)

# DC CHARACTERISTICS <sup>1</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Output "LOW" voltage	Vol	I <sub>OL</sub> = 2.1 mA			0.4	V	
Output "HIGH" voltage	Voн	I <sub>OH</sub> = -1.0 mA	2.4			V	
Input leakage current		VIN = 0 V to VCC			1.0	μΑ	
Output leakage current	110	$\overline{CE}_2 = V_{IH} \text{ or } \overline{CE}_1 = V_{IH}, V_{I/O}$ $= 0 \text{ V to } V_{CC}$			1.0	μA	
Operating current	Icc1	Outputs open (WE = V <sub>CC</sub> )		25	30	mA	2
Operating corrent	Icc2	Outputs open (WE = VIH)		30	40	mA	3
		(1) $\overline{CE}_2 \ge V_{CC} - 0.2 \text{ V}$ , and ( $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}$ or $\overline{CE}_1 \le 0.2 \text{ V}$ ) or			1.0	μA	
Standby current	ISB	(2) $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}$ , and ( $\overline{CE}_2 \ge V_{CC} - 0.2 \text{ V}$ or $\overline{CE}_2 \le 0.2 \text{ V}$ ) All other inputs = 0 V to V <sub>CC</sub>			0.2	μА	4

NOTES:

1. T<sub>A</sub> = 0 to +70°C (LH5118/D/N), T<sub>A</sub> = -40 to +85°C (LH5118H/HD/HN)

2.  $\overline{CE}_2 = \overline{CE}_1 = 0$  V; all other input pins = 0 V to V<sub>CC</sub>

3.  $\overline{CE}_2 = \overline{CE}_1 = V_{IL}$ ; all other input pins =  $V_{IL}$  to  $V_{IH}$ 

 $4. \quad T_A=25^\circ C$ 

# AC CHARACTERISTICS<sup>1</sup>

# (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	100			ns	
Address access time	taa			100	ns	
CE <sub>1</sub> access time	tACE1			100	ns	
CE <sub>2</sub> access time	tACE2			100	ns	
CE <sub>1</sub> Low to output in Low-Z	tCLZ1	10			ns	2
CE <sub>2</sub> Low to output in Low-Z	tCLZ2	10			ns	2
CE <sub>1</sub> to output in High-Z	tCHZ1	0		40	ns	2
CE <sub>2</sub> to output in High-Z	tCHZ2	0		40	ns	2
Data hold time	tон	10			ns	

# (2) WRITE CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Write cycle time	twc	100			ns	
Chip enable to end of write	tcw	80			ns	
Address valid time	taw	80			ns	
Address setup time	tas	0			ns	
Write pulse width	twp	60			ns	
Write recovery time	twn	10			ns	
WE Low to output in High-Z	twnz			30	ns	2
Data valid to end of write	tDW	30			ns	
Data hold time	tDH	10			ns	
Output active from end of write	tow	10			ns	2

NOTE:

1. T<sub>A</sub> = 0 to +70°C (LH5118/D/N), T<sub>A</sub> = -40 to +85°C (LH5118H/HD/HN)

2. Active output to high-impedance and high-impedance to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

# AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.8 V to 2.2 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output load condition	1TTL + 100 pF

# DATA RETENTION CHARACTERISTICS<sup>1</sup>

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	$\frac{\overline{CE}_1 \ge V_{CCDR} - 0.2V \text{ or}}{\overline{CE}_2 \ge V_{CCDR} - 0.2 \text{ V}}$	2.0			v	
Data retention current	_	$      \overline{CE_1} \ge V_{CCDR} - 0.2V, and  (\overline{CE_2} \ge V_{CCDR} - 0.2 V or  \overline{CE_2} \le 0.2 V) or $			1.0	_	
	ICCDR	CE <sub>2</sub> ≥ V <sub>CCDR</sub> - 0.2V, and (CE <sub>1</sub> ≥ V <sub>CCDR</sub> - 0.2 V or CE <sub>1</sub> ≤ 0.2 V) V <sub>CCDR</sub> = 3.0 V			0.2	μA	2
Chip disable to data retention	tCDR		0			ns	
Recovery time	tR		tRC			ns	3

NOTES:

1.  $T_A = 0$  to +70°C (LH5118/D/N),  $T_A = -40$  to +85°C (LH5118H/HD/HN)

2. TA = 25°C

3. t<sub>RC</sub> = Read cycle time

# CAPACITANCE <sup>1</sup> (f = 1MHz, $T_A = 25^{\circ}C$ )

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			7	pF
Input/output capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V			10	рF

NOTE:

1. This parameter is sampled and not production tested.




Figure 3. Low Voltage Data Retention




Figure 4. Read Cycle




Figure 5. Write Cycle (Note 1)






Figure 6. Electrical Characteristic Curves (Vcc = 5 V,  $T_A = 25^{\circ}C$  Unless Otherwise Specified)

## ORDERING INFORMATION (T<sub>A</sub> = 0 to +70°C)



#### **ORDERING INFORMATION** ( $T_A = -40$ to $+85^{\circ}C$ )



# LH5168

## FEATURES


- 8,192 × 8 bit organization
- High speed access time: 100 ns (MAX.)
- Low power consumption: Operating: 248 mW (MAX.) LH5168/D/N 275 mW (MAX.) LH5168H/HD/HN Standby: 5.5 μW (MAX.) LH5168/D/N 16.5 μW (MAX.) LH5168H/HD/HN
- Fully static operation
- Three-state outputs
- Single +5 V power supply
- TTL compatible I/O
- Pin compatible to 64K bit EPROM
- Wide temp. range available LH5168H: -40 to +85°C
- Packages: 28-pin, 600-mil DIP 28-pin, 300-mil SK-DIP 28-pin, 450-mil SOP

#### DESCRIPTION

The LH5168 is a static RAM organized as  $8,192 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

The LH5168H is designed for wide temperature range from -40 to  $+85^{\circ}$ C.

#### **PIN CONNECTIONS**



#### Figure 1. Pin Connections for DIP, SK-DIP, and SOP Packages




Figure 2. LH5168 Block Diagram

# **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A12	Address inputs
CE1 - CE2	Chip Enable input
WE	Write Enable input
ŌĒ	Output Enable input

SIGNAL	PIN NAME
1/O <sub>1</sub> - 1/O <sub>8</sub>	Data inputs and outputs
Vcc	Power supply
GND	Ground
NC	Non-connection

#### TRUTH TABLE

CE <sub>1</sub>	CE2	WE	ŌĒ	MODE	I/O1 - I/O8	SUPPLY CURRENT	NOTE
н	X	Х	X	Deselect	High-Z	Standby (I <sub>SB</sub> )	1
X	L	Х	X	Deselect	High-Z	Standby (I <sub>SB</sub> )	1
L	н	L	X	Write	DIN	Operating (Icc)	
L	н	н	L	Read	Dout	Operating (Icc)	
L	н	н	н	Output disable	High-Z	Operating (Icc)	

NOTE:

1. X = H or L

### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	SYMBOL RATING		NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	1
Input voltage	Vin	-0.3 to V <sub>CC</sub> +0.3	V	1
	Topr	-10 to +70	°C	2
Operating temperature	Topi	-40 to +85	°C	3
Storage temperature	Tstg	-55 to +150	°C	

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

2. LH5168/D/N

3. LH5168H/HD/HN

#### **RECOMMENDED OPERATING CONDITIONS (Note 1)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage	ViH	2.2		Vcc + 0.3	V
	VIL	-0.3		0.8	v

NOTE:

1.  $T_A = -10$  to  $+70^{\circ}C$  (LH5168/D/N),  $T_A = -40$  to  $+85^{\circ}C$  (LH5168H/HD/HN).

# DC CHARACTERISTICS <sup>1</sup> ( $V_{CC} = 5 V \pm 10\%$ )

PARAMETER	SYMBOL	CONDITIONS		MIN.	MAX.	UNIT	NOTE
Input leakage current	ILI	V <sub>IN</sub> = 0 to V <sub>CC</sub>			1.0	μA	
Output leakage current	Ιιο	$\overline{CE_1} = V_{IH} \text{ or } CE_2 = V_{IL}$ or $\overline{OE} = V_{IH} \text{ or } WE = V_{IL}$ $V_{VO} = 0 \text{ to } V_{CC}$			1.0	μA	
		$\overline{CE}_1 = V_{IL}, V_{IN} = V_{IL}$ to $V_{IH}$	tCYCLE =		45		2
		CE <sub>2</sub> = V <sub>IH</sub> , Outputs open	100 ns		50		3
Operating current	lcc	$\overline{CE}_1 = V_{IL}, V_{IN} = 0.2 V \text{ to} \\ V_{CC} - 0.2 V \\ CE_2 = V_{IH}, \text{ Outputs open}$	tcycLe = 1.0 μs		10	mA	
	I <sub>SB1</sub>	$\overline{CE}_1 = V_{IH} \text{ or } CE_2 =$	VIL		10	mA	
Standby current	ISB	CE <sub>2</sub> ≤ 0.2 V or	T <sub>A</sub> ≤ 70°C		1.0	μA	2
:	ISB	$\overline{CE}_1$ , $CE_2 \ge V_{CC} - 0.2 V$	T <sub>A</sub> ≤ 85°C		3.0	μA	3
Output voltage	Vol	lo <sub>L</sub> = 2.1 mA			0.4	V	
Output voltage	Vон	I <sub>ОН</sub> = -1 mA		2.4		v	

NOTES:

1. T<sub>A</sub> = -10 to 70°C (LH5168/D/N), T<sub>A</sub> = -40 to +85°C (LH5168H/HD/HN)

2. LH5168/D/N

3. LH5168H/HD/HN

# AC CHARACTERISTICS<sup>1</sup>

# (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER		SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle		tRC	100		ns	
Address access time	)	taa		100	ns	
Chip enable	(CE1)	tACE1		100	ns	
access time	(CE2)	tACE2		100	ns	
Output enable access time		toE		40	ns	
Output hold time		tон	10		ns	
Chip enable to	(CE1)	tLZ1	10		ns	2
output in Low-Z	(CE2)	tLZ2	10		ns	2
Output enable to inp Low-Z	Output enable to input in Low-Z		5		ns	2
Chip enable to	(CE1)	tHZ1	0	30	ns	2
output in High-Z	(CE <sub>2</sub> )	tHZ2	0	30	ns	2
Output disable to output in High-Z		tonz	0	20	ns	2

NOTE:

1. T<sub>A</sub> = -10 to +70°C (LH5168/D/N), T<sub>A</sub> = -40 to +85°C (LH5168H/HD/HN)

2. Active output to high-impedance and high-impedance to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

# (2) WRITE CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	twc	100		ns	
Chip enable to end of write	tcw	80		ns	
Address valid to end of write	taw	80		ns	
Address setup time	tas	0		ns	
Write pulse width	twp	60		ns	
Write recovery time	twn	0		ns	
Data valid to end of write	tow	40		ns	
Data hold time	tDH	0		ns	
Output active from end of write	tow	10		ns	1
WE to output in High-Z	twz	0	30	ns	1
OE to output in High-Z	toHz	0	20	ns	1

NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

## **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.6 to 2.4 V
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load conditions	(1TTL + C <sub>L</sub> = 100 pF)

# CAPACITANCE <sup>1</sup> (T<sub>A</sub> = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			7	рF
Input/output capacitance	Ci/O	V <sub>I/O</sub> = 0 V			10	рF

NOTE:

1. This parameter is sampled and not production tested.

# DATA RETENTION CHARACTERISTICS<sup>1</sup>

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	$\frac{CE_2 \le 0.2 \text{ V or}}{CE_1, CE_2 \ge V_{CC} - 0.2 \text{ V}}$	2.0		v	
Data retention current		$V_{CCDR} = 3 V,$ $CE_2 \le 0.2 V \text{ or } \overline{CE}_1,$		0.6	μA	2
	ICCDR	$\begin{array}{l} CE_2 \leq 0.2 \ V \ or \ CE_1, \\ CE_2 \geq V_{CCDR} - 0.2 \ V \end{array}$		1.5	μA	3
Chip disable to data retention	tCDR		0		ns	
Recovery time	trdr		tRC		ns	4

NOTES:

1.  $T_A = -10$  to  $+70^{\circ}C$  (LH5168/D/N),  $T_A = -40$  to  $+85^{\circ}C$  (LH5168H/HD/HN)

2. LH5168/D/N at T<sub>A</sub>  $\leq$  70°C

3. LH5168H/HD/HN at T<sub>A</sub>  $\leq$  85°C

4. t<sub>RC</sub> = Read cycle time




Figure 3. Low Voltage Data Retention




Figure 4. Read Cycle






Figure 5. Write Cycle 1





#### ORDERING INFORMATION



# LH5168SH

CMOS 64K (8K × 8) Static Ram

## FEATURES

- 8,192 × 8 bit organization
- Access time: 500 ns (MAX.)
- Low current consumption: Operating: 50 mA (MAX.) Standby: 3 μA (MAX.)
- Fully static operation
- Three-state outputs
- Single 2.5 to 5.5 V power supply
- TTL compatible I/O
- Wide temp. range topr: -40 to +85°C
- Package: 28-pin, 450-mil SOP

## DESCRIPTION

The LH5168SH is a static RAM organized as  $8,192 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

It is designed for 2.5 to 5.5 V low voltage operation and wide temperature range from -40 to  $+85^{\circ}$ C.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for SOP Package




Figure 2. LH5168SH Block Diagram

## **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A12	Address inputs
CE1 - CE2	Chip Enable input
WE	Write Enable input
ŌĒ	Output Enable input

SIGNAL	PIN NAME
1/O <sub>1</sub> - 1/O <sub>8</sub>	Data inputs and outputs
Vcc	Power supply
GND	Ground
NC	Non connection

#### TRUTH TABLE

CE <sub>1</sub>	CE <sub>2</sub>	WE	ŌĒ	MODE	<b>I/O</b> 1 - <b>I/O</b> 8	SUPPLY CURRENT	NOTE
н	Х	X	X	Deselect	High-Z	Standby (ISB)	1
X	L	X	X	Deselect	High-Z	Standby (I <sub>SB</sub> )	1
L	Н	L	X	Write	DIN	Operating (Icc)	
L	Н	Н	L	Read	Dout	Operating (Icc)	
L	Н	н	Н	Output disable	High-Z	Operating (Icc)	

NOTE:

1. X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	ViN	-0.3 to Vcc +0.3	V	1
Operating temperature	Topr	-40 to +85	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (TA = -40 to +85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	2.5	3.0	5.5	v
Input voltage	VIH	V <sub>CC</sub> - 0.2		Vcc + 0.3	v
input voitage	VIL	-0.3		0.2	v

## DC CHARACTERISTICS (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>CC</sub> = 2.5 to 5.5 V)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input leakage current	L	V <sub>IN</sub> = 0 to V <sub>CC</sub>		1.0	μΑ	
Output leakage current	<b>I</b> LO	$\overline{CE_1} = V_{IH} \text{ or } CE_2 = V_{IL}$ or $\overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{I/O} = 0 \text{ to } V_{CC}$		1.0	μA	
Operating current	lcc	$\overline{CE}_1 = V_{IL}$ , $V_{IN} = V_{IL}$ to $V_{IH}$ $CE_2 = V_{IH}$ , Outputs open		50	mA	
	ISB1	$\overline{CE}_1 = V_{IH} \text{ or } CE_2 = V_{IL}$		10	mA	
Standby current	ISB	_ CE <sub>2</sub> ≤ 0.2 V or		1.0	μΑ	1
	128	$\overline{CE}_1$ , $CE_2 \ge V_{CC} - 0.2 V$		3.0	μΑ	2
Output Low voltage	Vol	l <sub>OL</sub> = 400 μA		0.5	V	
Output High voltage	Vон	іон = -400 μА	Vcc - 0.5		v	

NOTE:

1. T<sub>A</sub> ≤ +70°C

2. T<sub>A</sub> ≤ +85°C

## **AC CHARACTERISTICS**

# (1) READ CYCLE (T<sub>A</sub> = -40 to +85°C, V<sub>CC</sub> = 2.5 to 5.5 V)

PARAMETER		SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle		tRC	500		ns	
Address access time		taa		500	ns	
Chip enable	(CE1)	tACE1		500	ns	
access time	(CE2)	tACE2		500	ns	
Output enable access time		tOE		100	ns	
Output hold time		tон	20		ns	
Chip enable to	(CE1)	tLZ1	20		ns	1
output in Low-Z	(CE <sub>2</sub> )	tLZ2	20		ns	1
Output enable to inp	ut in Low-Z	toLZ	10		ns	1
Chip enable to (CE1)		tHZ1	0	60	ns	1
output in High-Z	(CE2)	tHZ2	0	60	ns	1
Output disable to ou	tput in High-Z	tonz	0	40	ns	1

# (2) WRITE CYCLE (T<sub>A</sub> = -40 to +85°C, $V_{CC}$ = 2.5 to 5.5 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	twc	500		ns	
Chip enable to end of write	tcw	250		ns	
Address valid to end of write	taw	250		ns	
Address setup time	tas	100		ns	
Write pulse width	twp	150		ns	
Write recovery time	twR	50		ns	
Data valid to end of write	tow	100		ns	
Data hold time	tDH	0		ns	
Output active from end of write	tow	20		ns	
WE to output in High-Z	twz	0	60	ns	1
OE to output in High-Z	tonz	0	40	ns	1

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

# **AC TEST CONDITIONS**

PARAMETER	MODE		
Input voltage amplitude	0 to Vcc		
Input rise/fall time	10 ns		
Timing reference level	1.5 V		
Output load conditions	No load		

# CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			7	pF
Input/output capacitance	CI/O	V <sub>I/O</sub> = 0 V			10	pF

NOTE:

This parameter is sampled and not production tested.

# DATA RETENTION CHARACTERISTICS (TA = -40 to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	$\begin{array}{l} CE_2 \leq 0.2 \ V \ or \ \overline{CE}_1, \\ CE_2 \geq V_{CCDR} - 0.2 \ V \end{array}$	2.0		v	
Data retention current	ICCDR	$\begin{array}{c} V_{CCDR} = 3.0 \ V, \\ CE_2 \leq 0.2 \ V \ or \ CE_1, \\ CE_2 \geq V_{CCDR} - 0.2 \ V \end{array}$		1.5	μA	
Chip disable to data retention	tCDR		0		ns	
Recovery time	trdr		tRC		ns	1

NOTE:

1. t<sub>RC</sub> = Read cycle time




Figure 3. Low Voltage Data Retention




Figure 4. Read Cycle






Figure 5. Write Cycle 1





## ORDERING INFORMATION



# LH51256

## FEATURES

- 32,768 × 8 bit organization
- Access times: 100/120 ns (MAX.)
- Power consumption: Operating: 248 mW (MAX.) (T<sub>A</sub> = -40 to 85°C, minimum cycle) Standby: 16.5 μW (MAX.) (T<sub>A</sub> = 0 to 60°C)
- Fully static operation
- TTL compatible I/O
- Three state outputs
- Single +5 V power supply
- Packages: 28-pin, 600-mil DIP 28-pin, 450-mil SOP

#### DESCRIPTION

The LH51256 is a 256K bit static RAM organized as  $32,768 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH51256 Block Diagram

### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A14	Address input
CE	Chip Enable input
WE	Write Enable input
ŌĒ	Output Enable input

SIGNAL	PIN NAME
I/O1 - I/O8	Data I/O
Vcc	Power supply
GND	Ground

### **TRUTH TABLE**

CE	WE	ŌĒ	MODE	I/O <sub>1</sub> - I/O <sub>8</sub>	lcc	NOTE
н	X	X	Non selected	High-Z	Standby (I <sub>SB</sub> )	1
L	L	X	Write	Data in	Operating (Icc)	1
L	Н	L	Read	Data out	Operating (Icc)	
L	н	Н	Output disable	High-Z	Operating (Icc)	

NOTE:

1. X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	VIN	-0.3 to +7.0	V	1
Operating temperature	Topr	-40 to +85	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

### RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = -40 to + 85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage	VIH	2.2		Vcc +0.3	v
	VIL	-0.3		0.8	V

### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	141	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0 to V <sub>CC</sub>			1	μÂ
Output leakage current	110	$\overline{CE} \text{ or } \overline{OE} = V_{IH},$ $V_{VO} = 0 \text{ to } V_{CC}$			1	μA
Operating current	lcc	CE = VIL, Outputs open			45	mA
	ISB1	CE= VIH			10	mA
Standby current	ISB	$\overline{CE} \ge V_{CC} - 0.2 V,$ $T_A = 0 \text{ to } +60^{\circ}C$			3	μA
	158	<u>CE</u> ≥ V <sub>CC</sub> - 0.2 V, T <sub>A</sub> = -40 to +85°C			10	μA
Output voltage	Vol	l <sub>OL</sub> = 2.1 mA			0.4	v
Output voltage	VOH	l <sub>OH</sub> = -1.0 mA	2.4			v

## **AC CHARACTERISTICS**

# (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	LH512	56/N-10	LH512	56/N-12	UNIT	NOTE
	OTMOOL	MIN.	MAX.	MIN.	MAX.		NOIL
Read cycle time	tRC	100		120		ns	
Address access time	taa		100		120	ns	
CE access time	<b>t</b> ACE		100		120	ns	
Output enable time	tOE		50		60	ns	
Output hold time	tон	5		5		ns	
CE Low to output in Low-Z	tLZ	5		5		ns	1
OE Low to output in Low-Z	toLZ	5		5		ns	1
CE High to output in High-Z	tHZ	0	30	0	30	ns	1
OE High to output in High-Z	tonz	0	30	0	30	ns	1

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

## 2) WRITE CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	LH512	56/N-10	LH51256/N-12		UNIT	NOTE
FANAMEIEN	STMDUL	MIN.	MAX.	MIN.	MAX.		NOTE
Write cycle time	twc	100		120		ns	
CE Low to end of write	tcw	90		100		ns	
Address valid to end of write	taw	90		100		ns	
Address setup time	tas	5		5		ns	
Write recovery time	twR	15		15		ns	
Write pulse width	twp	50		50		ns	
Input data setup time	tow	30		30		ns	
Input data hold time	tDH	10		10		ns	
WE High to output active	tow	0		0		ns	1
WE Low to output in High-Z	twz	0	30	0	30	ns	1
OE High to output in High-Z	tohz	0	30	0	30	ns	1

NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition

from steady state levels into the test load.  $C_{LOAD} = 5 \text{ pF}.$ 

### **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.6V to 2.4 V
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load conditions	1TTL + CL = 100 pF (Includes scope and jig capacitance)

# CAPACITANCE <sup>1</sup> (T<sub>A</sub> = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CiN	V <sub>IN</sub> = 0 V			7	pF
Input/output capacitance	CI/O	$V_{VO} = 0 V$			10	pF

NOTE:

1. This parameter is sampled and not production tested.

# DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -40 to +85°C except as noted)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	$\overline{CE} \ge V_{CCDR} - 0.2V$	2.0			v	
Data retention current	rrent IccpR	$\label{eq:Vccdr} \begin{array}{l} V_{CCDR} = 3 \ V \\ \hline CE \geq V_{CCDR} - 0.2V, \\ T_A = 0 \ to \ +60^\circ C, \\ V_{IN} = 0 \ to \ V_{CCDR} \end{array}$			1	μA	
	ICCDR	$\label{eq:Vccdr} \begin{array}{l} V_{CCDR} = 3 \ V \\ \hline CE \geq V_{CCDR} - 0.2 V, \\ T_A = -40 \ to \ +85^\circ C, \\ V_{IN} = 0 \ to \ V_{CCDR} \end{array}$			6	μA	
CE setup time	tCDR		0			ns	
CE hold time	tR		tRC			ns	1

NOTE:

1. t<sub>RC</sub> = Read cycle time




Figure 3. Low Voltage Data Retention





Figure 4. Read Cycle









Figure 6. Write Cycle 2 (OE Low)

### **ORDERING INFORMATION**



# LH51256L


### FEATURES

- 32,768 × 8 bit organization
- Access times: 100/120 ns (MAX.)
- Power consumption: Operating: 248 mW (MAX.) (T<sub>A</sub> = -40 to 85°C, minimum cycle) Standby: 5.5 μW (MAX.) (T<sub>A</sub> = 0 to 60°C)
- Fully static operation
- TTL compatible I/O
- Three state outputs
- Single +5 V power supply
- Packages: 28-pin, 600-mil DIP 28-pin, 450-mil SOP

### DESCRIPTION

The LH51256L is a 256K bit static RAM organized as  $32,768 \times 8$  bits which provides low-power standby mode. It is fabricated using silicon-gate CMOS process technology.

### **PIN CONNECTIONS**








Figure 2. LH51256L Block Diagram

### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A14	Address input
CE	Chip Enable input
WE	Write Enable input
ŌĒ	Output Enable input

SIGNAL	PIN NAME
I/O1 - I/O8	Data Input/Output
Vcc	Power supply
GND	Ground

### **TRUTH TABLE**

ĈĒ	WE	ŌĒ	MODE	I/O <sub>1</sub> - I/O <sub>8</sub>	SUPPLY CURRENT	NOTE
н	X	X	Non selected	High-Z	Standby (ISB)	1
L	L	X	Write	DIN	Operating (Icc)	1
L	Н	L	Read	Dout	OUT Operating (Icc)	
L	Н	Н	Output disable	High-Z	Operating (I <sub>CC</sub> )	

NOTE:

1. X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	ViN	-0.3 to +7.0	V	1
Operating temperature	Topr	-40 to +85	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## **RECOMMENDED OPERATING CONDITIONS (TA = -40 to +85°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage	ViH	2.2		Vcc + 0.3	V
input voltage	VIL	-0.3		0.8	v

### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	161	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 0 to V <sub>CC</sub>			1	μA
Output leakage current	110	$\overline{CE} \text{ or } \overline{OE} = V_{IH},$ $V_{I/O} = 0 \text{ to } V_{CC}$			1	μA
Operating current	lcc	CE = V <sub>IL</sub> , Outputs open			45	mA
	ISB1	CE = VIH			10	mA
Standby current		$\overline{CE} \ge V_{CC} - 0.2 V$ $T_A = 0 \text{ to } +60^{\circ}C$			1	μA
	ISB	<u>CE</u> ≥ V <sub>CC</sub> - 0.2 V T <sub>A</sub> = -40 to +85°C			5	μA
Output voltage	Vol	I <sub>OL</sub> = 2.1 mA			0.4	v
Culput Voltage	Voн	lон = -1.0 mA	2.4			v

## AC CHARACTERISTICS

### (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	LH512	56/N-10L	LH5125	6/N-12L	UNIT	NOTE
	STMDOL	MIN.	MAX.	MIN.	MAX.		NOTE
Read cycle time	tRC	100		120		ns	
Address access time	taa		100		120	ns	
Chip enable access time	tACE		100		120	ns	
Output enable access time	tOE		50		60	ns	
Output hold time	tон	5		5		ns	
CE Low to output in Low-Z	tLZ	5		5		ns	1
OE Low to output in Low-Z	toLZ	5		5		ns	1
CE High to output in High-Z	tHZ	0	30	0	30	ns	1
OE High to output in High-Z	tонz	0	30	0	30	ns	1

## (2) WRITE CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	LH512	56/N-10L	LH5125	6/N-12L	UNIT	NOTE
FANAMETEN	JIMDOL	MIN.	MAX.	MIN.	MAX.		NOTE
Write cycle time	twc	100		120		ns	
CE Low to end of write	tcw	90		100		ns	
Address valid to end of write	taw	90		100		ns	
Address setup time	tas	5		5		ns	
Write recovery time	twn	15		15		ns	
Write pulse width	twp	50		50		ns	
Input data setup time	tow	30		30		ns	
Input data hold time	tDH	10		10		ns	
WE High to output in High-Z	tow	0		0		ns	1
WE Low to output in High-Z	twz	0	30	0	30	ns	1
OE High to output in High-Z	tonz	0	30	0	30	ns	1

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

## **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load conditions	1TTL + C <sub>L</sub> = 100 pF (Includes scope and jig capacitance)

# CAPACITANCE <sup>1</sup> (T<sub>A</sub> = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			7	pF
Input/output capacitance	C <sub>I/O</sub>	V <sub>VO</sub> = 0 V			10	pF

NOTE:

1. This parameter is sampled and not production tested.

# DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -40 TO +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Data retention voltage	VCCDR	$\overline{CE} \ge V_{CCDR} - 0.2 V$	2.0			v	
Data retention current	ICCDR	$\label{eq:CCDR} \begin{array}{l} V_{CCDR} = 3.0 \text{ V},\\ \hline CE \geq V_{CCDR} - 0.2 \text{ V},\\ T_A = 0 \text{ to } +60^\circ\text{C},\\ \hline V_{\text{IN}} = 0 \text{ to } V_{\text{CCDR}} \end{array}$			0.6	μA	
	ICCDR	$\label{eq:CCDR} \begin{array}{l} V_{CCDR} = 3.0 \text{ V} \\ \hline \overline{CE} \geq V_{CCDR} - 0.2 \text{ V}, \\ T_A = -40 \text{ to } +85^\circ\text{C}, \\ V_{IN} = 0 \text{ to } V_{CCDR} \end{array}$			3.0	μA	
CE setup time	tCDR		0			ns	
CE hold time	tRDR		tRC			ns	1

NOTE:

1. t<sub>RC</sub> = Read cycle time




Figure 3. Data Retention Characteristics






Figure 4. Read Cycle








5. When the I/O pins are in the output state, input signals with the opposite logic level must not be applied.

6. If <u>CE</u> LOW transition occurs at the same time or after WE LOW transition, the output will remain high-impedance.

7. If CE HIGH transition occurs at the same time or prior to the WE HIGH transition, the output will remain high-impedance. 51256L-5

Figure 6. Write Cycle 2 (OE Low)

### **ORDERING INFORMATION**



# LH511000

### FEATURES

- 131,072 × 8 bit organization
- Access times: 100/120 ns (MAX.)
- Power consumption: Operating: 330 mW (MAX.) Standby at T<sub>A</sub> = 0 to 70°C 220 μW (MAX.) ("L" version) 110 μW (MAX.) ("LL" version) 22 μW (MAX.) ("UL" version)
- Wide temperature range -40 to +85°C
- Fully static operation
- TTL compatible I/O
- Three state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP 32-pin, 8 × 20 mm<sup>2</sup> TSOP (Type I) (normal and reverse bend pins)


### DESCRIPTION

The LH511000 is a 1M bit static RAM organized as 131,072  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

### **PIN CONNECTIONS**

32-PIN DIP 32-PIN SOP	_		TOP VIEW
		32 🗖 Vcc	
	A16 2	31 🗖 A <sub>15</sub>	
	A14 🗖 3	30 🗖 CE₂	
	A12 4	29 🗖 WE	
	A7 5	28 🗖 A13	
	A₀☐ 6	27 🗖 🗛	
	A₅C 7	26 🗖 🗛	
	시 다 8	25 🗖 A <sub>11</sub>	
	A₃ 🗖 9	24 🗖 OE	
	A2 10	23 🗖 A <sub>10</sub>	
	A1 [] 11		
	A00 12	21 🗖 <i>1/</i> 0 <sub>8</sub>	
	VO1 🗖 13	20 <b>1</b> 1/0 <sub>7</sub>	
	VO₂ [] 14	19 🗖 I/O <sub>6</sub>	
	VO3□15	18 <b>□ I/O</b> 5	
		17 <b>□</b> 1⁄0₄	
	$\sim$		51 1000

# Figure 1. Pin Connections for DIP and SOP Packages








Figure 3. LH511000 Block Diagram

## **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A16	Address input
CE1 - CE2	Chip Enable input
WE	Write Enable input
OE	Output Enable input

SIGNAL	PIN NAME	
I/O1 - I/O8	Data Input/Output	
Vcc	Power supply	
GND	Ground	

### **TRUTH TABLE**

CE <sub>1</sub>	CE2	WE	ŌE	MODE	I/O <sub>1</sub> - I/O <sub>8</sub>	STANDBY CURRENT	NOTE
Н	X	Х	Х	Non selected	High-Z	Standby (ISB1)	1
Х	L	Х	Х	Non selected	High-Z	Standby (ISB1)	1
L	Н	L	Х	Write	DIN	Operating (Icc)	1
L	н	Н	L	Read	Dout	Operating (Icc)	
L	Н	Н	Н	Output disable	High-Z	Operating (Icc)	

### NOTE:

1. X = H or L

### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	1
Input voltage	VIN	-0.3 to +7.0	V	1
Operating temperature	Topr	-40 to +85	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## **RECOMMENDED OPERATING CONDITIONS (TA = -40 to +85°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V
	ViH	2.2		Vcc + 0.3	v
Input voltage	VIL	-0.3		0.8	V

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +80°C)

PARAMETER	SYMBOL	CONDITIONS	1	H51100	DL	L	H511000	LL	L	H511000	UL	UNIT	NOTE
PARAMETER	STMBOL	CONDITIONS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		NOTE
Output LOW voltage	Vol	l <sub>OL</sub> = 2.0 mA			0.4			0.4			0.4	v	
Output HIGH voltage	V <sub>OH</sub>	l <sub>OH</sub> = -1.0 mA	2.4			2.4			2.4			v	
Input leakage current	u	V <sub>IN</sub> = 0 to V <sub>CC</sub>			1			1			1	μA	
Output leakage current	ILO	$\overline{CE}_{1} = V_{IH} \text{ or}$ $\overline{CE}_{2} = V_{IL},$ or $\overline{OE} = V_{IH} \text{ or}$ $\overline{WE} = V_{IL},$ $V_{IVO} = 0 \text{ to } V_{CC}$			1			1			1	μA	
Operating	ICC1	$\overline{CE}_1 = V_{IL},$ $V_{IN} = V_{IL} \text{ to } V_{IH}$ $CE_2 = V_{IH},$ $Cycle = MIN.$ Outputs open			60			60			60	mA	
current	Icc2	$\overline{CE}_1 \le 0.2 \text{ V or} \\ V_{CC} - 0.2 \text{ V} \\ V_{IN} \le 0.2 \text{ V or} $		1	6		1	6		1	6	mA	1
	1002	V <sub>CC</sub> - 0.2 V, Cycle = 1 MHz, Outputs open		5	15		5	15		5	15		2
Standby	I <sub>SB1</sub>	CE <sub>1</sub> = V <sub>IH</sub> or CE <sub>2</sub> = V <sub>IL</sub>			3			3			3	mA	
current		$CE_2 \le 0.2 V \text{ or}$			40			20			4		3
	ISB	CĒ1, CE2 ≥ V <sub>CC</sub> - 0.2 V			120			60			12	μΑ	4

NOTES:

1. Read cycle

2. Write cycle

3.  $T_A = 0$  to  $70^{\circ}C$ 

4.  $T_A = -40$  to +85°C

### **AC CHARACTERISTICS**

# (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	10	0 ns	120	) ns	UNIT	NOTE
FANAMETEN	STADOL	MIN.	MAX.	MIN.	MAX.		NOTE
Read cycle time	tRC	100		120		ns	
Address access time	taa		100		120	ns	
Chip enable access time	<b>t</b> ACE1		100		120	ns	
Only enable access time	tACE2		100		120	ns	
Output enable time	tOE		50		60	ns	
Output hold time	tон	10		10		ns	
CE Low to output in Low-Z	tLZ1	5		5		ns	1
	tLZ2	5		5		ns	1
OE Low to output in Low-Z	toLZ	5		5		ns	1
CE High to output in High-Z	tHZ1	0	35	0	45	ns	1
	tHZ2	0	35	0	45	ns	1
OE High to output in High-Z	tонz	0	35	0	45	ns	1

## (2) WRITE CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	LH51100	)/N-10,-10L	LH511000	/N-12,-12L	UNIT	NOTE
FANAMETER	STINDOL	MIN.	MAX.	MIN.	MAX.	ONT	NOTE
Write cycle time	twc	100		120		ns	
CE Low to end of write	tcw	80		100		ns	
Address valid to end of write	taw	80		100		ns	
Address setup time	tas	0		0	-	ns	
Write recovery time	twR	0		0		ns	
Write pulse width	twp	75		85		ns	
Input data setup time	tow	40		50		ns	
Input data hold time	tDH	0		0		ns	
WE High to output in High-Z	tow	0		0		ns	1
WE Low to output in High-Z	twz	5		5		ns	1
OE High to output in High-Z	tonz	0	35	0	45	ns	1

NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load. C<sub>LOAD</sub> = 5 pF.

### **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.8 to 2.2 V
Input rise/fall time	5 ns
Timing reference level	1.5 V
Output load conditions	1TTL + 100 pF (Includes scope and jig capacitance)

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	CiN	V <sub>IN</sub> = 0 V			8	рF	1
Input/output capacitance	C <sub>I/O</sub>	$V_{I/O} = 0 V$			10	pF	1

NOTE:

1. This parameter is sampled and not production tested.

## DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -40 to +85°C)

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	NOTE	
Data retention voltage	VCCDR	$\begin{array}{c} CE_2 \leq 0.2 \text{ V or} \\ \overline{CE}_1, CE_2 \geq V_{CC} - 0.2 \text{ V} \end{array}$		2.0			v		
						1		1	
			25°C			0.5	μ <b>Α</b>	2	
		CE₂ ≤ 0.2 V,				0.1		3	
Data retention	ICCDR	$\begin{array}{c c} U_{C2} = 0.2 & V, \\ V_{CC} = 2 & V \text{ or} \\ \hline CE_1, & CE_2 \ge V_{CC} - 0.2 & V \\ V_{CC} = 3 & V \end{array} \qquad 0 \text{ to } 70^{\circ}\text{C}$				20		1	
current	-CCDR		CE <sub>1</sub> , CE <sub>2</sub> ≥ V <sub>CC</sub> - 0.2 V V <sub>CC</sub> = 3 V	0 to 70°C			10	μA	2
							2		3
						60		1	
			-40 to 85°C			30	μA	2	
						6		3	
CE setup time	tCDR			0			ns		
CE hold time	t <sub>R</sub>			tRC			ns	4	

NOTE:

- 1. LH511000L
- 2. LH511000LL
- 3. LH511000UL
- 4. t<sub>RC</sub> = Read cycle time




Figure 4. Read Cycle




Figure 5. Write Cycle 1





Figure 6. Write Cycle 2

### **ORDERING INFORMATION**



# LH5267A

### FEATURES

- Fast Access Times: 25/35/45 ns
- Output Enable Control
- JEDEC Standard 24-Pin, 300-mil DIP
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count

### FUNCTIONAL DESCRIPTION

The LH5267A is a high-speed 65,536 bit static RAM organized as  $16K \times 4$ . Fast, efficient designs are obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  reduces power when  $\overline{E}$  is inactive (HIGH). Standby power drops to its lowest level (IsB1) when  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both  $\overline{E}$  and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 14 address lines. Bus contention during Write cycles may be easily avoided by using the output enable ( $\overline{G}$ ) control.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static read of the memory location specified by the address lines will occur. Since the device is fully static in operation, new read cycles can be performed by simply changing the address. The LH5267A offers an Output Enable ( $\overline{G}$ ) control.

High-frequency design techniques should be employed to obtain the best performance from these devices. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package




Figure 2. LH5267A Block Diagram

### **TRUTH TABLE**

Ē	Ŵ	G	MODE	DQ	lcc
н	x	x	Not Selected	High-Z	Standby
L	н	L	Read	Data Out	Active
L	н	н	Read	High-Z	Active
L	L	х	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION	
A0-A13	Address Inputs	
DQ0 - DQ3	Data Inputs/Outputs	
Ē	Chip Enable Input	
W	Write Enable Input	
ធ	Output Enable Input	
Vcc	Positive Power Supply	
Vss	Ground	

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	v
Vss	Supply Voltage	0		- O	V
VIL	Logic "0" Input Voltage 1	-0.5		0.8	V
VIH	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Icc1	Operating Current <sup>1</sup>	$\begin{array}{l} \text{IOUT} = 0 \text{ mA, tCYCLE} = \text{tRC or tWC} \\ \overline{E} \leq V_{\text{IL}}, \ \overline{G} \geq V_{\text{IH}} \end{array}$			120	mA
ISB1	Standby Current	Ē≥Vcc-0.2 V		0.1	1	mA
ISB2	Standby Current	Ē≥V <sub>IH</sub> min			5	mA
lц	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-2		2	μA
ILO	I/O Leakage Current	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V to } V_{CC}$	-2		2	μA
VOH	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			v
Vol	Output Low Voltage	lo <sub>L</sub> = 8.0 mA			0.4	v

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

## AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
C <sub>DQ</sub> (Input/Output Capacitance)	8 pF

NOTES:

1. Capacitances are maximum values at  $25^{o}\text{C}$  measured at 1.0MHz with  $V_{\text{Bias}}$  = 0 V and Vcc = 5.0 V.

2. Sample tested only.




Figure 3. Output Load Circuit

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

0///201	BEOODIDTION		25	_:	35	_	45	UNITS
SYMBOL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	READ CY	CLE						
tRC	Read Cycle Timing	25		35		45		ns
taa	Address Access Time		25		35		45	ns
toн	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		25		35		45	ns
telz	E Low to Output Active 2,3	5		5		5		ns
tenz	E High to Output High-Z <sup>2,3</sup>		10		15		15	ns
tga	G Low to Valid Data		10		15		20	ns
tGLZ	G Low to Output Active <sup>2,3</sup>	3		3		3		ns
tGHZ	G High to Output High-Z <sup>2,3</sup>		10		15		15	ns
tpu	E Low to Power Up Time <sup>3</sup>	0		0		0		ns
tpd	E High to Power Down Time <sup>3</sup>		25		35		45	ns
	WRITE CY	CLE						
twc	Write Cycle Time	25		30		40		ns
tew	E Low to End of Write	20		25		35		ns
taw	Address Valid to End of Write	20		25		35		ns
tas	Address Setup	0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0		0		0		ns
twp	W Pulse Width	20		25		30		ns
tow	Input Data Setup Time	13		15		20		ns
tDH	Input Data Hold Time	0		0		0		ns
tw∟z	W High to Output Active <sup>2,3</sup>	3		3		3		ns
twnz	W Low to Output High-Z 2,3	0	7	0	10	0	15	ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

2. Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. The test load has 5 pF capacitances.

3. Sample tested only.

# TIMING DIAGRAMS - READ CYCLE

### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  and  $\overline{G}$  are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition.

### Read Cycle No. 2

Chip is in the Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid when  $\overline{E}$  goes LOW. Data-out becomes valid at t<sub>EA</sub> and may become active as soon as t<sub>ELZ</sub>. Data-out is valid when both t<sub>EA</sub> and t<sub>GA</sub> are met.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

### **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be HIGH during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise. Although these timing diagrams assume  $\overline{G}$  is LOW, it is recommended that  $\overline{G}$  be kept high during Write cycles to insure that the output drivers are disabled.

#### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  and  $\overline{G}$  are LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both twild and tow timing specifications must be met.

### Write Cycle No. 2 (E Controlled)

DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$  .






Figure 6. Write Cycle No. 1





### **ORDERING INFORMATION**



# LH52250A LH52250AL

# ADVANCE INFORMATION CMOS 32K × 8 Static BAM

### **FEATURES**

- Access Times: 70/90/100 ns
- Space Saving 28-Pin, 300-mil DIP
- Standard 28-Pin, 600-mil DIP
- Standard 28-Pin, 450-mil SOP Package
- Automatic Power Down During Long Read Cycles
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention

### FUNCTIONAL DESCRIPTION

The LH52250A is a high-density 262,144 bit static RAM organized as  $32K \times 8$ . An efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power (IsB1) drops to its lowest level if  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both Chip Enable ( $\overline{E}$ ) and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 15 address lines. The proper use of the Output Enable control ( $\overline{G}$ ) can prevent bus contention.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$ must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address. An Automatic Power Down feature decreases current consumption when Read cycles extend beyond their minimum cycle time.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH52250A/LH52250AL Block Diagram

### **TRUTH TABLE**

Ē	Ğ	Ŵ	MODE	MODE DQ	
Н	Х	Х	Standby	High-Z	Standby
L	н	Н	Read	High-Z	Active
L	L	н	Read	Data Out	Active
L	Х	L	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A0 - A14	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
Ē	Chip Enable input
ធ	Output Enable input
$\overline{\mathbf{w}}$	Write Enable input
Vcc	Positive Power Supply
Vss	Ground

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	v
Vss	Supply Voltage	0	0	0	V
VIL	Logic "0" Input Voltage 1	-0.5		0.8	v
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

### DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	t <sub>RC</sub> = 70 ns			80	mA
ICC1	Operating Current <sup>1</sup>	t <sub>RC</sub> = 90 ns			70	mA
ICC1	Operating Current <sup>1</sup>	t <sub>RC</sub> = 100 ns			70	mA
ISB1	Standby Current: LH52250A	$\overline{E} \ge V_{CC} - 0.2 V$			1	mA
1581	Standby Current: LH52250AL				0.1	mA
ISB2	Standby Current	Ē≥Viн			3	mA
lu	Input Leakage Current	VIN = 0 V to Vcc	-2		2	μA
Ilo	I/O Leakage Current	VIN = 0 V to Vcc	-10		10	μΑ
Vон	Output High Voltage	Ioh = -4.0 mA	2.4			V
Vol	Output Low Voltage	IoL = 8.0 mA			0.4	v
VDR	Data Retention Voltage	Ē ≥ V <sub>CC</sub> – 0.2 V	2		5.5	V
	Data Retention Current: LH52250A	Vcc = 3 V, Ē ≥ Vcc – 0.2 V			200	μΑ
UK	Data Retention Current: LH52250AL	vcc = 5 v, ∟ ≥ vcc − 0.2 v			50	μA

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	0.6 to 2.4 V
Input Rise and Fall Times	10 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
C <sub>DQ</sub> (I/O Capacitance)	8 pF

NOTE:

1. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{Bias}$  = 0 V and  $V_{CC}$  = 5.0 V.

2. Sample tested only.

# DATA RETENTION TIMING

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> – 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-	-70		-90		-10	
		MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	REA	AD CYCLE						
tRC	Read Cycle Time	70		90		100		ns
taa	Address Access Time		70		90		100	ns
tон	Output Hold from Address Change	10		10		10		ns
<b>t</b> EA	E Low to Valid Data		70		90		100	ns
telz	E Low to Output Active 2,3	5		5		5		ns
tenz	E High to Output High-Z <sup>2,3</sup>		35		40		45	ns
tga	$\overline{\mathbf{G}}$ Low to Valid Data		40		50		60	ns
tGLZ	G Low to Output Active <sup>2,3</sup>	5		5		5		ns
tgнz	G High to Output High-Z <sup>2,3</sup>		35		40		45	ns
tpu	E Low to Power Up Time <sup>3</sup>	0		0		0		ns
tPD	E High to Power Down Time <sup>3</sup>		70		90		100	ns
	WRI	TE CYCLE						
twc	Write Cycle Time	70		90		100		ns
tew	E Low to End of Write	45		55		65		ns
taw	Address Valid to End of Write	65		80		90		ns
tas	Address Setup	0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0		0		0		ns
twp	W Pulse Width	45		55		65		ns
tow	Input Data Setup Time	30		30		35		ns
tDH	Input Data Hold Time	0		0		0		ns
twнz	W Low to Output High-Z <sup>2,3</sup>		40		40		45	ns
tw∟z	W High to Output Active <sup>2,3</sup>	5		5		5		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

2. Active output to High-Z and High-Z to output active tests specified for a ±200 mV transition from steady state levels into the test load.

3. Sample tested only.

### TIMING DIAGRAMS - READ CYCLE

### **Read Cycle No. 1**

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  is LOW and  $\overline{G}$  is LOW. Read Cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until t<sub>AA</sub>.

### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA or tGA, but may become valid as soon as tELZ or tGLZ. Outputs will transition directly from High-Z to Valid Data Out. Valid Data will be present following tGA only if tEA timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

### TIMING DIAGRAMS – WRITE CYCLE

Addresses must be stable during Write Cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent the LH52250A/LH52250AL's outputs from becoming active, preventing bus contention, thereby reducing system noise.

### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW,  $\overline{G}$  is LOW. Using only  $\overline{W}$  to control Write Cycles may not offer the best performance since both twHz and tow timing specifications must be met.

### Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .






Figure 7. Write Cycle No. 1





### **ORDERING INFORMATION**



# LH52251A

## CMOS 256K × 1 Static RAM

### FEATURES

- Fast Access Times: 25/35/45 ns
- Standard 24-Pin, 300-mil DIP
- Space Saving 24-Pin, 300-mil SOJ
- JEDEC Standard Pinout
- Separate Data Input and Output
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention

### FUNCTIONAL DESCRIPTION

The LH52251A is a high-speed 262,144 bit static RAM organized as  $256K \times 1$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  reduces power to the chip when  $\overline{E}$  is HIGH. Standby power drops to its lowest level (ISB1) if  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both  $\overline{E}$  and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the D pin to the memory location specified by the 18 address lines. The Q pin goes into a High-Impedance state during Write cycles, allowing the user to connect D and Q together if desired.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read of the memory location specified by the address lines will occur. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### **PIN CONNECTIONS**

24-PIN DIP 24-PIN SOJ			TOP VIEW
	A₀ □ 1 ●	24 🗆 V <sub>cc</sub>	
	A1 C 2	23 🗖 A17	
	A2 🗖 3	22 🗖 A <sub>16</sub>	
	A₃ 🗖 4	21 🗖 A <sub>15</sub>	
	A₄ 🗖 5	20 🗖 A14	
	A₅ 🗖 6	19 🗖 A <sub>13</sub>	
	A <sub>6</sub> 🗖 7	18 🗖 A <sub>12</sub>	
	A7 🗖 8	17 🗖 A11	
	As 🗖 9	16 🗖 A <sub>10</sub>	
	Q 🗖 10	15 🗖 🗛	
	₩ []11	14 🗖 D	
	V <sub>SS</sub> □12	13 🗆 Ē	
			52251A-1D

Figure 1. Pin Connections for DIP and SOJ Packages




Figure 2. LH52251A Block Diagram

### **TRUTH TABLE**

Ē	W	MODE	D	Q	lcc
н	х	Not Selected	x	High-Z	Standby
L	Н	Read	Х	Data Out	Active
L	L	Write	Data In	High-Z	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A0 - A17	Address Inputs
D	Data Input
Q	Data Output
Ē	Chip Enable input
W	Write Enable input
Vcc	Positive Power Supply
Vss	Ground

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W
Operating Temperature	0 to 70°C

#### NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Output should not be shorted for more than 30 seconds.

### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	V
Vss	Supply Voltage	0		0	v
VIL	Logic "0" Input Voltage 1	-0.5		0.8	v
Viн	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

### **DC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	Output open, tcycLe = 25 ns $\overline{E} = V_{IL}$ , $\overline{W} = V_{IH}$ or V <sub>IL</sub>			150	mA
ICC1	Operating Current <sup>1</sup>	Output open, tcycLe = 35 ns $\overline{E} = V_{IL}$ , $\overline{W} = V_{IH}$ or $V_{IL}$			120	mA
ICC1	Operating Current <sup>1</sup>	Output open, tcycLe = 45 ns $\overline{E} = V_{IL}$ , $\overline{W} = V_{IH}$ or $V_{IL}$			100	mA
ISB1	Standby Current	Ē≥Vcc-0.2V		0.1	1	mA
ISB2	Standby Current	Ē≥V <sub>IH</sub> min			5	mA
u	Input Leakage Current	$V_{IN} = 0 V$ to $V_{CC}$ , $V_{CC} = 5.5 V$	-2		2	μA
ILO]	Output Leakage Current	$V_{IN} = 0 V$ to V <sub>CC</sub> , V <sub>CC</sub> = 5.5 V, $\overline{E} = V_{IH}$	-2		2	μΑ
Voн	Output High Voltage	lон = -4.0 mA	2.4			V
VoL	Output Low Voltage	lol = 8.0 mA			0.4	v
VDR	Data Retention Voltage	Ē≥Vcc-0.2V	2		5.5	v
IDR	Data Retention Current	$V_{CC} = 3 V, \overline{E} \ge V_{CC} - 0.2 V$			250	μA

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with output open, operating at specified cycle times.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	0 to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Reference Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CD (Input Capacitance)	5 pF
Cq (Output Capacitance)	7 pF

NOTES:

1. Capacitances are maximum values at 25  $^{o}\text{C}$  measured at 1.0MHz with V\_{Bias} = 0 V and V\_CC = 5.0 V.

2. Guaranteed but not tested.

# DATA RETENTION TIMING

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> – 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

SYMBOL	DESCRIPTION	_	-25		-35		-45	
STMDOL		MIN	MAX	MIN	MAX	MIN	MAX	
	RE	AD CYCLE					-	
tRC	Read Cycle Timing	25		35		45		ns
taa	Address Access Time		25		35		45	ns
tон	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		25		35		45	ns
telz	E Low to Output Active 2,3	3		3		3		ns
tenz	E High to Output High-Z <sup>2,3</sup>		12		15		20	ns
tpu	E Low to Power Up Time <sup>3</sup>	0		0		0		ns
tPD	E High to Power Down Time <sup>3</sup>		25		35		45	ns
	WR	RITE CYCLE						
twc	Write Cycle Time	25		35		45		ns
tew	E Low to End of Write	20		30		40		ns
taw	Address Valid to End of Write	20		30		40		ns
tas	Address Setup	0		0		0		ns
tан	Address Hold	0		0		0		ns
twp	W Pulse Width	20		30		40		ns
tow	Input Data Setup Time	13		15		20		ns
tDH	Input Data Hold Time	0		0		0		ns
twnz	$\overline{W}$ Low to Output High-Z <sup>2,3</sup>		10		10		15	ns
twiz	W High to Output Active <sup>2,3</sup>	0		0		0		ns

NOTES:

1. AC Electrical Characteristics measurements specified at "AC Test Conditions" levels.

2. Active output to High-Z and High-Z to active output tests specified for a ±200 mV transition from steady state levels into the test load.

3. Guaranteed but not tested.

### TIMING DIAGRAMS - READ CYCLE

### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH, and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Q implies that Data Out is in the Low-Z state and the data may not be valid.

### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until t<sub>EA</sub>, but may become valid as soon as t<sub>ELZ</sub>.





Figure 5. Read Cycle No. 1





Write Cycle No. 2 (E Controlled)

 $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .

Data-out may transition to Low-Z if the falling edge of

### TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write Cycles. The output will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW.

### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW.

### twc VALID ADDRESS A<sub>0</sub> - A<sub>17</sub> t<sub>AW</sub> t<sub>AH</sub> t<sub>AS</sub> twp w tow twHZ twLZ t<sub>DH</sub> INPUT DATA D UNDEFINED DATA Q NOTE: E = "LOW" 52251A-6

Figure 7. Write Cycle No. 1





Figure 8. Write Cycle No. 2

SHARP

### **ORDERING INFORMATION**



# LH52252A

## CMOS 64K × 4 Static RAM

### FEATURES

- Fast Access Times: 25/35/45 ns
- Standard 24-Pin, 300-mil DIP
- Space Saving 24-Pin, 300-mil SOJ
- JEDEC Standard Pinouts
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count

### FUNCTIONAL DESCRIPTION

The LH52252A is a high-speed 262,144 bit static RAM organized as  $64K \times 4$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable ( $\overline{E}$ ) reduces power to the chip when  $\overline{E}$  is HIGH. Standby power (I<sub>SB1</sub>) drops to its lowest level when  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both  $\overline{E}$  and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 16 address lines.

Read cycles occur when  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH. A Read cycle will begin upon an address transition, on a falling edge of  $\overline{E}$ , or on a rising edge of  $\overline{W}$ .

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### **PIN CONNECTIONS**





Figure 1. Pin Connections for DIP and SOJ Packages





### **TRUTH TABLE**

Ē	W	MODE	DQ	lcc
н	X	Not Selected	High-Z	Standby
L	н	Read	Data Out	Active
L	L	Write	Data In	Active

NOTE:

X = Don't, Care, L = LOW, H = HIGH

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION	
A0 - A15	Address Inputs	
DQ0 – DQ3	Data Inputs/Outputs	
Ē	Chip Enable input	
W	Write Enable input	
Vcc	Positive Power Supply	
Vss	Ground	

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc+0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	v
Vss	Supply Voltage	0		0	v
VIL	Logic "0" Input Voltage 1	-0.5		0.8	v
VIH	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

### DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	Outputs open, tRc = 25 ns			150	mA
ICC1	Operating Current <sup>1</sup>	Outputs open, tRc = 35 ns			120	mA
ICC1	Operating Current <sup>1</sup>	Outputs open, tRc = 45 ns			100	mA
ISB1	Standby Current	Ē≥Vcc – 0.2 V		0.1	1	mA
ISB2	Standby Current	Ē≥V⊮			5	mA
lu	Input Leakage Current	VIN = 0 V to Vcc	-2		2	μA
Ilo	I/O Leakage Current	VIN = 0 V to Vcc	-2		2	μΑ
VOH	Output High Voltage	loн = -4.0 mA	2.4			V
Vol	Output Low Voltage	lol = 8.0 mA			0.4	v

#### NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
CDQ (I/O Capacitance)	8 pF

NOTES:

1. Capacitances are maximum values at 25  $^{o}\text{C}$  measured at 1.0MHz with V\_{Bias} = 0 V and V\_CC = 5.0 V.

2. Sample tested only.




Figure 3. Output Load Circuit

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-25		-	35		45	UNITS
STMBOL			MAX	MIN	MAX	MIN	MAX	UNITS
	RE	AD CYCLE						
tRC	Read Cycle Timing	25		35		45		ns
taa	Address Access Time		25		35		45	ns
tон	Output Hold from Address Change	3		3		3		ns
<b>t</b> EA	E Low to Valid Data		25		35		45	ns
telz	E Low to Output Active <sup>3</sup>	5		5		5		ns
tenz	E High to Output High-Z <sup>2,3</sup>		12		15		20	ns
tPU	E Low to Power Up Time <sup>4</sup>	0		0		0		ns
tPD	E High to Power Down Time <sup>4</sup>		30		35		40	ns
	WR	ITE CYCLE						
twc	Write Cycle Time	25		35		45		ns
tew	E Low to End of Write	20		30		35		ns
taw	Address Valid to End of Write	20		30		35		ns
tas	Address Setup	0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0		0		0		ns
twp	W Pulse Width	20		25		35		ns
tow	Input Data Setup Time	12		15		20		ns
tDH	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z 2,3		8		10		15	ns
tw∟z	W High to Output Active <sup>3</sup>	0		0		0		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

2. Active output to High-Z and High-Z to output active tests specified for a ±200 mV transition from steady state levels into the test load.

3. Sample tested only.

4. Guaranteed but not tested.

### TIMING DIAGRAMS – READ CYCLE

### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH, and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid while  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA, but may become valid as soon as tELZ. Outputs will transition from High-Z to Valid Data Out.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

### **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be high during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both twHz and tow timing specifications must be met.

### Write Cycle No. 2 (E Controlled)

DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}.$ 






Figure 6. Write Cycle No. 1





### **ORDERING INFORMATION**



÷

# LH52252B

# ADVANCE INFORMATION

CMOS 64K × 4 Static RAM

### FEATURES

- Fast Access Times: 15/20/25 ns
- Standard 24-Pin, 300-mil DIP
- Space Saving 24-Pin, 300-mil SOJ
- JEDEC Standard Pinouts
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count

### FUNCTIONAL DESCRIPTION

The LH52252B is a high-speed 262,144 bit static RAM organized as  $64K \times 4$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  reduces power to the chip when  $\overline{E}$  is HIGH. Standby power (I<sub>SB1</sub>) drops to its lowest level when  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both  $\overline{E}$  and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 16 address lines.

Read cycles occur when  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH. A Read cycle will begin upon an address transition, on a falling edge of  $\overline{E}$ , or on a rising edge of  $\overline{W}$ .

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### **PIN CONNECTIONS**






Figure 1. Pin Connections for DIP and SOJ Packages





### **TRUTH TABLE**

Ē	W	MODE	DQ	lcc
н	х	Not Selected	High-Z	Standby
L	н	Read	Data Out	Active
L	L	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A0 - A15	Address Inputs
DQ0-DQ3	Data Inputs/Outputs
Ē	Chip Enable input
W	Write Enable input
Vcc	Positive Power Supply
Vss	Ground

# **ABSOLUTE MAXIMUM RATINGS**<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc+0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	v
Vss	Supply Voltage	0		0	v
VIL	Logic "0" Input Voltage 1	-0.5		0.8	v
VIH	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

### DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	Outputs open, tcycLE = 15 ns			165	mA
ICC1	Operating Current <sup>1</sup>	Outputs open, tcycLE = 20 ns			145	mA
ICC1	Operating Current <sup>1</sup>	Outputs open, tcycLE = 25 ns			135	mA
ISB1	Standby Current	Ē≥Vcc-0.2V		0.1	1	mA
ISB2	Standby Current	Ē≥V⊮			10	mA
ILI	Input Leakage Current	VIN = 0 V to Vcc	-2		2	μA
Ilo	I/O Leakage Current	VIN = 0 V to Vcc	-2		2	μA
VOH	Output High Voltage	юн = -4.0 mA	2.4			v
Vol	Output Low Voltage	lol = 8.0 mA			0.4	v

NOTES:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE <sup>1,2</sup>

PARAMETER	RATING
CIN (Input Capacitance)	8 pF
C <sub>DQ</sub> (I/O Capacitance)	8 pF

#### NOTES:

1. Capacitances are maximum values at  $25^{\circ}$ C measured at 1.0MHz with V<sub>Biss</sub> = 0 V and V<sub>CC</sub> = 5.0 V.

2. Guaranteed but not tested.

# 

Figure 3. Output Load Circuit

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	- 1	15	-:	20	-:	UNITS	
STMBOL			MAX	MIN	MAX	MIN	MAX	
	REAL	CYCLE						
tRC	Read Cycle Timing	15		20		25		ns
taa	Address Access Time		15		20		25	ns
tон	Output Hold from Address Change	3		3		3		ns
tEA	E Low to Valid Data		15		20		25	ns
telz	E Low to Output Active <sup>3</sup>	4		4		4		ns
tEHZ	E High to Output High-Z 2,3		8		10		12	ns
tPU	E Low to Power Up Time <sup>3</sup>	0		0		0		ns
tPD	E High to Power Down Time <sup>3</sup>		20		25		30	ns
	WRIT	E CYCLE						
twc	Write Cycle Time	15		20		25		ns
tew	E Low to End of Write	12		15		20		ns
taw	Address Valid to End of Write	12		15		20		ns
tas	Address Setup	0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0		0		0		ns
twp	W Pulse Width	10		12		15		ns
tow	Input Data Setup Time	8		10		10		ns
tDH	Input Data Hold Time	0		0		0		ns
twnz	$\overline{W}$ Low to Output High-Z <sup>2,3</sup>		6		7		8	ns
tw∟z	$\overline{W}$ High to Output Active <sup>3</sup>	4		4		4		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

2. Active output to High-Z and High-Z to output active tests specified for a  $\pm$ 500 mV transition from steady state levels into the test load.

CLOAD = 5 pF.

3. Guaranteed but not tested.

### **TIMING DIAGRAMS – READ CYCLE**

### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH, and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid while  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA, but may become valid as soon as tELZ.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

### **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be high during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both twHz and tow timing specifications must be met.

### Write Cycle No. 2 (E Controlled)

DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}.$ 






Figure 6. Write Cycle No. 1





### **ORDERING INFORMATION**



# LH52253

### FEATURES

- Fast Access Times: 15 \*/20/25/35 ns
- Standard 28-Pin, 300-mil DIP
- Space Saving 28-Pin, 300-mil SOJ
- JEDEC Standard Pinouts
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count

### FUNCTIONAL DESCRIPTION

The LH52253 is a very high-speed 256K-bit static RAM organized as  $64K \times 4$ . This RAM is fully static in operation. The Chip Enable ( $\overline{E}$ ) reduces power to the chip when  $\overline{E}$  is inactive (HIGH). The combination of  $\overline{E}$  and  $\overline{W}$  control the mode of operation of the LH52253.

Write cycles occur when both  $\overline{E}$  and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 16 address lines.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static read of the memory location specified by the address lines will occur. Since the device is fully static in operation, new read cycles can be performed by simply changing the address. An Automatic Power Down feature reduces the current consumption when Read and Write cycles extend beyond their minimum cycle times.

The LH52253 offers an Output Enable ( $\overline{G}$ ) for use in managing the Data Bus. Bus contention during Write cycles may be easily avoided by using the  $\overline{G}$  input in the LH52253.


High-frequency design techniques should be employed to obtain the best performance from these devices. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.


### **PIN CONNECTIONS**

28-PIN DIP 28-PIN SOJ				TOP VIEW
		1●	28 🗆 V <sub>CC</sub>	
	A₀□	2	27 🗖 A5	
	A7 🗖	3	26 🗆 🗛	
	^₀ ⊑	4	25 🗖 A3	
	A9 🗖	5	24 🗖 A2	
	A10	6	23 🗖 A1	
	A11	7	22 🗖 🗛	
	A <sub>12</sub>	8	21 🗖 NC	
	A <sub>13</sub> [	9	20 🗍 NC	
	A14 □	10	19 003	
	A15	11		
	Ē	12	17 001	
	Ğ⊏	13	16 <b>□ DQ</b> ₀	
	Vss⊑	14	15 🗖 ₩	
				52253-1D

Figure 1. Pin Connections for DIP and SOJ

\* Note: only the 15 ns access time part is Advance Information.





### **TRUTH TABLE**

Ē	W	G	MODE DQ		lcc
н	Х	Х	Not Selected	High-Z	Standby
L	Н	L	Read	Data Out	Active
L	Н	Н	Read	High-Z	Active
L	L	Х	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION			
A0 - A15	Address Inputs			
DQ0 - DQ3	Data Inputs/Outputs			
Ē	Chip Enable input			
$\overline{\mathbf{w}}$	Write Enable input			
G	Output Enable input			
Vcc	Positive Power Supply			
Vss	Ground			

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Function operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	v
Vss	Supply Voltage	0		0	V
VIL	Logic "0" Input Voltage 1	-0.5		0.8	V
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

### **DC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	Outputs open, $t_{CYCLE} = 15 \text{ ns}^2$ $\overline{G} = V_{IH}, \overline{CE} = V_{IL}, \overline{WE} = V_{IL} \text{ or } V_{IH}$			165	mA
ICC1	Operating Current <sup>1</sup>	Outputs open, $t_{CYCLE} = 20 \text{ ns}$ $\overline{G} = V_{IH}, \overline{CE} = V_{IL}, \overline{WE} = V_{IL} \text{ or } V_{IH}$			145	mA
ICC1	Operating Current <sup>1</sup>	$ \begin{array}{l} Outputs \ open, \ t_{CYCLE} = 25 \ ns \\ \overline{G} = V_{IH}, \ \overline{CE} = V_{IL}, \ \overline{WE} = V_{IL} \ or \ V_{IH} \end{array} $			135	mA
ICC1	Operating Current <sup>1</sup>	Outputs open, t <sub>RC</sub> = 35 ns $\overline{G}$ = V <sub>IH</sub> , $\overline{CE}$ = V <sub>IL</sub> , $\overline{WE}$ = V <sub>IL</sub> or V <sub>IH</sub>			135	mA
ISB1	Standby Current	$\overline{E} \ge V_{CC} - 0.2 V$			1	mA
ISB2	Standby Current	Ē≥VIH min			10	mA
lLI	Input Leakage Current	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 0 \text{ V to } \text{V}_{CC}$	-2		2	μA
ILO	I/O Leakage Current	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 0 \text{ V to } \text{V}_{CC}$	-2		2	μA
Voн	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			V
Vol	Output Low Voltage	l <sub>OL</sub> = 8.0 mA			0.4	v

### NOTES:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

2. Note: only the 15 ns access time part is Advance Information.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3


# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	8 pF
CDQ (Input/Output Capacitance)	8 pF

NOTES:

1. Capacitances are maximum values at 25°C measured at 1.0MHz with V\_{Bias} = 0 V and V\_CC = 5.0 V.

2. Guaranteed but not tested.





# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-1	5 <sup>4</sup>		20		25	_	35	UNITS
STMBOL			MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
READ CYCLE										
tRC	Read Cycle Timing	15		20		25		35		ns
taa	Address Access Time		15		20		25		35	ns
toн	Output Hold from Address Change	3		3		3		3		ns
<b>tea</b>	E Low to Valid Data		15		20		25		35	ns
telz	E Low to Output Active 2,3	4		4		4		4		ns
tenz	E High to Output High-Z <sup>2,3</sup>		8		10		10		12	ns
tga	$\overline{\mathbf{G}}$ Low to Valid Data		8		10		12		15	ns
tGLZ	G Low to Output Active 2,3	0		0		0		0		ns
tGHZ	G High to Output High-Z <sup>2,3</sup>	0	7	0	9	0	10	0	12	ns
tpu	E Low to Power Up Time <sup>3</sup>	0		0		0		0		ns
tPD	E High to Power Down Time <sup>3</sup>		20		25		30		35	ns
	WRITE C	YCLE								
twc	Write Cycle Time	15		20		25		35		ns
tew	E Low to End of Write	12		15		20		25		ns
taw	Address Valid to End of Write	12		15		20		25		ns
tas	Address Setup	0		0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0		0		0		0		ns
twp	W Pulse Width	10		12		15		20		ns
tow	Input Data Setup Time	8		10		10		12		ns
tDH	Input Data Hold Time	0		0		0		0		ns
twLz	W High to Output Active 2,3	4		4		4		4		ns
twнz	W Low to Output High-Z <sup>2,3</sup>		6		7		8		10	ns

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

 Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

3. Guaranteed but not tested.

4. Note: only the 15 ns access time part is Advance Information.

### **TIMING DIAGRAMS – READ CYCLE**

### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  and  $\overline{G}$  are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

### Read Cycle No. 2

Chip is in the Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid when  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA, but may become valid as soon as tELZ. Valid Data will be present following tGA only if tEA timing has been met.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

### **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be HIGH during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise. These timing diagrams assume  $\overline{G}$  is LOW, but it should be kept HIGH during Write cycles to insure that the output drivers are disabled.

### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  and  $\overline{G}$  are LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both twHz and tDw timing specifications must be met.

### Write Cycle No. 2 (E Controlled)

DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 6. Write Cycle No. 1





Figure 7. Write Cycle No. 2

### **ORDERING INFORMATION**



# LH52256 LH52256L

# CMOS 256K (32K $\times$ 8) Static RAM

### FEATURES

- 32,768 × 8 bit organization
- Access times: 70/90/120 ns (MAX.)
- Low power consumption: Operating: 440/385/385 mW (MAX.) Standby: 550 μW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 28-pin, 600-mil DIP 28-pin, 450-mil SOP

### DESCRIPTION

The LH52256 is a low-power CMOS-periphery static RAM organized as  $32,768 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

### **PIN CONNECTIONS**

28-PIN DIP 28-PIN SOP		TOP VIEW
$ \begin{array}{c c} A_{14} & 1 \\ A_{12} & 2 \\ A_{7} & 3 \\ A_{6} & 4 \\ A_{5} & 5 \\ A_{4} & 6 \\ \end{array} $	$28 \square V_{CC}$ $27 \square WE$ $26 \square A_{13}$ $25 \square A_{8}$ $24 \square A_{9}$ $23 \square A_{11}$	
$ \begin{array}{c c} A_3 & 7 \\ A_2 & 8 \\ A_1 & 9 \\ A_0 & 10 \\ \end{array} $	22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
/O <sub>1</sub> [] 11  /O <sub>2</sub> [] 12  /O <sub>3</sub> [] 13 GND [] 14	18 □ 1/07 17 □ 1/0 <sub>6</sub> 16 □ 1/0 <sub>5</sub> 15 □ 1/04	
		52256-1

Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH52256/LH52256L Block Diagram

### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> - A <sub>14</sub>	Address inputs
CE	Chip Enable input
WE	Write Enable input
ŌĒ	Output Enable input

SIGNAL	PIN NAME
I/O <sub>1</sub> - I/O <sub>8</sub>	Data inputs and outputs
Vcc	Power supply
GND	Ground

### TRUTH TABLE

CE	WE	ŌĒ	MODE	I/O <sub>1</sub> - I/O <sub>8</sub>	SUPPLY CURRENT	NOTE
н	Х	Х	Deselect	High-Z	Standby (I <sub>SB</sub> )	1
L	Н	L	Read	Dout	Operating (Icc)	
L	Н	Н	Output disable	High-Z	Operating (Icc)	
L	L	Х	Write	DiN	Operating (Icc)	1

NOTE:

X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	1
Input voltage	ViN	0.3 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

### **RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage	ViH	2.2	3.5	Vcc + 0.3	V
	ViL	-0.3		+0.8	V

### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	YMBOL CONDITIONS		152256L 52256N-			2256L-9 256N-90		UNIT
			MIN. TYP. N		MAX.	MIN.	TYP.	MAX.	
Input leakage current	[u	$V_{CC} = 5.5$ $V_{IN} = 0$ to $V_{CC}$			1			1	μA
Output leakage current	<b>I</b> LO	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH},$ $V_{I/O} = 0 \text{ to } V_{CC}$			1			1	μA
	lcc	CE = V <sub>IL</sub> , Outputs open			80			70	mA
Operating current	ICC1	V <sub>IH</sub> = 3.5 V, V <sub>IL</sub> = 0.6 V Outputs open			70			65	mA
	ICC2	V <sub>IH</sub> = 2.2 V, V <sub>IL</sub> = 0.8 V Outputs open			80			70	mA
Standby current	I <sub>SB1</sub>	CE = VIH			3			3	mA
Standby current	I <sub>SB</sub>	$\overline{CE} \ge V_{CC} - 0.2$			0.1			0.1	mA
Output voltage	Vol	I <sub>OL</sub> = 2 mA			0.4			0.4	v
Culput Voltage	Voh	l <sub>OH</sub> = -1.0 mA	2.4			2.4			V

### **AC CHARACTERISTICS**

# (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH52256L-70 LH52256N-70L		LH52256L-90 LH52256N-90L		LH52256L-12 LH52256N-12L		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	tRC	70		90		120		ns	
Address access time	taa		70		90		120	ns	
Chip enable access time	TACE		70		90		120	ns	
Output enable access time	toe		40		50		60	ns	
Output hold from address change	tон	10		10		10	1	ns	1
Chip enable Low to output in Low-Z	tLZ	5		5		5		ns	1
Output enable Low to output in Low-Z	toLZ	5		5		5		ns	1
Chip disable to output in High-Z	tHZ	0	35	0	40	0	45	ns	1
Output enable High to output in High-Z	tонz	0	35	0	40	0	45	ns	1

## (2) WRITE CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL		56L-70 56N-70L		LH52256L-90 LH52256N-90L				56L-12 56N-12L	UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.				
Write cycle time	twc	70		90		120		ns			
Chip enable to end of write	tcw	45		55		65		ns			
Address valid to end of write	taw	65		80		90		ns			
Address setup time	tas	0		0		10		ns			
Write pulse width	twp	45		55		65		ns			
Write recovery time	twR	5		5		10		ns			
Data valid to end of write	tow	30		30		35		ns			
Data hold time	t <sub>DH</sub>	0		0		10		ns			
Output active from end of write	tow	5		5		5		ns	1		
Write Low to output in High-Z	twz	0	40	0	40	0	45	ns	1		
Output enable High to output in High-Z	tонz	0	35	0	40	0	45	ns	1		

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

### **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.6 to 2.4 V
Input rise/fall time	10 ns
Timing reference level	1.5 V
Output load conditions	1TTL gate, C <sub>L</sub> = 100 pF (Includes scope and jig capacitance)

### DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention voltage	VCCDR	$\overline{CE} \ge V_{CCDR} - 0.2 V$	2.0			v
Data retention current	ICCDR	$\overline{CE} \ge V_{CCDR} - 0.2 V, \\ V_{CCDR} = 3.0 V$		6	50	μΑ
Chip disable to data retention	tCDR		0			ns
Recovery time	tR		t <sub>RC</sub> *			ns

\* t<sub>RC</sub> = Read cycle time

# CAPACITANCE <sup>1</sup> (T<sub>A</sub> = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input capacitance	CIN	$V_{IN} = 0 V$	8	pF
Input/output capacitance	C <sub>I/O</sub>	V <sub>VO</sub> = 0 V	10	pF

NOTE:

1. This parameter is sampled and not production tested.




Figure 3. Low Voltage Data Retention





Figure 4. Read Cycle









Figure 6. Write Cycle 2

52256-

### **ORDERING INFORMATION**



# LH52256LL


# FEATURES


- $32,768 \times 8$  bit organization
- Access time: 90 ns (MAX.)
- Low power consumption: Operating: 385 mW (MAX.) Standby: 220 µW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three state outputs
- Single +5 V power supply
- Package: 28-pin, 600-mil DIP 28-pin, 450-mil SOP

#### DESCRIPTION

The LH52256LL is an ultra-low power CMOS-periphery static RAM organized as  $32,768 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

### **PIN CONNECTIONS**








Figure 2. LH52256LL Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A14	Address inputs
CE	Chip Enable input
WE	Write Enable input
ŌĒ	Output Enable input

SIGNAL	PIN NAME
I/O1 - I/O8	Data inputs and outputs
Vcc	Power supply
GND	Ground

#### **TRUTH TABLE**

CE	WE	ŌĒ	MODE	I/O1 - I/O8	SUPPLY CURRENT	NOTE
Н	X	Х	Deselect	High-Z	Standby (ISB)	1
L	н	L	Read	Dout	Operating (Icc)	
L	н	н	Output disable	High-Z	Operating (Icc)	
L	L	X	Write	DIN	Operating (Icc)	1

NOTE:

1. X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	ViN	0.3 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage	ViH	2.2	3.5	Vcc + 0.3	v
mput voltage	VIL	-0.3		+0.8	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	u	V <sub>CC</sub> = 5.5 V <sub>IN</sub> = 0 to V <sub>CC</sub>			1	μA
Output leakage current	<b>I</b> LO	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH},$ $V_{I/O} = 0 \text{ to } V_{CC}$			1	μA
	lcc	CE = V <sub>IL</sub> , Outputs open			70	mA
Operating current	ICC1	V <sub>IH</sub> = 3.5 V, V <sub>IL</sub> = 0.6 V Outputs open			65	mA
	ICC2	V <sub>IH</sub> = 2.2 V, V <sub>IL</sub> = 0.8 V Outputs open			70	mA
Standby current	ISB1	CE = VIH			3	mA
Standby current	IsB	$\overline{CE} \ge V_{CC} - 0.2 V$		2	40	μA
Output voltage	Vol	I <sub>OL</sub> = 2 mA			0.4	۷
Colput Voltage	Voн	lон = -1.0 mA	2.4			v

# **AC CHARACTERISTICS**

# (1) READ CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	90		ns	
Address access time	taa		90	ns	
Chip enable access time	<b>t</b> ACE		90	ns	
Output enable access time	tOE		50	ns	
Output hold from address change	tон	10		ns	
Chip enable Low to output in Low-Z	tLZ	5		ns	1
Output enable Low to output in Low-Z	toLZ	5		ns	1
Chip disable to output in High-Z	tHZ	0	40	ns	1
Output enable High to output in High-Z	tonz	0	40	ns	1

# (2) WRITE CYCLE (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	twc	90		ns	
Chip enable to end of write	tcw	55		ns	
Address valid to end of write	taw	80		ns	
Address setup time	tas	0		ns	
Write pulse width	twp	55		ns	
Write recovery time	twn	5		ns	
Data valid to end of write	tow	30		ns	
Data hold time	tDH	0		ns	
Output active from end of write	tow	5		ns	1
Write Low to output in High-Z	twz	0	40	ns	1
Output enable High to output in High-Z	tonz	0	40	ns	1

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLOAD = 5 pF.

# **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.6 to 2.4 V
Input rise/fall time	1.0 ns
Timing reference level	1.5 V
Output load conditions	1TTL gate, C <sub>L</sub> = 100 pF (Includes scope and jig capacitance)

# DATA RETENTION CHARACTERISTICS ( $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT
Data retention voltage	VCCDR	CE ≥ V <sub>CCDR</sub> - 0.2 V		2.0			v
						1	
Data retention current	ICCDR	<u>CE</u> ≥ V <sub>CCDR</sub> - 0.2 V, V <sub>CCDR</sub> = 3.0 V	$T_A = 0$ to $40^{\circ}C$			3	μΑ
			T <sub>A</sub> = 0 to 70°C			20	
Chip disable to data retention	tCDR			0			ns
Recovery time	tR			tRC*			ns

\* t<sub>RC</sub> = Read cycle time

# CAPACITANCE <sup>1</sup> (T<sub>A</sub> = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		8	pF
Input/output capacitance	CI/O	$V_{VO} = 0 V$		10	pF

NOTE:

1. This parameter is sampled and not production tested.




Figure 3. Low Voltage Data Retention





Figure 4. Read Cycle









Figure 6. Write Cycle 2

### **ORDERING INFORMATION**



# LH52258

## FEATURES

- Fast Access Times: 30/35/45/55 ns
- Space Saving 28-Pin, 300-mil DIP
- High Density 28-Pin, 300-mil SOJ
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention

## FUNCTIONAL DESCRIPTION

The LH52258 is a high-speed 262,144 bit static RAM organized as  $32K \times 8$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power (IsB1) drops to its lowest level if  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both Chip Enable ( $\overline{E}$ ) and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 15 address lines. Proper use of the Output Enable control ( $\overline{G}$ ) can prevent bus contention.


When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.


High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

## **PIN CONNECTIONS**

28-PIN DIP 28-PIN SOJ			TOP VIEW
	A <sub>14</sub> □ 1 ●	28 □ V <sub>CC</sub>	
	A <sub>12</sub> 2	27 🗖 👿	
	A7 🗖 3	26 🗖 A <sub>13</sub>	
	A₀ ◘ 4	25 🗖 🗛	
	A₅ 🗖 5	24 🗖 🗛	
	∧₄ 🗖 6	23 🗖 A <sub>11</sub>	
	A₃ 🗖 7	22 🗖 Ĝ	
	A2 🗖 8	21 🗖 A <sub>10</sub>	
	A1 🗖 9	20 🗖 Ē	
	Ao 🗖 10	19 DO7	
		18 DQ6	
		17 🗖 DQ₅	
	DQ <sub>2</sub> [] 13	16 🗖 DQ₄	
	V <sub>SS</sub> □ 14	15 🗖 DQ3	
			52258-1D

Figure 1. Pin Connections for DIP and SOJ Packages





### **TRUTH TABLE**

Ē	G	W	MODE	DQ	lcc
н	Х	Х	Not Selected	High-Z	Standby
L	Н	Н	Selected	High-Z	Active
L	L	н	Read	Data Out	Active
L	Х	L	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A0-A14	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
Ē	Chip Enable input
G	Output Enable input
W	Write Enable input
Vcc	Positive Power Supply
Vss	Ground

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

## **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	v
Vss	Supply Voltage	0	0	0	v
VIL	Logic "0" Input Voltage 1	-0.5		0.8	v
VIH	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	$\overline{G} = V_{IH}, \overline{E} = V_{IL}, I_{OUT} = 0 \text{ mA}$ All other Inputs = V <sub>IL</sub> or V <sub>IH</sub> minimum cycle time = 30 ns			185	mA
ICC1	Operating Current <sup>1</sup>	$\overline{G} = V_{IH}, \overline{E} = V_{IL}, I_{OUT} = 0 \text{ mA}$ All other Inputs = V <sub>IL</sub> or V <sub>IH</sub> minimum cycle time = 35 ns			170	mA
ICC1	Operating Current <sup>1</sup>	$\overline{G} = V_{IH}, \overline{E} = V_{IL}, I_{OUT} = 0 \text{ mA}$ All other Inputs = $V_{IL}$ or $V_{IH}$ minimum cycle time = 45 ns			155	mA
ICC1	Operating Current <sup>1</sup>	$\overline{G} = V_{IH}, \overline{E} = V_{IL}, I_{OUT} = 0 \text{ mA}$ All other Inputs = V <sub>IL</sub> or V <sub>IH</sub> minimum cycle time = 55 ns			155	mA
ISB1	Standby Current	Ē≥Vcc−0.2 V		0.1	1	mA
ISB2	Standby Current	Ē≥Viн			5	mA
lu	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μA
ILO	I/O Leakage Current	VIN = 0 V to Vcc	-2		2	μA
Voh	Output High Voltage	Ioн = -4.0 mA	2.4			v
Vol	Output Low Voltage	IoL = 8.0 mA			0.4	V
VDR	Data Retention Voltage	Ē≥Vcc−0.2 V	2		5.5	v
IDR	Data Retention Current	$V_{CC} = 3 V, \overline{E} \ge V_{CC} - 0.2 V$			200	μA

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
C <sub>DQ</sub> (I/O Capacitance)	8 pF

NOTES:

- 1. Capacitances are maximum values at 25  $^{o}\text{C}$  measured at 1.0MHz with V\_{Bias} = 0 V and V\_CC = 5.0 V.
- 2. Guaranteed but not tested.

# DATA RETENTION TIMING

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> – 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-30		-35		-45		-55		UNITS
STMBUL		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	RE	AD CYC	LE							
tRC	Read Cycle Time	30		35		45		55		ns
taa	Address Access Time		30		35		45		55	ns
tон	Output Hold from Address Change	5		5		5		5		ns
tEA	E Low to Valid Data		30		35		45		55	ns
telz	E Low to Output Active 2,3	3		3		3		3		ns
tenz	E High to Output High-Z <sup>2,3</sup>		10		15		20		25	ns
tGA	G Low to Valid Data		10		15		20		25	ns
tGLZ	G Low to Output Active 2,3	3		3		3		3		ns
tgнz	G High to Output High-Z <sup>2,3</sup>		10		15		20		25	ns
tpu	E Low to Power Up Time 3	0		0		0		0		ns
tPD	E High to Power Down Time <sup>3</sup>		30		35		45		55	ns
	WR	ITE CY	CLE							•
twc	Write Cycle Time	30		35		45		55		ns
tew	E Low to End of Write	25		30		40		50		ns
taw	Address Valid to End of Write	25		30		40		50		ns
tas	Address Setup	0		0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0	-	0		0		0		ns
twp	W Pulse Width	20		20		25		25		ns
tow	Input Data Setup Time	13		15		20		25		ns
tDH	Input Data Hold Time	0		0		0		0		ns
twнz	$\overline{\mathrm{W}}$ Low to Output High-Z <sup>2,3</sup>		13		15		15		15	ns
tw∟z	$\overline{W}$ High to Output Active <sup>2,3</sup>	0		0		0		0		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

2. Active output to High-Z and High-Z to output active tests specified for a ±200 mV transition from steady state levels into the test load.

3. Guaranteed but not tested.

## **TIMING DIAGRAMS – READ CYCLE**

#### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  is LOW and  $\overline{G}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until tAA.

#### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA or tGA, but may become valid as soon as tELZ or tGLZ. Outputs will transition directly from High-Z to Valid Data Out. Valid data will be present following tGA only if tEA timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

#### **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent the LH52258's outputs from becoming active, preventing bus contention, thereby reducing system noise.

# Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW,  $\overline{G}$  is LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best performance since both twHz and tow timing specifications must be met.

#### Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .






Figure 7. Write Cycle No. 1





#### **ORDERING INFORMATION**



# LH52258A

### FEATURES

- Fast Access Times: 15 \*/20/25/30 ns
- JEDEC Standard Pinout
- Space Saving 28-Pin, 300-mil DIP
- High Density 28-Pin, 300-mil SOJ
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation

#### FUNCTIONAL DESCRIPTION

The LH52258A is a high-speed 262,144 bit static RAM organized as  $32K \times 8$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power (IsB1) drops to its lowest level if  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both Chip Enable ( $\overline{E}$ ) and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 15 address lines. The proper use of the Output Enable control ( $\overline{G}$ ) can prevent bus contention.

PRELIMINARY

CMOS 32K × 8 Static RAM

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.


High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

#### **PIN CONNECTIONS**

28-PIN DIP 28-PIN SOJ		· · · · · · · · · · · · · · · · · · ·	TOP VIEW
A1	₄□ 1●	28 🗆 V <sub>CC</sub>	
A1		27 🗖 👿	
A	7 🗖 3	26 🗖 A <sub>13</sub>	
A	₅ <b>□</b> 4	25 🗖 🗛	
A	₅ 🗖 5	24 🗖 🗛	
A .	4 □ 6	23 🗖 A11	
A	₃□ 7	22 🗖 Ĝ	
A.	2 🗖 8	21 🗖 A <sub>10</sub>	Ì
A	4 <b>[</b> 9	20 🗖 Ē	
A.	₀ ☐ 10	19 007	
DQ		18 🗆 DQ6	
DQ	1 12	17 DO <sub>5</sub>	
DQ	2 🗖 13	16 🗖 DQ4	
V <sub>s</sub>		15 DQ3	
			52258A-1D

Figure 1. Pin Connections for DIP and SOJ Packages

\* Note: only the 15 ns access time part is Advance Information.





#### **TRUTH TABLE**

Ē	G	W	MODE	DQ	lcc
Н	Х	Х	Not Selected	High-Z	Standby
L	н	н	Selected	High-Z	Active
L	L	н	Read	Data Out	Active
L	Х	L	Write	Data In	Active

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A0 - A14	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
Ē	Chip Enable
G	Output Enable
$\overline{\mathbf{w}}$	Write Enable
Vcc	Positive Power Supply
Vss	Ground

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65° to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	V
Vss	Supply Voltage	0	0	0	v
VIL	Logic "0" Input Voltage 1	-0.5		0.8	V
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	V

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	$\begin{array}{l} \underset{\overline{G} \geq \text{ViH, } \overline{E} \leq \text{ViL, } \text{IOUT} = 0 \text{ mA,} \\ \underset{\text{tcycle} = 15 \text{ ns} \end{array}$			165	mA
ICC1	Operating Current <sup>1</sup>	$\begin{array}{l} t_{RC} = 20 \text{ ns} \\ \overline{G} \geq V_{IH}, \ \overline{E} \leq V_{IL}, \ I_{OUT} = 0 \text{ mA}, \\ t_{CYCLE} = 20 \text{ ns} \end{array}$			150	mA
ICC1	Operating Current <sup>1</sup>	$\begin{array}{l} t_{RC} = 25 \text{ ns} \\ \overline{G} \geq V_{IH}, \ \overline{E} \leq V_{IL}, \ I_{OUT} = 0 \ \text{mA}, \\ t_{CYCLE} = 25 \ \text{ns} \end{array}$			140	mA
ICC1	Operating Current <sup>1</sup>	$\begin{array}{l} t_{RC} = 30 \text{ ns} \\ \overline{G} \geq V_{IH}, \ \overline{E} \leq V_{IL}, \ I_{OUT} = 0 \text{ mA}, \\ t_{CYCLE} = 30 \text{ ns} \end{array}$			130	mA
ISB1	Standby Current	$\overline{E} \ge V_{CC} - 0.2 V$		0.1	1	mA
ISB2	Standby Current	Ē≥V⊮			15	mA
lu -	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-2		2	μA
ILO	I/O Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-2		2	μA
VOH	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			v
Vol	Output Low Voltage	I <sub>OL</sub> = 8.0 m A			0.4	V
VDR	Data Retention Voltage	Ē≥Vcc-0.2V	2		5.5	v
IDR	Data Retention Current	$V_{CC} = 3 V, \overline{E} \ge V_{CC} - 0.2 V$			200	μA

NOTES:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

2. Note: only the 15 ns access time part is Advance Information.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	3 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
CDQ (I/O Capacitance)	8 pF

NOTES:

1. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{Bias}$  = 0 V and Vcc = 5.0 V.

2. Guaranteed but not tested.

# DATA RETENTION TIMING

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to prevent improper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> – 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-1	5 <sup>4</sup>	-:	20		25		30	
STMBOL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			READ	CYCLE						
tRC	Read Cycle Time	15		20		25		30		ns
taa	Address Access Time		15		20		25		30	ns
tон	Output Hold from Address Change	4		4		4		5		ns
tEA	E Low to Valid Data		15		20		25		30	ns
telz	E Low to Output Active 2,3	4		4		4		3		ns
tenz	E High to Output High-Z <sup>2,3</sup>	0	8	0	10	0	12		12	ns
tga	G Low to Valid Data		8		10		12		12	ns
tGLZ	G Low to Output Active 2,3	0		0		0		3		ns
tgнz	G High to Output High-Z <sup>2,3</sup>	0	7	0	9	0	10		10	ns
tPU	$\overline{E}$ Low to Power Up Time <sup>3</sup>	0		0		0		0		ns
tPD	E High to Power Down Time <sup>3</sup>		20		25		30		30	ns
	· · · · · · · · · · · · · · · · · · ·		WRITE	CYCLE						
twc	Write Cycle Time	15		20		25		30		ns
tew	E Low to End of Write	12		15		20		25		ns
taw	Address Valid to End of Write	12		15		20		25		ns
tas	Address Setup	0		0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0		0		0		0		ns
twp	W Pulse Width	10		12		15		20		ns
tow	Input Data Setup Time	8		10		12		13		ns
tDH	Input Data Hold Time	0		0		0		0		ns
twnz	W Low to Output High-Z <sup>2,3</sup>		6		8		10		13	ns
tw∟z	W High to Output Active 2,3	0		0		0		0		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

 Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. The test load has 5 pF capacitances.

3. Guaranteed by design but not tested.

4. Note: only the 15 ns access time part is Advance Information.

#### **TIMING DIAGRAMS – READ CYCLE**

#### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  is LOW and  $\overline{G}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until t<sub>AA</sub>.

#### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA or tGA, but may become valid as soon as tELZ or tGLZ. Outputs will transition from High-Z to Valid Data Out. Valid data will be present following tGA only if tEA timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

## TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent the LH52258A's outputs from becoming active, preventing bus contention, thereby reducing system noise.

#### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW,  $\overline{G}$  is LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best performance since both twHz and tow timing specifications must be met.

#### Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .






Figure 7. Write Cycle No. 1





#### **ORDERING INFORMATION**



# LH521002

# CMOS 256K $\times$ 4 Static RAM

#### FEATURES

- Fast Access Times: 20 \*/25/35 ns
- High Density 28-Pin, 400-mil SOJ
- JEDEC Standard Pinouts
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count
- 2 V Data Retention

#### FUNCTIONAL DESCRIPTION

The LH521002 is a high speed 1,048,576-bit static RAM organized as  $256K \times 4$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  reduces power to the chip when  $\overline{E}$  is HIGH. Standby power drops to its lowest level (I<sub>SB1</sub>) when  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both ( $\overline{E}$ ) and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 18 address lines.

Read cycles occur when  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH. A Read cycle will begin upon an address transition, on a falling edge of  $\overline{E}$ , or on a rising edge of  $\overline{W}$ .

High frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

#### **PIN CONNECTIONS**

28-PIN SOJ				TOP VIEW
	<b>∧</b> □	1•	28 🛛 V <sub>CC</sub>	
		2	27 🗖 A <sub>17</sub>	
	A2 [	3	26 🗖 A <sub>16</sub>	
	A₃□	4	25 🗖 A <sub>15</sub>	
	<b>∧</b> ₄ □	5	24 🗖 A14	
	A₅ □	6	23 🗖 A <sub>13</sub>	
	A6 🗖	7	22 A12	
	A7 C	8	21 🗖 A11	
	-∿ □	9	20 🗖 NC	
	A, D	10	19 🗖 DQ3	
	A10 [		18 DQ2	
	ĒD	12	17 DQ1	
	āЦ	13	16 DQ	
	v <sub>ss</sub> 🗖	14	15 🗖 ₩	
				521002-1D

Figure 1. Pin Connections for SOJ Package

\* Note: only the 20 ns access time part is Advance Information.




Figure 2. LH521002 Block Diagram

#### **TRUTH TABLE**

Ē	Ğ	W	MODE	DQ	lcc
Н	Х	Х	Standby	High-Z	Standby
L	н	н	Selected	High-Z	Active
L	L	н	Read	Data Out	Active
L	Х	L	Write	Data in	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A0-A17	Address Inputs
DQ0 - DQ3	Data Inputs/Outputs
Ē	Chip Enable input
$\overline{\mathbf{w}}$	Write Enable input
G	Output Enable input
Vcc	Positive Power Supply
VSS	Ground

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	v
Vss	Supply Voltage	0		0	V
VIL	Logic "0" Input Voltage 1,2	-0.5		0.8	v
VIH	Logic "1" Input Voltage 2	2.2		Vcc + 0.5	v

NOTES:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

2. See Applications Note "Input/Output Level Testing" for test considerations.

#### **DC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
lcc1	Operating Current <sup>1</sup>	$\begin{array}{l} \text{tcycle} = 20 \text{ ns}^2 \\ \overline{E} = \text{V}_{\text{IL}}, \overline{W} = \text{V}_{\text{IL}} \text{ or } \text{V}_{\text{IH}} \end{array}$			180	mA
lcc1	Operating Current <sup>1</sup>	tcycLe = 25 ns Ē = VIL, W = VIL or VIH			180	mA
ICC1	Operating Current <sup>1</sup>	$\begin{array}{l} t_{CYCLE} = 35 \text{ ns} \\ \overline{E} = V_{IL}, \ \overline{W} = V_{IL} \text{ or } V_{IH} \end{array}$			150	mA
ISB1	Standby Current	$\overline{E} \ge V_{CC} - 0.2 V$		0.4	2	mA
ISB2	Standby Current	Ē≥Vi∺			20	mA
lu	Input Leakage Current	VIN = 0 V to Vcc	-2		2	μA
llo	I/O Leakage Current	VIN = 0 V to Vcc	-2		2	μA
Vон	Output High Voltage	Ioн = -4.0 mA	2.4			V
Vol	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V
VDR	Data Retention Voltage	Ē≥Vcc – 0.2 V	2		5.5	V
IDR	Data Retention Current	$V_{CC} = 3 V, \overline{E} \ge V_{CC} - 0.2 V$			500	μA

#### NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

2. Note: only the 20 ns access time part is Advance Information.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
C <sub>DQ</sub> (I/O Capacitance)	8 pF

#### NOTES:

1. Capacitances are maximum values at 25  $^{o}\text{C}$  measured at 1.0MHz with V\_{Bias} = 0 V and V\_CC = 5.0 V.

2. This parameter is sampled and not production tested.

# DATA RETENTION TIMING

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> – 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-	20		25	-	35	UNITS			
STMDUL			MAX	MIN	MAX	MIN	MAX	UNITS			
	READ CYCLE										
tRC	Read Cycle Timing	20		25		35		ns			
taa	Address Access Time		20		25		35	ns			
tон	Output Hold from Address Change	3		3		3		ns			
tEA	E Low to Valid Data		20		25		35	ns			
telz	E Low to Output Active 2,3	3		3		3		ns			
tenz	E High to Output High-Z <sup>2,3</sup>		10		12		20	ns			
tga	G Low to Valid Data		8		10		20	ns			
tGLZ	G Low to Output Active 2,3	0		0		0		ns			
tGHZ	G High to Output High-Z <sup>2,3</sup>		8		10		20	ns			
tPU	$\overline{E}$ Low to Power Up Time <sup>3</sup>	0		0		0		ns			
tPD	E High to Power Down Time <sup>3</sup>		20		25		35	ns			
	WF		CLE								
twc	Write Cycle Time	20		25		35		ns			
tew	E Low to End of Write	15		20		30		ns			
taw	Address Valid to End of Write	15		20		30		ns			
tas	Address Setup	0		0		0		ns			
tан	Address Hold from $\overline{W}$ High	0		0		0		ns			
twp	W Pulse Width	15		20		25		ns			
tow	Input Data Setup Time	12		15		15		ns			
tDH	Input Data Hold Time	0		0		0					
twnz	W Low to Output High-Z <sup>2,3</sup>		8		10		15	ns			
twLz	W High to Output Active <sup>2,3</sup>	3		3		3		ns			

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

 Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. C<sub>Load</sub> = 5 pF.

3. Guaranteed but not tested.

4. Note: only the 20 ns access time part is Advance Information.

## TIMING DIAGRAMS - READ CYCLE

#### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  and  $\overline{G}$  are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Following an Address transition, Data Out is guaranteed valid at tax.

#### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid while  $\overline{E}$  goes LOW. Data Out is not specified to be valid until t<sub>EA</sub>, but may become valid as soon as t<sub>ELZ</sub>. Outputs will transition from High-Z to Valid Data Out. Data Out is valid after both t<sub>EA</sub> and t<sub>GA</sub> are met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

# **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be HIGH during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

#### Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  and  $\overline{G}$  are LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best device performance, since both twHz and tow timing specifications must be met.

#### Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .






Figure 7. Write Cycle No. 1





## **ORDERING INFORMATION**



# LH521007

# PRELIMINARY

# CMOS 128K × 8 Static RAM

#### FEATURES

- Fast Access Times: 20 \*/25/35 ns
- Two Chip Enable Controls
- High Density 32-Pin, 400-mil SOJ
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention

#### FUNCTIONAL DESCRIPTION

The LH521007 is a high speed 1,048,576-bit static RAM organized as  $128K \times 8$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enables  $(\overline{E}_1, E_2)$  permit Read and Write operations when active  $(\overline{E}_1 = LOW \text{ and } E_2 = HIGH)$  or place the RAM in a low-power standby mode when inactive  $(\overline{E}_1 = HIGH \text{ or } E_2 = LOW)$ . Standby power drops to its lowest level (IsB1) if  $\overline{E}_1$  is raised to within 0.2 V of V<sub>CC</sub> and E<sub>2</sub> is lowered to less than 0.2 V.

Write cycles occur when both Chip Enables and Write Enable are active. Data is transferred from the DQ pins to the memory location specified by the 17 address lines. The proper use of the Output Enable control ( $\overline{G}$ ) can prevent bus contention. When both Chip Enables are active and  $\overline{W}$  is inactive, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.


High frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

#### **PIN CONNECTIONS**

32-PIN SOJ			TOP VIEW
	NC □ 1●	32 🗆 V <sub>CC</sub>	
	A0 🗖 2	31 🗖 A <sub>16</sub>	
	A1 🗖 3	30 🗖 E2	
	A2 4	29 🗖 👿	
	A3 🗖 5	28 🗖 A <sub>15</sub>	
	A₄ 🗖 6	27 🗖 A <sub>14</sub>	
	As 🗖 7	26 🗖 A <sub>13</sub>	
	A6 🗖 8	25 🗖 A <sub>12</sub>	
	A7 🗖 9	24 🗖 Ĝ	
	A <sub>8</sub> <b>□</b> 10	23 🗖 A <sub>11</sub>	
	A₀ []11	22 🗖 Ē,	
	A <sub>10</sub> [12	21 DQ7	
	DQ <sub>0</sub> [13	20 🗖 DQ6	
	DQ1 [14	19 🗖 DQ5	
	DQ2 [15	18 🗖 DQ₄	
1	V <sub>SS</sub> □16	17 🗖 DQ3	
			521007-1D

Figure 1. Pin Connections for SOJ Package

\* Note: only the 20 ns access time part is Advance Information.





#### **TRUTH TABLE**

Ē1	E <sub>2</sub>	Ğ	Ŵ	MODE	DQ	lcc
Н	Х	Х	Х	Standby	High-Z	Standby
х	L	х	Х	Standby	High-Z	Standby
L	Н	н	н	Read	High-Z	Active
L	н	L	н	Read	Data Out	Active
L	Н	Х	L	Write	Data In	Active

#### NOTE:

X = Don't Care, L = LOW, H = HIGH

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A0 - A16	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
Ē1, E2	Chip Enable input
G	Output Enable input
$\overline{\mathbf{W}}$	Write Enable input
Vcc	Positive Power Supply
Vss	Ground

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	v
Vss	Supply Voltage	0	0	0	v
VIL	Logic "0" Input Voltage 1	-0.5		0.8	V
VIH	Logic "1" Input Voltage	2.2		Vcc + 0.5	V

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	$t_{CYCLE} = 20 \text{ ns}^2$				mA
ICC1	Operating Current <sup>1</sup>	tcycle = 25 ns				mA
ICC1	Operating Current <sup>1</sup>	tcycle = 35 ns				mA
ISB1	Standby Current	$\overline{E}_1 \ge V_{CC} - 0.2 \text{ V}^2$ , $E_2 \le 0.2 \text{ V}$ , $V_{CC} - 0.2 \text{ V} \le \text{All other inputs} \le 0.2 \text{ V}$				mA
ISB2	Standby Current	$\overline{E}_1 \ge V_{IH}^2$ or $E_2 \le V_{IL}$				mA
lu	Input Leakage Current	VIN = 0 V to V <sub>CC</sub>	-2		2	μA
ίlo	I/O Leakage Current	VIN = 0 V to VCC	-2		2	μΑ
Voн	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			V
Vol	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	v
VDR	Data Retention Voltage	$\overline{E}_1 \ge V_{CC} - 0.2 \text{ V}$ and $E_2 \le 0.2 \text{ V}$	2		5.5	v
IDR	Data Retention Current	$V_{CC}$ = 3 V, $\overline{E}_1 \geq V_{CC} - 0.2$ V and $E_2 \leq 0.2$ V			500	μA

NOTES:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

2. Note: only the 20 ns access time part is Advance Information.

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
CDQ (I/O Capacitance)	8 pF

NOTES:

- 1. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{Bias}$  = 0 V and V\_{CC} = 5.0 V.
- 2. Sample tested only.

# DATA RETENTION TIMING

 $\overline{E}_1$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}_1$  must be V<sub>CC</sub> – 0.2 V or greater and E<sub>2</sub> must be  $\leq$  0.2 V to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-2	20 <sup>5</sup>	-	25	_	35	UNITS
STMBOL		MIN	MAX	MIN	MAX	MIN	MAX	
	RE	AD CYCLE						
tRC	Read Cycle Timing	20		25		35		ns
taa	Address Access Time		20		25		35	ns
tон	Output Hold from Address Change	3		3		3		ns
<b>t</b> EA	E Low to Valid Data		20		25		35	ns
telz	E Low to Output Active 2,3	3		3		3		ns
tenz	E High to Output High-Z <sup>2,3</sup>		10		12		20	ns
tga	G Low to Valid Data		8		10		20	ns
tGLZ	G Low to Output Active <sup>2,3</sup>	0		0		0		ns
tGHZ	G High to Output High-Z <sup>2,3</sup>		8		10		20	ns
tpu	E Low to Power Up Time <sup>4</sup>	0		0		0		ns
tPD	E High to Power Down Time <sup>4</sup>		20		25		35	ns
	WR	ITE CYCLE						
twc	Write Cycle Time	20		25		35		ns
tew	E Low to End of Write	15		20		30		ns
taw	Address Valid to End of Write	15		20		30		ns
tas	Address Setup	0		0		0		ns
tан	Address Hold from $\overline{W}$ High	0		0		0		ns
twp	W Pulse Width	15		20		25		ns
tow	Input Data Setup Time	10		12		15		ns
tDH	Input Data Hold Time	0		0		0		ns
twnz	$\overline{W}$ Low to Output High-Z <sup>2,3</sup>		8		10		15	ns
tw∟z	W High to Output Active <sup>2,3</sup>	3		3		3		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

 Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLoad = 5 pF.

3. Sample tested only.

4. Guaranteed but not tested.

5. Note: only the 20 ns access time part is Advance Information.

# **TIMING DIAGRAMS – READ CYCLE**

# Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  and  $E_2$  are HIGH,  $\overline{E}_1$  and  $\overline{G}$  are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until t<sub>AA</sub>.

## Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}_1$  and  $E_2$ are both active. Data Out is not specified to be valid until tEA or tGA, but may become valid as soon as tELZ or tGLZ. Outputs will transition directly from High-Z to Valid Data Out. Valid data will be present following tGA only if tEA timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

## TIMING DIAGRAMS – WRITE CYCLE

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when both  $\overline{E}_1$  and  $E_2$  are active. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent outputs from becoming active, preventing bus contention, thereby reducing system noise.

## Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}_1$  and  $\overline{G}$  are LOW,  $E_2$  is HIGH. Using only  $\overline{W}$  to control Write cycles may not offer the best performance since both twHz and tow timing specifications must be met.

## Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .






Figure 7. Write Cycle No. 1





## **ORDERING INFORMATION**



# LH521008

# FEATURES

- Fast Access Times: 20/25/35 ns
- JEDEC Standard Pinout
- High Density 32-Pin, 400-mil SOJ Package
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention

## FUNCTIONAL DESCRIPTION

The LH521008 is a high speed 1,048,576-bit static RAM organized as  $128K \times 8$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power drops to its lowest level (ISB1) if  $\overline{E}$  is raised to within 0.2 V of Vcc.

Write cycles occur when both Chip Enable ( $\overline{E}$ ) and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the DQ pins to the memory location specified by the 17 address lines. The proper use of the Output Enable control ( $\overline{G}$ ) can prevent bus contention.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.


High frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

## **PIN CONNECTIONS**

32-PIN SOJ			TOP VIEW
		32 🗆 V <sub>CC</sub>	
	A <sub>0</sub> 🗖 2	31 🗖 A <sub>16</sub>	
	A1 🗖 3	30 🗖 NC	
	A <sub>2</sub> <b>4</b>	29 🗖	
	A3 🗖 5	28 🗖 A <sub>15</sub>	
	A4 🗖 6	27 🗖 A <sub>14</sub>	
	A₅ <b>□</b> 7	26 🗆 A <sub>13</sub>	
	A6 🗖 8	25 🗖 A <sub>12</sub>	
	A7 🗖 9	24 <b>□</b> Ĝ	
		23 🗖 A <sub>11</sub>	
	A <sub>9</sub> 🗖 11	22 🗖 Ē	
	A10 12	21 DQ7	
		20 🗖 DQ	
		19 ☐ DQ₅	
	DQ <sub>2</sub> [15	18 🗖 DQ4	
	V <sub>SS</sub> ⊡16	17 🗖 DQ3	
L	· · · · · · · · · · · · · · · · · · ·		521008-1D

Figure 1. Pin Connections for SOJ Package

# CMOS 128K × 8 Static RAM





## **TRUTH TABLE**

Ē	G	W	MODE	DQ	lcc
н	Х	X	Standby	High-Z	Standby
L	н	Н	Read	High-Z	Active
L	L	Н	Read	Data Out	Active
L	Х	L	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

## **PIN DESCRIPTIONS**

PIN	DESCRIPTION				
A0-A16	Address Inputs				
DQ0-DQ7	Data Inputs/Outputs				
Ē	Chip Enable input				
ច	Output Enable input				
$\overline{w}$	Write Enable input				
Vcc	Positive Power Supply				
Vss	Ground				

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65° C to 150° C
Power Dissipation (Package Limit)	1.0 W

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	V
Vss	Supply Voltage	0	0	0	V
VIL	Logic "0" Input Voltage 1,2	-0.5		0.8	v
ViH	Logic "1" Input Voltage <sup>2</sup>	2.2		Vcc + 0.5	V

NOTES:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

2. See Applications Note "Input/Output Level Testing" for test considerations.

# DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	$\begin{array}{l} t_{CYCLE} = 20 \text{ ns} \\ \overline{E} = V_{IL}, \overline{W} = V_{IL} \text{ or } V_{IH} \end{array}$			180	mA
Icc1	Operating Current <sup>1</sup>	$\begin{array}{l} t_{CYCLE} = 25 \text{ ns} \\ \overline{E} = V_{IL}, \overline{W} = V_{IL} \text{ or } V_{IH} \end{array}$			180	mA
ICC1	Operating Current <sup>1</sup>	$\begin{array}{l} t_{CYCLE} = 35 \text{ ns} \\ \overline{E} = V_{IL}, \overline{W} = V_{IL} \text{ or } V_{IH} \end{array}$			150	mA
ISB1	Standby Current	Ē≥Vcc−0.2V		0.4	2	mA
ISB2	Standby Current	Ē≥V⊮			20	mA
Iц	Input Leakage Current	VIN = 0 V to Vcc	-2		2	μA
ILO	I/O Leakage Current	VIN = 0 V to Vcc	-2		2	μA
Voн	Output High Voltage	юн = -4.0 mA	2.4			V
Vol	Output Low Voltage	IoL = 8.0 mA			0.4	V
VDR	Data Retention Voltage	Ē≥Vcc – 0.2 V	2		5.5	V
IDR	Data Retention Current	Vcc = 3 V, Ē ≥ Vcc - 0.2 V			500	μA

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	6 pF
C <sub>DQ</sub> (I/O Capacitance)	8 pF

NOTES:

1. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{Bias}$  = 0 V and Vcc = 5.0 V.

2. Guaranteed but not tested.

# DATA RETENTION TIMING

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> – 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION		20		25	-35		
STMDUL		MIN	MAX	MIN	MAX	MIN	MAX	
	RE	AD CYCLE						
tRC	Read Cycle Timing	20		25		35		ns
taa	Address Access Time		20		25		35	ns
tон	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		20		25		35	ns
telz	$\overline{E}$ Low to Output Active <sup>2,3</sup>	3		3		3		ns
tenz	E High to Output High-Z <sup>2,3</sup>		10		12	i	20	ns
tga	G Low to Valid Data		8		10		20	ns
tglz	G Low to Output Active 2,3	0		0		0		ns
tGHZ	G High to Output High-Z <sup>2,3</sup>		8		10		20	ns
tpu	E Low to Power Up Time <sup>3</sup>			0		0		ns
<b>t</b> PD	E High to Power Down Time <sup>3</sup>		20		25		35	ns
	WR	ITE CYCLE						
twc	Write Cycle Time	20		25		35		ns
tew	E Low to End of Write	15		20		30		ns
taw	Address Valid to End of Write	15		20		30		ns
tas	Address Setup	0		0		0		ns
tah	Address Hold from $\overline{W}$ High	0		0		0		ns
twp	W Pulse Width	15		20		25		ns
tow	Input Data Setup Time	12		15		15		ns
tDH .	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z 2,3		8		10		15	ns
tw∟z	W High to Output Active 2,3	3		3		3		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

 Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLoad = 5 pF.

3. Guaranteed but not tested.

## TIMING DIAGRAMS – READ CYCLE

#### Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  is LOW and  $\overline{G}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until tAA.

#### **Read Cycle No. 2**

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA or tGA, but may become valid as soon as tELZ or tGLZ. Outputs will transition directly from High-Z to Valid Data Out. Valid data will be present when both tGA and tEA timing are met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

# **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent the outputs from becoming active, preventing bus contention, thereby reducing system noise.

## Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW,  $\overline{G}$  is LOW. Using only  $\overline{W}$  to control Write cycles may not offer the best performance since both twHz and tow timing specifications must be met.

## Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 7. Write Cycle No. 1





Figure 8. Write Cycle No. 2

## **ORDERING INFORMATION**



# LH521028

# PRELIMINARY INFORMATION

CMOS 64K × 18 Static RAM

## FEATURES

- Fast Access Times: 20/25/30/35 ns
- Space Saving 52-Pin PLCC
- JEDEC Standard Pinout
- Wide Word (18-Bits) for:
   Improved Performance
   Reduced Component Count
  - Nine-bit Byte for Parity
- Transparent Address Latch
- Reduced Loading on Address Bus
- Low Power Stand-by Mode when
   Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- 2 V Data Retention

## **FUNCTIONAL DESCRIPTION**

The LH521028 is a high speed 1,179,648-bit CMOS SRAM organized as  $64K \times 18$ . A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells. The LH521028 is available in a compact 52-Pin PLCC, which along with the six pairs of supply terminals, provide for reliable operation.

The control signals include Write Enable ( $\overline{W}$ ), Chip Enable ( $\overline{E}$ ), High and Low Byte Select ( $\overline{S}_L$  and  $\overline{S}_H$ ), Output Enable ( $\overline{G}$ ) and Address Latch Enable (ALE). The wide word provides for reduced component count, improved density, reduced Address bus loading and improved performance. The wide word also allows for byte-parity with no additional RAM required.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). The Byte-select controls,  $\overline{S}_H$  and  $\overline{S}_L$ , are also used to enable or disable Read and Write operations on the high and the low bytes. The Address Latches are transparent when ALE is HIGH (for applications not requiring a latch), and are latched when ALE is LOW. The Address Latches and the wide word help to eliminate the need for external Address bus buffers and/or latches.

Write cycles occur when Chip Enable ( $\overline{E}$ ),  $\overline{S}_H$  and/or  $\overline{S}_L$ , and Write Enable ( $\overline{W}$ ) are LOW. The Byte-select signals can be used for Byte-write operations by disabling the other byte during the Write operation. Data is transferred from the DQ pins to the memory location specified by the 16 address lines. The proper use of the Output Enable control ( $\overline{G}$ ) can prevent bus contention.

When  $\overline{E}$  and either  $\overline{S}_H$  or  $\overline{S}_L$  are LOW and  $\overline{W}$  is HIGH, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address with ALE HIGH.

## **PIN CONNECTIONS**




Figure 1. Pin Connections for PLCC Package




Figure 2. LH521028 Block Diagram

# TRUTH TABLE

ADDRESS	Ē	Бн	SL	ALE	G	W	DQ <sub>0</sub> -DQ <sub>8</sub>	DQ9-DQ17	MODE	lcc
Don't Care	Н	X	х	н	X	X	High-Z	High-Z	Standby	ISB
Valid	L	L	н	н	L	н	Active	High-Z	Read	ICC1
Valid	L	н	L	н	L	н	High-Z	Active	Read	Icc1
Valid	L	L	L	н	L	н	Active	Active	Read	ICC1
Valid	L	L	L	н	н	н	High-Z	High-Z	Read	Icc1
Don't Care	L	L	L	L	L	н	Data Out	Data Out	Read	Icc1
Valid	L	L	н	н	х	L	Data In	Don't Care	Write, low byte	Icc1
Valid	L	н	L	н	х	L	Don't Care	Data In	Write, high byte	Icc1
Valid	L	L	L	н	х	L	Data In	Data In	Write, both bytes	Icc1
Valid	L	н	н	н	х	L	Don't Care	Don't Care	Write, inhibited	Icc1
Don't Care	L	L	L	L	х	L	Data In	Data In	Write, both bytes	Icc1

NOTE:

X = Don't Care, L = LOW, H = HIGH

# **PIN DESCRIPTIONS**

PIN	SIGNAL	
1	Vss	
2	Vcc	
3	SL	
4	SH	
5	Ē	
6	Ao	
7	A1	
8	DQ9	
9	DQ <sub>10</sub>	
10	Vcc	
11	Vss	
12	DQ11	
13	DQ <sub>12</sub>	

SIGNAL
DQ <sub>13</sub>
DQ14
Vss
Vcc
DQ15
DQ16
DQ <sub>17</sub>
A <sub>2</sub>
A3
A4
A5
A <sub>6</sub>
A7

PIN	SIGNAL
27	Vss
28	Vcc
29	A8
30	A9
31	A10
32	A11
33	A12
34	DQo
35	DQ1
36	Vcc
37	Vss
38	DQ <sub>2</sub>
39	DQ3

PIN	SIGNAL
40	DQ4
41	DQ5
42	Vss
43	Vcc
44	DQ <sub>6</sub>
45	DQ7
46	DQ8
47	A13
48	A14
49	A15
50	G
51	ALE
52	W

#### **PIN DEFINITION**

#### Vcc Positive Supply Voltage Terminals

#### Vss Reference Terminals

#### A<sub>0</sub> – A<sub>15</sub> Address Bus Input

The Address bus is decoded to select one 18-bit word out of the total 64K words for Read and Write operations.

#### E Chip Enable Active LOW Input

Chip Enable is used to enable the device for Read and Write operations. When HIGH, both Read and Write operations are disabled and the device is in a reduced power state. When LOW, a Read or Write operation is enabled.

### W Write Enable Active LOW Input

Write Enable is used to select either Read or Write operations when the device is enabled. When Write Enable is HIGH and the device is Enabled, a Read operation is selected. When Write Enable is LOW and the device is enabled, a Write operation is selected. A Bytewrite operation is available by using the Byte-select controls.

# SH, SL Select High Active LOW Inputs Select Low Select Low Select Low

The Select High and Select Low signals, in conjunction with the Chip Enable and Write Enable signals, allow the selection of the individual bytes for Read and Write operations. When High, the Select signal will deselect its byte and prevent Read or Write operations. When the Select signal is LOW and Chip Enable is LOW, a Read or Write operation is performed at the location determined by the contents of the Address bus. When Chip Enable is HIGH, the Select signals are Don't Care. Select Low ( $\overline{S}_L$ ) is assigned to DQ<sub>0</sub> – DQ<sub>8</sub> and Select High ( $\overline{S}_H$ ) is assigned to DQ<sub>9</sub> – DQ<sub>17</sub>.

#### ALE Address Latch Active High Input Enable

The Address Latch Enable signal is used to control the Transparent latches on the Address bus. The Latches are transparent when HIGH and are latched when LOW. If not required, Address Latch Enable may be tied HIGH, leaving the Address bus in a transparent condition.

#### DQ0 - DQ17 Data Bus Input/Output

 $DQ_0 - DQ_8$  comprise the Low byte, selected by  $\overline{S}_L$ , and  $DQ_9 - DQ_{17}$  comprise the High Data byte, selected by  $\overline{S}_H$ . The Data Bus is in a high impedance input mode during Write operations and standby. The Data bus is in a low-impedance output mode during Read operations.

#### G Output Enable Active LOW Input

The Output Enable signal is used to control the output buffers on the Data Input/Output bus. When  $\overline{G}$  is HIGH, all output buffers are forced to a high impedance condition. When  $\overline{G}$  is LOW, the output buffers will become active only during a Read operation ( $\overline{E}$  and  $\overline{S}_H$  /  $\overline{S}_L$  are LOW,  $\overline{W}$  is HIGH).

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	2 W

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	v
Vss	Supply Voltage	0	0	0	v
VIL	Logic "0" Input Voltage 1	-0.5		0.8	V
VIH	Logic "1" Input Voltage	2.2		Vcc + 0.5	v

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

# DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	tcycLE = minimum			300	mA
ISB1	Standby Current	All Inputs $\geq$ V <sub>CC</sub> – 0.2 V, $\overline{E} \geq$ V <sub>IH</sub> (V <sub>CC</sub> – 0.2 V) $\leq$ All Other Inputs $\leq$ 0.2 V			4	mA
ISB2	Standby Current	Ē = VIH			40	mA
lu	Input Leakage Current	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 0 \text{ V to } V_{CC}$	-2		2	μΑ
ILO	I/O Leakage Current	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 0 \text{ V to } V_{CC}$	-2		2	μΑ
VOH .	Output High Voltage	I <sub>OH</sub> = -4.0 mA	2.4			v
Vol	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V
VDR	Data Retention Voltage	$\overline{E} \ge V_{CC} - 0.2 V$ All other inputs $(V_{CC} - 0.2 V) \le V_{IN} \le (0.2 V)$	2		5.5	v
IDR	Data Retention Current	$\begin{array}{l} V_{CC} = 3 \ V, \ \overline{E} \geq V_{CC} - 0.2 \ V \\ \mbox{All other inputs} \\ (V_{CC} - 0.2 \ V) \leq V_{IN} \leq (0.2 \ V) \end{array}$			500	μA

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

# **AC TEST CONDITIONS**

PARAMETER	RATING		
Input Pulse Levels Vss t			
Input Rise and Fall Times	5 ns		
Input and Output Timing Ref. Levels	1.5 V		
Output Load, Timing Tests	Figure 3		

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	5 pF
CDQ (I/O Capacitance)	7 pF

NOTES:

1. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{Bias}$  = 0 V and V\_{CC} = 5.0 V.

2. Guaranteed but not tested.

# DATA RETENTION TIMING

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> – 0.2 V to prevent improper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> – 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs must be held at CMOS input levels (V<sub>CC</sub> – 0.2 V)  $\leq$  V<sub>IN</sub>  $\leq$  (0.2V).




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION		20	-:	25		30	-35		UNITS
STMBUL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		READ	CYCL	E						
tRC	Read Cycle Timing	20		25		30		35		ns
taa	Address Access Time		20		25		30		35	ns
tasl	Address Setup to Latch Enable	1		1		2		2		ns
tahl	Address Hold from Latch Enable	4		4		5		5		ns
<b>t</b> LEA	Latch Enable to Data Valid		22		27		32		37	ns
tlнм	Latch Enable High Pulse Width	5		6		6		6		ns
tон	Output Hold from Address Change	3		3		3		3		ns
tцн	Output Hold from Latch High	3		3		3		3		ns
tea	E Low to Valid Data		20		25		30		35	ns
telz	E Low to Output Active <sup>2,3</sup>	3		3		3		3		ns
tenz	E High to Output High-Z <sup>2,3</sup>		10		12		15		20	ns
tsa	S Low to Valid Data		10		12		15		20	ns
tsLz	S Low to Output Active <sup>2,3</sup>	2		3		3		3		ns
tsHz	S High to Output High-Z <sup>2,3</sup>		10		12		15		20	ns
tGA	G Low to Valid Data		8		10		15		20	ns
tGLZ	G Low to Output Active 2,3	0		0		0		0		ns
tGHZ	G High to Output High-Z <sup>2,3</sup>		8		10		15		20	ns
tRCS	Read Setup from W High	0		0		0		0		ns
trich (	Read Hold from $\overline{W}$ Low	0		0		0		0		ns
tpu	E LOW to Power Up Time <sup>3</sup>	0		0		0		0		ns
tPD	E HIGH to Power Down Time <sup>3</sup>		20		25		30		35	ns
		WRITI	ECYCL	E						
twc	Write Cycle Time	20		25		30		35		ns
tew	E Low to End of Write	15		20		25		30		ns
tsw	S LOW to End of Write	15		20		25		30		ns
taw	Address Valid to End of Write	15		20		25	_	30		ns
tas	Address Setup to Start of Write	0		0		0		0		ns
tan	Address Hold from W High	0		0		0		0		ns
tasl	Address Setup to Latch Enable	1		1		2		2		ns
tAHL	Address Hold from Latch Enable	4		4		5		5		ns
tLHW	Latch Hold from W High	0		0		0		0		ns
tlhm	Latch Enable HIGH Pulse Width	5		6		6		6		ns
twp	W Pulse Width	15		20		25		30		ns
tow	Input Data Setup Time	9		10		12		15		ns
tDH	Input Data Hold Time	0		0		0		0		ns
twnz	W Low to Output High-Z <sup>2,3</sup>	Ť	8		10		12		14	ns
WITZ	W High to Output Active <sup>2,3</sup>	3		3		3		3		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

 Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. CLoad = 5 pF.

3. Guaranteed but not tested.

## TIMING DIAGRAMS – READ CYCLE

# Read Cycle No. 1: (Unlatched Address Controlled Read)

Chip is in Read Mode: ALE is HIGH (transparent mode),  $\overline{E}$  and  $\overline{G}$  are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until taa.

# Read Cycle No. 2: (Unlatched Chip Enable Controlled Read)

Chip is in Read Mode: ALE is HIGH (transparent mode). Read cycle timing is referenced from when  $\overline{E}$ ,  $\overline{S}$ , and  $\overline{G}$  are stable until the first address transition. Cross-hatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

## TIMING DIAGRAMS - READ CYCLE (cont'd)

# Read Cycle No. 3 (Latched Address Controlled Read)

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$ ,  $\overline{S}_H$ ,  $\overline{S}_L$  and  $\overline{G}$  are LOW. Both taa and tLEA must be met before valid data is available. If the address is valid prior to the rising edge of

ALE, then the access time is  $t_{LEA}$ . If the address is valid after ALE is HIGH (or if ALE is tied HIGH) then the access time is  $t_{AA}$ . Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until  $t_{AA}$ .




Figure 7. Read Cycle No. 3

# TIMING DIAGRAMS - READ CYCLE (cont'd)

### Read Cycle No. 4

Chip is in Read Mode: Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out

is not specified to be valid until tEA, tSA and tGA, but may become active as early as tELZ, tSLZ or tGLZ.




Figure 8. Read Cycle No. 4

## **TIMING DIAGRAMS – WRITE CYCLE**

Addresses must be stable during unlatched Write cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  and  $\overline{S}_H$  /  $\overline{S}_L$  go LOW. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent the LH521028's outputs from becoming active, preventing bus contention, thereby reducing system noise.

## Write Cycle No. 1 (Unlatched W Controlled Write)

Chip is selected:  $\overline{E}$ ,  $\overline{G}$ , and  $\overline{S}_H / \overline{S}_L$  are LOW, ALE is High. Using only  $\overline{W}$  to control Write cycles may not offer the best performance since both twHz and tow timing specifications must be met.

## Write Cycle No. 2 (E, SL, SH Controlled Write)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ ,  $\overline{S}_H/\overline{S}_L$  if  $\overline{G}$  is LOW.




Figure 9. Write Cycle No. 1




Figure 10. Write Cycle No. 2

# TIMING DIAGRAMS - WRITE CYCLE (cont'd)

## Write Cycle No. 3 (Latched W Controlled Write)

Chip is selected:  $\overline{E}$ ,  $\overline{G}$ , and  $\overline{S}_H / \overline{S}_L$  are LOW.

## Write Cycle No. 4 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edges of  $\overline{E}$  and  $\overline{S}_H/\overline{S}_L$ .




Figure 11. Write Cycle No. 3




Figure 12. Write Cycle No. 4

# BYTE OPERATIONS




Figure 13. Byte Read: ( $\overline{E}$  is LOW and  $\overline{W}$  is HIGH)

### Byte Read Description (Figure 13)

To read individual bytes, the device must be enabled ( $\overline{E}$  is LOW),  $\overline{W}$  must be HIGH, the outputs must be enabled ( $\overline{G}$  is LOW) and the addresses must be either stable or latched with ALE. The above diagram is one example of the byte read capabilities of this device. The example shows two read operations. The first is a read of the high byte of the current memory location and the second is a read of the low byte of the memory location.

(1) At the beginning of the cycle both  $\overline{S}_L$  and  $\overline{S}_H$  are HIGH.

- (2) S<sub>H</sub> goes LOW initiating a Read on the upper byte DQ<sub>H</sub>(9-17). S<sub>L</sub> remains HIGH keeping the lower byte DQ<sub>L</sub>(0-8) disabled and in a high-impedance mode.
- (3) SL goes LOW activating DQL(0-8). Valid data is available in t<sub>SA</sub> following SL going LOW.
- (4) When S<sub>H</sub> goes HIGH, DQ<sub>H</sub>(9-17) remains valid for tsHz before returning to a high-impedance condition.
- (5) Finally, the Read for the lower byte is terminated by deasserting S<sub>L</sub> (HIGH). DQ<sub>L</sub>(0-8) remains active for t<sub>SHZ</sub> following S<sub>L</sub> going HIGH.

# **BYTE OPERATIONS (cont'd)**




Figure 14. Byte Write: (E is LOW)


### **Byte Write Description (Figure 14)**

To do individual byte-write operations, the device must be enabled ( $\overline{E}$  is LOW,  $\overline{G}$  is don't care) and addresses must be either stable or latched. The above diagram is one example of the byte-write capabilities of this device. The diagram shows two write operations with unlatched addresses. The first is a write to the low byte of memory location N and the second is a write to the high byte of memory location M.

- (1)  $\overline{W}$  goes LOW while  $\overline{S}_L$  and  $\overline{S}_H$  remain HIGH.
- (2) S
  <sub>L</sub> goes LOW initiating a Write into the lower byte DQ<sub>L(0-8)</sub> of memory location N. S
  <sub>H</sub> remains HIGH preventing a Write into the upper byte DQ<sub>L(9-17)</sub> of memory location N.

- (3) S<sub>L</sub> now goes HIGH terminating the Write operation on the lower byte of memory location N.
- (4) Address N is changed to M.
- (5) The Write operation is now initiated on the upper byte DQ<sub>H</sub>(9-17) by bringing S<sub>H</sub> LOW. S<sub>L</sub> remains HIGH preventing a Write operation from occurring in the lower byte DQ<sub>L</sub>(0-8) of memory location N+ 1.
- (6) S<sub>H</sub> now goes HIGH terminating the Write operation on the upper byte of address M.
- (7)  $\overline{W}$  goes HIGH, ending the Write operation.

# **ORDERING INFORMATION**



# LH521032

# FEATURES

- Separate Data In and Data Out
- Reduces Chip Count and Increases Performance
- Fast Access Times: 20/25/35 ns
- Space Saving 32-Pin, 400-mil SOJ
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation

## FUNCTIONAL DESCRIPTION

The LH521032 is a high-speed 1,048,576-bit static RAM organized as  $256K \times 4$  with separate Data Input and Output buses.

This RAM is fully static in operation. The Chip Enable ( $\overline{E}$ ) gates power to the chip when  $\overline{E}$  is HIGH. Standby power (I<sub>SB1</sub>) drops to its lowest level when  $\overline{E}$  is raised to within 0.2 V of V<sub>CC</sub>.

Write cycles occur when both  $\overline{E}$  and Write Enable ( $\overline{W}$ ) are LOW. Data is transferred from the Data In pins to the memory location specified by the 18 address lines.

Read cycles occur when  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH. A Read cycle will begin upon an address transition, on a falling edge of  $\overline{E}$ , or on a rising edge of  $\overline{W}$ . Data will be output on the Data Out pins. The Data Out pins become high-impedance during Write operations, with the contents of the Data In bus flowing-through to the Data Out bus. 256K × 4 Separate I/O Static RAM

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

## **PIN CONNECTIONS**






Figure 1. Pin Connections for SOJ Package





# **TRUTH TABLE**

Ē	Ŵ	MODE	D <sub>0</sub> – D <sub>3</sub>	Q <sub>0</sub> - Q <sub>3</sub>	lcc
Н	X	Not Selected	Don't Care	High-Z	Standby
L	н	Read	Don't Care	Data Out	Active
L	L	Write	Data In	High-Z	Active

## **PIN DESCRIPTIONS**

PIN	DESCRIPTION	
A0-A17	Address Inputs	
Do – D3	Data Inputs	
Q0 - Q3	Data Outputs	
Ē	Chip Enable input	

PIN	DESCRIPTION	
W	Write Enable input	
Vcc	Positive Power Supply	
Vss	Ground	

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

# **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	V
Vss	Supply Voltage	0		0	V
VIL	Logic "0" Input Voltage 1	-0.5		0.8	v
VIH	Logic "1" Input Voltage	2.2		Vcc + 0.5	V

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

# DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ICC1	Operating Current <sup>1</sup>	Outputs open, tRc = min				mA
ISB1	Standby Current	Ē≥ Vcc - 0.2 V				mA
ISB2	Standby Current	Ē≥ VIH				mA
lu	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-2		2	μA
ILO	I/O Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-2		2	μA
Vон	Output High Voltage	I <sub>OH</sub> = -4.0 mA	2.4			v
VoL	Output Low Voltage	lol = 8.0 mA			0.4	v

NOTE:

1. ICC is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	
C <sub>DQ</sub> (I/O Capacitance)	

#### NOTES:

1. Capacitances are maximum values at  $25^oC$  measured at 1.0MHz with  $V_{Bias}$  = 0 V and  $V_{CC}$  = 5.0 V.

2. Guaranteed but not tested.




Figure 3. Output Load Circuit

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-	-20		-25		-35	
		MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	REA	D CYCLE						
tRC	Read Cycle Timing	20		25		35		ns
taa	Address Access Time		20		25		35	ns
toн	Output Hold from Address Change	5		5		5		ns
tea	E Low to Valid Data		20		25		35	ns
telz	Ē Low to Output Active 2,3	5		5		5		ns
tenz	E High to Output High-Z <sup>2,3</sup>		10		15		20	ns
tPU	E Low to Power Up Time <sup>3</sup>	0		0		0		ns
tPD	E High to Power Down Time <sup>3</sup>		20		25		35	ns
	WRIT	E CYCLE				• · · · · · · · · · · · · · · · · · · ·		
twc	Write Cycle Time	20		25		35		ns
tew	E Low to End of Write	15		20		30		ns
taw	Address Valid to End of Write	15		20		30		ns
tas	Address Setup	0		0		0		ns
tan	Address Hold from End of Write	0		0		0		ns
twp	W Pulse Width	15		20		30		ns
tow	Input Data Setup Time	10		12		15		ns
tDH	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z <sup>2,3</sup>		10		15		20	ns
tw∟z	$\overline{W}$ High to Output Active <sup>2,3</sup>	0		0		0		ns

NOTES:

1. AC Electrical Characteristics specified at "AC Test Conditions" levels.

2. Active output to High-Z and High-Z to output active tests specified for a ±200 mV transition from steady state levels into the test load.

3. Guaranteed but not tested.

# TIMING DIAGRAMS — READ CYCLE

## Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH, and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of  $D_0 - D_3$  implies that data lines are in the Low-Z state and the data may not be valid.

### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid while  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tEA, but may become valid as soon as tELZ.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

# TIMING DIAGRAMS — WRITE CYCLE

Addresses must be stable during Write cycles.  $\overline{E}$  or  $\overline{W}$  must be high during address transitions. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW.

# Write Cycle No. 1 ( $\overline{W}$ Controlled)

Chip is selected:  $\overline{E}$  is LOW.

# Write Cycle No. 2 ( $\overline{E}$ Controlled)

DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}.$ 






Figure 6. Write Cycle No. 1





## **ORDERING INFORMATION**



**GENERAL INFORMATION – 1** 

DYNAMIC RAMs – 2

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

EPROMs/OTPROMs - 5

MASK PROGRAMMABLE ROMS – 6

FIFO MEMORIES – 7

FIELD MEMORIES – 8

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

# LH5749/J

# FEATURES

- 8,192 × 8 bit organization
- Access times: LH5749J: 55/70 ns (MAX.) LH5749: 70 ns (MAX.)
- Low power consumption: 394 mW/(MAX.)
- Single +5 V power supply
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- High speed programming: SHARP original programming algorithm (32 second programming)
- Pin compatible with Bipolar PROM
- Packages:

EPROM 24-pin, 600-mil CERDIP OTPROM 24-pin, 600-mil DIP 24-pin, 300-mil SK-DIP 24-pin, 300-mil SDIP

• JEDEC standard pinout (CERDIP/DIP)

## DESCRIPTION

The LH5749J is a high-performance 64K, UV erasable, electrically programmable read-only-memory, organized as  $8,192 \times 8$  bits. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar speeds while consuming only 75 mA.

The LH5749J is packaged in 24-pin CERDIP which is pin-compatible to bipolar PROM.

The LH5749 is a one-time PROM packaged in plastic DIP.

## **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP, DIP, SK-DIP and SDIP Packages




Figure 2. LH5749/J Block Diagram

#### PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A0 - A12	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CS/Vpp	Chip Select/Program input	

SIGNAL	PIN NAME	NOTE
Vcc	Power supply	
GND	Ground	

NOTE:

1. On - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

### **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CS/V <sub>PP</sub>	Vcc	NOTE
Read	Read	Data out	L	+5 V	1
Read	Output disable	High-Z	Н	+5 V	
	Program	Data in	+13 V	+6 V	
Program	Program inhibit	High-Z	Н	+6 V	4
	Program verify	Data out	L	+6 V	1

NOTE:

 $1. \hspace{0.1in} H=V_{IH}, \hspace{0.1in} L=V_{IL}$ 

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	CS/Vpp	-0.6 to +14.0	v	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	ç	
Storage temperature	Tstg	-65 to +150	°C	2
Storage temperature	1319	-55 to +150	5	3

#### NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### **RECOMMENDED OPERATING CONDITIONS (Read Mode)** $(T_A = 0 \text{ to } +70^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.75	5.0	5.25	
Input "Low" voltage	VIL	-0.1		0.8	V
Input "High" voltage	VIH	2.0		Vcc +0.3	

#### DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 5%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input leakage current	ILI	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μΑ	
Output leakage current	ILO	Vout = GND or Vcc	-10		10	μA	
V <sub>CC</sub> operating current	ICC1	CMOS input			75	mA	1,2
	Icc2	TTL input			75	mA	1,3
Input "Low" voltage	VIL		-0.1		0.8	V	
Input "High" voltage	ViH		2.0		Vcc + 0.3	V	
Output "Low" voltage	Vol	I <sub>OL</sub> = 16 mA			0.45	V	
Output "High" voltage	Vон	lон = -4 mA	2.4			V	

#### NOTES:

1. Minimum cycle time, IOUT = 0 mA

2.  $V_{\text{IN}} = \text{GND} \pm 0.3$  V or Vcc  $\pm$  0.3 V


3.  $V_{IN} = V_{IL}$  or  $V_{IH}$ 


#### AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 5%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH5749J-55		LH5749J-70 LH5749/D/T-70		UNIT	
		MIN.	MAX.	MIN.	MAX.		
Address valid to output valid	tacc		55		70	ns	
Chip select to output valid	tcs		25		25	ns	
Chip disable to output in High Z	tDF	0	20	0	25	ns	
Output hold from address	tон	10		10		ns	


#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0 V to 3 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V





PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	рF
Output capacitance	Солт	V <sub>OUT</sub> = 0 V		8	12	pF





# RECOMMENDED OPERATING CONDITIONS (Program Mode ) (TA = $25^{\circ}C \pm 5^{\circ}C$ )

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	5.75	6.0	6.25	V
Program voltage	CS/Vpp	12.7	13.0	13.3	V
Input "Low" voltage	ViL	-0.1		0.45	V
Input "High" voltage	Viн	2.4		V <sub>CC</sub> + 0.3	V

## CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1MHz)

#### DC CHARACTERISTICS (Program Mode)

# $(V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, \overline{CS}/V_{PP} = 13.0 \pm 0.3 \text{ V}, T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	ILI I	VIN = VCC or 0.45 V	-10		10	μA
CS/Vpp current	Ipp	Programming			75	mA
Vcc supply current	lcc				75	mA
Input "Low" voltage	VIL		-0.1		0.45	V
Input "High" voltage	Viн		2.4		Vcc + 0.3	v
Output "Low" voltage	Vol	I <sub>OL</sub> = 16 mA			0.45	v
Output "High" voltage	Voн	lон = -4 mA	2.4			V

#### NOTES:

1. The program pulse CS/VPP must be applied after VCC is stable and inhibited before VCC is turned off.


2. CS/Vpp must not be greater than 14 volts including overshoot.

### AC CHARACTERISTICS (Program mode)

# (V<sub>CC</sub> = 6.0 V $\pm$ 0.25 V, $\overline{\text{CS}}$ /V<sub>PP</sub> = 13.0 V $\pm$ 0.3 V, T<sub>A</sub> = 25°C $\pm$ 5°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
CS/Vpp rise time	tR	1		100	μs
CS/Vpp fall time	tF	1		100	μs
Data setup time	tDS	2			μs
Chip select delay time	tcs			30	ns
Address hold time	tah	0			μs
Data hold time	tDH	2			μs
Output disable time	tDF			30	ns
V <sub>CC</sub> setup time	tvcs	2			μs
CS/VPP pulse width	tpw	0.95	1.0	1.05	ms
Add CS/VPP pulse width *	topw	2.85		78.75	ms
Program pulse count	N	1		25	TIMES

\* This width is defined by the Program Flowchart (Figure 6).





#### PROGRAMMING

Upon delivery from SHARP or after each erasure (see Erasure section), the LH5749 and LH5749J have all 8192  $\times$  8 bits in the "1", or high state. "0's" are loaded into the LH5749 and LH5749J through the procedure of programming.

The programming mode is entered when +13.0 V is applied to the  $\overline{CS}/V_{PP}$  pin. A 0.1  $\mu$ F capacitor between  $\overline{CS}/V_{PP}$  and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8 bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

#### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH5749J to an ultraviolet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH5749J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH5749J

should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH5749J and similar devices, will erase with light sources having wavelength shorter than 4,000 Å. Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH5749J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### CAUTION

Fluorescent light and sunlight contain UV rays which will gradually erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.





Figure 6. Programming Flowchart

## **ORDERING INFORMATION**



# LH5762/J

# CMOS 64K (8K × 8) OTPROM/EPROM

## FEATURES

- $8,192 \times 8$  bit organization
- Access times: LH5762J: 55/70 ns (MAX.) LH5762: 70 ns (MAX.)
- Single +5 V power supply
- Low power consumption: Operating: 394 mW (MAX.) Standby: 78.75 mW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- High speed programming: Compatible to INTEL intelligent programming<sup>™</sup> algorithm (32 second programming)
- Pin compatible with the i2764
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP
- JEDEC standard pinout

#### DESCRIPTION


The LH5762J is a high-performance 64K, UV erasable, electrically programmable read-only-memory, organized as  $8,192 \times 8$  bits. It is manufactured in an advanced CMOS technology, which allows it to operate at Bipolar speeds while consuming only 75 mA.


The LH5762J has very high output drive capability. It can source 4 mA and sink 16 mA per output.

The LH5762J is configured in the standard EPROM pinout which provides an easy upgrade path for systems that are currently using standard EPROMs.

The LH5762 is a one-time PROM packaged in plastic DIP.

#### **PIN CONNECTIONS**








Figure 2. LH5762/J Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A12	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE	Chip Enable input	
ŌE	Output Enable input	
PGM	Program input	

SIGNAL	PIN NAME	NOTE
Vpp	Program power	
Vcc	Power supply	
GND	Ground	
NC	Non connection	

NOTE:

1. On - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

#### **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	Vpp
	Read	Data out	L	L	н	+5 V	+5 V
Read	Output disable	High-Z	L	н	н	+5 V	+5 V
	Standby	High-Z	н	X	X	+5 V	+5 V
	Program	Data in	L	н	L	+6 V	+12.5 V
Program	Program verify	Data out	L	L	н	+6 V	+12.5 V
F	Program inhibit	High-Z	н	X	X	+6 V	+12.5 V

NOTE:

 $X = H \text{ or } L, H = V_{IH,} L = V_{IL}$ 

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc -0.6 to +7.0			
	Vpp	-0.6 to +13.5	V	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tota	-65 to +150	°C	2
Storage temperature	Tstg	-55 to +150		3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### RECOMMENDED OPERATING CONDITIONS (Read Mode) ( $T_A = 0$ to $+70^{\circ}$ C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.75	5.0	5.25	v
	Vpp	4.75	5.0	5.25	7 °
Input "Low" voltage	VIL	-0.1		0.8	V
Input "High" voltage	ViH	2.0		Vcc +0.3	V

# DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 5%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input leakage current	lu l	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μA	
Output leakage current	llo	Vout = GND or Vcc	-10		10	μA	
VPP supply current	Ірр	VPP = VCC			100	μA	
VPP pin voltage	VPP		V <sub>CC</sub> - 0.4		Vcc	V	
Vcc standby current	ISB1	$\overline{CE} = V_{CC} \pm 0.3 V,$ CMOS input			15	mA	
	ISB2	CE = VIH, TTL input			20	mA	
Vcc operating current	ICC1	CE = GND ± 0.3 V			75	mA	1, 2
VCC operating current	ICC2	CE = VIL			75	mA	1,3
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	ViH		2.0		Vcc + 0.3	v	
Output "Low" voltage	Vol	l <sub>OL</sub> = 16 mA			0.45	v	
Output "High" voltage	Voн	l <sub>OH</sub> = -4 mA	2.4			v	

NOTES:

1. Minimum cycle time, IOUT = 0 mA

2. CMOS input:  $V_{IN} = GND \pm 0.3 V$ , or  $V_{CC} \pm 0.3 V$ 

3. TTL input:  $V_{IN} = V_{IL}$  or  $V_{IH}$ 


# AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = V<sub>PP</sub> = 5 V $\pm$ 5%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH5762J-55		LH5762J-70 LH5762-70		UNIT	
		MIN.	MAX.	MIN.	MAX.		
Address to output delay	tacc		55		70	ns	
CE to output delay	tCE		55		70	ns	
OE to output delay	toE		25		25	ns	
Output enable high to output float	tDF	0	20	0	25	ns	
Address to output hold	tон	10		10		ns	

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0 V to 3 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V

CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1MHz)



#### Figure 3. Output Load Circuit

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	Соит	Vout = 0 V		8	12	pF




Figure 4. Timing Diagram (Read Mode)

#### **RECOMMENDED OPERATING CONDITIONS (Program Mode)** $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	5.75	6.0	6.25	v
	Vpp	12.2	12.5	12.8	v
Input voltage	VIL	-0.1		0.45	v
Input voltage	ViH	2.4		Vcc + 0.3	v

## DC CHARACTERISTICS (Program Mode)

## $(V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, \text{ VPP} = 12.5 \text{ V} \pm 0.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	ILI	V <sub>IN</sub> = V <sub>CC</sub> or 0.45 V	-10		10	μΑ
Vcc supply current	lcc				75	mA
Vpp supply current	IPP	CE = PGM = VIL			50	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	VIH		2.4		Vcc + 0.3	V
Output "Low" voltage	Vol	l <sub>OL</sub> = 16 mA			0.45	v
Output "High" voltage	Voн	lон = -4 mA	2.4			v

# AC CHARACTERISTICS (Program Mode)

#### $(V_{CC} = 6.0 V \pm 0.25 V, V_{PP} = 12.5 V \pm 0.3 V, T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Address setup time	tas	2			μs	
Chip enable setup time	tCES	2			μs	
Output enable setup time	tOES	2			μs	
Data setup time	tDS	2			μs	
Address hold time	tah	0			μs	
Data hold time	tDH	2			μs	
Chip enable to output float delay	tDF	0		150	ns	
Data valid from output enable	tOE			150	ns	
VPP setup time	tvps	2			μs	
V <sub>CC</sub> setup time	tvcs	2			μs	
PGM pulse width	tpw	0.95	1.0	1.05	ms	
Add PGM pulse width	topw	2.85		78.75	ms	1
Program pulse count	N	1		25	TIMES	

NOTE:

1. This width is defined by the Program Flowchart (Figure 6).




Figure 5. Timing Diagram (Program Mode)

#### PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH5762 and LH5762 have all 8,192  $\times$  8 bits in the "1", or high state. "0's" are loaded into the LH5762 and LH5762J through the procedure of programming.

The programming mode is entered when +12.5 V is applied to the VPP pin and  $\overline{CE}$  is at VIL. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

#### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH5762J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH5762J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH5762J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH5762J and similar devices, will erase with light sources having wavelength shorter than 4,000 Å. Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH5762J. Exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , Vpp must not be switched from 5 volts to 12.5 volts or vice-versa.

4. Removing or inserting the device while 12.5 volts is supplied may harm the reliability of the device.





Figure 6. Programming Flowchart

# ORDERING INFORMATION



# LH5763/J

# FEATURES

- 8,192 × 8 bit organization
- Access times: LH5763J: 70/90 ns (MAX.) LH5763: 90 ns (MAX.)
- Single +5 V power supply
- Low power consumption: Operating: 315 mW (MAX.) Standby: 1.05 mW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- High speed programming: Compatible to INTEL intelligent programming<sup>™</sup> algorithm (32 second programming)
- Pin compatible with the i2764
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP
- JEDEC standard pinout

## DESCRIPTION

The LH5763J is a CMOS UV erasable and electrically programmable read-only-memory, organized as  $8,192 \times 8$  bits. It is pin compatible with the Intel i2764 and the SHARP LH5764J, and designed to have fast access time.

The LH5763 is a one-time PROM packaged in plastic DIP.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP and DIP Packages




Figure 2. LH5763/J Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A12	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE	Chip Enable input	
ŌĒ	Output Enable input	
PGM	Program input	

SIGNAL	PIN NAME	NOTE
Vpp	Program power	
Vcc	Power supply	
GND	Ground	
NC	Non connection	

NOTE:

1. Oo - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

## **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	Vpp
	Read	Data out	L	L	Н	+5 V	+5 V
Read	Output disable	High-Z	L	н	н	+5 V	+5 V
	Standby	High-Z	н	х	X	+5 V	+5 V
	Program	Data in	L	н	L	+6 V	+12.5 V
Program	Program verify	Data out	L	L	Н	+6 V	+12.5 V
	Program inhibit	High-Z	н	X	X	+6 V	+12.5 V

NOTE:

 $X = H \text{ or } L, H = V_{IH}, L = V_{IL}$ 

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	VPP	-0.6 to +13.5	] V	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
Storage temperature	TSIG	-55 to +150		3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

#### **RECOMMENDED OPERATING CONDITIONS (Read Mode) (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.75	5.0	5.35	V
	VPP	4.75	5.0	5.25	7 *
Input "Low" voltage	VIL	-0.1		0.8	V
Input "High" voltage	ViH	2.0		Vcc +0.3	V

### DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 5%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	VIH		2.0		Vcc +0.3	V	
Output "Low" voltage	Vol	l <sub>OL</sub> = 2.1 mA			0.45	V	
Output "High" voltage	Voн	Юн = -400 μА	2.4			V	
Input leakage current	lu lu	VIN = GND or VCC	-10		10	μΑ	
Output leakage current	ILO	Vout = GND or Vcc	-10		10	μΑ	
V <sub>CC</sub> operating current	ICC1	$\overline{CE} = GND \pm 0.3V$			60	mA	1, 2
VCC operating current	Icc2	CE = VIL			60	mA	1, 3
VPP supply current	Ірр	VPP = VCC			100	μΑ	
VPP pin voltage	Vpp		Vcc - 0.4		Vcc	v	
V <sub>CC</sub> standby current	ISB1	$\overline{CE} = V_{CC} \pm 0.3 V$			200	μA	2
VCC standby current	ISB2	CE = VIH			10	mA	3

NOTES:

1. Minimum cycle time, IOUT = 0 mA

2. CMOS input: VIN = GND  $\pm$  0.3 V or V<sub>CC</sub>  $\pm$  0.3 V


3. TTL input: VIN = VIL or VIH

#### AC CHARACTERISTICS (Read Mode) ( $V_{CC} = V_{PP} = 5 V \pm 5\%$ , $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	LH5763J-70		LH5763J-90 LH5763-90		UNIT	
1		MIN.	MAX.	MIN.	MAX.		
Address to output delay	tacc		70		90	ns	
CE to output delay	tCE		70		90	ns	
OE to output delay	tOE		25		30	ns	
Output enable high to output float	tDF	0	25	0	30	ns	
Address to output hold	tон	0		0		ns	

# **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0 V to 3 V
Input rise/fall time	≤ 10 ns
Input reference level	2.0 V, 1.0 V
Output reference level	2.0 V, 0.8 V





# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	Соит	Vout = 0 V		8	12	pF




Figure 4. Timing Diagram (Read Mode)

# **RECOMMENDED OPERATING CONDITIONS (Program Mode)** $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Supply voltage	Vcc	5.75	6.0	6.25	v	
	Vpp	12.2	12.5	12.8	] *	
Input "Low" voltage	VIL	-0.1		0.45	v	
Input "High" voltage	VIH	2.4		Vcc + 0.3	1	

# DC CHARACTERISTICS (Program Mode)

## $(V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, \text{ VPP} = 12.5 \text{ V} \pm 0.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	ILI I	VIN = VCC or 0.45 V	-10		10	μA
V <sub>CC</sub> supply current	lcc				60	mA
VPP supply current	Ірр	CE = PGM = VIL			50	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	ViH		2.4		Vcc + 0.3	v
Output "Low" voltage	Vol	lo <sub>L</sub> = 2.1 mA			0.45	v
Output "High" voltage	Voн	Юн = -400 μА	2.4			v

## AC CHARACTERISTICS (Program Mode)

# (V<sub>CC</sub> = 6.0 V $\pm$ 0.25 V, V<sub>PP</sub> = 12.5 V $\pm$ 0.3 V, T<sub>A</sub> = 25°C $\pm$ 5°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	PGM - Address	2			μs
Chip enable setup time	tCES	PGM - CE	2			μs
Output enable setup time	tOES	Data - CE	2			μs
Data setup time	tDS	PGM - Data	2			μs
Address hold time	t <sub>AH</sub>	OE - Address	0			μs
Data hold time	t <sub>DH</sub>	PGM - Data	2			μs
Chip enable to output float delay	tDF				150	ns
Data valid from output enable	tOE				150	ns
V <sub>PP</sub> setup time	tvps		2			μs
V <sub>CC</sub> setup time	tvcs		2			μs
Program pulse width	tpw		0.95	1	1.05	ms
Add PGM pulse width *	topw		2.85		78.75	ms
Program pulse count	N		1		25	TIMES

\* This width is defined by the Program Flowchart (Figure 6).




Figure 5. Timing Diagram (Program Mode)

#### PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH5763 and LH5763J have all  $8,192 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH5763 and LH5763J through the procedure of programming.

The programming mode is entered when +12.5 V is applied to the VPP pin and  $\overline{CE}$  is at VIL. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

#### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH5763J to an ultra-violet light source. A dosage of 15W-second/cm<sup>2</sup> is required to completely erase an LH5763J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH5763J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH5763J and similar devices will erase with light sources having wave-length shorter than 4,000 Å.

Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH5763J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. Vcc must be applied either coincidently or before VPP and removed either coincidently or after VPP.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , Vpp must not be switched from 5 volts to 12.5 volts or vice-versa.

4. Removing or inserting the device while 12.5 volts is supplied may harm the reliability of the device.





Figure 6. Programming Flowchart

#### **ORDERING INFORMATION**



# LH5764/J

## FEATURES

- 8,192 × 8 bit organization
- Access times: LH5764J: 200/250 ns (MAX.) LH5764: 200/250 ns (MAX.)
- Single +5 V power supply
- Low power consumption: Operating: 165 mW (MAX.) Standby: 550 μW (MAX.)
- High speed programming: tPW = 0.1 ms (VPP = 12.75 V) or tPW = 1 ms (VPP = 12.5 V) Compatible to INTEL quick pulse programming<sup>™</sup> algorithm (1 second programming)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Pin compatible with the i2764
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP 28-pin, 450-mil SOP
- JEDEC standard pinout (CERDIP/DIP)

#### DESCRIPTION

The LH5764J is a CMOS UV erasable and electrically programmable read-only-memory, organized as 8,192  $\times$  8 bits. It provides low power consumption in standby mode.

The LH5764 is a one-time PROM packaged in plastic DIP.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP, DIP, and SOP Packages




Figure 2. LH5764/J Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A12	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE	Chip Enable input	
ŌĒ	Output Enable input	
PGM	Program input	

SIGNAL	PIN NAME	NOTE
Vpp	Program power	
Vcc	Power supply	
GND	Ground	
NC	Non connection	

NOTE:

1. O<sub>0</sub> - O<sub>7</sub> pins are also used to input data to the column output controller through input buffers in programming mode.

## **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	Vpp
	Read	Data out	L	L	н	+5 V	+5 V
Read	Output disable	High-Z	L	н	н	+5 V	+5 V
	Standby	High-Z	н	X	X	+5 V	+5 V
	Program	Data in	L	н	L	+6.25 V	+12.75 V
Program	Program verify	Data out	L	L	н	+6.25 V	+12.75 V
	Program inhibit	High-Z	н	X	X	+6.25 V	+12.75 V

NOTE:

 $X = H \text{ or } L, H = V_{IH}, L = V_{IL}$ 

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	Vcc -0.6 to +7.0		
	Vpp	-0.6 to +13.5	v	1
	ViN	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
Storage temperature	TSIG	-55 to +150	U	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

## RECOMMENDED OPERATING CONDITIONS (Read Mode) (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V
Supply voltage	Vpp	4.5	5.0	5.5	V
Input "Low" voltage	VIL	-0.1		0.8	V
Input "High" voltage	ViH	2.0		Vcc +0.3	V

## DC CHARACTERISTICS (Read Mode) ( $V_{CC} = 5 V \pm 10\%$ , $V_{PP} = V_{CC}$ , $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	ViH		2.0		Vcc +0.3	v	
Output "Low" voltage	Vol	loL = 2.1 mA			0.45	v	
Output "High" voltage	Voн	юн = -400 μА	2.4			v	
Input leakage current	lu lu	VIN = GND or Vcc	-10		10	μΑ	
Output leakage current	llo	Vout = GND or Vcc	-10		10	μΑ	
Vcc operating current	Icc1	<u>CE</u> = GND ± 0.3 V			25	mA	1,2
VCC operating current	ICC2	$\overline{CE} = V_{IL}$			30	mA	1,3
VPP supply current	Ірр	$V_{PP} = V_{CC}$			100	μA	
VPP pin voltage	Vpp		Vcc - 0.4		Vcc	v	
V <sub>CC</sub> standby current	ISB1	$\overline{\text{CE}}$ = V <sub>CC</sub> ± 0.3 V			100	μΑ	
	ISB2	CE = VIH			1	mA	

NOTES:

1. Minimum cycle time,  $I_{OUT} = 0 \text{ mA}$ 

2. CMOS input:  $V_{IN}$  = GND  $\pm$  0.3 V or  $V_{CC}$   $\pm$  0.3 V

3. TTL input: VIN = VIL or VIH

# AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH5764J-20		LH5764J-25 LH5764/N-25		UNIT
		MIN.	MAX.	MIN.	MAX.	
Address to output delay	tACC		200		250	ns
CE to output delay	tCE		200		250	ns
OE to output delay	tOE		55		65	ns
Output enable high to output float	tDF	0	55	0	65	ns
Address to output hold	tон	0		0		ns

## **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.8 V to 2.2 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V




Figure 3. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin	VIN = 0 V		4	6	pF
Output capacitance	Солт	Vout = 0 V		8	12	pF




Figure 4. Timing Diagram (Read Mode)

#### **RECOMMENDED OPERATING CONDITIONS (Program Mode)** $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	5.75	6.25	6.5	v
	VPP	12.2	12.75	13.0	7 <b>*</b>
Inpút "Low" voltage	VIL	-0.1		0.45	V
Input "High" voltage	VIH	2.4		Vcc + 0.3	] <b>`</b>

## DC CHARACTERISTICS (Program Mode)

## $(V_{CC} = 5.75 \text{ V to } 6.5 \text{ V}, \text{ Vpp} = 12.2 \text{ V to } 13.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	lu	VIN = V <sub>CC</sub> or 0.45 V	-10		10	μA
Vcc supply current	lcc				30	mA
VPP supply current	Ірр	$\overline{CE} = \overline{PGM} = V_{IL}$			30	mA
Input "Low" voltage	VIL		-0.1		0.45	V
Input "High" voltage	VIH		2.4		Vcc + 0.3	v
Output "Low" voltage	VoL	I <sub>OL</sub> = 2.1 mA			0.45	v
Output "High" voltage	Voн	юн = -400 μА	2.4			v

## AC CHARACTERISTICS (Program Mode)

#### $(V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}, \text{V}_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}, \text{T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$ (Note 1)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
Chip enable setup time	tCES	2			μs
Output enable setup time	tOES	2			μs
Data setup time	tDS	2			μs
Address hold time	tan	0			μs
Data hold time	t <sub>DH</sub>	2			μs
Chip enable to output float delay	tDF	0		150	ns
Data valid from output enable	toe			150	ns
V <sub>PP</sub> setup time	tvps	2			μs
Vcc setup time	tvcs	2			μs
Program pulse width <sup>*1,*2</sup>	tpw	95	100	105	μs
Program pulse count	N	1		25	TIMES

NOTES:

1. This width is defined by the Program Flowchart (Figure 6).

2. Programmable under conditions V\_{CC} = 6.0 V  $\pm$  0.25 V, V\_{PP} = 12.5 V  $\pm$  0.3 V, tpw = 1 ms  $\pm$  0.05 ms




Figure 5. Timing Diagram (Program Mode)

#### PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH5764 and LH5764J have all  $8,192 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH5764 and LH5764J through the procedure of programming.

The programming mode is entered when +12.75 V is applied to the VPP pin and  $\overline{CE}$  is at V<sub>IL</sub>. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

#### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH5764J to an ultra-violet light source. A dosage of 15W-second/cm<sup>2</sup> is required to completely erase an LH5764J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH5764J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH5764J and similar devices will erase with light sources having wave-length shorter than 4,000 Å.

Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH5764J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.


Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.

2. VPP must not be greater than 13.5 volts including overshoot.


3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , VPP must not be switched from V<sub>CC</sub> to 12.75 volts or vice-versa.

4. Removing or inserting the device while 12.75 volts is supplied may harm the reliability of the device.





# ORDERING INFORMATION



# LH57126/J

## FEATURES

- 16,384 × 8 bit organization
- Access times: LH57126J: 70/90 ns LH57126: 90 ns
- Single +5 V power supply
- Low power consumption: Operating: 394 mW (MAX.) Standby: 78.75 mW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- High speed programming Compatible to INTEL intelligent programming<sup>™</sup> algorithm (64 second programming)
- Pin compatible with the i27128
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP
- JEDEC standard pinout

#### DESCRIPTION

The LH57126J is a high-performance 128K, UV erasable, electrically programmable read-only-memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar speeds while consuming only 75 mA.

The LH57126J is pin compatible with the Intel i27128 and the SHARP LH57128J, and designed to have fast access time.

# CMOS 128K (16K × 8) OTPROM/EPROM

The LH57126J is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

The LH57126 is a one-time PROM packaged in plastic DIP.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP and DIP Packages




Figure 2. LH57126/J Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE	SIGNAL	PIN NAME	NOTE
A0 - A13	Address input		PGM	Program input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1	Vpp	Program power	
CE	Chip Enable input		Vcc	Power supply	
ŌĒ	Output Enable input		GND	Ground	

NOTE:

1. On - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

## **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	Vpp
	Read	Data out	L	L	н	+5 V	+5 V
Read	Output disable	High-Z	L	н	н	+5 V	+5 V
	Standby	High-Z	Н	X	X	+5 V	+5 V
	Program	Data in	L	н	L	+6 V	+12.5 V
Program	Program verify	Data out	L	L	н	+6 V	+12.5 V
	Program inhibit	High-Z	Н	X	X	+6 V	+12.5 V

NOTE:

 $X = H \text{ or } L, H = V_{H}, L = V_{IL}$ 

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	Vcc -0.6 to +7.0		
Pin voltage	Vpp	-0.6 to +13.5	V	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
Siorage temperature	i sig	-55 to +150	Ŭ	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

#### **RECOMMENDED OPERATING CONDITIONS (Read Mode) (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.75	5.0	5.25	v
Supply voltage	Vpp	4.75	5.0	5.25	7 <b>°</b>
Input "Low" voltage	VIL	-0.1		0.8	V
Input "High" voltage	VIH	2.0		V <sub>CC</sub> +0.3	V

## DC CHARACTERISTICS (Read Mode) ( $V_{CC} = 5 V \pm 5\%$ , $V_{PP} = V_{CC}$ , $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	ViH		2.0		Vcc +0.3	V	
Output "Low" voltage	Vol	l <sub>OL</sub> = 16 mA			0.45	V	
Output "High" voltage	Voн	lон = -4 mA	2.4			V	
Input leakage current	ILI	VIN = GND or V <sub>CC</sub>	-10		10	μΑ	
Output leakage current	ILO	Vout = GND or Vcc	-10		10	μΑ	
Vcc operating current	ICC1	$\overline{\text{CE}}$ = GND ± 0.3V			75	mA	1,2
VCC operating current	ICC2	$\overline{CE} = V_{IL}$			75	mA	1,3
VPP supply current	Ірр	$V_{PP} = V_{CC}$			100	μΑ	
VPP pin voltage	Vpp		Vcc - 0.4		Vcc	v	
Vcc standby current	ISB1	$\overline{CE} = V_{CC} \pm 0.3V$			15	mA	4
VCC standby current	ISB2	CE = VIH			20	mA	5

NOTES:

1. Minimum cycle time, IOUT = 0 mA

2. CMOS level: V\_IN = GND  $\pm$  0.3 V or V\_CC  $\pm$  0.3 V

3. TTL input: VIN = VIL or VIH

4. All inputs are fixed at CMOS level.


5. All inputs are fixed at TTL level.

## AC CHARACTERISTICS (Read Mode) ( $V_{CC} = 5 V + 5\%$ , $V_{PP} = V_{CC}$ , $T_A = 0$ to $+70^{\circ}$ C)

PARAMETER	SYMBOL LH57		LH57126J-70		LH57126J-90 LH57126-90	
		MIN.	MAX.	MIN.	MAX.	
Address to output delay	tacc		70		90	ns
CE to output delay	tCE		70		90	ns
OE to output delay	tOE		25		30	ns
Output enable high to output float	tDF	0	25	0	30	ns
Address to output hold	tон	10		10		ns

#### AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0 V to 3 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V



#### Figure 4. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	COUT	Vout = 0 V		8	12	рF




Figure 3. Timing Diagram (Read Mode)

## **RECOMMENDED OPERATING CONDITIONS (Program Mode)** $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	5.75	6.0	6.25	v
Supply vollage	VPP	12.2	12.5	12.8	1 °
Input "Low" voltage	VIL	-0.1		0.45	V
Input "High" voltage	ViH	2.4		Vcc + 0.3	V

# DC CHARACTERISTICS (Program Mode)

## (V<sub>CC</sub> = 6.0 V $\pm$ 0.25 V, V<sub>PP</sub> = 12.5 V $\pm$ 0.3 V , T<sub>A</sub> = 25°C $\pm$ 5°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	lu l	VIN = VCC or 0.45 V	-10		10	μA
Vcc supply current	Icc				50	mA
VPP supply current	Ірр	CE = PGM = VIL			75	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	VIH		2.4		Vcc + 0.3	v
Output "Low" voltage	Vol	I <sub>OL</sub> = 16 mA			0.45	v
Output "High" voltage	Voн	lон = -4 mA	2.4			v

# AC CHARACTERISTICS (Program Mode)

#### $(V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, \text{ Vpp} = 12.5 \text{ V} \pm 0.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
Chip enable setup time	tces	2			μs
Output enable setup time	tOES	2			μs
Data setup time	tDS	2			μs
Address hold time	tah	0			μs
Data hold time	t <sub>DH</sub>	2			μs
Chip enable to output float delay	tDF	0		150	ns
Data valid from output enable	tOE			150	ns
V <sub>PP</sub> setup time	tvps	2			μs
V <sub>CC</sub> setup time	tvcs	2			μs
PGM pulse width	tpw	0.95	1.0	1.05	ms
Add PGM pulse width*	topw	2.85		78.75	ms
Program pulse count	N	1		25	TIMES

\* This width is defined by the Program Flowchart (Figure 6).

#### PROGRAMMING

Upon delivery from SHARP or after each erasure (see Erasure section), the LH57126 and LH57126J have all  $16,384 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH57126 and LH57126J through the procedure of programming.

The programming mode is entered when +12.5 V is applied to the VPP pin and  $\overline{CE}$  is at VIL. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

#### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57126J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH57126J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH57126J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57126J and similar devices will erase with light sources having wave-length shorter than 4,000 Å.

Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH57126J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. Vcc must be applied either coincidently or before VPP and removed either coincidently or after VPP.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , VPP must not be switched from 5 volts to 12.5 volts or vice-versa.

4. Removing or inserting the device while 12.5 volts is supplied may harm the reliability of the device.







Figure 5. Timing Diagram (Program Mode)





#### **ORDERING INFORMATION**



# LH57127/J

# CMOS 128K (16K × 8) OTPROM/EPROM

## FEATURES

- 16,384 × 8 bit organization
- Access times: LH57127J: 100 ns (MAX.) LH57127: 120 ns (MAX.)
- Single +5 V power supply
- Low power consumption: Operating: 315 mW (MAX.) Standby: 1.05 mW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- High speed programming: Compatible to INTEL intelligent programming<sup>™</sup> algorithm (64 second programming)
- Pin compatible with i27128
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP
- JEDEC standard pinout

#### DESCRIPTION

The LH57127J is a CMOS UV erasable and electrically programmable read-only-memory, organized as  $16,384 \times 8$  bits. It is pin compatible with the Intel i27128 and the SHARP LH57128J, and designed to have fast access time.

The LH57127 is a one-time PROM packaged in plastic DIP.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP and DIP Packages




Figure 2. LH57127/J Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0-A13	Address input	
O <sub>0</sub> -O <sub>7</sub>	Data output (input)	1
CE	Chip Enable input	
ŌĒ	Output Enable input	

SIGNAL	PIN NAME	NOTE		
PGM	Program input			
Vpp	Program power			
Vcc	Power supply			
GND	Ground			

NOTE:

1. Oo - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

#### TRUTH TABLE

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	Vpp
Read	Read	Data out	L	L	н	+5 V	+5 V
	Output disable	High-Z	L	н	н	+5 V	+5 V
	Standby	High-Z	н	X	X	+5 V	+5 V
Program	Program	Data in	L	н	L	+6 V	+12.5 V
	Program verify	Data out	L	L	н	+6 V	+12.5 V
	Program inhibit	High-Z	Н	X	X	+6 V	+12.5 V

NOTE:

 $X = H \text{ or } L, H = V_{H}, L = V_{IL}$ 

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	VPP	-0.6 to +13.5	V	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
	i sig	-55 to +150	U	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### **RECOMMENDED OPERATING CONDITIONS (Read Mode) (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	Vcc	4.75	5.0	5.25	V
	Vpp	4.75	5.0	5.25	V
Input "Low" voltage	ViL	-0.1		0.8	V
Input "High" voltage	ViH	2.0		Vcc +0.3	V

# DC CHARACTERISTICS (Read Mode) ( $V_{CC} = 5 V \pm 5\%$ , $V_{PP} = V_{CC}$ , $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	ViH		2.0		Vcc +0.3	v	
Output "Low" voltage	Vol	loL = 2.1 mA			0.45	v	
Output "High" voltage	Voн	юн = -400 μА	2.4			V	
Input leakage current	ILI	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μΑ	
Output leakage current	ILO I	Vout = GND or Vcc	-10		10	μΑ	
Vcc operating current	ICC1	CE = GND ± 0.3 V			60	mA	1, 2
VCC operating content	ICC2	CE = VIL			60	mA	1,3
VPP supply current	Ірр	VPP = VCC			100	μΑ	
VPP pin voltage	VPP		Vcc - 0.4		Vcc	v	
Vcc Standby current	ISB1	$\overline{CE} = V_{CC} \pm 0.3 V$			200	μA	
VCC Stanuby Current	ISB2	CE = VIH			10	mA	

NOTES:

1. Minimum cycle time, IOUT = 0 mA

2. CMOS level:  $V_{IN} = GND \pm 0.3 V \text{ or } V_{CC} \pm 0.3 V$ 

3. TTL input:  $V_{IN} = V_{IL}$  or  $V_{IH}$ 

### AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 5%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SVMBOL	SYMBOL LH57127J-10		LH57		
FARAMETER	OTHIDOL	MIN.	MAX.	MIN.	MAX.	onit
Address to output delay	tACC		100		120	ns
CE to output delay	tCE		100		120	ns
OE to output delay	tOE		30		30	ns
Output enable high to output float	tDF	0	30	0	30	ns
Address to output hold	tон	0		0		ns



### AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0 V to 3 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V




Figure 3. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	VIN = 0 V		4	6	pF
Output capacitance	Солт	V <sub>OUT</sub> = 0 V		8	12	pF




Figure 4. Timing Diagram (Read Mode)

# **RECOMMENDED OPERATING CONDITIONS (Program Mode)** (T<sub>A</sub> = $25^{\circ}C \pm 5^{\circ}C$ )

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Supply voltage	Vcc	5.75	6.0	6.25	v	
	VPP	12.2	12.5	12.8	1 *	
Input "Low" voltage	VIL	-0.1		0.45	V	
Input "High" voltage	ViH	2.4		Vcc + 0.3	V	

# DC CHARACTERISTICS (Program Mode)

# $(V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, \text{ Vpp} = 12.5 \text{ V} \pm 0.3 \text{ V}, \text{ Ta} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	lu	VIN = VCC or 0.45 V	-10		10	μA
Vcc supply current	lcc				60	mA
VPP supply current	Ірр	$\overline{CE} = \overline{PGM} = V_{IL}$			50	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	ViH		2.4		Vcc + 0.3	٧
Output "Low" voltage	Vol	I <sub>OL</sub> = 2.1 mA			0.45	v
Output "High" voltage	Voн	юн = -400 μА	2.4			V

# AC CHARACTERISTICS (Program Mode)

# $(V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, \text{ VPP} = 12.5 \text{ V} \pm 0.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
Chip enable setup time	tCES	2			μs
Output enable setup time	tOES	2			μs
Data setup time	t <sub>DS</sub>	2			μs
Address hold time	tan	0			μs
Data hold time	tDH	2			μs
Chip enable to output float delay	tDF	0		150	ns
Data valid from output enable	toe			150	ns
Vpp setup time	tvps	2			μs
Vcc setup time	tvcs	2			μs
Program pulse width	tpw	0.95	1	1.05	ms
Add PGM pulse width*	topw	2.85		78.75	ms
Program pulse count	N	1		25	TIMES

\* This width is defined by the Program Flowchart (Figure 6).

### PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH57127 and LH57127J have all  $16,384 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH57127 and LH57127J through the procedure of programming.

The programming mode is entered when +12.5 V is applied to the VPP pin and  $\overline{CE}$  is at V<sub>IL</sub>. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

#### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57127J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH57127J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH57127J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57127J and similar devices will erase with light sources having wave-length shorter than 4,000 Å.

Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH57127J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

#### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.


Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , VPP must not be switched from 5 volts to 12.5 volts or vice-versa.

4. Removing or inserting the device while 12.5 volts is supplied may harm the reliability of the device.









Figure 6. Programming Flowchart

# ORDERING INFORMATION



# LH57128/J

# FEATURES

- 16,384 × 8 bit organization
- Access times: LH57128J: 250 ns LH57128: 250 ns
- Single +5 V power supply
- High speed programming: tPW = 0.1 ms (VPP = 12.75 V) or tPW = 1 ms (VPP = 12.5 V) Compatible to INTEL quick pulse programming<sup>™</sup> algorithm (2 second programming)
- Low power consumption: Operating: 165 mW (MAX.) Standby: 550 μW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Pin compatible with i27128
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP 28-pin, 450-mil SOP
- JEDEC standard pinout

### DESCRIPTION

The LH57128J is a CMOS UV erasable and electrically programmable read-only-memory organized as  $16,384 \times 8$  bits. It is pin compatible with the Intel i27128.

The LH57128 is a one-time PROM packaged in plastic DIP or SOP.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP, DIP, and SOP Packages




Figure 2. LH57128/J Block Diagram

### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE		SIGNAL	PIN NAME	NOTE
A0 - A13	Address input			PGM	Program input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1	. [	Vpp	Program power	
CE	Chip Enable input			Vcc	Power supply	
ŌĒ	Output Enable input			GND	Ground	

NOTE:

1. On - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

### **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	Vpp
	Read	Data out	L	L	Н	+5 V	+5 V
Read	Output disable	High-Z	L	Н	Н	+5 V	+5 V
	Standby	High-Z	Н	Х	Х	+5 V	+5 V
	Program	Data in	L	Н	L	+6.25 V	+12.75 V
Program	Program verify	Data out	L	L	Н	+6.25 V	+12.75 V
	Program inhibit	High-Z	Н	x	x	+6.25 V	+12.75 V

NOTE:

 $X = H \text{ or } L, H = V_{H}, L = V_{IL}$ 

### **ABSOLUTE MAXIMUM RATING**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	VPP	-0.6 to +13.5	] V	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage	Tstg	-65 to +150	°C	2
temperature	1 Sig	-55 to +150	°C	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

# RECOMMENDED OPERATING CONDITIONS (Read Mode) (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
	VPP	4.5	5.0	5.5	V
Input "Low" voltage	ViL	-0.1		0.8	v
Input "High" voltage	VIH	2.0		Vcc +0.3	v

### DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	VIH		2.0		Vcc +0.3	v	
Output "Low" voltage	Vol	l <sub>OL</sub> = 2.1 mA			0.45	v	
Output "High" voltage	Vон	Юн = -400 μА	2.4			v	
Input leakage current	ILI	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μA	
Output leakage current	Ilo	V <sub>OUT</sub> = GND or V <sub>CC</sub>	-10		10	μA	
Vcc operating	ICC1	<u>CE</u> = GND ± 0.3 V			25	mA	1, 2
current	ICC2	CE = VIL			30	mA	1,3
VPP supply current	Ірр	VPP = VCC			100	μΑ	
VPP pin voltage	VPP		V <sub>CC</sub> - 0.4		Vcc	V	
V <sub>CC</sub> standby current	I <sub>SB1</sub>	$\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3 \text{ V}$			100	μA	
VCC standby current	ISB2	CE = VIH			1	mA	

NOTES:

1. Minimum cycle time, IOUT = 0 mA

2. CMOS level: V\_IN = GND  $\pm$  0.3 V or V\_CC  $\pm$  0.3 V


3. TTL input:  $V_{IN} = V_{IL}$  or  $V_{IH}$ 

# AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = V<sub>PP</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH571 LH57	UNIT	
		MIN.	MAX.	
Address to output delay	tACC		250	ns
CE to output delay	tCE		250	ns
OE to output delay	toe		75	ns
Output enable high to output float	tDF	0	65	ns
Address to output hold	tон	0		ns

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.8 V to 2.2 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V



# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	Соит	Vout = 0 V		8	12	pF




Figure 4. Timing Diagram (Read Mode)

### **RECOMMENDED OPERATING CONDITIONS (Program Mode)** $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	5.75	6.25	6.5	V
Program supply voltage	VPP	12.2	12.75	13.0	V
Input "Low" voltage	VIL	-0.1		0.45	V
Input "High" voltage	VIH	2.4		Vcc + 0.3	v

### DC CHARACTERISTICS (Program Mode)

# $(V_{CC} = 5.75 \text{ V to } 6.5 \text{ V}, \text{ VPP} = 12.2 \text{ V to } 13.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	lu	V <sub>IN</sub> = V <sub>CC</sub> or 0.45 V	-10		10	μA
Vcc supply current	lcc				30	mA
Vpp supply current	Ірр	CE = PGM = VIL			30	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	VIH		2.4		Vcc + 0.3	v
Output "Low" voltage	VoL	loL = 2.1 mA			0.45	v
Output "High" voltage	Voн	юн = -400 μА	2.4			v

## AC CHARACTERISTICS (Program Mode)

# $(V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}, \text{ Vpp} = 12.75 \text{ V} \pm 0.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Address setup time	tas	2			μs	
Chip enable setup time	tCES	2			μs	
Output enable setup time	tOES	2			μs	
Data setup time	tDS	2			μs	
Address hold time	tan	0			μs	
Data hold time	t <sub>DH</sub>	2			μs	
Chip enable to output float delay	tDF	0		150	ns	
Data valid from output enable	toE			150	ns	
VPP setup time	tvps	2			μs	
V <sub>CC</sub> setup time	tvcs	2			μs	
Program pulse width	tpw	95	100	105	μs	1, 2
Program pulse count	N	1		25	TIMES	

NOTES:

1. This width is defined by the Program Flowchart (Figure 6).

2. Programmable under conditions of add. program pulse count 3-N, V<sub>CC</sub> = 6.0 V  $\pm$  0.25 V, V<sub>PP</sub> = 12.5 V  $\pm$  0.3 V, t<sub>PW</sub> = 1 ms  $\pm$  0.05 ms

# PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH57128 and LH57128J have all  $16,384 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH57128 and LH57128J through the procedure of programming.

The programming mode is entered when +12.75 V is applied to the VPP pin and  $\overline{CE}$  is at V<sub>IL</sub>. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data output pins. The voltage levels should be standard TTL levels.

### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57128J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH57128J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH57128J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57128J and similar devices will erase with light sources having wave-length shorter than 4,000 Å.

Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH57128J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

# CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. Vcc must be applied either coincidently or before VPP and removed either coincidently or after VPP.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , VPP must not be switched from 5 volts to 12.75 volts or vice-versa.

4. Removing or inserting the device while 12.75 volts is supplied may harm the reliability of the device.




Figure 5. Timing Diagram (Program Mode)





Figure 6. Programming Flowchart (Vcc = 6.25 V, Vpp = 12.75 V, tpw = 0.1 ms)

### **ORDERING INFORMATION**



# LH57254/J

# CMOS 256K (32K $\times$ 8) OTPROM/EPROM

### FEATURES


- 32,768 × 8 bit organization
- Access times: LH57254J: 70/90 ns LH57254: 90 ns
- Single +5 V power supply
- High speed programming: Compatible to INTEL intelligent programming<sup>™</sup> algorithm (128 second programming)
- Low power consumption: Operating: 420 mW (MAX.) Standby: 78.8 mW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Pin compatible with i27256
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP
- JEDEC standard pinout

### DESCRIPTION


ThE LH57254J is a CMOS UV erasable and electrically programmable read-only-memory organized as  $32,768 \times 8$  bits. It is pin compatible with the Intel i27256, and designed to have fast access time.


The LH57254 is a one-time PROM packaged in plastic DIP.

### **PIN CONNECTIONS**









### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A14	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE/PGM	Chip Enable/Program input	
ŌE	Output Enable	

SIGNAL	PIN NAME	NOTE
Vpp	Program power	
Vcc	Power supply	
GND	Ground	

NOTE:

1. Oo - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

### **TRUTH TABLE**

MODE		O <sub>0</sub> - O <sub>7</sub>	CE/PGM	ŌĒ	Vcc	Vpp
	Read	Data out	L	L	+5 V	+5 V
Read	Output disable	High-Z	L	н	+5 V	+5 V
	Standby	High-Z	н	х	+5 V	+5 V
Program	Program	Data in	L	н	+6 V	+12.5 V
	Program verify	Data out	н	L	+6 V	+12.5 V
	Program inhibit	High-Z	Н	н	+6 V	+12.5 V

NOTE:

 $X = H \text{ or } L, H = V_{IH,} L = V_{IL}$ 

### **ABSOLUTE MAXIMUM RATING**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	Vpp	-0.6 to +13.5	v	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
	TSIG	-55 to +150	Ŭ	3

#### NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### RECOMMENDED OPERATING CONDITIONS (Read Mode) (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	Vcc	4.75	5.0	5.25	v
	VPP	4.75	5.0	5.25	7 <b>*</b>
Input "Low" voltage	ViL	-0.1		0.8	V
Input "High" voltage	ViH	2.2		Vcc +0.3	V

# DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 5%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	ViH		2.2		Vcc +0.3	V	
Output "Low" voltage	Vol	lo <sub>L</sub> = 16 mA			0.45	V	
Output "High" voltage	Voн	lон = -4 mA	2.4			V	
Input leakage current	ILI	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μΑ	
Output leakage current	ILO	VOUT = GND or VCC	-10		10	μA	
V <sub>CC</sub> operating current	ICC1	$\overline{CE}/\overline{PGM} = GND \pm 0.3 V$			80	mA	1, 2
ACC oberging criteri	ICC2	CE/PGM = VIL			80	mA	1, 3
VPP supply current	Ірр	VPP = VCC			100	μΑ	
V <sub>PP</sub> pin voltage	VPP		Vcc - 0.4		Vcc	v	
Vcc standby current	I <sub>SB1</sub>	CE/PGM = Vcc ± 0.3 V			15	mA	4
	ISB2	CE/PGM= VIH			30	mA	5

#### NOTES:

1. Minimum cycle time, I<sub>OUT</sub> = 0 mA

2. CMOS level: VIN = GND  $\pm$  0.3 V or Vcc  $\pm$  0.3 V

3. TTL level: VIL or VIH

4. All inputs are fixed at CMOS level.

5. All inputs inputs are fixed at TTL level.

# AC CHARACTERISTICS (Read Mode) ( $V_{CC} = V_{PP} = 5 V \pm 5\%$ . TA = 0 to +70°C)

PARAMETER	LH57254J-70		LH572 LH572	UNIT		
		MIN.	MAX.	MIN.	MAX.	
Address to output delay (CE/PGM = VIL)	tacc		70		90	ns
CE to output delay (OE = VIL)	tCE		70		90	ns
OE to output delay (CE/PGM = VIL)	tOE		25		30	ns
Output enable high to output float	tDF	0	25	0	30	ns
Address to output hold	tон	10		10		ns

# AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0 V to 3 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V




Figure 4. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	VIN = 0 V		4	6	pF
Output capacitance	Соит	V <sub>OUT</sub> = 0 V		8	12	pF




Figure 3. Timing Diagram (Read Mode)

# **RECOMMENDED OPERATING CONDITIONS (Program Mode)** $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	5.75	6.0	6.25	v
	Vpp	12.2	12.5	12.8	] <b>*</b>
Input "Low" voltage	VIL	-0.1		0.45	V
Input "High" voltage	ViH	2.4		V <sub>CC</sub> + 0.3	V

### DC CHARACTERISTICS (Program Mode)

### $(V_{CC} = 6.0 V \pm 0.25 V, V_{PP} = 12.5 V \pm 0.3 V, T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	ILI	V <sub>IN</sub> = V <sub>CC</sub> or 0.45 V	-10		10	μA
Vcc supply current	lcc				80	mA
VPP supply current	lpp	CE/PGM = VIL			50	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	ViH		2.4		Vcc + 0.3	v
Output "Low" voltage	Vol	I <sub>OL</sub> = 16 mA			0.45	v
Output "High" voltage	Voн	lон = -4 mA	2.4			v

# AC CHARACTERISTICS (Program Mode)

## $(V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}, \text{ Vpp} = 12.5 \text{ V} \pm 0.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
Data setup time	tDS	2			μs
Output enable setup time	toes	2			μs
Address hold time	tah	0			μs
Data hold time	tDH	2			μs
Output enable time	toE			150	ns
Output disable time	tDF	0		150	ns
V <sub>PP</sub> setup time	tvps	2			μs
V <sub>CC</sub> setup time	tvcs	2			μs
Program pulse width	tpw	0.95	1.0	1.05	μs
Add PGM pulse width *	topw	2.85		78.75	ms
Program pulse count	N	1		25	TIMES

\* This width is defined by the Program Flowchart (Figure 6).

### PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH57254 and LH57254J have all  $32,768 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH57254 and LH57254J through the procedure of programming.

The programming mode is entered when +12.5 V is applied to the VPP pin and  $\overline{CE/PGM}$  is at VIL. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57254J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH57254J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH57254J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57254J and similar devices will erase with light sources having wave-length shorter than 4,000 Å.

Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH57254J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE/PGM}$  = VIL, VPP must not be switched from V<sub>CC</sub> to 12.5 volts or vice-versa.

4. Removing or inserting the device while 12.5 volts is supplied may harm the reliability of the device.




Figure 5. Timing Diagram (Program Mode)





Figure 6. Programming Flowchart

# ORDERING INFORMATION



# LH57256/J

# FEATURES

- 32,768 × 8 bit organization
- Access times: LH57256J: 120/150 ns LH57256: 150 ns
- Single +5 V power supply
- High speed programming: tpw = 0.1 ms (VPP = 12.75 V) or tpw = 1 ms (VPP = 12.5 V) Compatible to INTEL quick pulse programming<sup>™</sup> algorithm (4 second programming)
- Low power consumption : Operating: 165 mW (MAX.) Standby: 550 µW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Pin compatible with i27256
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP 28-pin, 300-mil SK-DIP 28-pin, 450-mil SOP
- JEDEC standard pinout (CERDIP/DIP)

### DESCRIPTION

The LH57256J is a CMOS UV erasable and electrically programmable read-only-memory organized as  $32,768 \times 8$  bits. It is pin compatible with the Intel i27256, and designed to have fast access time.

The LH57256 is a one-time PROM packaged in plastic DIP.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP, DIP, SK-DIP, and SOP Packages




Figure 2. LH57256/J Block Diagram

### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A14	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE/PGM	Chip Enable/Program input	
OE	Output Enable input	

SIGNAL	PIN NAME	NOTE
VPP	Program power	
Vcc	Power supply	
GND	Ground	

NOTE:

1. O<sub>0</sub> - O<sub>7</sub> pins are also used to input data to the column output controller through input buffers in programming mode.

### **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE/PGM	ŌĒ	Vcc	Vpp
	Read	Data out	L	L	+5 V	+5 V
Read	Output disable	High-Z	L	Η.	+5 V	+5 V
	Standby	High-Z	н	Х	+5 V	+5 V
	Program	Data in	L	Н	+6.25 V	+12.75 V
Program	Program verify	Data out	н	L	+6.25 V	+12.75 V
	Program inhibit	High-Z	Н	Н	+6.25 V	+12.75 V

NOTE:

 $X = H \text{ or } L, H = V_{H,} L = V_{IL}$ 

### **ABSOLUTE MAXIMUM RATING**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	VPP	/PP -0.6 to +13.5		1
	VIN, Vout -0.6 to +7.0			
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
Storage temperature	isiy	-55 to +150	Ŭ	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### RECOMMENDED OPERATING CONDITIONS (Read Mode) (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
	VPP	4.5	5.0	5.5	7 °
Input "Low" voltage	VIL	-0.1		0.8	V
Input "High" voltage	ViH	2.2		V <sub>CC</sub> +0.3	V

### DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	Viн		2.2		V <sub>CC</sub> +0.3	v	
Output "Low" voltage	VoL	l <sub>OL</sub> = 2.1 mA			0.45	v	
Output "High" voltage	Voн	lон = -400 µA	2.4			v	
Input leakage current	lu I	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μΑ	
Output leakage current	llo	VOUT = GND or VCC	-10		10	μА	
Vcc operating current	ICC1	$\overline{\text{CE}}/\overline{\text{PGM}} = \text{GND} \pm 0.3 \text{ V}$			30	mA	1, 2
VCC operating current	Icc2	CE/PGM = VIL			30	mA	1, 3
Vpp supply current	Ірр	VPP = VCC			100	μA	
VPP pin voltage	VPP		Vcc - 0.4		Vcc	V	
Vcc standby current	ISB1	$\overline{CE}/\overline{PGM} = V_{CC} \pm 0.3 V$			100	μA	
VCC standby current	ISB2	CE/PGM = VIH			2	mA	

NOTES:

1. Minimum cycle time, IOUT = 0 mA

2. CMOS level:  $V_{IN} = GND \pm 0.3 V \text{ or } V_{CC} \pm 0.3 V$ 


3. TTL level: VIN = VIL or VIH

# AC CHARACTERISTICS (Read Mode) ( $V_{CC} = V_{PP} = 5 V \pm 10\%$ . T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH57256J-12		LH57256J-15 LH57256-15		UNIT	
		MIN.	MAX.	MIN.	MAX.		
Address to output delay	tacc		120		150	ns	
CE to output delay	tCE		120		150	ns	
OE to output delay	tOE		25		30	ns	
Output enable high to output float	tDF	0	25	0	30	ns	
Address to output hold	tон	0		0		ns	

# **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.45 V to 2.4 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V



### Figure 4. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	Солт	V <sub>OUT</sub> = 0 V		8	12	pF




Figure 3. Timing Diagram (Read Mode)

### **RECOMMENDED OPERATING CONDITIONS (Program Mode)** $(T_A = 25^{\circ}C \pm 5^{\circ}C)$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	5.75	6.25	6.5	v
Supply Vollage	VPP	12.2	12.75	13.0	1 *
Input "Low" voltage	VIL	-0.1		0.45	V
Input "High" voltage	VIH	2.4		Vcc + 0.3	V

### DC CHARACTERISTICS (Program Mode)

# $(V_{CC} = 5.75 \text{ V to } 6.5 \text{ V}, \text{ Vpp} = 12.2 \text{ V to } 13 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	l <sub>Li</sub>	VIN = VCC or 0.45 V	-10		10	μA
Vcc supply current	lcc				30	mA
VPP supply current	IPP	CE/PGM = VIL			30	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	ViH		2.4		Vcc + 0.3	v
Output "Low" voltage	Vol	I <sub>OL</sub> = 2.1 mA			0.45	v
Output "High" voltage	Voн	іон = -400 μА	2.4			v

# AC CHARACTERISTICS (Program mode)

### $(V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}, \text{Vpp} = 12.75 \text{ V} \pm 0.25 \text{ V}, \text{T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Address setup time	tas	2			μs	
Data setup time	tDS	2			μs	
Output enable setup time	tOES	2			μs	
Address hold time	tan	0			μs	
Data hold time	tDH	2			μs	
Output enable time	toe			150	ns	
Output disable time	tDF	0		150	ns	
VPP setup time	tvps	2			μs	
V <sub>CC</sub> setup time	tvcs	2			μs	
Program pulse width	tpw	95	100	105	μs	1,2
Program pulse count	N	1		25	TIMES	

NOTES:

1. Programmable under conditions of add. program pulse count 3-N, V<sub>CC</sub> = 6 V  $\pm$  0.25 V, V<sub>PP</sub> = 12.5 V  $\pm$  0.3 V, t<sub>pw</sub> = 1 ms  $\pm$  0.05 ms

2. This width is defined by the Program Flowchart (Figure 6).




Figure 5. Timing Diagram (Program Mode)

### PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH57256 and LH57256J have all  $32,768 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH57256 and LH57256J through the procedure of programming.

The programming mode is entered when +12.75 V is applied to the VPP pin and  $\overline{\text{CE/PGM}}$  is at V<sub>IL</sub>. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57256J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH57256J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH57256J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57256J and similar devices will erase with light sources having wave-length

shorter than 4,000 Å. Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH57256J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , VPP must not be switched from V<sub>CC</sub> to 12.75 volts or vice-versa.

4. Removing or inserting the device while 12.75 volts is supplied may harm the reliability of the device.





Figure 6. Programming Flowchart (Vcc = 6.25 V, Vpp = 12.75 V, tpw = 0.1 ms)

# **ORDERING INFORMATION**



# LH57512/J

# CMOS 512K (64K $\times$ 8) OTPROM/EPROM

### **FEATURES**

- 65,536 × 8 bit organization
- Access times: LH57512J: 120/150 ns LH57512: 150 ns
- Single +5 V power supply
- High speed programming: SHARP original programming algorithm (13 second programming)
- Low power consumption Operating: 165 mW (MAX.) Standby: 550 µW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Pin compatible with i27512
- Packages: EPROM 28-pin, 600-mil CERDIP OTPROM 28-pin, 600-mil DIP 28-pin, 450-mil SOP
- JEDEC standard pinout (CERDIP/DIP)

### DESCRIPTION

The LH57512J is a CMOS UV erasable and electrically programmable read-only-memory organized as  $65,536 \times 8$  bits. It is pin compatible with the Intel i27512, and designed to have fast access time.

The LH57512 is a one-time PROM packaged in plastic DIP.






Figure 1. Pin Connections for CERDIP, DIP, and SOP Packages





### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A <sub>0</sub> - A <sub>15</sub>	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
OE/Vpp	Output Enable/ Program power	
Vcc	Power supply	
GND	Ground	

NOTE:

1. O0 - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

### **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	OE/V <sub>PP</sub>	Vcc
Read	Read	Data out	L	L	+5 V
	Output disable	High-Z	X	н	+5 V
	Standby	High-Z	н	X	+5 V
Program	Program	Data in	L	+12.75	+6.5 V
	Program verify	Data out	L	L	+6.5 V
	Program inhibit	High-Z	н	+12.75	+6.5 V

NOTE:

 $X = H \text{ or } L, H = V_{IH}, L = V_{IL}$ 

### **ABSOLUTE MAXIMUM RATING**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.6 to +7.0		
	OE/V <sub>PP</sub>	-0.6 to +13.5	v	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
	TSIG	-55 to +150	Ŭ	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### RECOMMENDED OPERATING CONDITIONS (Read Mode) (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	Vcc	4.5	5.0	5.5	v
Input "Low" voltage	VIL	-0.1		0.8	v
Input "High" voltage	ViH	2.2		Vcc +0.3	v

### DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	ViH		2.2		Vcc +0.3	V	
Output "Low" voltage	Vol	lo <sub>L</sub> = 2.1 mA			0.45	v	
Output "High" voltage	Voн	юн = -400 μА	2.4			v	
Input leakage current	ILI I	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μA	
Output leakage current	llo	Vout = GND or Vcc	-10		10	μA	
Vee operating ourrest	ICC1	CE = GND ± 0.3 V			30	mA	1, 2
V <sub>CC</sub> operating current	Icc2	$\overline{CE} = V_{IL}$			30	mA	1, 3
Vcc standby current	ISB1	$\overline{CE} = V_{CC} \pm 0.3 V$			100	μA	
VCC stanuby current	ISB2	CE= VIH			2	mA	

NOTES:

1. f = 5MHz,  $I_{OUT} = 0 mA$ 

2. CMOS level:  $V_{IN} = GND \pm 0.3 V \text{ or } V_{CC} \pm 0.3 V$ 

3. TTL level:  $V_{IN} = V_{IL} \text{ or } V_{IH}$ 

# AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = V<sub>PP</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH57512J-12		LH575 LH575	UNIT	
		MIN.	MAX.	MIN.	MAX.	
Address to output delay	tacc		120		150	ns
CE to output delay	tCE		120		150	ns
OE to output delay	toe		40		50	ns
Output enable high to output float	tDF	0	40	0	50	ns
Address to output hold	tон	0		0		ns

# AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.45 V to 2.4 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V




Figure 4. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = 25°C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	COUT	V <sub>OUT</sub> = 0 V		8	12	рF




Figure 3. Timing Diagram (Read Mode)

## **RECOMMENDED OPERATING CONDITIONS (Program Mode)** (T<sub>A</sub> = $25^{\circ}C \pm 5^{\circ}C$ )

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Supply voltage	Vcc	4.75		6.75	v	
Program supply voltage	VPP	12.5		13.0	7 °	
Input "Low" voltage	VIL	-0.1		0.45	v	
Input "High" voltage	ViH	2.4		Vcc + 0.3	v	

# DC CHARACTERISTICS (Program Mode)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Input leakage current	lu lu	VIN = Vcc or 0.45 V	-10		10	μA	
Vcc supply current	lcc				30	mA	
VPP supply current	Ірр	CE= VIL			50	mA	
Input "Low" voltage	VIL		-0.1		0.45	v	
Input "High" voltage	VIH		2.4		Vcc + 0.3	V	
Output "Low" voltage	Vol	lo <sub>L</sub> = 2.1 mA			0.45	٧	
Output "High" voltage	Voн	loн = -400 µA	2.4			v	

# (V<sub>CC</sub> = 4.75 V to 6.75 V, V<sub>PP</sub> = 12.75 V $\pm$ 0.25 V, T<sub>A</sub> = 25°C $\pm$ 5°C)

# AC CHARACTERISTICS (Program Mode)

# (V<sub>CC</sub> = 4.75 V to 6.75 V, V<sub>PP</sub> = 12.75 V $\pm$ 0.25 V, T<sub>A</sub> = 25°C $\pm$ 5°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
Data setup time	tDS	2			μs
Output enable hold time	<b>tOEH</b>	2			μs
Address hold time	tan	0			μs
Data hold time	tDH	2			μs
CE to output delay	t <sub>DV</sub>	0		1	μs
Output disable time	tDF	0		150	ns
VPP setup time	tvps	2			μs
VPP recovery time	tvR	2			μs
V <sub>CC</sub> setup time	tvcs	2			μs
Program pulse width	tpw	95	100	105	μs
Program pulse count	N	1		20	TIMES




Figure 5. Timing Diagram (Program Mode)

### PROGRAMMING

Upon delivery from SHARP, the LH57512 and LH57512J have all  $65,536 \times 8$  bits in the "1", or high state. "0's" are loaded into the LH57512 and LH57512J through the procedure of programming.

The programming mode is entered when appropriate pulses shown in the AC characteristics and timing diagram are applied to the  $\overline{OE}/V_{PP}$  pin and  $\overline{CE}$  pin. A 0.1  $\mu$ F capacitor between  $\overline{OE}/V_{PP}$  and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH57512J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH57512J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH57512J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH57512J and similar devices will erase with light sources having wave-length shorter than 4,000 Å. Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH57512J and exposure to them should be prevented to realize maximum system reliability. If used

in such an environment, the package windows should be covered by an opaque label or substance.

### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. Vcc must be applied either coincidently or before VPP and removed either coincidently or after VPP.

2. VPP must not be greater than 13.5 volts including overshoot.

3. During  $\overline{CE} = V_{IL}$ ,  $\overline{OE}/V_{PP}$  must not be switched from V<sub>CC</sub> to 12.75 volts or vice-versa.

4. Removing or inserting the device while 12.75 volts is supplied may harm the reliability of the device.

### PRODUCT IDENTIFICATION MODE

LH57512/J enters a product identification mode by applying 12 V (Note 1) on A9 pin during a Read mode. Maker code is output on data output pins when all other address pins and control pins are set at V<sub>IL</sub> level (Note 2) during the product identification mode. Device code is output when A<sub>0</sub> pin is set at V<sub>IH</sub> level. The programing condition or PROM writer can be set automatically by using this function.


SIGNAL	Ao	07	06	05	04	03	02	01	00	HEX
PIN	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
MAKER CODE	ViL	1	0	1	1	0	0	0	0	BO
DEVICE CODE	ViH	1	1	0	0	0	0	1	0	C2

### Table 1. Product Identification Mode

NOTES:


1. A<sub>9</sub> = 12 V ± 0.5 V

2. A1 - A8, A10 - A15, CE, OE/VPP = VIL





### **ORDERING INFORMATION**



# LH571000/J

# CMOS 1M (128K $\times$ 8) OTPROM/EPROM

### FEATURES

- 131,072 × 8 bit organization
- Access times: LH571000J: 120/150 ns (MAX.) LH571000: 150 ns (MAX.)
- Single +5 V power supply
- High speed programming: SHARP original programming algorithm (26 second programming)
- Low power consumption: Operating: 220 mW (MAX.) Standby: 550 μW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Packages:
   EPROM
   32-pin, 600-mil CERDIP
   OTPROM

32-pin, 600-mil DIP


 JEDEC standard 28-pin 1M mask ROM pinout

### DESCRIPTION


The LH571000J is a CMOS UV erasable and electrically programmable read-only-memory organized as 131,072  $\times$  8 bits.

The LH571000 is a one-time PROM packaged in plastic DIP.











### **PIN DESCRIPTION**

SIGNAL	SIGNAL PIN NAME	
A0 - A16	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE	Chip Enable input	
ŌĒ	Output Enable input	
PGM	Program input	

SIGNAL	PIN NAME	NOTE
VPP	Program power	
Vcc	Power supply	
GND	Ground	
NC	Non connection	

NOTE:

1. Oo - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

### **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	VPP	
	Read	Data out	L	L	X	+5 V	+5 V	
Read	Output disable	High-Z	L	н	X	+5 V	+5 V	
	Standby	High-Z	Н	X	X	+5 V	+5 V	
	Program	Data in	L	н	L	+6.5 V	+12.75 V	
Program	Program verify	Data out	L	L	н	+6.5 V	+12.75 V	
	Program inhibit	High-Z	Н	X	X	+6.5 V	+12.75 V	

NOTE: X = H or L,  $H = V_{H}$ ,  $L = V_{H}$ 

### **ABSOLUTE MAXIMUM RATING**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	Vpp	-0.6 to +13.5	v	1
	VIN, VOUT	-0.6 to +7.0		
Operating temperature	Topr	Topr 0 to +70		
Storage temperature	Tstg	-65 to +150	°C	2
Storage temperature	i sig	-55 to +150	J	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### RECOMMENDED OPERATING CONDITIONS (Read Mode) ( $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	Vcc	4.5	5.0	5.5	
	VPP	-0.1		5.5	v
Input "Low" voltage	ViL	-0.1		0.8	v
Input "High" voltage	VIH	2.2		Vcc +0.3	v

# DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, V<sub>PP</sub> $\leq$ V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	Unit	NOTE
Input "Low" voltage	VIL		-0.1		0.8	V	
Input "High" voltage	VIH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	I <sub>OL</sub> = 2.1 mA			0.45	v	
Output "High" voltage	Voн	loн = -400 μA	2.4			v	
Input load current	lu	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μΑ	
Output leakage current	llo	Vout = GND or Vcc	-10		10	μΑ	
V <sub>CC</sub> operating current	ICC1	$\overline{\text{CE}}$ = GND ± 0.3 V			40	mA	1,2
VCC operating corrent	ICC2	CE = VIL			40	mA	1, 3
VPP supply current	Ірр	V <sub>PP</sub> ≤ V <sub>CC</sub>			10	μΑ	
V <sub>PP</sub> pin voltage	Vpp		0.1		Vcc	v	
V <sub>CC</sub> standby current	ISB1	$\overline{\text{CE}}$ = V <sub>CC</sub> ± 0.3 V			100	μA	2
VCC standby current	I <sub>SB2</sub>	CE = VIH			2	mA	3

NOTES:

1. f = 5MHz, lour = 0 mA

2. CMOS level: VIN = GND  $\pm$  0.3 V or Vcc  $\pm$  0.3 V

3. TTL input:  $V_{IN} = V_{IL}$  or  $V_{IH}$ 

# AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH57	1000J-12	LH571 LH57	UNIT	
		MIN.	MAX.	MIN.	MAX.	
Address to output delay	tACC		120		150	ns
CE to output delay	tCE		120		150	ns
OE to output delay	toe		40		50	ns
Output disable high to output float	tDF	0	40	0	50	ns
Address to output hold	tон	0		0		ns

### AC TEST CONDITIONS

PARAMETER	MODE
Input voltage amplitude	0.45 V to 2.4 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V




Figure 3. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	COUT	Vout = 0 V		8	12	pF




Figure 4. Timing Diagram (Read Mode)

# **RECOMMENDED OPERATING CONDITIONS (Program Mode)** ( $T_A = 25^{\circ}C \pm 5^{\circ}C$ )

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.75		6.75	v
	VPP	12.5	12.75	13.0	
Input "Low" voltage	VIL	-0.1		0.8	v
Input "High" voltage	VIH	2.4		Vcc + 0.3	v

### DC CHARACTERISTICS (Program Mode)

# $(V_{CC} = 4.75 \text{ V to } 6.75 \text{ V}, \text{ Vpp} = 12.75 \text{ V} \pm 0.25 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	lu	V <sub>IN</sub> = V <sub>CC</sub> or 0.45 V	-10		10	μA
Vcc supply current	lcc				40	mA
VPP supply current	Ірр	CE = PGM = VIL			50	mA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	VIH		2.4		Vcc + 0.3	v
Output "Low" voltage	VoL	l <sub>OL</sub> = 2.1 mA			0.45	v
Output "High" voltage	Vон	loн = -400 µA	2.4			v

# AC CHARACTERISTICS (Program Mode)

# (V<sub>CC</sub> = 4.75 to 6.75 V, V<sub>PP</sub> = 12.75 $\pm$ 0.25 V, T<sub>A</sub> = 25°C $\pm$ 5°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
Data setup time	tDS	2			μs
Output enable setup time	tOES	2			μs
Address hold time	tah	0			μs
Data hold time	tDH	2			μs
Data valid from output enable	tOE			150	ns
Chip enable to output float delay	tDF	0		150	ns
VPP setup time	tvps	2			μs
V <sub>CC</sub> setup time	tvcs	2			μs
Program pulse width *	tpw	95	100	105	μs
Chip enable setup time	tCES	2			μs

\* The pulse width is defined by the Program Flowchart (Figure 6).




Figure 5. Timing Diagram (Program Mode)

### PROGRAMMING

Upon delivery from SHARP or after each erasure (see Erasure section), the LH571000 and LH57100J have all 131,072  $\times$  8 bits in the "1", or high state. "0's" are loaded into the LH571000 and LH571000J through the procedure of programming.

The programming mode is entered when +12.75 V is applied to the VPP pin and  $\overline{CE}$  is at V<sub>IL</sub>. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH571000J to an ultra-violet light source. A dosage of 15 W-second/cm<sup>2</sup> is required to completely erase an LH571000J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH571000J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH571000J and similar devices will erase with light sources having wave-length shorter than 4,000 Å. Although erasure times will be

much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH571000J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.


Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.


1. Vcc must be applied either coincidently or before VPP and removed either coincidently or after VPP.

2. VPP must not be greater than 13.5 volts including overshoot.


3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , VPP must not be switched from 5 volts to 12.75 volts or vice-versa.

4. Removing or inserting the device while 12.75 volts is supplied may harm the reliability of the device.





### ORDERING INFORMATION



# LH571001/J

## FEATURES

- 131,072 × 8 bit organization
- Access times: LH571001J: 120/150 ns (MAX.) LH571001: 150 ns (MAX.)
- Single +5 V power supply
- High speed programming: SHARP original programming algorithm (26 second programming)
- Low power consumption: Operating: 220 mW (MAX.) Standby: 550 μW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- Packages: EPROM 32-pin, 600-mil CERDIP OTPROM 32-pin, 600-mil DIP
- JEDEC standard 28-pin 512K EPROM pinout

### DESCRIPTION

The LH571001J is a CMOS UV erasable and electrically programmable read-only-memory organized as 131,072  $\times$  8 bits.

The LH571001 is a one-time PROM packaged in plastic DIP.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for CERDIP and DIP Packages




Figure 2. LH571001/J Block Diagram

### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A <sub>0</sub> - A <sub>16</sub>	Address input	
O <sub>0</sub> - O <sub>7</sub>	Data output (input)	1
CE	Chip Enable input	
ŌĒ	Output Enable input	
PGM	Program input	

SIGNAL	PIN NAME	NOTE
Vpp	Program power	
Vcc	Power supply	
GND	Ground	
NC	Non connection	

NOTE:

1. Oo - O7 pins are also used to input data to the column output controller through input buffers in programming mode.

### **TRUTH TABLE**

	MODE	O <sub>0</sub> - O <sub>7</sub>	CE	ŌĒ	PGM	Vcc	Vpp
	Read	Data out	L	L	X	+5 V	+5 V
Read	Output disable	High-Z	L	н	X	+5 V	+5 V
	Standby	High-Z	Н	X	X	+5 V	+5 V
	Program	Data in	L	н	L	+6.5 V	+12.75 V
Program	Program verify	Data out	L	L	н	+6.5 V	+12.75 V
	Program inhibit	High-Z	Н	X	X	+6.5 V	+12.75 V

NOTE:

 $X = H \text{ or } L, H = V_{IH,} L = V_{IL}$ 

### **ABSOLUTE MAXIMUM RATING**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	Vcc	-0.6 to +7.0		
Supply voltage	VPP	-0.6 to +13.5	v	1
	ViN	-0.6 to +7.0		
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-65 to +150	°C	2
Storage temperature	TSIG	-55 to +150	v	3

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

Maximum ratings are those values beyond which damage to the device may occur.

2. Applied to ceramic package.

3. Applied to plastic package.

### **RECOMMENDED OPERATING CONDITIONS (Read Mode) (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Supply Voltage	Vpp	-0.1		5.5	7 <b>°</b>
Input "Low" voltage	VIL	-0.1		0.8	V
Input "High" voltage	VIH	2.2		Vcc +0.3	V

### DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, V<sub>PP</sub> $\leq$ V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.1		0.8	v	
Input "High" voltage	VIH		2.2		Vcc +0.3	V	
Output "Low" voltage	Vol	l <sub>OL</sub> = 2.1 mA			0.45	V	
Output "High" voltage	Vон	l <sub>OH</sub> = -400 μA	2.4			V	
Input leakage current	lu l	V <sub>IN</sub> = GND or V <sub>CC</sub>	-10		10	μA	
Output leakage current	lo	Vout = GND or Vcc	-10		10	μΑ	
Vcc operating current	ICC1	$\overline{CE}$ = GND ± 0.3 V			40	mA	1, 2
VCC operating current	Icc2	CE = VIL			40	mA	1,3
VPP supply current	IPP	$V_{PP} \leq V_{CC}$			10	μA	
VPP pin voltage	VPP		0.1		Vcc	V	
Vcc standby current	ISB1	$\overline{\text{CE}}$ = V <sub>CC</sub> ± 0.3 V			100	μA	2
voo standby coment	ISB2	CE = VIH			2	mA	3

NOTES:

1. f = 5MHz,  $I_{OUT} = 0 mA$ 

2. CMOS input:  $V_{IN}$  = GND  $\pm$  0.3 V or  $V_{CC}$   $\pm$  0.3 V


3. TTL input: VIN = VIL or VIH

# AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH571	LH571001J-12		LH571001J-15 LH571001-15	
		MIN.	MAX.	MIN.	MAX.	
Address to output delay	tacc		120		150	ns
CE to output delay	tCE		120		150	ns
OE to output delay	tOE		40		50	ns
Output disable high to output float	tDF	0	40	0	50	ns
Address to output hold	tон	0		0		ns

### **AC TEST CONDITIONS**

PARAMETER	MODE
Input voltage amplitude	0.45 V to 2.4 V
Input rise/fall time	≤ 10 ns
Input reference level	1 V, 2 V
Output reference level	0.8 V, 2 V



### Figure 3. Output Load Circuit

# CAPACITANCE (T<sub>A</sub> = $25^{\circ}$ C, f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V		4	6	pF
Output capacitance	Солт	Vout = 0 V		8	12	pF




Figure 4. Timing Diagram (Read Mode)

# RECOMMENDED OPERATING CONDITIONS (Program Mode) (T<sub>A</sub> = $25^{\circ}C \pm 5^{\circ}C$ )

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Supply voltage	Vcc	V <sub>CC</sub> 4.75		6.75	v	
Supply voltage	VPP	12.5	12.75	13.0	•	
Input "Low" voltage	ViL	-0.1		0.8	V	
Input "High" voltage	VIH	2.4		Vcc + 0.3	V	

# DC CHARACTERISTICS (Program Mode)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	lu	V <sub>IN</sub> = V <sub>CC</sub> or 0.45 V	-10		10	μA
Vcc supply current	lcc				40	mA
VPP supply current	Ірр	CE = PGM = VIL			50	μA
Input "Low" voltage	VIL		-0.1		0.45	v
Input "High" voltage	Viн		2.4		Vcc + 0.3	v
Output "Low" voltage	VoL	lo <sub>L</sub> = 2.1 mA			0.45	v
Output "High" voltage	Vон	Іон = -400 μА	2.4			v


### $(V_{CC} = 4.75 \text{ V to } 6.75 \text{ V}, \text{ VPP} = 12.75 \text{ V} \pm 0.25 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$


# AC CHARACTERISTICS (Program Mode)

# (V<sub>CC</sub> = 4.75 to 6.75 V, V<sub>PP</sub> = 12.75 $\pm$ 0.25 V, T<sub>A</sub> = 25°C $\pm$ 5°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Address setup time	tas	2			μs
Data setup time	tDS	2			μs
Output enable setup time	toes	2			μs
Address hold time	tah	0			μs
Data hold time	t DH	2			μs
Data valid from output enable	toe			150	ns
Chip enable to output float delay	tDF	0		150	ns
VPP setup time	tvps	2			μs
Vcc setup time	tvcs	2			μs
Program pulse width*	tpw	95	100	105	μs
Chip enable setup time	tCES	2			μs

\* The pulse width is defined by the Program Flowchart (Figure 6).





### PROGRAMMING

Upon delivery from SHARP or after each erasure (see Erasure section), the LH571001 and LH571001J have all 131,072  $\times$  8 bits in the "1", or high state. "0's" are loaded into the LH571001 and LH571001J through the procedure of programming.

The programming mode is entered when +12.75 V is applied to the VPP pin and  $\overline{CE}$  is at V<sub>IL</sub>. A 0.1  $\mu$ F capacitor between VPP and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

### ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH571001J to an ultra-violet light source. A dosage of 15 W-sec-ond/cm<sup>2</sup> is required to completely erase an LH571001J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000  $\mu$ W/cm<sup>2</sup> for 20 to 30 minutes. The LH571001J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH571001J and similar devices will erase with light sources having wave-length shorter than 4,000 Å. Although erasure times will be

much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH571001J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.


Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.

2. VPP must not be greater than 13.5 volts including overshoot.


3. During  $\overline{CE} = \overline{PGM} = V_{IL}$ , Vpp must not be switched from 5 volts to 12.75 volts or vice-versa.

4. Removing or inserting the device while 12.75 volts is supplied may harm the reliability of the device.





### **ORDERING INFORMATION**



**GENERAL INFORMATION – 1** 

DYNAMIC RAMs – 2

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs - 5** 

MASK PROGRAMMABLE ROMS - 6

**FIFO MEMORIES – 7** 

FIELD MEMORIES – 8

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

# LH2369

### FEATURES

- 8,192 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 330 mW (MAX.) Standby: 220 mW (MAX.)
- Programmable S<sub>1</sub>/S<sub>1</sub>/DC and S<sub>2</sub>/S<sub>2</sub>/DC (Selectable CE or OE type)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 28-pin, 600-mil DIP
- JEDEC standard EPROM pinout

### DESCRIPTION

The LH2369 is a mask programmable ROM organized as  $8,192 \times 8$  bits. It is fabricated using silicon-gate NMOS process technology.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package




Figure 2. LH2369 Block Diagram

### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A12	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
S <sub>1</sub> /S <sub>1</sub> /DC S <sub>2</sub> /S <sub>2</sub> /DC	Function select/Don't care	1, 2
ŌĒ	Output enable input	

SIGNAL	PIN NAME	NOTE
CE	Chip enable input	
Vcc	Power supply (+5 V)	
GND	Ground	

#### NOTES:

1. Pin 26 and pin 27 are used to select either CE or OE by mask program.

The active level of these pins are also mask programmable. Selecting DC allows the chip to be active for both high and low levels applied to these pins. However, it is recommended to apply either a "High" or "Low" to the DC pin.

2.

	CE TYPE	OE TYPE
S <sub>1</sub> /S <sub>1</sub> /DC	CE1/CE1/DC	OE1/OE1/DC
S <sub>2</sub> /S <sub>2</sub> /DC	CE <sub>2</sub> /CE <sub>2</sub> /DC	OE <sub>2</sub> /OE <sub>2</sub> /DC

### **TRUTH TABLE**

### (1) TYPE 1 (CE TYPE OF S1 AND S2)

CE	CE1/CE1	CE <sub>2</sub> /CE <sub>2</sub>	ŌĒ	MODE	D0 - D7	SUPPLY CURRENT	NOTE
Н	x	X	Х	Non selected	High-Z	Standby (IsB)	
Х	L/H	X	Х	Non selected	High-Z	Standby (IsB)	1
Х	x	L/H	Х	Non selected	High-Z	Standby (ISB)	
L	H/L	H/L	Н	Non selected	High-Z	Operating (Icc)	
Ĺ	H/L	H/L	L	Selected	Dout	Operating (Icc)	

### (2) TYPE 2 (OE TYPE OF S1 AND S2)

ĈĒ	OE <sub>1</sub> /OE <sub>1</sub>	OE <sub>2</sub> /OE <sub>2</sub>	ŌĒ	MODE	D0 - D7	SUPPLY CURRENT	NOTE
н	X	X	x	Non selected	High-Z	Standby (ISB)	
L	L/H	x	Х	Non selected	High-Z	Operating (Icc)	1
L	X	L/H	Х	Non selected	High-Z	Operating (Icc)	
L	X	X	н	Non selected	High-Z	Operating (Icc)	
L	H/L	H/L	L	Selected	Dour	Operating (Icc)	

NOTE:

1. X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	Vin	-0.3 to +7.0	V	1
Output voltage	Vout	-0.3 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# **RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	VIH		2.0		Vcc +0.3	V	
Output "Low" voltage	Vol	loL = 2.0 mA			0.4	V	
Output "High" voltage	Voh	Іон = -200 μА	2.4			v	
Input leakage current	u	VIN = 0 V to VCC			10	μA	
Output leakage current	ILO	Vout = 0 V to Vcc			10	μA	1
Operating current	lcc	t <sub>RC</sub> = 200 ns, outputs open		30	60	mA	2
Standby current	ISB			20	40	mA	3

#### NOTES:

1.  $\overline{CE}/\overline{OE}/\overline{S}_1/\overline{S}_2 = V_{IH} \text{ or } S_1/S_2 = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}, \overline{CE} = V_{IL}, CE_{1}/\overline{CE}_{1} = V_{IH}/V_{IL}, CE_{2}/\overline{CE}_{2} = V_{IH}/V_{IL}$  (CE type)

3.  $\overline{CE} = V_{IH}$ ,  $CE_1/\overline{CE}_1 = V_{IL}/V_{IH}$  or  $CE_2/\overline{CE}_2 = V_{IL}/V_{IH}$  (CE type)

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE	
Read cycle time	tRC	200			ns		
Address access time	taa			200	ns		
CE output delay time	<b>t</b> ACE			200	ns		
OE output delay time	tOE			100	ns		
Chip enable to output in High-Z	tcHZ			60	ns	1	
Output enable to output in High-Z	tonz.			60	ns	]	
Output hold time	tон	0			ns		

#### NOTE:

1. This is the time required for the output to become high-impedance.

### AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.2 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.0 V
Output load condition	1TTL +100 pF

### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	V <sub>IN</sub> = 0 V			8	pF
Output capacitance	Cout	V <sub>OUT</sub> = 0 V			12	pF




Figure 3. Type 1 (CE Type of S<sub>1</sub> and S<sub>2</sub>)





Figure 4. Type 2 (OE Type of S<sub>1</sub> and S<sub>2</sub>)

### **ORDERING INFORMATION**



# LH23126


### FEATURES

- 16,384 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 440 mW (MAX.)
- Mask-programmable chip enable CE0/CE0/NC, CE1/CE1/NC
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 28-pin, 600-mil DIP
- JEDEC standard EPROM pinout


### DESCRIPTION

The LH23126 is a mask programmable ROM organized as  $16,384 \times 8$  bits. It is fabricated using silicon-gate NMOS process technology.

### **PIN CONNECTIONS**









### PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A <sub>0</sub> - A <sub>13</sub>	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE0/CE0/NC	Chip enable input/non- connection	1
CE1/CE1/NC	Chip enable input/non- connection	1

SIGNAL	PIN NAME	NOTE
OE/OE	Output enable input	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. The active level and non-connection of CE0/CE0/NC, CE1/CE1/NC, OE/OE are mask programmable.

### TRUTH TABLE

	CE1/CE1	OE/OE	MODE	Do - D7	SUPPLY CURRENT	NOTE
L/H	Х	Х			Standby (I <sub>SB</sub> )	1
Х	L/H	Х	Non selected	High-Z	Standby (ISB)	•
H/L	H/L	L/H			Operating (Icc)	
H/L	H/L	H/L	Selected	Dout	Operating (ICC)	

NOTE:

1. X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	1
Input voltage	ViN	-0.3 to +7.0	v	1
Output voltage	Vout	-0.3 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

### RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5	5.5	v

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage		VIL		-0.3		0.8	v	
Input "High" voltage		VIH		2.2		V <sub>CC</sub> +0.3	v	
Output "Low" voltage		Vol	lo <sub>L</sub> = 3.2 mA			0.4	v	
Output "High" voltage		Voн	Іон = -400 μА	2.4			v	1
Input leakage current		u	VIN = 0 V to Vcc			10	μA	
Output leakage current		<b>I</b> LO	Vour = 0 V to Vcc			10	μΑ	1
Current consumption	Operating	lcc	t <sub>RC</sub> = t <sub>RC</sub> (MIN.)			80	mA	2
	Standby	IsB				40	mA	3

NOTES:

1.  $\overline{CE}_0/\overline{CE}_1/\overline{OE} = V_{IH} \text{ or } CE_0/CE_1/OE = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}, \ CE_0/\overline{CE}_0 = V_{IH}/V_{IL}, \ CE_1/\overline{CE}_1 = V_{IH}/V_{IL}, \ outputs \ open.$ 

3.  $CE_0/\overline{CE}_0 = V_{IL}/V_{IH}$  or  $CE_1/\overline{CE}_1 = V_{IL}/V_{IH}$ 

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	200			ns	
Address access time	taa			200	ns	
Chip enable time	<b>t</b> ACE			200	ns	
Output enable time	tOE			100	ns	
CE to output in High-Z	tснz			70	ns	4
OE to output in High-Z	tohz,			70	ns	] '
Output hold time	tон	10			ns	

NOTE:


1. This is the time required for the output to become high-impedance.

### AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.2 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.0 V
Output load condition	1TTL +100 pF


# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			8	pF
Output capacitance	Соит			10	pF





# **ORDERING INFORMATION**



# LH23255


### FEATURES

- 32,768 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 440 mW (MAX.) Standby: 248 mW (MAX.)
- Programmable CE/CE and OE/OE
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 28-pin, 600-mil DIP
- JEDEC standard EPROM pinout

### DESCRIPTION

The LH23255 is a mask programmable ROM organized as  $32,768 \times 8$  bits. It is fabricated using silicon-gate NMOS process technology.

### **PIN CONNECTIONS**








Figure 2. LH23255 Block Diagram

### PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A0 - A14	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE/CE	Chip enable input	1
OE/OE	Output enable input	1

SIGNAL	PIN NAME	NOTE
Vcc	Power supply (+5 V)	
GND	Ground	
NC	Non connection	

NOTE:

1. The active level of CE/CE and OE/OE are mask programmable.

### **TRUTH TABLE**

CE/CE	OE/OE	MODE	D0 - D7	SUPPLY CURRENT	NOTE
L/H	X	Non selected High-Z		High-Z Standby (ISB)	
H/L	L/H	Non selected	ngn-z	Operating (Icc)	
17/2	H/L	Selected	Dout	Operating (ICC)	

NOTE:

1. X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to +7.0	V	1
Output voltage	Vout	-0.3 to +7.0	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

### RECOMMENDED OPERATING CONDITIONS ( $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5	5.5	v

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	PARAMETER		CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage		VIL		-0.3		0.8	v	
Input "High" voltage	i	ViH		2.2		Vcc +0.3	V	
Output "Low" voltage		Vol	I <sub>OL</sub> = 1.6 mA			0.4	v	
Output "High" voltage		Voh	Іон = -400 μА	2.4			V	
Input leakage current		u	VIN = 0 to VCC			10	μΑ	
Output leakage current		ILO	Vour = 0 to Vcc			10	μΑ	1
Current consumption	Operating	lcc	tRC = tRC (MIN.)			80	mA	2
Current consumption	Standby	I <sub>SB</sub>	$CE = V_{IL}, \overline{CE} = V_{IH}$			45	mA	

NOTES:

1.  $\overline{CE}/\overline{OE} = V_{IH}$  or  $CE/OE = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $CE = V_{IH}$ , outputs open

### AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	200			ns	
Access time	taa			200	ns	
Chip enable time	<b>t</b> ACE			200	ns	
Output enable time	tOE			80	ns	
CE to output in High-Z	tcHz			80	ns	
OE to output in High-Z	tonz			80	ns	1
Output hold time	tон	10			ns	

NOTE:

1. This is the time required for the output to become high-impedance.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			8	рF
Output capacitance	Солт			10	рF





Figure 3. Timing Diagram

### ORDERING INFORMATION



# LH23512


### FEATURES

- 65,536 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 550 mW (MAX.) Standby: 110 mW (MAX.)
- Programmable CE/CE and OE/OE
- Fully static operation (No clock required)
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 28-pin, 600-mil DIP
- JEDEC standard EPROM pinout


### DESCRIPTION


The LH23512 is a mask programmable ROM organized as  $65,536 \times 8$  bits. It is fabricated using silicon-gate NMOS process technology.

### **PIN CONNECTIONS**









### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A15	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE/CE	Chip enable input	1

SIGNAL	PIN NAME	NOTE
OE/OE	Output enable input	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. The active level of CE/CE and OE/OE are mask programmable.

### **TRUTH TABLE**

CE/CE	OE/OE	MODE	D0 - D7	SUPPLY CURRENT	NOTE
L/H	X	Non selected	High-Z	Standby (ISB)	1
H/L	L/H	Non selected	High-Z	Operating (Icc)	
H/L	H/L	Selected	Dout	Operating (Icc)	

NOTE:

1. X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	1
Input voltage	Vin	-0.3 to +7.0	v	1
Output voltage	Vout	-0.3 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

### RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to + 70°C)

PARAMETE	R SYI	ABOL MII	N. TYP	MAX.	UNIT
Supply voltag	e V	/cc 4.	5 5	5.5	v

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage		VIL		-0.3		0.8	v	
Input "High" voltage		ViH		2.2		Vcc +0.3	v	
Output "Low" voltage		VoL	I <sub>OL</sub> = 2.0 mA			0.4	V	
Output "High" voltage		Vон	Іон = -400 μА	2.4			v	
Input leakage current		u	VIN = 0 to VCC			10	μΑ	
Output leakage current		<b>I</b> LO	Vour = 0 to Vcc			10	μA	1
Current consumption	Operating	lcc	t <sub>RC</sub> = 200 ns			100	mA	2
Current consumption	Standby	ISB	CE ≤ V <sub>IL</sub> , <del>CE</del> ≥ V <sub>IH</sub>			20	mA	

NOTES:

1.  $\overline{CE}/\overline{OE} = V_{IH} \text{ or } CE/OE = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $CE = V_{IH}$ , outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	200			ns	
Address access time	taa			200	ns	
Chip enable time	<b>t</b> ACE			200	ns	
Output enable time	toE			80	ns	
Output floating time	tcHz			80	ns	
Output hoating time	tohz			80	ns	] 1
Output hold time	tон	10			ns	

NOTE:

1. This is the time required for the output to become high-impedance.

### AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CiN			8	рF
Output capacitance	Соит			10	рF





Figure 3. Timing Diagram

# **ORDERING INFORMATION**



# LH231000B NMOS 1M (128K × 8) Mask Programmable ROM


# FEATURES

- 131,072 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 550 mW (MAX.)
- Programmable OE/OE
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 28-pin, 600-mil DIP
- Mask ROM specific pinout

### DESCRIPTION

The LH231000B is a mask programmable ROM organized as 131,072  $\times$  8 bits. It is fabricated using silicon-gate NMOS process technology.

### **PIN CONNECTIONS**








Figure 2. LH231000B Block Diagram

# **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A16	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE/OE/OE	Chip enable or Output enable input	1

		-	
110	T	-	
NO			2

1. The CE/OE/OE function is mask programmable.

# TRUTH TABLE

OE/OE	MODE	D0 - D7	SUPPLY CURRENT
L/H	Non selected	High-Z	Operating (Icc)
H/L	Selected	Dout	Operating (Icc)

SIGNAL	PIN NAME	NOTE
Vcc	Power supply (+5 V)	
GND	Ground	

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	Vin	-0.3 to +7.0	V	] 1
Output voltage	Vout	-0.3 to +7.0	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage		VIL		-0.3		0.8	v	
Input "High" voltage		ViH		2.2		Vcc +0.3	V	
Output "Low" voltage		Vol	I <sub>OL</sub> = 1.6 mA			0.4	v	
Output "High" voltage		Vон	Іон = -400 μА	2.4			v	
Input leakage current		14	VIN = 0 to VCC			10	μA	
Output leakage current		<b>I</b> LO	Vout = 0 to Vcc			10	μA	1
Current consumption	Operating	lcc	t <sub>RC</sub> = t <sub>RC</sub> (MIN.)			100	mA	2

NOTES:

1.  $\overline{OE} = V_{IH} \text{ or } OE = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ , outputs open

#### AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	t <sub>RC</sub>	200			ns	
Access time	taa			200	ns	
Output enable time	tOE			80	ns	
Output floating time	tonz			80	ns	1
Ouput hold time	toн	10			ns	

NOTE:


1. This is the time required for the output to become high-impedance.

### **AC TEST CONDITIONS**

PARAMETER	RATING		
Input voltage amplitude	0.6 V to 2.4 V		
Input rise/fall time	10 ns		
Input reference level	1.5 V		
Output reference level	0.8 V and 2.2 V		
Output load condition	1TTL +100 pF		


# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			8	рF
Output capacitance	COUT			12	pF



#### Figure 3. Timing Diagram

#### **ORDERING INFORMATION**



# LH231100B NMOS 1M (128K × 8) Mask Programmable ROM

#### **FEATURES**

- 131,072 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 550 mW (MAX.)
- Mask-programmable OE<sub>1</sub>/OE<sub>1</sub>/DC and OE<sub>2</sub>/OE<sub>2</sub>/DC
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 32-pin, 600-mil DIP (32-pin compatible to 28-pin 1M mask ROM specific pinout)

#### DESCRIPTION

The LH231100B is a mask programmable ROM organized as 131,072  $\times$  8 bits. It is fabricated using silicon-gate NMOS process technology.

#### **PIN CONNECTIONS**





Figure 1. Pin Connections for DIP Package





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A16	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
OE1/OE1/DC OE2/OE2/DC	Output enable input or Don't Care connection	1

SIGNAL	PIN NAME	NOTE
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active level of output enable is mask programmable. When DC is selected, it is fixed to an active level. (However, it is recommended to apply either "High" or "Low" to the DC pin).

#### **TRUTH TABLE**

ŌĒ	OE1/OE1	OE <sub>2</sub> /OE <sub>2</sub>	MODE	Do - D7	SUPPLY CURRENT	NOTE
н	X	x				
X	L/H	X	Non selected High-Z		Operating (I <sub>CC</sub> )	1
X	X	L/H				
L	H/L	H/L	Selected	Dout		

NOTE:

1. X = H or L

### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to +7.0	v	] 1
Output voltage	Vout	-0.3 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	ViL		-0.3		0.8	v	
Input "High" voltage	Viн		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	lo <sub>L</sub> = 1.6 mA			0.4	V	
Output "High" voltage	Voн	Іон = -400 μА	2.4			v	
Input leakage current	u	V <sub>IN</sub> = 0 V to V <sub>CC</sub>			10	μA	
Output leakage current	<b>I</b> LO	Vout = 0 V to Vcc	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>		10	μA	1
Operating current	lcc	t <sub>RC</sub> = 200 ns			100	mA	2

NOTES:

1.  $\overline{OE}/\overline{OE}_1/\overline{OE}_2 = V_{1H}$  or  $OE_1/OE_2 = V_{1L}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ , outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	200			ns	
Address access time	taa			200	ns	
Output enable access time	tOE			80	ns	
Output hold time	tон	10			ns	
OE to output in High-Z	tонz			80	ns	1

NOTE:

1. This is the time required for the output to become high impedance.

# AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin			8	pF
Output capacitance	Солт			12	pF





Figure 3. Timing Diagram

#### ORDERING INFORMATION



# LH53259

#### FEATURES

- 32,768 × 8 bit organization
- Access time: 150 ns (MAX.)
- Low power consumption: Operating: 110 mW (MAX.) Standby: 82.5 μW (MAX.)
- Programmable output enable
- Static operation (Internal sync. system)
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 28-pin, 600-mil DIP 28-pin, 450-mil SOP 44-pin, 10 × 10 mm<sup>2</sup> QFP
- JEDEC standard EPROM pinout (DIP)

#### DESCRIPTION

The LH53259 is a mask programmable ROM organized as  $32,768 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**






Figure 1. Pin Connections for DIP, SOP, and QFP Packages





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A14	Address input	
D0 - D7	Data output	
CE	Chip enable input	
OE/OE	Output enable input	1

SIGNAL	PIN NAME	NOTE
Vcc	Power supply (+5 V)	
GND	Ground	
NC	Non connection	

NOTE:

1. The active level of OE/OE is mask programmable.

#### **TRUTH TABLE**

CE	OE/OE	MODE	Do - D7	SUPPLY CURRENT	NOTE
Н	X	Non selected	High-Z	Standby	1
1	L/H	NULL Selected	nign-z	Operating	
L.	H/L	Selected	Dout	Operating	

NOTE:

1. X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	PARAMETER SYMBOL		UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	
Input voltage	ViN	-0.3 to Vcc +0.3	v	] 1
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	v	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

### **RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	ViH		2.2		V <sub>CC</sub> +0.3	V	
Output "Low" voltage	VoL	lo <sub>L</sub> = 1.6 mA			0.4	v	
Output "High" voltage	Vон	Іон = -400 μА	2.4			V	
Input leakage current	u	VIN = 0 V to Vcc			10	μA	
Output leakage current	110	Vout = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 150 ns			20	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			15	IIIA	2
operating content	Іссз	t <sub>RC</sub> = 150 ns			15	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			10		3
Standby current	ISB1	CE = VIH			2	mA	
Standby Current	I <sub>SB2</sub>	$\overline{CE} = V_{CC} - 0.2 V$			15	μA	

NOTES:

1. CE/OE = VIH or OE = VIL

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	t <sub>RC</sub>	150			ns	
Address access time	taa			150	ns	
Chip enable access time	tACE			150	ns	
Output enable time	tOE	10		80	ns	
Output hold time	tон	5			ns	
CE to output in High-Z	tcHz			70	ns	4
OE to output in High-Z	tonz.			70	ns	

NOTE:

1. This is the time required for the output to become high impedance.

#### AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin			10	pF
Output capacitance	Соит			10	pF




Figure 3. Timing Diagram

# OPERATION IMMEDIATELY AFTER POWER UP

To ensure valid data immediately after power up and once the supply is stable, perform one of the following operations:

- If the Chip Enable (CE) was high during power up, switch the CE input from HIGH to LOW. (tACE) or
- 2. Change one or more addresses if the CE input was LOW at power up. (tAA)

The valid data will be output at tACE or tAA following a transition from the above operations (1) or (2).

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.




Figure 4. Power On With CE Inactive





Figure 5. Power On With CE Active

#### **ORDERING INFORMATION**



# LH53515

# CMOS 512K (64K $\times$ 8) Mask Programmable ROM

#### FEATURES

- 65,536 × 8 bit organization
- Access time: 150 ns (MAX.)
- Low power consumption: Operating: 195 mW (MAX.) Standby: 550 µW (MAX.)
- Programmable output enable
- Static operation (Internal sync. system)
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
  - Packages: 28-pin, 600-mil DIP 28-pin, 450-mil SOP 32-pin, 525-mil SOP 44-pin, 10 × 10 mm<sup>2</sup> QFP
- JEDEC standard EPROM pinout (DIP)

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for SOP Package

#### DESCRIPTION

The LH53515 is a mask programmable ROM organized as  $65,536 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.




Figure 2. Pin Connections for DIP, SOP, and QFP Packages




Figure 3. LH53515 Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A15	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
ĈĒ	Chip enable input	

SIGNAL	PIN NAME	NOTE
OE/OE	Output enable input	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active level of OE/OE is mask programmable.

# **TRUTH TABLE**

ĈĒ	OE/OE	MODE	Do - D7	CURRENT CONSUMPTION	NOTE
н	X	Non selected	High-Z	Standby(I <sub>SB</sub> )	1
1	L/H	Non selected	riigii-z	Operating(Icc)	
L	H/L	Selected	Dout	Operating(ICC)	

NOTE:

1. X = H or L

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE 1	
Supply voltage	Vcc	-0.3 to +7.0	v		
Input voltage	ViN	-0.3 to Vcc +0.3	v	1	
Output voltage	Vout	-0.3 to Vcc +0.3	v	1	
Operating temperature	Topr	0 to +70	°C		
Storage temperature	Tstg	-55 to +150	°C		

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	ViL		-0.3		0.8	v	
Input "High" voltage	VIH		2.2		Vcc +0.3	V	
Output "Low" voltage	VoL	I <sub>OL</sub> = 1.6 mA			0.4	V	
Output "High" voltage	Voн	Іон = -400 μА	2.4			v	
Input leakage current	u	VIN = 0 V to Vcc			10	μA	
Output leakage current	<b>I</b> LO	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 150 ns			35	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			25	ШA	2
operating earrent	Icc3	t <sub>RC</sub> = 150 ns			30	mA	3
	Icc4	t <sub>RC</sub> = 1 μs			20	ina	3
Standby current	ISB1	CE = VIH			2	mA	
Standby Content	ISB2	CE = Vcc - 0.2 V			100	μA	

NOTES:

1.  $OE = V_{IL} \text{ or } \overline{CE}/\overline{OE} = V_{IH}$ 

2. VIN = VIH/VIL, CE = VIL, outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC		150			ns	
Address access time	taa				150	ns	
Chip enable access time	tACE				150	ns	
Output enable time	tOE		10		80	ns	
Output hold time	tон		5			ns	
CE to output in High-Z	tCHZ				70	ns	1
OE to output in High-Z	tonz				70	ns	1

NOTE:

1. This is the time required for the output to become high-impedance.

# AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Cout			10	pF




Figure 4. Timing Diagram

# OPERATION IMMEDIATELY AFTER POWER UP

To ensure valid data immediately after power up and once the supply is stable, perform one of the following operations:

- If the Chip Enable (CE) was high during power up, switch the CE input from HIGH to LOW. (tace) or
- 2. Change one or more addresses  $A_2 A_{15}$  if the  $\overline{CE}$  input was LOW at power up. (t<sub>AA</sub>)

The valid data will be output at tACE or tAA following a transition from the above operations (1) or (2).

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and GND.




Figure 5. Power On With  $\overline{CE}$  Inactive





Figure 6. Power On With  $\overline{CE}$  Active

#### **ORDERING INFORMATION**



# LH53H1000 CMOS 1M (64K × 16) Mask Programmable ROM

#### **FEATURES**

- 65,536 × 16 bit organization
- Access time: 55 ns (MAX.)
- Power consumption: Operating: 660 mW (MAX.) Standby: 440 mW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 40-pin, 600-mil DIP 40-pin, 525-mil SOP
- JEDEC standard EPROM pinout (DIP)

#### DESCRIPTION

The LH53H1000 is a high speed mask programmable ROM organized as  $65,536 \times 16$  bits (1,048,576 bits). It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH53H1000 Block Diagram

#### PIN DESCRIPTION

SIGNAL	PIN NAME
A0 - A15	Address input
D0 - D15	Data output
CE	Chip Enable input

SIGNAL	PIN NAME
ŌĒ	Output Enable input
Vcc	Power supply (+5 V)
GND	Ground

#### **TRUTH TABLE**

CE	ŌĒ	MODE	Do - D <sub>15</sub>	SUPPLY CURRENT	NOTE
н	X	Non selected	High-Z	Standby (IsB)	1
L	Н	Non selected	High-Z	Operating (Icc)	
L	L	Selected	Dout	Operating (Icc)	

NOTE:

1. X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	
Input voltage	ViN	-0.3 to V <sub>CC</sub> +0.3	V	1
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### **RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

PARAMETER	SYMBOL	MIN.	ТҮР.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	٧

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	ViH		2.2		Vcc +0.3	V	24 1. 1
Output "Low" voltage	Vol	I <sub>OL</sub> = 3.2 mA			0.4	v	
Output "High" voltage	Vон	lон = -1.0 mA	2.4			v	
Input leakage current	u	VIN = 0 V or VCC			10	μA	
Output leakage current	ILO	Vout = 0 V or Vcc			10	μA	1
Operating current	Icc1	t <sub>RC</sub> = 55 ns			120	mA	2
Operating current	Icc2	t <sub>RC</sub> = 55 ns			110	IIIA	3
Standby current	I <sub>SB</sub>	CE = VIH			2	mA	

NOTES:

1.  $\overline{CE}$  or  $\overline{OE} = V_{H}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2V)$  or 0.2 V,  $\overline{CE} = 0.2$  V, outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	55			ns	
Address access time	taa			55	ns	
Chip enable time	<b>t</b> ACE			55	ns	
Output enable delay time	tOE			25	ns	
Output hold time	tон	0			ns	
CE to output in High-Z	tcHZ			25	ns	4
OE to output in High-Z	tonz			25	ns	]

NOTE:

1. This is the time required for the outputs to become high-impedance.

### AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0 V to 3.0 V
Input rise/fall time	5 ns
Input reference level	1.5 V
Output load condition	1TTL + 30 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin			10	рF
Output capacitance	Cout			10	рF





Figure 3. Timing Diagram

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and GND.

#### **ORDERING INFORMATION**



# LH53H100 CMOS 1M (128K × 8) Mask Programmable ROM

#### FEATURES

- 131,072 × 8 bit organization
- Access time: 35 ns (MAX.)
- Power consumption: Operating: 660 mW (MAX.) Standby: 440 mW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP
- JEDEC standard EPROM pinout (DIP)

#### DESCRIPTION

The LH53H1100 is a high speed mask programmable ROM organized as 131,072  $\times$  8 bits (1,048,576 bits). It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**

r			
32-PIN DIP 32-PIN SOP			TOP VIEW
	NC☐ 1●	32 □ V <sub>cc</sub>	
	A <sub>16</sub> 2	31 🗆 NC	
	A <sub>15</sub> □ 3	30 <b>□</b> NC	
	A12 4	29 A14	
	A7 🗖 5	28 🗖 A <sub>13</sub>	
	A <sub>6</sub> □ 6	27 🗖 A <sub>8</sub>	
	A₅⊑ 7	26 🗖 🗛	
	A₄ 🗖 8	25 🗖 A <sub>11</sub>	
	A₃ 🗖 9	24 🗋 OE	
	A₂ [] 10	23 🗖 A <sub>10</sub>	
	A1 🗖 11	22 🗆 CE	
	A₀ [ 12	21 🗖 D7	
	D₀ <b>□</b> 13	20 🗆 D <sub>6</sub>	
	D1 🗖 14	19 □ D₅	
	D <sub>2</sub> 15	18 □ D₄	
	GND ☐ 16	17, □D <sub>3</sub>	
			53H1100-1

#### Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH53H1100 Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME
A0 - A16	Address input
D <sub>0</sub> - D <sub>7</sub>	Data output
CE	Chip Enable input

SIGNAL	PIN NAME
ŌĒ	Output Enable input
Vcc	Power supply (+5 V)
GND	Ground

#### TRUTH TABLE

CE	ŌĒ	MODE	Do - D7	SUPPLY CURRENT	NOTE
н	X	Non selected	High-Z	Standby (I <sub>SB</sub> )	1
L	Н	Non selected	High-Z	Operating (Icc)	
L	L	Selected	Dout	Operating (Icc)	

NOTE:

1. X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to V <sub>CC</sub> +0.3	V	] 1
Output voltage	Vout	-0.3 to Vcc +0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v

#### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	ViH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	IoL = 3.2 mA			0.4	v	
Output "High" voltage	Voн	loн = -1.0 mA	2.4			v	
Input leakage current	u	VIN = 0 V or VCC			10	μA	
Output leakage current	1.0	Vout = 0 V or Vcc			10	μA	1
Operating current	Icc1	t <sub>RC</sub> = 35 ns			120	mA	2
		t <sub>RC</sub> = 35 ns			110	mA	3
Standby current	I <sub>SB</sub>	CE = VIH			80	mA	

NOTES:

1. CE/OE = VIH

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2V)$  or 0.2 V,  $\overline{CE} = 0.2$  V, outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	35			ns	
Address access time	taa			35	ns	
Chip enable time	<b>t</b> ACE			35	ns	
Output enable time	tOE			15	ns	
Output hold time	tон	0			ns	
CE to output in High-Z	tCHZ			15	ns	1
OE to output in High-Z	tonz			15	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0 V to 3.0 V
Input rise/fall time	5 ns
Input reference level	1.5 V
Output load condition	1TTL + 30 pF

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CiN		2	10	pF
Output capacitance	Соит			10	pF





Figure 3. Timing Diagram

### CAUTION

To stablize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and the GND pin.

PRELIMINARY

#### **ORDERING INFORMATION**



# LH530800A CMOS 1M (128K × 8) Mask Programmable ROM

### FEATURES

- 131,072 × 8 bit organization
- Access time: 150 ns (MAX.)
- Power consumption: Operating: 193 mW (MAX.) Standby: 550 µW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP 44-pin, 10 × 10 mm<sup>2</sup> QFP
- JEDEC standard EPROM pinout (DIP)

#### DESCRIPTION

The LH530800A is a mask programmable ROM organized as 131,072 × 8 bits (1,048,576 bits). It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**





Figure 1. Pin Connections for DIP, SOP, and QFP Packages





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A16	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data Output	
CE/CE	Chip enable input	1

SIGNAL	PIN NAME	NOTE
OE/OE	Output enable input	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active levels of CE/CE and OE/OE are mask programmable.

# **TRUTH TABLE**

CE/CE	OE/OE	MODE	Do - D7	SUPPLY CURRENT	NOTE
L/H	X	Non selected	High-Z	Standby (I <sub>SB</sub> )	1
H/L	L/H	Non selected	High-Z	Operating (Icc)	
H/L	H/L	Selected	Dout	Operating (Icc)	

NOTE:

1. X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	
Input voltage	VIN	-0.3 to Vcc +0.3	V	] <sup>-</sup> 1
Output voltage	Vout	-0.3 to Vcc +0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	ТҮР.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	Viн		2.2		Vcc + 0.3	V	
Output "Low" voltage	Vol	I <sub>OL</sub> = 1.6 mA			0.4	V	
Output "High" voltage	Vон	Іон = -400 μА	2.4			V	
Input leakage current	u	$V_{IN} = 0 V$ to $V_{CC}$			10	μA	
Output leakage current	<b>I</b> LO	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 150 ns			35	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			25		2
operating content	Іссз	t <sub>RC</sub> = 150 ns			30	mA	3
	Icc4	t <sub>RC</sub> = 1 μs			20		3
	ISB1	CE = VIL, CE = VIH			2	mA	
Standby current	ISB2	$\overline{CE} = V_{CC} - 0.2 \text{ V},$ CE = 0.2 V			100	μA	

NOTES:

1.  $\overline{CE/OE} = V_{IH} \text{ or } CE/OE = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $CE = V_{IH}$ , outputs open

3. VIN = (Vcc - 0.2 V) or 0.2 V, TE = 0.2 V, CE = Vcc - 0.2 V, outputs open

### AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	150			ns	
Address access time	taa			150	ns	
Chip enable time	<b>TACE</b>			150	ns	
Output enable time	toe	10		80	ns	
Output hold time	tон	5			ns	
CE to output in High-Z	tCHZ			70	ns	4
OE to output in High-Z	tонz			70	ns	

NOTE:

1. This is the time required for the output to become high-impedance.

#### AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Соит			10	pF




Figure 3. Timing Diagram

# OPERATION IMMEDIATELY AFTER POWER UP

To ensure valid data immediately after power up and once the supply is stable, perform one of the following operations:

- If the Chip Enable (CE) was high during power up, switch the CE input from HIGH to LOW. (tace) or
- 2. Change one or more addresses if the CE input was LOW at power up. (tAA)

The valid data will be output at tACE or tAA following a transition from the above operations (1) or (2).

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and the GND pin.




Figure 4. Power On With CE Inactive





Figure 5. Power On With CE Active

#### **ORDERING INFORMATION**



# LH530900A CMOS 1M (128K × 8) Mask Programmable ROM

### FEATURES

- 131,072 × 8 bit organization
- Access time: 150 ns (MAX.)
- Power consumption: Operating: 193 mW (MAX.)
- Programmable OE<sub>1</sub>/OE<sub>1</sub>/DC and OE<sub>2</sub>/OE<sub>2</sub>/DC
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- 32-pin, 600-mil DIP (32-pin compatible to 28-pin 1M mask ROM-specific pinout)

#### DESCRIPTION

The LH530900A is a mask programmable ROM organized as  $131,072 \times 8$  bits (1,048,576 bits). It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package




Figure 2. LH530900A Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	SIGNAL PIN NAME	
A0 - A16	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
ŌĒ	Output Enable input	
OE1/OE1/DC	Output Enable input/Don't Care	1

SIGNAL	PIN NAME	NOTE
OE <sub>2</sub> /OE <sub>2</sub> /DC	Output Enable input/Don't Care	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

 Active level of output enable is mask programmable. Selecting DC allows the outputs to be active for both high and low levels applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

#### **TRUTH TABLE**

OE	OE <sub>1</sub> /OE <sub>1</sub>	OE <sub>2</sub> /OE <sub>2</sub>	MODE	Do - D7	SUPPLY CURRENT	NOTE
н	X	X	Non selected	High-Z	Operating (Icc)	
X	L/H	X	Non selected	High-Z	Operating (Icc)	1
X	X	L/H	Non selected	High-Z	Operating (Icc)	
L	H/L	H/L	Selected	Dout	Operating (Icc)	

NOTE:

1. X = H or L

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	1
Input voltage	Vin	-0.3 to Vcc +0.3	V	1
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	V	
Input "High" voltage	ViH		2.2		V <sub>CC</sub> +0.3	V	
Output "Low" voltage	Vol	loL = 1.6 mA			0.4	V	
Output "High" voltage	Voн	Іон = -400 μА	2.4			V	
Input leakage current	u	$V_{IN} = 0 V$ to $V_{CC}$			10	μA	
Output leakage current	ILO	Vout = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 150 ns			35	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			25	ША	2
oporaling our one	Іссз	t <sub>RC</sub> = 150 ns			30	mA	3
	Icc4	t <sub>RC</sub> = 1 μs			20	10A	3

NOTES:

1.  $\overline{OE}/\overline{OE}_1/\overline{OE}_2 = V_{IH} \text{ or } OE_1/OE_2 = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 V)$  or 0.2 V, outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	150			ns	
Address access time	taa			150	ns	
Output enable time	toe	10		80	ns	
Output hold time	tон	5			ns	
OE to output in High-Z	tonz.			70	ns	1

NOTE:


1. This is the time required for the output to become high-impedance.

# AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Солт			10	рF





# OPERATION IMMEDIATELY AFTER POWER UP

To ensure valid data immediately after power up and once the supply is stable, change one or more addresses after power up.

The valid data will be output at tAA following a transition from the above operation.

# CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.





Figure 4. Power On Initialization

# **ORDERING INFORMATION**



# LH531000B CMOS 1M (128K × 8) Mask Programmable ROM

# FEATURES

- 131,072  $\times$  8 bit organization
- Access time: 150 ns (MAX.)
- Low power consumption: Operating: 192.5 mW (MAX.) Standby: 550 μW (MAX.)
- Programmable CE/CE or OE/OE
- Static operation (Internal sync. system)
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 28-pin, 600-mil DIP 28-pin, 450-mil SOP 44-pin, 14 × 14 mm<sup>2</sup> QFP
- Mask ROM specific pinout

# DESCRIPTION

The LH531000B is a mask programmable ROM organized as 131,072  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP, SOP, and QFP Packages




Figure 2. LH531000B Block Diagram

# **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A16	Address input	
Do - D7	Data output	
CE/CE/OE/OE	Chip Enable input or Output Enable input	1

SIGNAL	PIN NAME	NOTE
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active level of CE/CE or OE/OE is mask programmable.

# TRUTH TABLE

PIN 20 (DIP/SOP) or PIN 34 (QFP)	CE/CE	OE/OE	MODE	D0 - D7	SUPPLY CURRENT
CE type	H/L		Selected	Dout	Operating (Icc)
OL type	L/H	·	Non selected	High-Z	Standby (I <sub>SB</sub> )
OE type		H/L	Selected	Dout	Operating (Icc)
OE type		L/H	Non selected	High-Z	Operating (ICC)

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	
Input voltage	ViN	-0.3 to V <sub>CC</sub> +0.3	V	1
Output voltage	Vour	-0.3 to Vcc +0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# **RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	VIH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	I <sub>OL</sub> = 1.6 mA			0.4	v	
Output "High" voltage	Vон	Іон = -400 μА	2.4			v	
Input leakage current	111	VIN = 0 V to VCC			10	μA	
Output leakage current	<b>I</b> LO	Vout = 0 V to Vcc			10	μΑ	1
	Icc1	t <sub>RC</sub> = 150 ns			35	m۸	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			25		2
	Іссз	t <sub>RC</sub> = 150 ns			30	ν ν ν μΑ	3
	Icc4	t <sub>RC</sub> = 1 μs			20	- mA	5
Standby current	ISB1	$\overline{CE} = V_{IH}, CE = V_{IL}$			2	mA	4
	ISB2	$\overline{CE}$ = V <sub>CC</sub> - 0.2 V, CE = 0.2 V			100	μA	-

NOTES:

1.  $CE/OE = V_{IL}, \overline{CE/OE} = V_{IH}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $CE = V_{IH}$ ,  $\overline{CE} = V_{IL}$  (CE type), outputs open

3. VIN = (VCC - 0.2 V) or 0.2 V. CE = VCC - 0.2 V, CE = 0.2 V (CE type), outputs open

4. CE type only

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC		150			ns	
Address access time	taa				150	ns	
Chip enable access time	<b>t</b> ACE	CE type			150	ns	
Output enable time	tOE	OE type	10		80	ns	
Output hold time	tон		5			ns	
CE to output in High-Z	tcHz	CE type			70	ns	4
OE to output in High-Z	tonz.	OE type			70	ns	

#### NOTE:

1. This is the time required for the output to become high-impedance.

## **AC TEST CONDITIONS**

PARAMETER	RATING		
Input voltage amplitude	0.6 V to 2.4 V		
Input rise/fall time	10 ns		
Input reference level	1.5 V		
Output reference level	0.8 V and 2.2 V		
Output load condition	1TTL +100 pF		

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	COUT			10	pF




Figure 3. Timing Diagram

To ensure valid data immediately after power up and once the supply is stable, perform one of the following operations:

#### CE or CE Type

- If the Chip Enable (CE) was high during power up, switch the CE input from HIGH to LOW. (tace) or
- 2. Change one or more addresses if the  $\overline{\text{CE}}$  input was LOW at power up. (tAA)


# OE or OE Type


1. Change one or more addresses at power up.


The valid data will be output at tACE or tAA following a transition from the above operations (1) or (2).

# CAUTION


To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and GND.









(CE or CE Type in Operation)





# **ORDERING INFORMATION**



# LH532000B


# FEATURES


- Selectable memory organization: 262,144 × 8 bit (byte mode) 131,072 × 16 bit (word mode)
- BYTE input pin selects bit configuration
- Access time: 120/150 ns (MAX.)
- Low power consumption: Operating: 275 mW (MAX.) Standby: 550 µW (MAX.)
- Programmable OE/OE and OE1/OE1/DC
- Static operation (Internal sync. system)
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
  - Packages: 40-pin, 600-mil DIP 40-pin, 525-mil SOP 44-pin, 14 × 14 mm<sup>2</sup> QFP 44-pin, 10 × 10 mm<sup>2</sup> QFP
- X16 word-wide pinout

#### DESCRIPTION

The LH532000B is a 2M bit mask programmable ROM with two programmable memory organizations, byte and word modes. It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**








Figure 2. LH532000B Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A-1	Address input (BYTE mode)	1
A0 - A16	Address input	
D0 - D15	Data output	
CE	Chip enable input	
OE/OE	Output enable input	2

SIGNAL	PIN NAME	NOTE
OE1/OE1/DC	Output enable input or Don't care	2
BYTE	BYTE/WORD switch	
Vcc	Power supply (+5 V)	
GND	Ground	

#### NOTES:

 D<sub>15</sub>/A<sub>-1</sub> pin becomes LSB address input (A<sub>-1</sub>) when the bit configuration is set in byte mode, and data output (D<sub>15</sub>) when in word mode. BYTE input pin selects bit configuration.

 The active levels of OE/OE and OE<sub>1</sub>/OE<sub>1</sub>/DC are mask programmable. Selecting DC allows the outputs to be active for both high and low levels applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

# TRUTH TABLE

CE	OE/OE	OE <sub>1</sub> /OE <sub>1</sub>	BYTE	A.1	MODE	Do - D7 D8 - D15		SUPPLY CURRENT
н	X	X	X	Х	Non selected	High-Z		Standby (ISB)
L	L/H	X	X	X	Non selected		High-Z	Operating (Icc)
L	X	L/H	X	X	Non selected		High-Z	Operating (Icc)
L	H/L	H/L	Н	Inhibit	Word	D <sub>0</sub> - D <sub>7</sub>	D8 - D15	Operating (Icc)
L	H/L	H/L	L	L	Byte	D <sub>0</sub> - D <sub>7</sub> High-Z		Operating (Icc)
L	H/L	H/L	L	Н	Byte	D <sub>8</sub> - D <sub>15</sub> High-Z		Operating (Icc)

NOTE:

1. X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL RATING		UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	Vin	-0.3 to Vcc +0.3	v	1
Output voltage	Vout	-0.3 to Vcc +0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# **RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	VIH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	loL = 2.0 mA			0.4	v	
Output "High" voltage	Vон	Іон = -400 μА	2.4			V	
Input leakage current	u	VIN = 0 V to VCC			10	μA	
Output leakage current	1.0	Vour = 0 V to Vcc			10	μ <b>A</b>	1
	Icc1	tRC = tRC (MIN.)			50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			45	ША	2
- p	Іссз	t <sub>RC</sub> = t <sub>RC</sub> (MIN.)			45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			40	ШA	3
Standby current	I <sub>SB1</sub>	CE = VIH			3	mA	
	ISB2	$\overline{CE} = V_{CC} - 0.2 V$			100	μA	

NOTES:

1.  $OE/OE_1 = V_{IL}$ ,  $\overline{CE}/\overline{OE}/\overline{OE}_1 = V_{IH}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and GND.

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	120		150		ns	
Address access time	taa		120		150	ns	
Chip enable access time	tACE		120		150	ns	
Output enable delay time	toE		55	10	70	ns	
Output hold time	tон	5		10		ns	
CE to output in High-Z	tснz		55		70	ns	4
OE to output in High-Z	tонz		55		70	ns	1 '

#### NOTE:

1. This is the time required for the output to become high-impedance.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin			10	pF
Output capacitance	COUT			10	pF





Figure 3. Timing Diagram

# **ORDERING INFORMATION**



# LH532100B CMOS 2M (256K × 8) Mask Programmable ROM


# **FEATURES**

- 262,144 × 8 bit organization
- Access time: 120/150 ns (MAX.)
- Low power consumption: Operating: 275 mW (MAX.) Standby: 550 μW (MAX.)
- Static operation (Internal sync. system)
- Mask-programmable OE/OE and OE1/OE1
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP
- JEDEC standard EPROM pinout (DIP)


#### DESCRIPTION

The LH532100B is a mask programmable ROM organized as 262,144  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**



# Figure 1. Pin Connections for DIP and SOP Packages





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A17	Address input	
D0 - D7	Data output	
CE	Chip Enable input	
OE/OE	Output Enable input	1

SIGNAL	PIN NAME	NOTE
OE1/OE1/DC	Output Enable input/ Don't Care connection	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

 Active levels of OE/OE and OE<sub>1</sub>/OE<sub>1</sub>/DC are mask programmable. Selecting DC allows the outputs to be active for both high and low levels applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

# **TRUTH TABLE**

CE	OE/OE	OE <sub>1</sub> /OE <sub>1</sub>	MODE	D0 - D7	SUPPLY CURRENT
н	Х	Х	Non selected	High-Z	Standby (ISB)
L	L/H	X	Non selected	High-Z	Operating (Icc)
L	Х	L/H	Non selected	High-Z	Operating (Icc)
L	H/L	H/L	Selected	Dout	Operating (Icc)

NOTE:

X = H or L

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	VIN	-0.3 to Vcc +0.3	V	1 1
Output voltage	Vout	-0.3 to Vcc +0.3	v	]
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	VIH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	l <sub>OL</sub> = 2.0 mA			0.4	v	
Output "High" voltage	Vон	Іон = -400 μА	2.4			v	
Input leakage current	u	$V_{IN} = 0 V to V_{CC}$			10	μΑ	
Output leakage current	110	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 150 ns			50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			45		2
	Іссз	t <sub>RC</sub> = 150 ns			45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			40		3
	ISB1	$CE = V_{IL}, \overline{CE} = V_{IH}$			3	mA	
Standby current	I <sub>SB2</sub>	$\frac{CE}{CE} = 0.2 \text{ V},$ $\frac{CE}{CE} = V_{CC} - 0.2 \text{ V}$			100	μA	

NOTES:

1.  $\overline{CE}/\overline{OE}/\overline{OE}_1 = V_{IH} \text{ or } OE/OE_1 = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	120		150		ns	
Address access time	taa		120		150	ns	
Chip enable access time	tACE		120		150	ns	
Output enable delay time	tOE		50	10	70	ns	
Output hold time	tон	5		10		ns	
CE to output in High-Z	tснz		50		70	ns	4
OE to output in High-Z	tohz,		50		70	ns	1 1

#### NOTE:

1. This is the time required for the outputs to become high-impedance.

# CAUTION


To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.

# AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF


# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Соит			10	pF



#### Figure 3. Timing Diagram

# **ORDERING INFORMATION**



# LH532200B CMOS 2M (256K × 8) Mask Programmable ROM

# FEATURES

- 262,144 × 8 bit organization
- Access time: 150 ns (MAX.)
- Low power consumption: Operating: 275 mW (MAX.)
- Static operation (No clock required)
- Mask-programmable OE<sub>1</sub>/OE<sub>1</sub>/DC and OE<sub>2</sub>/OE<sub>2</sub>/DC
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- 32-pin, 600-mil DIP Compatible to 28-pin 1M-bit mask ROM specific pinout

#### DESCRIPTION

The LH532200B is a mask programmable ROM organized as 262,144  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**





Figure 1. Pin Connections for DIP Package





# **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A17	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
ŌĒ	Output Enable input	
OE1/OE1/DC	Output Enable input/ Don't Care	1

SIGNAL	PIN NAME	NOTE
OE <sub>2</sub> /OE <sub>2</sub> /DC	Output Enable input/ Don't Care	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active levels of  $OE_1/\overline{OE}_1/DC$  and  $OE_2/\overline{OE}_2/DC$  are mask programmable.

Selecting DC allows the outputs to be active for both high and low levels applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

#### **TRUTH TABLE**

OE	OE1/OE1	OE <sub>2</sub> /OE2	MODE	D0 - D7	SUPPLY CURRENT
Н	X	X	Non selected	High-Z	Operating (Icc)
Х	L/H	X	Non selected	High-Z	Operating (Icc)
Х	X	L/H	Non selected	High-Z	Operating (Icc)
L	H/L	H/L	Selected	Dout	Operating (Icc)

NOTE:

X = H or L

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	SYMBOL RATING		NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	Vin	-0.3 to V <sub>CC</sub> +0.3	v	1 1
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	v	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.0	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	ViH		2.2		Vcc +0.3	V	
Output "Low" voltage	VoL	I <sub>OL</sub> = 2.0 mA			0.4	V	
Output "High" voltage	Voн	Іон = -400 μА	2.4	,		V	
Input leakage current	u	VIN = 0 V to Vcc			10	μ <b>A</b>	
Output leakage current	1.0	Vout = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 150 ns			50	mA	2
Operating current	ICC2	t <sub>RC</sub> = 1 μs			45	mA	2
	Іссз	t <sub>RC</sub> = 150 ns			45	m۸	3
	Icc4	t <sub>RC</sub> = 1 μs			40	mA	3

NOTES:

1.  $\overline{OE}/\overline{OE}_1/\overline{OE}_2 = V_{IH} \text{ or } OE_1/OE_2 = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 V)$  or 0.2 V, outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	150			ns	
Address access time	taa			150	ns	
Output enable delay time	tOE	10		70	ns	
Output hold time	tон	10			ns	
OE to output in High-Z	tonz.			70	ns	1

#### NOTE:

1. This is the time required for the output to become high-impedance.

# AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN	<u></u>		10	pF
Output capacitance	Cout			10	pF





Figure 3. Timing Diagram

# CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.

# **ORDERING INFORMATION**



# LH534000B

# CMOS 4M (512K × 8 / 256K × 16) Mask Programmable ROM

# FEATURES

- Memory organization selection: 524,288 × 8 bit (byte mode) 262,144 × 16 bit (word mode)
- BYTE input pin selects bit configuration
- Access time: 200 ns (MAX.)
- Low power consumption: Operating: 275 mW (MAX.) Standby: 550 μW (MAX.)
- Static operation (Internal sync. system)
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:
   40-pin, 600-mil DIP
   40-pin, 525-mil SOP
   44-pin, 14 × 14 mm<sup>2</sup> QFP
   44-pin, 10 × 10 mm<sup>2</sup> QFP
- X16 word-wide pinout

# DESCRIPTION

The LH534000B is a 4M bit mask programmable ROM with two programmable memory organizations of byte and word modes. It is fabricated using silicon-gate CMOS process technology.




Figure 1. Pin Connections for DIP, SOP, and QFP Packages




Figure 2. LH534000B Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A-1	Address input (BYTE mode)	1
A0 - A17	Address input	
D0 - D15	Data output	
CE	Chip enable input	

SIGNAL	PIN NAME	NOTE
ŌĒ	Chip enable input	
BYTE	Byte/word mode switch	
Vcc	Power supply (+5 V)	
GND	Ground	

#### NOTE:

1. D15/A-1 pin becomes LSB address input (A-1) when the bit configuration is set in byte mode,

and data output (D15) when in word mode. BYTE input pin selects bit configuration.

#### **TRUTH TABLE**

CE	ŌĒ	BYTE	A-1	MODE	D0 - D7	D8 - D15	SUPPLY CURRENT
Н	Х	Х	X	Non selected	High-Z		Standby (I <sub>SB</sub> )
L	н	Х	X	Non selected	High-Z		Operating (Icc)
L	L	Н	Inhibit	Word	D <sub>0</sub> - D <sub>7</sub>	D8 - D15	Operating (I <sub>CC</sub> )
L	L	L	L	Byte	Do - D7	High-Z	Operating (Icc)
L	L	L	Н	Byte	D8 - D15	High-Z	Operating (Icc)

NOTES:

1. X = H or L

2. The input state of BYTE must not be changed during operation. The BYTE pin must be set to either HIGH or LOW.

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	SYMBOL RATING		NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	VIN	-0.3 to Vcc +0.3	V	1 1
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v

#### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	V	
Input "High" voltage	ViH		2.2		Vcc +0.3	V	
Output "Low" voltage	Vol	loL = 2.0 mA			0.4	v	
Output "High" voltage	Voн	Іон = -400 μА	2.4			v	
Input leakage current	u	VIN = 0 V to V <sub>CC</sub>			10	μA	
Output leakage current	110	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 200 ns			50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			45	ma	
- F	Іссз	t <sub>RC</sub> = 200 ns			45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			40		3
Standby current	I <sub>SB1</sub>	CE = VIH			3	mA	
Standby current	I <sub>SB2</sub>	$\overline{CE} = V_{CC} - 0.2 V$			100	μA	

NOTES:

1. OE = VIL,  $\overline{CE} = VIH$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

# CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and GND.

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	200			ns	
Address access time	taa			200	ns	
Chip enable access time	tACE			200	ns	
Output enable delay time	toe			80	ns	· .
Output hold time	tон	10			ns	
CE to output in High-Z	tcHz			80	ns	4
OE to output in High-Z	tonz			80	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin			10	рF
Output capacitance	COUT			10	pF




Figure 3. Timing Diagram

# **ORDERING INFORMATION**

LH534000B Device Type	<u>X</u> Package	<u>- ##</u> Speed	
			20 200 Access Time (ns)
			D 40-pin, 600-mil DIP (DIP40-P-600) N 40-pin, 525-mil SOP (SOP40-P-525) Z 44-pin, 10 x 10 mm <sup>2</sup> QFP (QFP44-P-1010) M 44-pin, 14 x 14 mm <sup>2</sup> QFP (QFP44-P-1414)
			CMOS 4M (512K x 8 or 256K x 16) Mask Programmable ROM
Example: LH5	34000BD-20 (CM	IOS 4M (512K	x 8) Mask Programmable ROM, 200 ns, 40-pin, 600-mil DIP) 5340008-4

# LH534100B CMOS 4M (512K × 8) Mask Programmable ROM

# FEATURES

- 524,288 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.) Standby: 550 μW (MAX.)
- Mask programmable OE/OE and OE1/OE1/DC
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP
- JEDEC standard EPROM pinout (DIP)

# DESCRIPTION

The LH534100B is a 4M-bit mask programmable ROM organized as 524,288  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH534100B Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A <sub>0</sub> - A <sub>18</sub>	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE	Chip Enable input	
OE/OE	Output Enable input	1

SIGNAL	SIGNAL PIN NAME	
OE1/OE1/DC	Output Enable input/ Don't Care	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active levels of  $OE_1/OE_1/DC$  and OE/OE are mask programmable. Selecting DC allows the outputs to be active for both high and low levels applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

#### **TRUTH TABLE**

CE	OE/OE	OE1/OE1	MODE	D0 - D7	SUPPLY CURRENT
н	X	X	Non selected	High-Z	Standby (I <sub>SB</sub> )
L	X	L/H	Non selected	High-Z	Operating (Icc)
L	L/H	X	Non selected	High-Z	Operating (I <sub>CC</sub> )
L	H/L	H/L	Selected	Dout	Operating (Icc)

NOTE:

X = H or L

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	Vin	-0.3 to Vcc +0.3	v	1
Output voltage	νουτ	-0.3 to Vcc +0.3	v	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

# RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	ViL		-0.3		0.8	v	
Input "High" voltage	Viн		2.2		Vcc +0.3	V	
Output "Low" voltage	Vol	IoL = 2.0 mA			0.4	V	
Output "High" voltage	Voн	Іон = -400 μА	2.4			V	
Input leakage current	u	$V_{IN} = 0 V to V_{CC}$			10	μΑ	
Output leakage current	110	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 200 ns			50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			45		2
operating content	Іссз	t <sub>RC</sub> = 200 ns			45	mA	3
	Icc4	t <sub>RC</sub> = 1 μs			40	ША	
Standby current	I <sub>SB1</sub>	CE = VIH			3	mA	
Standby current	I <sub>SB2</sub>	$\overline{CE} = V_{CC} - 0.2 V$			100	μA	

NOTES:

1. CE/OE/OE1 = VIH or OE/OE1 = VIL

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 V)$  or 0.2 V,  $\overline{CE} = 0.2 V$ , outputs open

# CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and the GND pin.

SYMBOL	MIN.	MAX.	UNIT	NOTE
tRC	200		ns	
taa		200	ns	
<b>t</b> ACE		200	ns	
tOE		80	ns	
tон	10		ns	
tснz		80	ns	4
tонz		80	ns	7 '
	tRC tAA tACE tOE tOH tCHZ	tRC   200     tAA	tRC         200           tAA         200           tACE         200           tOE         80           tOH         10           tCHZ         80	tRC         200         ns           tAA         200         ns           tACE         200         ns           tOE         200         ns           tOE         80         ns           tOH         10         ns           tCHZ         80         ns

NOTE:

1. This is the time required for the outputs to become high-impedance.

# AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

# CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Соит			10	рF





Figure 3. Timing Diagram

# **ORDERING INFORMATION**



# LH534200B CMOS 4M (512K × 8) Mask Programmable ROM

# FEATURES

- 524,288 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.)
- Mask-programmable OE1/OE1/DC
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP Compatible with 28-pin 1M mask ROM-specific pinout

# DESCRIPTION

The LH534200B is a mask programmable ROM organized as 524,288  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**





Figure 1. Pin Connections for DIP Package





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A <sub>0</sub> - A <sub>18</sub>	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
OE	Output Enable input	

SIGNAL	PIN NAME	NOTE
OE1/OE1/DC	Output Enable input/ Don't Care	1
Vcc	Power supply (+5 V)	
GND	Ground	

#### NOTE:

1. The active level of  $OE_1/\overline{OE_1}/DC$  is mask programmable.

Selecting DC allows the outputs to be active for both high and low levels that are applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

# CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.

#### **TRUTH TABLE**

ŌĒ	OE1/OE1	MODE	D0 - D7	SUPPLY CURRENT
н	X	Non selected	High-Z	Operating (Icc)
X	L/H	Non selected	High-Z	Operating (Icc)
L	H/L	Selected	Dout	Operating (Icc)

#### NOTE:

X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	
Input voltage	Vin	-0.3 to V <sub>CC</sub> +0.3	٧	] 1
Output voltage	Vout	-0.3 to Vcc +0.3	V	]
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## RECOMMENDED OPERATING CONDITIONS ( $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	VIH		2.2		Vcc +0.3	V	
Output "Low" voltage	VoL	loL = 2.0 mA			0.4	V	
Output "High" voltage	Vон	Іон = -400 μА	2.4			V	
Input leakage current	u	VIN = 0 V to Vcc			10	μA	
Output leakage current	110	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 200 ns			50	mA	2
Operating current	ICC2	t <sub>RC</sub> = 1 μs			45	iiiA	
operating earlent	Іссз	t <sub>RC</sub> = 200 ns			45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			40		3

NOTES:

1.  $\overline{OE}/\overline{OE}_1 = V_{IH} \text{ or } OE_1 = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}$ , outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	200		ns	
Address access time	taa		200	ns	
Output enable time	toe		80	ns	
Output hold time	tон	10		ns	
OE to output in High-Z	tonz.		80	ns	1

NOTE:

1. This is the time required for the outputs to become high-impedance.

## AC TEST CONDITIONS

PARAMETER	RATING	
Input voltage amplitude	0.6 V to 2.4 V	
Input rise/fall time	10 ns	
Input reference level	1.5 V	
Output reference level	0.8 V and 2.2 V	
Output load condition	1TTL +100 pF	

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CiN			10	pF
Output capacitance	Cout			10	pF





Figure 3. Timing Diagram

## **ORDERING INFORMATION**



## LH534300A CMOS 4M (512K × 8) Mask Programmable ROM

## **FEATURES**

- $524,288 \times 8$  bit organization •
- Access time: 150 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.) Standby: 550 µW (MAX.)
- Mask programmable OE/OE and • OE1/OE1/DC
- . Fully static operation
- TTL compatible I/O .
- Three-state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP
- JEDEC standard EPROM pinout (DIP)

## DESCRIPTION

The LH534300A is a 4M-bit mask programmable ROM organized as 524,288 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

## **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH534300A Block Diagram

## **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A18	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE	Chip Enable input	
OE/OE	Output Enable input	1

SIGNAL	PIN NAME	NOTE
OE1/OE1/DC	Output Enable input/ Don't Care	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active levels of  $OE_1/\overline{OE}_1/DC$  and  $OE/\overline{OE}$  are mask programmable.

Selecting DC allows the outputs to be active for both high and low levels applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

#### **TRUTH TABLE**

CE	OE/OE	OE <sub>1</sub> /OE <sub>1</sub>	MODE	D <sub>0</sub> - D <sub>7</sub>	SUPPLY CURRENT
Н	X	X	Non selected	High-Z	Standby (ISB)
L	X	L/H	Non selected	High-Z	Operating (Icc)
L	L/H	Х	Non selected	High-Z	Operating (Icc)
L	H/L	H/L	Selected	Dout	Operating (Icc)

NOTE:

X = H or L

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER SYMBOL RATING		RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	Vin	-0.3 to Vcc +0.3	V	1
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	v	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## **RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub> = 0 to $+70^{\circ}$ C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	ViL		-0.3		0.8	v	
Input "High" voltage	ViH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	loL = 2.0 mA			0.4	V	
Output "High" voltage	Vон	Іон = -400 μА	2.4			V	
Input leakage current	u	VIN = 0 V to VCC			10	μA	
Output leakage current	<b>I</b> LO	Vour = 0 V to Vcc			10	μ <b>A</b>	1
	ICC1	t <sub>RC</sub> = 150 ns			50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			45	ША	2
	Іссз	t <sub>RC</sub> = 150 ns			45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			40	ma	
Standby current	I <sub>SB1</sub>	CE = VIH			3	mA	
Standby Current	ISB2	$\overline{CE} = V_{CC} - 0.2 V$			100	μA	

NOTES:

1.  $\overline{CE}/\overline{OE}/\overline{OE}_1 = V_{IH}$  or  $OE/OE_1 = V_{IL}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3. VIN = (VCC - 0.2 V) or 0.2 V, TE = 0.2 V, outputs open

## CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.

## AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	150		ns	
Address access time	taa		150	ns	
Chip enable time	tACE		150	ns	
Output enable time	tOE		70	ns	
Output hold time	tон	5		ns	
CE to output in High-Z	tcHZ		70	ns	1
OE to output in High-Z	tonz.		70	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

## **AC TEST CONDITIONS**

PARAMETER	RATING	
Input voltage amplitude	0.6 V to 2.4 V	
Input rise/fall time	10 ns	
Input reference level	1.5 V	
Output reference level	0.8 V and 2.2 V	
Output load condition	1TTL +100 pF	

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CiN			10	pF
Output capacitance	Солт			10	pF





Figure 3. Timing Diagram

## **ORDERING INFORMATION**



## LH534400A CMOS 4M (512K × 8) Mask Programmable ROM

## FEATURES

- 524,288 × 8 bit organization
- Access time: 150 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.)
- Programmable OE1/OE1/DC and OE/OE
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:
  - 32-pin, 600-mil DIP Compatible with 28-pin 1M mask ROM-specific pinout

## DESCRIPTION

The LH534400A is a mask programmable ROM organized as 524,288  $\times$  8 bits. It is fabricated using silicon-gate CMOS process technology.

## **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package




Figure 2. LH534400A Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A18	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
OE/OE	Output Enable input	1

SIGNAL	PIN NAME	NOTE	
OE1/OE1/DC	Output Enable input/ Don't Care	1	
Vcc	Power supply (+5 V)		
GND	Ground		

NOTE:

 The active levels of OE<sub>1</sub>/OE<sub>1</sub>/DC and OE/OE are mask programmable. Selecting DC allows the outputs to be active for both high and low levels applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

## **TRUTH TABLE**

OE/OE	OE1/OE1	MODE	Do - D7	SUPPLY CURRENT
L/H	X	Non selected	High-Z	Operating (Icc)
X	L/H	Non selected	High-Z	Operating (Icc)
H/L	H/L	Selected	Dout	Operating (Icc)

NOTE:

X = H or L

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL RATING		UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to Vcc +0.3	V	1
Output voltage	Vout	-0.3 to Vcc +0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	V	
Input "High" voltage	ViH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	I <sub>OL</sub> = 2.0 mA			0.4	V	
Output "High" voltage	Voн	Іон = -400 μА	2.4			v	
Input leakage current	u	VIN = 0 V to Vcc			10	μA	
Output leakage current	<b>I</b> LO	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 150 ns			50	mA	2
Operating current	ICC2	t <sub>RC</sub> = 1 μs			45	IIIA	2
	Іссз	t <sub>RC</sub> = 150 ns			45		3
	Icc4	t <sub>RC</sub> = 1 μs			40	mA	3

NOTES:

1.  $\overline{OE}/\overline{OE}_1 = V_{IH} \text{ or } OE/OE_1 = V_{IL}$ 

2. VIN = VIH/VIL, outputs open

3.  $V_{\text{IN}}$  = (V\_{CC} - 0.2 V) or 0.2 V, outputs open

## AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	150		ns	
Address access time	taa		150	ns	
Output enable time	tOE		70	ns	
Output hold time	tон	5		ns	
OE to output in High-Z	tonz.		70	ns	1

NOTE:


1. This is the time required for the outputs to become high-impedance.

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	рF
Output capacitance	Солт			10	pF





## OPERATION IMMEDIATELY AFTER POWER UP

To ensure valid data immediately after power up, it is necessary to change one or more addresses once the supply is stable. Valid data will be output at tAA following the address transition.

## CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and the GND pin.





Figure 4. Power Up Initialization

## **ORDERING INFORMATION**



# LH534500A

## CMOS 4M (512K × 8 / 256K × 16) Mask Programmable ROM

## FEATURES

- Memory organization selection: 524,288 × 8 bit (byte mode) 262,144 × 16 bit (word mode)
- BYTE input pin selects bit configuration
- Access time: 150 ns (MAX.)
- Low power consumption: Operating: 275 mW (MAX.) Standby: 550 µW (MAX.)
- Static operation (Internal sync. system)
- Automatic power down mode
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 40-pin, 600-mil DIP 40-pin, 525-mil SOP 44-pin, 14 × 14 mm<sup>2</sup> QFP
- X16 word-wide pinout

## DESCRIPTION

The LH534500A is a 4M bit mask programmable ROM with two programmable memory organizations of byte and word modes. It is fabricated using silicon-gate CMOS process technology.






Figure 1. Pin Connections for DIP, SOP, and QFP Packages




Figure 2. LH534500A Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A-1	Address input	1
A0 - A17	Address input	
D <sub>0</sub> - D <sub>15</sub>	Data output	
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
OE/OE	Chip Enable input	2
BYTE	Byte/word mode switch	
Vcc	Power supply (+5 V)	
GND	Ground	

#### NOTES:

 D<sub>15</sub>/A<sub>-1</sub> pin becomes LSB address input (A<sub>-1</sub>) when the bit configuration is set in byte mode, and data output (D<sub>15</sub>) when in word mode. BYTE input pin selects bit configuration.

2. Active level of OE/OE is mask programmable.

#### TRUTH TABLE

CE	OE/OE	BYTE	A-1	MODE	D0 - D7	D8 - D15	SUPPLY CURRENT
н	X	Х	X	Non selected	Hig	h-Z	Standby (I <sub>SB</sub> )
L	L/H	X	X	Non selected	Hig	ıh-Z	Operating (Icc)
L	H/L	Н	Inhibit	Word	D <sub>0</sub> - D <sub>7</sub>	D8 - D15	Operating (Icc)
L	H/L	L	L	Byte	D <sub>0</sub> - D <sub>7</sub>	High-Z	Operating (Icc)
L	H/L	L	н	Byte	D8 - D15	High-Z	Operating (Icc)

NOTE:

X = High or Low

The input state of BYTE must not be changed during operation. The BYTE pin must be set to either High or Low.

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to V <sub>CC</sub> +0.3	v	1
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	v	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND

## RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	ViL		-0.3		0.8	v	
Input "High" voltage	VIH		2.2		Vcc +0.3	V	
Output "Low" voltage	Vol	lol = 2.0 mA			0.4	v	
Output "High" voltage	Voн	I <sub>OH</sub> = -400 µA	2.4			v	
Input leakage current	u	VIN = 0 V to Vcc			10	μA	
Output leakage current	<b>I</b> LO	Vour = 0 V to Vcc			10	μA	1
	Icc1	t <sub>RC</sub> = 150 ns			50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			45		2
- F	Іссз	t <sub>RC</sub> = 150 ns			45	mA	3
	Icc4	t <sub>RC</sub> = 1 μs			40	mA	3
Standby current	ISB1	CE = VIH			5	mA	
	I <sub>SB2</sub>	$\overline{CE} = V_{CC} - 0.2 V$			100	μA	

NOTES:

1.  $OE = V_{IL}, \overline{CE}/\overline{OE} = V_{IH}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

## AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	150			ns	
Address access time	taa			150	ns	
Chip enable access time	tACE			150	ns	
Output enable delay time	tOE			70	ns	
Output hold time	tон	5			ns	
CE to output in High-Z	tcHZ			70	ns	4
OE to output in High-Z	tonz.			70	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Соит			10	pF




Figure 3. Timing Diagram

To ensure valid data immediately after power up and once the supply is stable, perform one of the following operations:

- If the Chip Enable (CE) was high during power up, switch the CE input from HIGH to LOW. (tace) or
- 2. Change one or more addresses if the CE input was LOW at power up. (tAA)

The valid data will be output at tACE or tAA following a transition from the above operations (1) or (2).

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and GND.




Figure 4. Timing Diagram (Power On With CE Inactive)




Figure 5. Timing Diagram (Power On With CE Active)

## **ORDERING INFORMATION**

LH534500A Device Type	X Package	<u>- ##</u> Speed	
		L 15 150	Access Time (ns)
		D 40-pir N 40-pir M 44-pir	n, 600-mil DIP (DIP40-P-600) n, 525-mil SOP (SOP40-P-525) n, 14 x 14 mm² QFP (QFP44-P-1414)
		CMOS 4	M (512K x 8 or 256K x 16) Mask Programmable ROM
Example: LH53	4500AD-15 (CMC	S 4M (512K x 8) Ma	ask Programmable ROM, 150 ns, 40-pin, 600-mil DIP)

# LH534600

## FEATURES

- 524,288 × 8 bit organization (Byte mode)
   262,144 × 16 bit organization (Word mode)
- BYTE input pin selects bit configuration
- Access time: 100 ns (MAX.)
- Low power consumption: Operating: 550 mW (MAX.) Standby: 1.65 mW (MAX.)
- Static operation (Internal sync. system)
- Automatic power down mode
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 40-pin, 600-mil DIP 40-pin, 525-mil SOP 44-pin, 14 × 14 mm<sup>2</sup> QFP
- X16 word-wide pinout

#### DESCRIPTION

The LH534600 is a 4M bit mask programmable ROM with two programmable memory organizations of byte and word modes. It is fabricated using silicon-gate CMOS process technology.

## **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP, SOP, and QFP Packages




Figure 2. LH534600 Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A-1	Address input (BYTE MODE)	1
A0 - A17	Address input	
D <sub>0</sub> - D <sub>15</sub>	Data output	
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
OE/OE	Output Enable input	2
BYTE	Byte/word switch	
Vcc	Power supply (+5 V)	
GND	Ground	

#### NOTES:

 D<sub>1</sub>s/A-1 pin becomes LSB address input (A-1) when the bit configuration is set in byte mode, and data output (D<sub>15</sub>) when in word mode. BYTE input pin selects bit configuration.

2. Active level of OE/OE is mask programmable.

#### TRUTH TABLE

CE	ŌĒ	BYTE	<b>A</b> .1	MODE	D0 - D7	Da - D15	SUPPLY CURRENT	NOTE
Н	Х	X	X	Non selected	High-Z		Standby (ISB)	1
L	Н	X	Х	Non selected	High-Z		Operating (Icc)	
L	L	н	Input inhibit	Word	D0 - D7	D8 - D15	Operating (Icc)	
L	L	L	L	Byte	D <sub>0</sub> - D <sub>7</sub>	High-Z	Operating (Icc)	
L	L	L	Н	Byte	D8 - D15	High-Z	Operating (Icc)	

NOTE:

The input state of BYTE pin must not be changed during operation. The BYTE pin must be set to either High or Low.
 X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	SYMBOL RATING		NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to Vcc +0.3	v	] 1
Output voltage	Vout	-0.3 to Vcc +0.3	v	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	VIH		2.2		V <sub>CC</sub> +0.3	V	
Output "Low" voltage	Vol	I <sub>OL</sub> = 2.0 mA			0.4	V	
Output "High" voltage	Voh	Іон = -400 μА	2.4			V	
Input leakage current	L	VIN = 0 V to Vcc			10	μ <b>A</b>	
Output leakage current	<b>I</b> LO	Vour = 0 V to Vcc			10	μA	1
	ICC1	t <sub>RC</sub> = 100 ns			100	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs			70	in A	2
- portaning - controlling	Іссз	t <sub>RC</sub> = 100 ns			100	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			70	ШA	5
Standby current	ISB1	CE = VIH			3	mA	
	ISB2	$\overline{CE} = V_{CC} - 0.2 V$			300	μA	

NOTES:

1.  $OE = V_{IL}, \overline{CE}/\overline{OE} = V_{IH}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

## AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	LH534600			UNIT	NOTE
		MIN.	TYP.	MAX.		
Read cycle time	tRC	100			ns	
Address access time	taa			100	ns	
Chip enable access time	<b>t</b> ACE			100	ns	
Output enable delay time	toe			40	ns	
Output hold time	tон	5			ns	
CE to output in High-Z	tcHZ			40	ns	4
OE to ouput in High-Z	tonz			40	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	1.5 V
Output load condition	1TTL +100 pF

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	COUT			10	pF

## CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and GND.





Figure 3. Timing Diagram

## ORDERING INFORMATION



# LH538000

## FEATURES

- 1,048,576 × 8 bit organization (Byte mode)
   524,288 × 16 bit organization (Word mode)
- BYTE input pin selects bit configuration
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.) Standby: 550 µW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:
  - 42-pin, 600-mil DIP 44-pin, 600-mil SOP 48-pin,  $12 \times 18 \text{ mm}^2$  TSOP (Type I) 64-pin,  $14 \times 20 \text{ mm}^2$  QFP
- X16 word-wide pinout

#### DESCRIPTION

The LH538000 is a mask programmable ROM organized as 1,048,576  $\times$  8 bits (Byte mode) or 524,288  $\times$  16 bits (Word mode) that can be selected by BYTE input pin. It is fabricated using silicon-gate CMOS process technology.

## **PIN CONNECTIONS**

42-PIN DIP	_		_	TOP VIEW
	A18 C	1 🖷		
	A17 C 2	2	41 A8	
	3	3	40 🗖 🗛	
	4	ŧ	39 🗖 A <sub>10</sub>	
	A₅⊏	5	38 A11	
	A₄□ €	3	37 🗖 A <sub>12</sub>	
	7	7	36 🗆 A <sub>13</sub>	
	A2 C 8	3	35 🗖 A <sub>14</sub>	
	A1 🗖 S	)	34 🗖 A <sub>15</sub>	
	10	)	33 🗆 A <sub>16</sub>	
		1	32 BYTE	
		2	31 GND	
		3	30 D15/A.1	
	□₀ □ 14	l I	29 🛛 D7	
		5	28 🛛 D <sub>14</sub>	
	D₁□1€	6	27 🗖 D <sub>6</sub>	
	D <sub>9</sub> □17	7	26 🛛 D <sub>13</sub>	
	D <sub>2</sub>	3	25 □ D5	
	D <sub>10</sub> [ 19	•	24 🗘 D <sub>12</sub>	
	D₃□2⊄	)	23 □ D₄	
	D11 [2	1	22 🛛 V <sub>CC</sub>	
	<u> </u>			538000-1

Figure 1. Pin Connections for DIP Package

44-PIN SOP		TOP VIEW
NC 🗖 1 •		
A <sub>18</sub> 🗖 2	43 🗆 NC	
A <sub>17</sub> 🗖 3	42 🗖 🗛	
A7 🗖 4	41 🗖 A9	
A <sub>6</sub> ☐ 5	40 🗖 A <sub>10</sub>	
A₅⊑ 6	39 🗖 A <sub>11</sub>	
A₄□ 7	38 🗆 A <sub>12</sub>	
A₃ 🗖 8	37 🗖 A <sub>13</sub>	
A2 🗖 9	36 ⊐ A <sub>14</sub>	
A1[10	35 🗖 A <sub>15</sub>	
A₀ 🗖 11	34 🗆 A <sub>16</sub>	
	33 BYTE	
GND 🗖 13	32 GND	
	31 🛛 D <sub>15</sub> /A <sub>-1</sub>	
D <sub>0</sub> 🗖 15	30 🖵 D7	
D <sub>8</sub> 🗖 16	29 🗇 D <sub>14</sub>	
D <sub>1</sub> [17	28 🗖 D <sub>6</sub>	
D <sub>9</sub> 🗖 18	27 🗍 D <sub>13</sub>	
D₂ <b>□</b> 19	26 🛛 D₅	
D <sub>10</sub> 20	25 D12	
D₃ 🗖 21	24 □ D₄	
D <sub>11</sub>	23 🖯 V <sub>CC</sub>	
		538000-1B

Figure 3. Pin Connections for SOP Package






Figure 2. Pin Connections for QFP Package

40-FIN 13		i c	
	1•	48	
A <sub>16</sub>	2	47	GND
A <sub>15</sub>	3	46	D15
A14 [	4	45	
A <sub>13</sub>	5	44	
A <sub>12</sub>	6	43	
A11	7	42	D13
A <sub>10</sub>	8	41	⊐¤₅
A₀⊏	9	40	
A8 🗆	10	39	
NC	11	38	⊐vcc
GND 🗖	12	37	
	13	36	
A <sub>18</sub>	14	35	D11
A17 [	15	34	
^7 ⊑	16	33	DD10
A6 🗖	17	32	
^₅ ⊏	18	31	⊐D,
	19	30	□D₁
A₃ 🗆	20	29	DD8
A2 🗆	21	28	□₀
A1 [	22	27	DOE
∧₀⊏	23	26	GND
CE	24	25	GND
	<u></u>		

48-PIN TSOP (TYPE I)

TOP VIEW

538000-1C




Figure 5. LH538000 Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A-1	Address input (Byte Mode)	1
A0 - A18	Address input	
D <sub>0</sub> - D <sub>15</sub>	Data output	
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
ŌĒ	Output Enable input	
BYTE	Byte/word switch	
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

 $D_1$  s/A-1 pin becomes LSB address input (A-1) when the bit configuration is set in byte mode, and data output (D<sub>15</sub>) when in word mode. BYTE input pin selects bit configuration. 1.

#### TRUTH TABLE

CE	ŌĒ	BYTE	<b>A</b> -1	MODE	D0 - D7	D8 - D15	SUPPLY CURRENT
н	X	X	X	Non selected	Hig	h-Z	Standby (ISB)
L	н	X	X	Non selected	High-Z		
L	L	Н	Inhibit	Word	D <sub>0</sub> - D <sub>7</sub>	D8 - D15	Operating (Icc)
L	L	L	L	Byte	D <sub>0</sub> - D <sub>7</sub>	High-Z	
L	L	L	Н	Byte	D8 - D15	High-Z	

NOTE:

X = H or L

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	V	
Input voltage	Vin	-0.3 to Vcc +0.3	V	1
Output voltage	Vout	-0.3 to Vcc +0.3	V	]
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## **RECOMMENDED OPERATING CONDITIONS** ( $T_A = 0$ to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3	0.8	v	
Input "High" voltage	VIH		2.2	Vcc +0.3	V	
Output "Low" voltage	Vol	l <sub>OL</sub> = 2.0 mA		0.4	V	
Output "High" voltage	Vон	Іон = -400 μА	2.4		v	
Input leakage current	u	$V_{IN} = 0 V to V_{CC}$		10	μA	
Output leakage current	10	Vour = 0 V to Vcc		10	μA	1
	Icc1	t <sub>RC</sub> = 200 ns		50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs		40	ША	2
operating current	Іссз	t <sub>RC</sub> = 200 ns		45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs		35		5
Standby current	ISB1	CE = VIH		3	mA	
Standby Current	ISB2	CE = Vcc - 0.2 V		100	μA	

NOTES:

CE /OE = V<sub>H</sub>

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

## AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	200		ns	
Address access time	taa		200	ns	
Chip enable time	TACE		200	ns	
Output enable time	tOE		80	ns	
Output hold time	tон	5		ns	
CE to output in High-Z	tcHZ		70	ns	1
OE to output in High-Z	tonz		70	ns	

#### NOTE:

1. This is the time required for the outputs to become high-impedance.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	COUT			10	рF





Figure 6. Timing Diagram

## CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and GND.

#### **ORDERING INFORMATION**



# LH538100


## FEATURES

- 1,048,576 × 8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.) Standby: 500 μW (MAX.)
- Programmable output enable
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP
- JEDEC standard EPROM pinout (DIP)

#### DESCRIPTION

The LH538100 is a mask programmable ROM organized as  $1,048,576 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**



## Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH538100 Block Diagram

#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A19	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
CE	Chip Enable input	

SIGNAL	SIGNAL PIN NAME	
OE/OE	Output Enable input	1
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. The active level of OE/OE is mask programmable.

#### **TRUTH TABLE**

CE	OE/OE	MODE	D <sub>0</sub> - D <sub>7</sub>	SUPPLY CURRENT
Н	X	Non selected	High-Z	Standby (I <sub>SB</sub> )
L	L/H	Non selected	High-Z	Operating (Icc)
L	H/L	Selected	Dout	Operating (Icc)

NOTE:

X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	SYMBOL RATING		NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	VIN	-0.3 to Vcc +0.3	v	1
Output voltage	Vout	-0.3 to Vcc +0.3	v	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	V	
Input "High" voltage	Viн		2.2		Vcc +0.3	V	
Output "Low" voltage	VoL	I <sub>OL</sub> = 2.0 mA			0.4	V	
Output "High" voltage	Vон	l <sub>OH</sub> = -400 μA	2.4			V	
Input leakage current	u	$V_{IN} = 0 V to V_{CC}$			10	μA	
Output leakage current	<b>I</b> LO	$V_{OUT} = 0 V to V_{CC}$			10	μA	1
	Icc1	t <sub>RC</sub> = 200 ns			50	mA	2
Operating current	ICC2	t <sub>RC</sub> = 1 μs			40	100	2
<b>3</b>	Іссз	t <sub>RC</sub> = 200 ns			45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs			35	104	3
Standby current	ISB1	CE = VIH			3	mA	
	ISB2	$\overline{CE} = V_{CC} - 0.2 V$			100	μA	

NOTES:

1.  $\overline{CE} = V_{H} \text{ or } OE/\overline{OE} = V_{IL}/V_{H}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open}$ 

## AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	200			ns	
Address access time	taa			200	ns	
Chip enable time	TACE			200	ns	
Output enable time	tOE	10		80	ns	
Output hold time	tон	5			ns	
CE to output in High-Z	tснz			70	ns	4
OE to output in High-Z	tonz.			70	ns	

NOTE:


1. This is the time required for the outputs to become high-impedance.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

## CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	рF
Output capacitance	Соит			10	рF




#### CAUTION

Figure 3. Timing Diagram

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and the GND pin.

## **ORDERING INFORMATION**



# LH538200

## FEATURES

- 1,048,576  $\times$  8 bit organization
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.)
- Programmable OE1/OE1/DC
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package:
  - 32-pin, 600-mil DIP Compatible with 28-pin 1M-bit mask programmable ROM-specific pinout

#### DESCRIPTION

The LH538200 is a mask programmable ROM organized as  $1,048,576 \times 8$  bits. It is fabricated using silicon-gate CMOS process technology.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package




Figure 2. LH538200 Block Diagram

## **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A0 - A19	Address input	
D <sub>0</sub> - D <sub>7</sub>	Data output	
ŌĒ	Output Enable input	

SIGNAL	PIN NAME	NOTE	
OE1/OE1/DC	Output Enable input/ Don't Care	1	
Vcc	Power supply (+5 V)		
GND	Ground		

#### NOTE:

 The active level of OE<sub>1</sub>/OE<sub>1</sub>/DC is mask programmable. Selecting DC allows the outputs to be active for both high and low levels that are applied to this pin. It is recommended to apply either a HIGH or a LOW to the DC pin.

#### TRUTH TABLE

ŌE	OE1/OE1/DC	MODE	Do - D7	SUPPLY CURRENT
н	x	Non selected	High-Z	Operating (Icc)
X	L/H	Non selected	High-Z	Operating (Icc)
L	H/L	Selected	Dout	Operating (Icc)

NOTE: X = H or L

#### X = H or L

## **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE	
Supply voltage	Vcc	-0.3 to +7.0	v		
Input voltage	ViN	-0.3 to V <sub>CC</sub> +0.3	V	1	
Output voltage	Vout	-0.3 to V <sub>CC</sub> +0.3	V	1	
Operating temperature	Topr	0 to +70	°C		
Storage temperature	Tstg	-55 to +150	°C		

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

## RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

## DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3		0.8	v	
Input "High" voltage	ViH		2.2		Vcc +0.3	v	
Output "Low" voltage	Vol	I <sub>OL</sub> = 2.0 mA			0.4	v	
Output "High" voltage	Vон	Іон = -400 μА	2.4			V	
Input leakage current	u	VIN = 0 V to Vcc			10	μA	
Output leakage current	<b> </b> LO	Vour = 0 V to Vcc			10	μΑ	1
Operating current	Icc1	t <sub>RC</sub> = 200 ns			50	mA	2
	ICC2	t <sub>RC</sub> = 1 μs			40		
	Іссз	t <sub>RC</sub> = 200 ns			45	mA	3
	Icc4	t <sub>RC</sub> = 1 μs			35		

NOTES:

1.  $\overline{OE}/\overline{OE}_1 = V_{IH}$  or  $OE_1 = V_{IL}$ .

2.  $V_{IN} = V_{IH}/V_{IL}$ , outputs open.

3.  $V_{IN} = (V_{CC} - 0.2 V)$  or 0.2 V, outputs open.

## AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	tRC	200			ns	
Address access time	taa			200	ns	
Output enable delay time	tOE	10		80	ns	
Output hold time	tон	5			ns	
OE to output in High-Z	tonz			70	ns	1

#### NOTE:

1. This is the time required for the outputs to become high-impedance.

#### AC TEST CONDITIONS

PARAMETER	RATING		
Input voltage amplitude	0.6 V to 2.4 V		
Input rise/fall time	10 ns		
Input reference level	1.5 V		
Output reference level	0.8 V and 2.2 V		
Output load condition	1TTL +100 pF		

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin			10	pF
Output capacitance	Соит			10	рF





Figure 3. Timing Diagram

# CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.

#### **ORDERING INFORMATION**



# LH538500A

# CMOS 8M (1M × 8 / 512K × 16) Mask Programmable ROM

#### FEATURES

- 1,048,576 × 8 bit organization (Byte mode)
   524,288 × 16 bit organization (Word mode)
- BYTE input pin selects bit configuration
- Access time: 150 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.) Standby: 550 μW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:

42-pin, 600-mil DIP 44-pin, 600-mil SOP 44-pin, 14  $\times$  14 mm<sup>2</sup> QFP 64-pin, 14  $\times$  20 mm<sup>2</sup> QFP 48-pin, 12  $\times$  18 mm<sup>2</sup> TSOP I

X16 word-wide pinout

#### DESCRIPTION

The LH538500A is a mask programmable ROM organized as 1,048,576  $\times$  8 bits (Byte mode) or 524,288  $\times$  16 bits (Word mode) that can be selected by BYTE input pin. It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**

.

42-PIN DIP	/		~		тор	VIEW
	A18	1●	42	⊐nc		
	A17	2	41	□ A <sub>8</sub>		
	A7	3	40	⊒ A <sub>9</sub>		
	A <sub>6</sub>	4	39	A10		
	A₅⊡	5	38	□A <sub>11</sub>		
	∿⊓	6	37	□A <sub>12</sub>		
	∧₃□	7	36	□ A <sub>13</sub>		
	A2	8	35	□ A <sub>14</sub>		
		9	34	□ A <sub>15</sub>		
	1	0	33	□ A <sub>16</sub>		
		11	32	BYTE		
		2	31	GND		
	ᅙᄐᄃ	3	30	D15/A.1		
	₽₀◘1	4	29	] D7		
	미하다	5	28	] D <sub>14</sub>		
		6	27	□D <sub>6</sub>		
	D₀□	7	26	□D <sub>13</sub>		
	D <sub>2</sub>	8	25	⊐D₅		
		9	24	□D <sub>12</sub>		
	D₃⊑₽	20	23	⊐D₄		
		21	22	⊐v <sub>cc</sub>		
	```					538500-1
						00000-1

Figure 1. Pin Connections for DIP Package




Figure 2. Pin Connections for SOP Package





Figure 4. Pin Connections for 64-Pin QFP Package

48-PIN TSOP-I		TOP VIEW
	1 • 48	
A <sub>16</sub> [	2 47	
A <sub>15</sub> [	3 46	D <sub>15</sub> /A <sub>-1</sub>
A <sub>14</sub> [	4 45	
A <sub>13</sub> [	5 44	D <sub>14</sub>
A <sub>12</sub> [	6 43	
A11 🗖	7 42	D D13
A <sub>10</sub>	8 41	⊐ D₅
A, C	9 40	
A8 🗖	10 39	
		⊐ v <sub>cc</sub>
	12 37	
	13 36	
A <sub>18</sub> 🗖	14 35	D D11
A <sub>17</sub> []	15 34	□ D <sub>3</sub>
A7 🗖	16 33	
A <sub>6</sub> []	17 32	
A5 🗖	18 31	D D9
A₄□	19 30	
A3 🗖	20 29	
A <sub>2</sub>	21 28	
A1 []	22 27	
Ao 🗖	23 26	
	24 25	
		538500-1D







#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A-1	Address input (Byte mode)	1
A <sub>0</sub> - A <sub>18</sub>	Address input	
D <sub>0</sub> - D <sub>15</sub>	Data output	
CE	Chip Enable input	
ŌĒ	Output Enable input	

SIGNAL	PIN NAME	NOTE
BYTE	Byte/word switch	
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. D15/A-1 pin becomes LSB address input (A-1) when the bit configuration is set to byte mode,

and data output (D15) when in word mode. BYTE input pin selects bit configuration.

#### TRUTH TABLE

CE	OE	BYTE *	A.1	MODE	D0 - D7	D8 - D15	SUPPLY CURRENT	NOTE
Н	Х	Х	Х	Non selected	High-Z		Standby (ISB)	1
L	Н	X	X	Non selected	High-Z		Operating (Icc)	] '
L	L	Н	Input inhibit	Word	D <sub>0</sub> - D <sub>7</sub> D <sub>8</sub> - D <sub>15</sub>		Operating (Icc)	
L	L	L	L	Byte	Byte D <sub>0</sub> - D <sub>7</sub> High-Z		Operating (Icc)	
L	L	L	Н	Byte	Byte D <sub>8</sub> - D <sub>15</sub> High-Z		Operating (Icc)	

NOTE:

1. X = H or L

\* BYTE input state must be set to H or L and must not be changed during operation.

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to Vcc +0.3	v	1
Output voltage	Vout	-0.3 to Vcc +0.3	V	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

#### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3	0.8	v	
Input "High" voltage	ViH		2.2	Vcc +0.3	v	
Output "Low" voltage	Vol	loL = 2.0 mA		0.4	v	
Output "High" voltage	Voн	Іон = -400 μА	2.4		v	
Input leakage current	u	VIN = 0 V or Vcc		10	μA	
Output leakage current	<b>I</b> LO	Vout = 0 V or Vcc		10	μA	1
Operating current	ICC1	t <sub>RC</sub> = 150 ns		50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs		40	ma	2
Standby current	ISB1	CE = VIH		3	mA	
	ISB2	$\overline{CE} = V_{CC} - 0.2 V$		100	μΑ	

NOTES:

1.  $\overline{CE}/\overline{OE} = V_{H}$ 

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	150		ns	
Address access time	taa		150	ns	
Chip enable time	<b>t</b> ACE		150	ns	
Output enable time	tOE		70	ns	
Output hold time	tон	5		ns	
CE to output in High-Z	tCHZ		70	ns	1
OE to output in High-Z	tonz.		70	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Cout			10	рF





Figure 7. Timing Diagram

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and GND.

#### **ORDERING INFORMATION**



# LH5316000

#### FEATURES

- 2,097,152 × 8 bit organization (Byte mode)
   1,048,576 × 16 bit organization (Word mode)
- BYTE input pin selects bit configuration
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.) Standby: 550 µW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 64-pin, 750-mil SDIP 64-pin, 14 × 20 mm<sup>2</sup> QFP
- X16 word-wide pinout

#### DESCRIPTION

The LH5316000 is a mask programmable ROM organized as 2,097,152  $\times$  8 bits (Byte mode) or 1,048,576  $\times$  16 bits (Word mode) that can be selected by an input pin. It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**

64-PIN SDIP			TOP VIEW
	1.		
	2	63 A19	
A <sub>18</sub>	3	62 A	
A <sub>17</sub>	4	61 🗖 A9	
A7 C	5	60 A10	
A <sub>6</sub> [	6	59 🗖 A <sub>11</sub>	
A <sub>s</sub> [	7	58 🗖 A12	
A₄□	8	57 🗖 A <sub>13</sub>	
NC C	9	56 🛛 NC	
	10	55 🗖 NC	
	11	54 🗖 NC	
A3 🗆	12	53 🛛 NC	
A <sub>2</sub> [	13	52 🗖 A14	
A <sub>1</sub> C	14	51 🗖 A <sub>15</sub>	
A <sub>0</sub> C	15	50 🗖 A <sub>16</sub>	
CEL	16	49 BYTE	
GND	17	48 🗋 NC	
OE C	18	47 🗍 GND	
D <sub>0</sub> [	19	46 D <sub>15</sub> /A.1	
D <sub>8</sub> [	20	45 🗆 D7	
D <sub>1</sub> C	21	44 🗘 D <sub>14</sub>	
NC E	22	43 🗋 NC	
NC E	23	42 🛛 NC	
D <sub>9</sub> C	24	41 🛛 D <sub>6</sub>	
D <sub>2</sub> [	25	40 🛛 D <sub>13</sub>	
D10	26	39 🗖 D₅	
D3 🗆	27	38 🗖 D <sub>12</sub>	
D <sub>11</sub>	28	37 🗖 D₄	
	29	36 🗆 NC	
NC C	30	35 🗆 NC	
NC E	31	34 🖾 NC	
GND	32	33 🗖 V <sub>CC</sub>	
	<u> </u>		5316000-1

Figure 1. Pin Connections for SDIP Package




Figure 2. Pin Connections for QFP Package




Figure 3. LH5316000 Block Diagram

#### PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
<b>A</b> -1	Address input (Byte Mode)	1
A <sub>0</sub> - A <sub>19</sub>	Address input	
D <sub>0</sub> - D <sub>15</sub>	Data output	
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
ŌĒ	Output Enable input	
BYTE	Byte/word switch	
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

 D<sub>15</sub>/A<sub>-1</sub> pin becomes LSB address input (A<sub>-1</sub>) when the bit configuration is set in byte mode, and data output (D<sub>15</sub>) when in word mode. BYTE input pin selects bit configuration.

#### **TRUTH TABLE**

CE	OE	BYTE	A-1	MODE	Do - D7	D8 - D15	SUPPLY CURRENT
Н	X	Х	Х	Non selected	High-Z		Standby (ISB)
L	Н	X	Х	Non selected	High-Z		Operating (Icc)
L	L	Н	Inhibit	Word	D <sub>0</sub> - D <sub>7</sub>	D8 - D15	Operating (Icc)
L	L	L	L	Byte	D <sub>0</sub> - D <sub>7</sub>	High-Z	Operating (Icc)
L	L	L	Н	Byte	D8 - D15	High-Z	Operating (Icc)

NOTE:

X = H or L

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	ViN	-0.3 to V <sub>CC</sub> +0.3	V	1
Output voltage	Vout	-0.3 to Vcc +0.3	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

#### NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input "Low" voltage	ViL		-0.3	0.8	v	
Input "High" voltage	ViH		2.2	Vcc +0.3	V	
Output "Low" voltage	Vol	lo <sub>L</sub> = 2.0 mA		0.4	v	
Output "High" voltage	Vон	Іон = -400 μА	2.4		V	
Input leakage current	u	$V_{IN} = 0 V$ to $V_{CC}$		10	μA	
Output leakage current	<b>I</b> LO	$V_{OUT} = 0 V to V_{CC}$		10	μA	1
	ICC1	t <sub>RC</sub> = 200 ns		50	mA	2
Operating current	Icc2	t <sub>RC</sub> = 1 μs		40	IIIA	2
operating entrem	Icc3	t <sub>RC</sub> = 200 ns		45	mA	3
	ICC4	t <sub>RC</sub> = 1 μs		35		3
Standby current	ISB1	CE = VIH		3	mA	
	ISB2	<u>CE</u> = V <sub>CC</sub> - 0.2 V		100	μA	

NOTES:

1.  $\overline{CE} / \overline{OE} = V_{H}$ .

2.  $V_{IN} = V_{IH}/V_{IL}$ ,  $\overline{CE} = V_{IL}$ , outputs open.

3.  $V_{IN} = (V_{CC} - 0.2 \text{ V}) \text{ or } 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V}, \text{ outputs open.}$ 

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	200		ns	
Address access time	taa		200	ns	
Chip enable time	<b>TACE</b>		200	ns	
Output enable time	tOE		80	ns	
Output hold time	tон	5		ns	
CE to output in High-Z	tCHZ		70	ns	4
OE to output in High-Z	tонz		70	ns	

#### NOTE:

1. This is the time required for the outputs to become high-impedance.

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CIN			10	pF
Output capacitance	Солт			10	рF





Figure 4. Timing Diagram

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and GND.

#### **ORDERING INFORMATION**



# PRELIMINARY

CMOS 32M (4M  $\times$  8 / 2M  $\times$  16) Mask Programmable ROM

# LH5332000

#### FEATURES

- 4,194,304 × 8 bit organization (Byte mode)
   2,097,152 × 16 bit organization (Word mode)
- BYTE input pin selects bit configuration
- Access time: 200 ns (MAX.)
- Power consumption: Operating: 275 mW (MAX.) Standby: 550 μW (MAX.)
- Fully static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages: 44-pin, 600-mil SOP 64-pin, 14 × 20 mm<sup>2</sup> QFP
- X16 word-wide pinout

#### DESCRIPTION

The LH5332000 is a mask programmable ROM organized as 4,194,304  $\times$  8 bits (Byte mode) or 2,097,152  $\times$  16 bits (Word mode) that can be selected by input pin. It is fabricated using silicon-gate CMOS process technology.

#### **PIN CONNECTIONS**

44-PIN SOP			TOP VIEW
NC	1.	44 A20	
A <sub>18</sub> [	2	43 A19	
A <sub>17</sub> [	3	42 🗆 A <sub>8</sub>	
A7 [	4	41 🗖 A9	
A6 [	5	40 🗆 A <sub>10</sub>	
A <sub>5</sub> [	6	39 🗆 A <sub>11</sub>	
A4 [	7	38 🗖 A <sub>12</sub>	
A <sub>3</sub> [	8	37 🗖 A <sub>13</sub>	
A2 [	9	36 🗆 A <sub>14</sub>	
A1 [	10	35 🗆 A <sub>15</sub>	
~.□	11	34 🗖 A <sub>16</sub>	
CE	12	33 BYTE	
GND [	13	32 🗆 GND	
OE [	14	31 D15/A.1	
Doc	15	30 🗆 D7	
D <sub>8</sub> [	16	29 🛛 D <sub>14</sub>	
D1	17	28 🗆 D <sub>6</sub>	
D₀[	18	27 🛛 D <sub>13</sub>	
D <sub>2</sub> [	19	26 🗖 D₅	
D <sub>10</sub> [	20	25 🗆 D <sub>12</sub>	
D3 [	21	24 <b>□</b> D₄	
D <sub>11</sub> [	22	23 🗖 V <sub>CC</sub>	
			5332000-1

Figure 1. Pin Connections for SOP Package







Figure 2. Pin Connections for QFP Package

PRELIMINARY





#### **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
A-1	Address input (Byte mode)	1
A <sub>0</sub> - A <sub>20</sub>	Address input	
D <sub>0</sub> - D <sub>15</sub>	Data output	
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
ŌĒ	Output Enable input	
BYTE	Byte/word switch	
Vcc	Power supply (+5 V)	
GND	Ground	

NOTE:

1. D15/A-1 pin becomes LSB address input (A-1) when the bit configuration is set to byte mode,

and data output (D15) when in word mode.  $\ensuremath{\overline{\text{BYTE}}}$  input pin selects bit configuration.

#### TRUTH TABLE

CE	ŌĒ	BYTE *	<b>A</b> -1	MODE	D0 - D7	D8 - D15	SUPPLY CURRENT	NOTE
н	Х	X	X	Non selected	Hig	h-Z	Standby (ISB)	4
L	н	X	Х	Non selected	Hig	h-Z		
L	L	н	Input inhibit	Word	D <sub>0</sub> - D <sub>7</sub>	D8 - D15	Operating (Icc)	
L	L	L	L	Byte	D0 - D7	High-Z		
L	L	L	н	Byte	D8 - D15	High-Z		

NOTE:

1. X = H or L

\* BYTE input state must be set to H or L which must not be changed during operation.

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	Vcc	-0.3 to +7.0	v	
Input voltage	VIN	-0.3 to Vcc +0.3	v	1 1
Output voltage	Vout	-0.3 to Vcc +0.3	v	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

#### RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V

#### DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL		-0.3	0.8	v	
Input "High" voltage	ViH		2.2	V <sub>CC</sub> +0.3	V	
Output "Low" voltage	VoL	IoL = 2.0 mA		0.4	V	
Output "High" voltage	VOH	Іон = -400 μА	2.4		V	
Input leakage current	u	VIN = 0 V or V <sub>CC</sub>		10	μA	
Output leakage current	10	Vout = 0 V or Vcc		10	μA	1
Operating current	Icc1	t <sub>RC</sub> = 200 ns		50	mA	2
Operating corrent	Icc2	t <sub>RC</sub> = 1 μs		40		2
Standby current	I <sub>SB1</sub>	CE = VIH		2	mA	
	I <sub>SB2</sub>	$\overline{CE} = V_{CC} - 0.2 V$		100	μA	

NOTES:

1. CE/OE = VIH

2. VIN = VIH/VIL, CE = VIL, outputs open

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	tRC	200		ns	
Address access time	taa		200	ns	
Chip enable time	tACE		200	ns	
Output enable time	tOE		80	ns	
Output hold time	tон	5		ns	
CE to output in High-Z	tchz		70	ns	1
OE to output in High-Z	tonz		70	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

#### **AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

#### CAPACITANCE (V<sub>CC</sub> = 5 V $\pm$ 10%, f = 1 MHz, T<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	CiN			10	pF
Output capacitance	Соит			10	pF





Figure 4. Timing Diagram

#### CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the Vcc pin and GND.

#### **ORDERING INFORMATION**



**GENERAL INFORMATION – 1** 

DYNAMIC RAMs – 2

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMS – 6

FIFO MEMORIES – 7

FIELD MEMORIES – 8

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

# LH5481 LH5491

# Cascadeable 64 $\times$ 8 FIFO Cascadeable 64 $\times$ 9 FIFO

## FEATURES

- Fastest 64 × 8/9 Cascadeable FIFO 35/25/15 MHz
- Expandable in Word Width & FIFO Depth
- Almost-Full/Almost-Empty & Half-Full Flags
- Fully Independent Asynchronous
   Inputs & Outputs
- LH5481 Output Enable forces Data Outputs to High-Impedance State
- Pin Compatible & Cascadeable with LH5485/5495 256 × 8/9 FIFOs
- Industry Standard Pinout
- 28-Pin, 300-mil DIP & 28-Pin PLCC Packaging

#### FUNCTIONAL DESCRIPTION

The LH5481 and LH5491 are high-performance, asynchronous First-In, First-Out (FIFO) memories organized 64 words deep by 8 or 9-bits wide. The 8-bit LH5481 has an Output Enable ( $\overline{OE}$ ) function, which can be used to force the eight data outputs (DO) to a high-impedance state. The LH5491 has nine data outputs.

These FIFOs accept 8 or 9-bit data at the Data Inputs (DI). A Shift In (SI) signal writes the DI data into the FIFO. A Shift Out (SO) signal shifts stored data to the Data Outputs (DO). The Output Ready (OR) signal indicates when valid data is present on the DO outputs.

If the FIFO is full and unable to accept more DI data Input Ready (IR) will not return high and SI pulses will be ignored. If the FIFO is empty and unable to shift data to the DO outputs, OR will not return high and SO pulses will be ignored. The Almost-Full/Almost-Empty (AFE) flag is asserted (HIGH) when the FIFO is almost-full (56 words or more) or almost- empty (8 words or less). The Half-Full (HF) flag is asserted (HIGH) when the FIFO contains 32 words or more.

Reading and writing operations may be asynchronous, allowing these FIFOs to be used as buffers between digital machines of different operating frequencies. The high speed makes these FIFOs ideal for high performance communication and controller applications.

#### **PIN CONNECTIONS**





Figure 1. Pin Connections for DIP Package








Figure 3. LH5481/91 Block Diagram

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
Dlo – Dla	Data Inputs
DO <sub>0</sub> – DO <sub>8</sub>	Data Outputs
SI	Shift In
SO	Shift Out
IR	Input Ready
OR	Output Ready

PIN	DESCRIPTION
HF	Half-Full Flag
AFE	Almost-Full / Almost-Empty
MR	Master Reset
ŌĒ	Output Enable (LH5481 only)
Vcc	Positive Power Supply
Vss	Ground

# ABSOLUTE MAXIMUM RATINGS 1,2

PARAMETER	RATING
Vcc Range	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V (not to exceed 7 V)
DC Output Current <sup>3</sup>	± 40 mA
Storage Temperature	-65°C to 150°C
DC Voltage Applied To Outputs In High-Z state	-0.5 V to Vcc + 0.5 V (not to exceed 7 V)
Static Discharge Voltage <sup>4</sup>	> 2000 V
Power Dissipation (Package Limit)	1.0 W

NOTES:

1. All voltages are measured with respect to Vss.

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

4. Sample tested only.

### **OPERATING RANGE**<sup>1</sup>

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
TA	Temperature, Ambient	0.0	70	°C
Vcc	Supply Voltage	4.5	5.5	v
Vss	Ground	0.0	0.0	V
VIL	Input Low Voltage (Logic "0") 2	-0.5	0.8	v
VIH Input High Voltage (Logic "1")		2.0	Vcc + 0.5	v

NOTES:

1. All voltages are measured with respect to Vss.

2. FIFO inputs are able to withstand a -1.5 V undershoot for less than 10 ns per cycle.

# DC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range Unless Otherwise Noted)

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	MAX	UNIT
lu	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-10	10	μA
Ilo	Output Leakage Current (High-Z)	Vcc = 5.5 V, Vout = 0 V to Vcc	-10	10	μA
Vон	Output High Voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4 mA	2.4		v
Vol	Output Low Voltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8.0 mA		0.4	v
lcca	Power Supply Quiescent Current	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5 \text{ V}, \text{ I}_{OUT} = 0 \text{ mA} \\ V_{IN} \leq V_{IL}, V_{IN} \geq V_{IH} \end{array}$		25	mA
lcc	Power Supply Current <sup>2</sup>	fsi = 35MHz, fso = 35MHz		45	mA

NOTES:

1. All voltages are measured with respect to Vss.

2. Icc is dependent upon actual output loading and cycle rates. Specified values are with outputs open.

# AC TEST CONDITIONS<sup>1</sup>

PARAMETER	RATING
Input Pulse Levels	0 to 3 V
Input Pise and Fall Times (10% / 90%)	Figure 4a
Input Timing Reference Levels	1.5 V
Output Timing Reference Levels	1.5 V
Output Load for AC Timing Tests	Figure 4b

NOTE:

1. All voltages are measured with respect to Vss.


# CAPACITANCE 1,2

PARAMETER	RAMETER DESCRIPTION TEST CONDITIONS		RATING
CIN	Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>CC</sub> = 4.5 V	5 pF
Соит	Output Capacitance	T <sub>A</sub> = 25 <sup>o</sup> C, f = 1MHz, Vcc = 4.5 V	7 pF


NOTES:

1. All voltages are measured with respect to Vss.

2. Sample tested only.







#### Figure 4b. Output Load Circuit

SYMBOL	PARAMETER	15	15MHz		25MHz		35MHz	
		MIN	MAX	MIN	MAX	MIN	MAX	UNITS
fo	Operating Frequency <sup>2</sup>		15		25		35	MHz
tphsi	SI HIGH Time <sup>3,8</sup>	15		11		9		ns
tplsi	SI LOW Time <sup>3,8</sup>	20		15		13		ns
tssi	Data Setup to SI <sup>4</sup>	-1		-1		-1		ns
thsi	Data Hold from SI <sup>4</sup>	14		12		10		ns
tolir	Delay, SI HIGH to IR LOW		20		18		16	ns
<b>t</b> DHIR	Delay, SI LOW to IR HIGH		24		20		18	ns
tphso	SO HIGH Time <sup>3</sup>	15		11		9		ns
tPLSO	SO LOW Time <sup>3</sup>	20		15		13		ns
t DLOR	Delay, SO HIGH to OR LOW		20		18		16	ns
<b>t</b> DHOR	Delay, SO LOW to OR HIGH		24		20		18	ns
tsor	Data Setup to OR HIGH	-1		-1		-1		ns
thso	Data Hold from SO LOW	0		0		0		ns
tFT	Fallthrough Time		36		34		30	ns
tвт	Bubblethrough Time		28		26		25	ns
tsir	Data Setup to IR <sup>5</sup>	5		5		5		ns
tHIR	Data Hold from IR <sup>5</sup>	5		5		5		ns
tPIR	Input Ready Pulse HIGH <sup>8</sup>	7		7		7		ns
tPOR	Output Ready Pulse HIGH 8	7		7		7		ns
tDLZOE (	OE LOW to LOW Z (LH5481) 6,9		35		30		25	ns
t DHZOE	OE HIGH to HIGH Z (LH5481) 6,9		35		30		25	ns
t dhhf	SI LOW to HF HIGH		40		40		36	ns
tolhf	SO LOW to HF LOW		40		40		36	ns
<b>t</b> DLAFE	SO or SI LOW to AFE LOW		40		40		36	ns
<b>t</b> DHAFE	SO or SI LOW to AFE HIGH		40		40		36	ns
t <sub>PMR</sub>	MR Pulse Width	35		35		35		ns
tDSI	MR HIGH to SI HIGH		25		25		22	ns
<b>t</b> DOR	MR LOW to OR LOW 7		25		25		20	ns
tDIR	MR LOW to IR HIGH 7		25		25		20	ns
tLXMR	MR LOW to Output LOW 7		25		25		20	ns
tAFE.	MR LOW to AFE HIGH		30		30		30	ns
tHF	MR LOW to HF LOW		30		30		30	ns

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

#### NOTES:

1. All time measurements performed at " AC Test Conditions".

 $2. \quad f_O = f_{SI} = f_{SO}.$ 

- 3. tphsi + tplsi = tphso + tplso = l/fo.
- 4 tssi and tHsi apply when memory is not full.
- 5. t<sub>SIR</sub> and t<sub>HIR</sub> apply when memory is full and SI is HIGH.
- 6. High-Z transitions are referenced to the steady-state V<sub>OH</sub> 500 mV and V<sub>OL</sub> + 500 mV levels on the output.
- 7. After reset goes LOW, all Data outputs will be at LOW level, IR goes HIGH and OR goes LOW.
- 8. Common dash number devices are guaranteed by design to function properly in a cascaded configuration.

9. Sample tested only.

#### **OPERATIONAL DESCRIPTION**

Unlike earlier versions of FIFOs, the LH5481 and LH5491 use dual-port Random-Access-Memory, write and read pointers, and special control logic. The write pointer is incremented by the falling edge of the Shift In (SI) signal, while the read pointer is incremented by the falling edge of the Shift Out (SO) signal. The Input Ready (IR) signal enables data writing to the FIFO. Output Ready (OR) indicates valid read information is available on the Data Output (DO) pins.

#### **Resetting The FIFO**

The FIFO Must Be Reset, upon Power-Up, using the Master Reset ( $\overline{MR}$ ) signal. This causes the FIFO to enter an empty state, indicated by the Output Ready (OR) being LOW and Input Ready (IR) being HIGH. All Data Output (DO) pins will be LOW in this state. The AFE flag will be HIGH and the HF flag will be LOW.

If Shift In (SI) is HIGH, when the Master Reset ( $\overline{\text{MR}}$ ) signal is ended, then the data on the Data Input (DI) pins will be written into the FIFO and Input Ready (IR) will return LOW until Shift In (SI) is brought LOW.

If Shift In (SI) is LOW when the Master Reset ( $\overline{MR}$ ) is ended, then Input Ready (IR) will go HIGH, but the data on the Data Input (DI) pins will not enter the FIFO until Shift In (SI) goes HIGH.

#### Shifting Data In

Data Input (DI) is shifted into the FIFO on the rising edge of Shift In (SI). This loads input data into the FIFO and causes Input Ready (IR) to go LOW. When a falling edge of Shift In (SI) occurs,the write pointer increments to the next word position and Input Ready (IR) goes HIGH, indicating that the FIFO is ready to accept new data. When the FIFO is full, Input Ready (IR) remains LOW after the negative edge of Shift In (SI) signal; Shift Out (SO) action is required to unload a word of data and bring Input Ready (IR) HIGH – see Bubblethrough description.

#### Shifting Data Out

Data is shifted out of the FIFO on the falling edge of Shift Out (SO). The read pointer increments to the next word location and FIFO data, if present, will appear on the Data Output (DO) pins and the Output Ready (OR) signal will go HIGH. If FIFO data is not present, Output Ready (OR) will stay LOW, indicating the FIFO is empty; in this case, the last valid data read from the FIFO will remain on the Data Output (DO) pins. When the FIFO is not empty, Output Ready (OR) will go LOW after the rising edge of Shift Out (SO). The previous data remains on the Data Output (DO) pins until a falling edge of Shift Out (SO).

#### **Fallthrough Condition**

When the FIFO is empty, a data word entering through the Shift In (SI) action will follow one of two sequences.

If Shift Out (SO) is LOW, the data will propagate to the Data Output (DO) pins and Output Ready (OR) will go HIGH and stay HIGH until the next rising edge of Shift Out (SO).

If Shift Out (SO) is held HIGH while data is shifted into an empty FIFO (as occurs in depth cascading of FIFOs), data will propagate to the Data Output (DO) pins and Output Ready (OR) will pulse HIGH for a minimum time duration specified by tPOR and then go back LOW again. The stored word will remain on the Data Output (DO) pins. If more words are written into the FIFO, they will line up behind the first word and not appear on the Data Output (DO) pins until Shift Out (SO) has returned LOW.


#### **Bubblethrough Condition**

When the FIFO is full, Shift Out (SO) action will initiate one of the following two sequences:


If Shift In (SI) is LOW, Input Ready (IR) will go HIGH and stay HIGH until the next rising edge of Shift In (SI).

If Shift In (SI) is held HIGH while data is shifted out of a full FIFO (as occurs in depth cascading of FIFOs), Input Ready (IR) will pulse HIGH for a minimum time duration specified by  $t_{PIR}$  and then go back LOW again. Special Data Input (DI) setup and hold times ( $t_{SIR}$  and  $t_{HIR}$ , respectively) are defined for this condition.


#### TIMING DIAGRAMS





































Figure 12. Fallthrough Timing (Writing an Empty FIFO)





Figure 13. Master Reset Timing








Figure 15. Shifting Words Out

#### **FIFO EXPANSION**




Figure 16.  $320 \times 24/27$  Configuration Using 64 × 8/9 (LH5481/91) & 256 × 8/9 (LH5485/95) FIFOs

### FIFO EXPANSION (cont'd)




Figure 17. 128 × 8/9 Configuration


FIFOs are expandable in depth and width. However, in forming wider words, external logic is required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs. The example circuit (Figure 16) uses simple AND gates as the external IR and OR generators. More complex logic may be required if fallthrough and bubblethrough pulses are needed by the external system.

FIFOs can be easily cascaded to any desired depth as illustrated in Figure 17. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

NOTES:

- When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word bubbles through to the output. However, OR will remain LOW, indicating data at the output is not valid.
- When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- All SHARP FIFOs will cascade with other SHARP FIFOs of the same architecture (i.e., 64 × 8/9 with 64 × 8/9 or 64 × 8/9 with 256 × 8/9). However, they may not cascade with FIFOs from other manufacturers.

### **ORDERING INFORMATION**



## LH5485 LH5495

## Cascadeable 256 $\times$ 8 FIFO Cascadeable 256 $\times$ 9 FIFO

### FEATURES

- Fastest 256 × 8/9 Cascadeable FIFO 35/25/15 MHz
- Expandable in Word Width & FIFO Depth
- Almost-Full / Empty & Half-Full Flags
- Fully Independent Asynchronous Inputs & Outputs
- LH5485 Output Enable forces Data Outputs to High-Impedance State
- Pin Compatible & Cascadeable with LH5481/5491 64 × 8/9 FIFOs
- Industry Standard Pinout
- 28-Pin, 300-mil DIP & 28-Pin PLCC Packaging

### FUNCTIONAL DESCRIPTION

The LH5485 and LH5495 are high performance, asynchronous First-In-First-Out (FIFO) memories organized 256 words deep by 8 or 9 bits wide. The 8-bit LH5485 has an Output Enable ( $\overline{OE}$ ) function, which can be used to force the 8 data outputs (DO) to a high-impedance state. The LH5495 has 9 data outputs.

These FIFOs accept 8 or 9-bit data at the DI data inputs. A Shift In (SI) signal writes the DI data into the FIFO. A Shift Out (SO) signal shifts stored data to the DO outputs. The Output Ready (OR) signal indicates when valid data is present on the DO outputs.

If the FIFO is full and unable to accept more DI data IR will not return high and SI pulses will be ignored. If the FIFO is empty and unable to shift data to the DO outputs, OR will not return high and SO pulses will be ignored. The Almost-Full and Almost-Empty (AFE) flag is asserted (HIGH) when the FIFO is almost-full (248 words or more) or almost-empty (8 words or less). The Half-Full (HF) flag is asserted (HIGH) when the FIFO contains 128 words or more.

Reading and writing operations may be asynchronous, allowing these FIFOs to be used as buffers between digital machines of widely different operating frequencies. The high speed makes these FIFOs ideal for high performance communication and controller applications.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP Package






Figure 2. Pin Connections for PLCC Package





### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
Dlo – Dla	Data Inputs
DO <sub>0</sub> – DO <sub>8</sub>	Data Outputs
SI	Shift In
SO	Shift Out
IR	Input Ready
OR	Output Ready

PIN	DESCRIPTION
HF	Half-Full Flag
AFE	Almost-Full / Almost-Empty
MR	Master Reset
ŌĒ	Output Enable (LH5485 only)
Vcc	Positive Power Supply
V <sub>SS</sub>	Ground

### **ABSOLUTE MAXIMUM RATINGS**<sup>1,2</sup>

PARAMETER	RATING
Vcc Range	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V (not to exceed 7 V)
DC Output Current <sup>3</sup>	± 40 mA
Storage Temperature	-65°C to 150°C
DC Voltage Applied To Outputs In High-Z state	-0.5 V to Vcc + 0.5 V (not to exceed 7 V)
Static Discharge Voltage 4	> 2000 V
Power Dissipation (Package Limit)	1.0 W

NOTES:

1. All voltages are measured with respect to Vss.

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

4. Sample tested only.

### **OPERATING RANGE**<sup>1</sup>

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
TA	Temperature, Ambient	0.0	70	°C
Vcc	Supply Voltage	4.5	5.5	v
Vss	Ground	0.0	0.0	V
VIL	Input Low Voltage (Logic "0") 2	-0.5	0.8	v
VIH	Input High Voltage (Logic "1")	2.0	Vcc + 0.5	v

NOTES:

1. All voltages are measured with respect to Vss.

2. FIFO inputs are able to withstand a -1.5 V undershoot for less than 10 ns per cycle.

### DC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range, Unless Otherwise Noted)

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	MAX	UNIT
lu	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-10	10	μA
Ilo	Output Leakage Current (High-Z)	Vcc = 5.5 V, Vout = 0 V to Vcc	-10	10	μA
VOH	Output High Voltage	$V_{CC} = 4.5 V, I_{OH} = -4 mA$	2.4		V
Vol	Output Low Voltage	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8.0 mA		0.4	V
lccq	Power Supply Quienscent Current	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5 \text{ V}, \text{ I}_{OUT} = 0 \text{ mA} \\ V_{IN} \leq V_{IL}, V_{IN} \geq V_{IH} \end{array}$		25	mA
lcc	Power Supply Current <sup>2</sup>	fsi = 35 MHz, fso = 35 MHz		70	mA

NOTES:

1. All voltages are measured with respect to Vss.

2. Icc is dependent upon actual output loading and cycle rates. Specified values are with outputs open.

### AC TEST CONDITIONS<sup>1</sup>

PARAMETER	RATING	
Input Pulse Levels	0 to 3 V	
Input Rise and Fall Times (10% / 90%)	Figure 4a	
Input Timing Reference Levels	1.5 V	
Output Timing Reference Levels	1.5 V	
Output Load for AC Timing Tests	Figure 4b	

NOTE:

1. All voltages are measured with respect to Vss.

### CAPACITANCE 1,2

PARAMETER	DESCRIPTION	TEST CONDITIONS	RATING
CIN	Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, Vcc = 4.5 V	5 pF
Соит	Output Capacitance	$TA = 25^{\circ}C$ , f = 1MHz, Vcc = 4.5 V	7 pF

NOTES:

1. All voltages are measured with respect to Vss.

2. Sample tested only.




Figure 4a. Input Rise and Fall Times




Figure 4b. Output Load Circuit

### AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	PARAMETER		//Hz	25	MHz	35MHz		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fo	Operating Frequency <sup>2</sup>		15		25		35	MHz
<b>t</b> PHSI	SI HIGH Time <sup>3,8</sup>	15		11		9		ns
<b>t</b> PLSI	SI LOW Time <sup>3,8</sup>	20		15		13		ns
tssi	Data Setup to SI <sup>4</sup>	-1		-1		-1		ns
thsi	Data Hold from SI <sup>4</sup>	14		12		10		ns
tDLIR	Delay, SI HIGH to IR LOW		20		18		16	ns
<b>t</b> DHIR	Delay, SI LOW to IR HIGH		24		20		18	ns
<b>t</b> PHSO	SO HIGH Time <sup>3</sup>	15		11		9		ns
<b>t</b> PLSO	SO LOW Time <sup>3</sup>	20		15		13		ns
<b>TDLOR</b>	Delay, SO HIGH to OR LOW		20		18		16	ns
<b>TDHOR</b>	Delay, SO LOW to OR HIGH		24		20		18	ns
tSOR	Data Setup to OR HIGH	-1		-1		-1		ns
thso	Data Hold from SO LOW	0		0		0		ns
tFT	Fallthrough Time		40		34		30	ns
tвт	Bubblethrough Time		28		26		25	ns
tsir	Data Setup to IR <sup>5</sup>	5		5		5		ns
thin	Data Hold from IR <sup>5</sup>	5		5		5		ns
<b>t</b> PIR	Input Ready Pulse HIGH 8	7		7		7		ns
<b>t</b> POR	Output Ready Pulse HIGH 8	7		7		7		ns
<b>t</b> DLZOE	OE LOW to LOW Z (LH5485) 6,9		35		30		25	ns
<b>TDHZOE</b>	OE HIGH to HIGH Z (LH5485) 6,9		35		30		25	ns
<b>t</b> DHHF	SI LOW to HF HIGH		45		45		40	ns
<b>t</b> DLHF	SO LOW to HF LOW		45		45		40	ns
<b>t</b> DLAFE	SO or SI LOW to AFE LOW		45		45		40	ns
<b>t</b> DHAFE	SO or SI LOW to AFE HIGH		45		45		40	ns
<b>t</b> PMR	MR Pulse Width	35		35		35		ns
tosi	MR HIGH to SI HIGH		25		25		22	ns
tDOR	MR LOW to OR LOW 7		25		25		20	ns
tDIR	MR LOW to IR HIGH 7		25		25		20	ns
tLXMR	MR LOW to Output LOW 7		25		25		20	ns
tAFE	MR LOW to AFE HIGH		30		30		30	ns
tHF	MR LOW to HF LOW		30		30		30	ns

NOTES:

1. All time measurements performed at "AC Test Conditions".

 $2. \quad f_O=f_{SI}=f_{SO}.$ 

- 3.  $t_{PHSI} + t_{PLSI} = t_{PHSO} + t_{PLSO} = 1/f_O.$
- 4. tssi and tHsi apply when memory is not full.

5.  $t_{SIR}$  and  $t_{HIR}$  apply when memory is full and SI is HIGH.

6. High-Z transitions are referenced to the steady-state V<sub>OH</sub> – 500 mV and V<sub>OL</sub> + 500 mV levels on the output.

7. After reset goes LOW, all Data outputs will be at LOW level, IR goes HIGH and OR goes LOW.

8. Common dash number devices are quaranteed by design to function properly in a cascaded configuration.

9. Sample tested only.

### **OPERATIONAL DESCRIPTION**

Unlike earlier versions of FIFOs, the LH5485 and LH5495 use dual-port Random-Access-Memory, write and read pointers, and special control logic. The write pointer is incremented by the falling edge of the Shift In (SI) signal, while the read pointer is incremented by the falling edge of the Shift Out (SO) signal. The Input Ready (IR) signal enables data writing to the FIFO, while Output Ready (OR) indicates valid read information is available on the Data Output (DO) pins.

#### **Resetting the FIFO**

The FIFO must be reset, upon Power-Up, using the Master Reset (MR) signal. This causes the FIFO to enter an empty state, indicated by the Output Ready (OR) being LOW and Input Ready (IR) being HIGH. All Data Output (DO) pins will be LOW in this state. The AFE flag will be HIGH and the HF flag will be LOW.

If Shift In (SI) is HIGH, when the Master Reset ( $\overline{MR}$ ) signal is ended, then the data on the Data Input (DI) pins will be written into the FIFO and Input Ready (IR) will return LOW until Shift In (SI) is brought LOW.

If Shift In (SI) is LOW when the Master Reset ( $\overline{MR}$ ) is ended, then Input Ready (IR) will go HIGH, but the data on the Data Input (DI) pins will not enter the FIFO until Shift In (SI) goes HIGH.

#### Shifting Data In

Data Input (DI) is shifted into the FIFO on the rising edge of Shift In (SI). This loads input data into the FIFO and causes Input Ready (IR) to go LOW. When a falling edge of Shift In (SI) occurs, the write pointer increments to the next word position and Input Ready (IR) goes HIGH, indicating that the FIFO is ready to accept new data. When the FIFO is full, Input Ready (IR) remains LOW after the negative edge of Shift In (SI) signal; Shift Out (SO) action is required to unload a word of data and bring Input Ready (IR) HIGH – see Bubblethrough description.

#### **Shifting Data Out**

Data is shifted out of the FIFO on the falling edge of Shift Out (SO). The read pointer increments to the next word location and FIFO data, if present, will appear on the Data Output (DO) pins and the Output Ready (OR) signal will go HIGH. If FIFO data is not present, Output Ready (OR) will stay LOW, indicating the FIFO is empty; in this case, the last valid data read from the FIFO will remain on the Data Output (DO) pins. When the FIFO is not empty, Output Ready (OR) will go LOW after the rising edge of Shift Out (SO). The previous data remains on the Data Output (DO) pins until a falling edge of Shift Out (SO).

#### **Fallthrough Condition**

When the FIFO is empty, a data word entering through the Shift In (SI) action will follow one of two sequences.

If Shift Out (SO) is LOW, the data will propagate to the Data Output (DO) pins and Output Ready (OR) will go HIGH and stay HIGH until the next rising edge of Shift Out (SO).

If Shift Out (SO) is held HIGH while data is shifted into an empty FIFO (as occurs in depth cascading of FIFOs), data will propagate to the Data Output (DO) pins and Output Ready (OR) will pulse HIGH for a minimum time duration specified by tPOR and then go back LOW again. The stored word will remain on the Data Output (DO) pins. If more words are written into the FIFO, they will line up behind the first word and not appear on the Data Output (DO) pins until Shift Out (SO) has returned LOW.


#### **Bubblethrough Condition**

When the FIFO is full, Shift Out (SO) action will initiate one of the following two sequences.


If Shift In (SI) is LOW, Input Ready (IR) will go HIGH and stay HIGH until the next rising edge of Shift In (SI).

If Shift In (SI) is held HIGH while data is shifted out of a full FIFO (as occurs in depth cascading of FIFOs), Input Ready (IR) will pulse HIGH for a minimum time duration specified by tPIR and then go back LOW again. Special Data Input (DI) setup and hold times (tSIR and tHIR, respectively) are defined for this condition.


### TIMING DIAGRAMS





















Figure 9. Data In Timing




Figure 10. Data Out Timing




Figure 11. Bubblethrough Timing (Reading a Full FIFO)




Figure 12. Fallthrough Timing (Writing an Empty FIFO)






Figure 13. Master Reset Timing









### **FIFO EXPANSION**




Figure 16.  $512 \times 24/27$  Configuration Using 256  $\times 8/9$  (LH5485/95) FIFOs.

### FIFO EXPANSION (cont'd)




Figure 17. 512 × 8/9 Configuration


FIFOs are expandable in depth and width. However, in forming wider words, external logic is required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs. The example circuit in Figure 16 uses simple AND gates as the external IR and OR generators. More complex logic may be required if fallthrough and bubblethrough pulses are needed by the external system.

FIFOs can easily cascaded to any desired depth as illustrated in Figure 17. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

NOTES:

- When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word bubbles through to the output. However, OR will remain LOW, indicating data at the output is not valid.
- When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- All SHARP FIFOs will cascade with other SHARP FIFOs of the same architecture (i.e., 64 × 8/9 with 64 × 8/9 or 64 × 8/9 with 256 × 8/9). However, they may not cascade with FIFOs from other manufacturers.

### **ORDERING INFORMATION**



## LH5496

### CMOS 512 × 9 FIFO

### FEATURES

- Fast Access Times: 15/20/25/35/50/65/80 ns
- Full CMOS Dual Port Memory Array
- Fully Asynchronous Read and Write
- Expandable-in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Read Retransmit Capability
- TTL Compatible I/O
- Packages: 28-Pin, 300-mil PDIP, 28-Pin, 600-mil PDIP or 32-Pin PLCC
- Pin and Functionally Compatible with IDT7201



The LH5496 is a dual port memory with internal addressing to implement a First-In, First-Out algorithm. Through an advanced dual port architecture, it provides fully asynchronous read/write operation. Empty, Full, and Half-Full status flags are provided to prevent data overflow and underflow. In addition, internal logic provides for unlimited expansion in both word size and depth.

Read and write operations automatically access sequential locations in memory in that data is read out in the same order that it was written, that is on a First-In, First-Out basis. Since the address sequence is internally predefined, no external address information is required for the operation of this device. A ninth data bit is provided for parity or control information often needed in communication applications.

Empty, Full, and Half-Full status flags monitor the extent to which data has been written into the FIFO, and prevent improper operations (i.e., Read if the FIFO is empty, or Write if the FIFO is full). A retransmit feature resets the Read address pointer to its initial position, thereby allowing repetitive readout of the same data. Expansion In and Expansion Out pins implement an expansion scheme that allows individual FIFOs to be cascaded to greater depth without incurring additional latency (bubblethrough) delays.





Figure 1. Pin Connections for PDIP Package








Figure 3. LH5496 Block Diagram

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
D0 - D8	Data Inputs
Q0 - Q8	Data Outputs
W	Write Control
R	Read Control
ĒF	Empty Flag
FF	Full Flag

PIN	DESCRIPTION
XO/HF	Expansion Out, Half-Full Flag
XI	Expansion In
FL/RT	First Load, Retransmit
RS	Reset
Vcc	Positive Power Supply
Vss	Ground

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Supply Voltage to Vss Potential	-0.5 V to 7 V
Signal Pin Voltage to Vss Potential <sup>3</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V (not to exceed 7 V)
DC Output Current <sup>2</sup>	± 50 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W
DC Voltage Applied To Outputs In High-Z State	-0.5 V to Vcc + 0.5 V (not to exceed 7 V)

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a device stress rating for transient conditions only. Functional operation at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

### **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	МАХ	UNIT
TA	Temperature, Ambient	0	70	°C
Vcc	Supply Voltage	4.5	5.5	V
Vss	Supply Voltage	0	0	V
VIL	Logic "0" Input Voltage 1	-0.5	0.8	V
VIH	Logic "1" Input Voltage	2.0	Vcc + 0.5	V

NOTE:

1. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
ILI	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-10	10	μA
VLO	Output Leakage Current	$\overline{R} \ge V_{IH}$ , 0 V $\le V_{OUT} \le V_{CC}$	-10	10	μA
Vон	Output High Voltage	$I_{OH} = -2.0 \text{ mA}$	2.4		v
Vol	Output Low Voltage	lol = 8.0 mÅ		0.4	V
lcc	Average Supply Current <sup>1</sup>	Measured at f = 40 MHz		100	mA
ICC2	Average Standby Current <sup>1</sup>	All Inputs = VIH		15	mA
Іссз	Power Down Current <sup>1</sup>	All Inputs = V <sub>CC</sub> - 0.2 V		5	mA

NOTE:

1. ICC, ICC2, and ICC3 are dependent upon actual output loading and cycle rates. Specified values are with outputs open.

### **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load, Timing Tests	Figure 4

### CAPACITANCE 1,2

PARAMETER	RATING
CIN MAX (Input Capacitance)	5 pF
Co MAX (Output Capacitance)	7 pF




Figure 4. Output Load Circuit

### NOTES:

1. Sample tested only.

2. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{IN} = 0 V$ .

### AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	PARAMETER		15 ns						35 ns						80 ns	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
READ CYCLE TIMING																
tRC	Read Cycle Time	25	-	30	-	35	-	45	-	65	-	80	-	100	-	ns
ta	Access Time	-	15	-	20	-	25	-	35	1	50	1	65	-	80	ns
t <sub>RR</sub>	Read Recover Time	10	-	10	-	10	-	10	-	15	1	15	-	15	-	ns
tRPW	Read Pulse Width <sup>2</sup>	15	-	20	-	25	-	35	-	50	-	65	-	80	-	ns
trlz	Data Bus Active from Read Low <sup>3</sup>	5	-	5	-	5	-	5	-	5	-	5	-	10	-	ns
twLz	Data Bus Active from Write High <sup>3,4</sup>	10	_	10	-	10	-	10	-	10	-	10	-	20	-	ns
tov	Data Valid from Read Pulse High	5	-	5	_	5	-	5	-	5	-	5	-	5	-	ns
tRHZ	Data Bus High-Z from Read High <sup>3</sup>	_	15	-	15	-	15	-	15	-	20	_	30	-	30	ns
		١	VRIT	ECY	'CLE	ТІМІ	NG									
twc	Write Cycle Time	25	-	30	-	35	-	45	-	65	-	80	-	100	-	ns
twpw	Write Pulse Width <sup>2</sup>	15	-	20	-	25	-	35	-	50	-	65	-	80	-	ns
twn	Write Recovery Time	10	-	10	-	10	-	10	-	15	-	15	-	15	-	ns
tos	Data Setup Time	10	-	10	-	10	-	15	-	20	-	20	-	20	-	ns
toh	Data Hold Time	0	-	0	-	0	-	0	-	0	-	5	-	5	-	ns
			R	ESE	т тім	IING										
tRSC	Reset Cycle Time	25	-	30	-	35	-	45	-	65	-	80	-	100	-	ns
tRS	Reset Pulse Width <sup>2</sup>	15	-	20	-	25	-	35	-	50	-	65	-	80	-	ns
tRSR	Reset Recovery Time	10	-	10	-	10	-	10	-	15	-	15	-	15	-	ns
			RET	RANS	SMIT	TIMI	NG									
<b>TRTC</b>	Retransmit Cycle Time	25	-	30	_	35	-	45	-	65	_	80	-	100	_	ns
tRT	Retransmit Pulse Width <sup>2</sup>	15	_	20	-	25	-	35	-	50	_	65	-	80	-	ns
TRTR	Retransmit Recovery Time	10	-	10	-	10	-	10	-	15	-	15	-	15	-	ns
tRRSS	Read High to RS High	15	-	20	-	25	-	35	-	50	-	65	-	80	-	ns
twrss	Write High to RS High	15	-	20	-	25	-	35	-	50	-	65	-	80	-	ns
			F	LAG	TIM	ING										
tefl	Reset to Empty Flag Low	-	25	_	30	-	35	_	45	_	65	_	80	-	100	ns
then.eeh	Reset to Half & Full Flag High	-	25	-	30	-	35	-	45	-	65	-	80	-	100	ns
tREF	Read Low to Empty Flag Low	-	20	-	25	-	25	-	35	-	45	-	60	-	60	ns
tRFF	Read High to Full Flag High	-	20	-	25	-	25	-	35	-	45	-	60	-	60	ns
twer	Write High to Empty Flag High	-	20	-	25	-	25	-	35	-	45	-	60	-	60	ns
twFF	Write Low to Full Flag Low	-	20	-	25	-	25	-	35	-	45	-	60	-	60	ns
twhF	Write Low to Half-Full Flag Low	-	25	-	30	-	35		45	-	65	-	80	-	100	ns
tRHF	Read High to Half-Full Flag High	-	25	-	30	-	35	-	45	-	65	-	80	-	100	ns
			EXP	ANS	ION .	ΓΙΜΙΝ	IG									
txoL	Expansion Out Low	-	18	_	20	-	25	_	35	_	50	-	65	_	80	ns
txon	Expansion Out High	-	18	-	20	-	25	-	35	-	50	-	65	-	80	ns
txi	Expansion In Pulse Width	15	-	20	-	25	-	35	-	50	-	65	-	80	-	ns
txiR	Expansion In Recovery Time	10	-	10	-	10	-	10	-	10	-	10	-	10	_	ns
		7		10		10	<u> </u>	15	t	15	_	15	_	15		t

NOTES:

1. All timing measurements performed at "AC Test Condition" levels.

2. Pulse widths less than minimum value are not allowed.

3. Values guaranteed by design not currently tested.

4. Only applies to read data flow-through mode.

### **OPERATIONAL DESCRIPTION**

#### Reset

The Device is reset whenever the RESET pin ( $\overline{RS}$ ) is taken to a low state. The reset operation initializes both the read and write address pointers to the first memory location. The XI and FL pins are also sampled at this time to determine whether the device is in SINGLE mode or DEPTH EXPANSION mode. A reset pulse is required when the device is first powered up. The READ ( $\overline{R}$ ) and WRITE ( $\overline{W}$ ) pins may be in any state when reset is initiated, but must be brought to a high state t<sub>RPW</sub> and twpw before the rising edge of  $\overline{RS}$ .

#### Write

A write cycle is initiated on the falling edge of the WRITE ( $\overline{W}$ ) pin. Data setup and hold times must be observed on the data in ( $D_0 - D_8$ ) pins. A write operation is only possible if the FIFO is not full, (i.e. the FULL flag pin is HIGH). Writes may occur independently of any ongoing read opertations.

At the falling edge of the first write after the memory is half filled, the HALF flag will be asserted ( $\overline{HF}$  = LOW) and will remain asserted until the difference between the write pointer and read pointer indicates that the remaining data in the device is less than or equal to one half the total capacity of the FIFO. The HALF flag is deasserted ( $\overline{HF}$  = HIGH) by the appropriate rising edge of  $\overline{R}$ .

The FULL flag is asserted ( $\overline{FF} = LOW$ ) at the falling edge of the write operation which fills the last available location in the FIFO memory array. The FULL flag will inhibit further writes until cleared by a valid read. The FULL flag is deasserted ( $\overline{FF} = HIGH$ ) after the next rising edge of  $\overline{R}$  releases another memory location.

### Read

A read cycle is initiated on the falling edge of the READ  $(\overline{R})$  pin. Read data becomes valid on the data out  $(Q_0-Q_8)$  pins after a time tA from the falling edge of  $\overline{R}$ . After  $\overline{R}$  goes high, the data out pins return to a high-impedance state. Reads may occur independent of any ongoing write operations. A read is only possible if the FIFO is not empty ( $\overline{EF} = HIGH$ ).

The internal read and write address pointers are maintained by the device such that consecutive read operations will access data in the same order as it was written. The EMPTY flag is asserted ( $\overline{EF} = LOW$ ) after the falling edge of  $\overline{R}$  which accesses the last available data in the FIFO memory.  $\overline{EF}$  is deasserted ( $\overline{EF} = HIGH$ ) after the next rising edge of  $\overline{W}$  loads another word of valid data.

#### **Data Flow-Through**

Read flow-through mode occurs when the READ ( $\overline{R}$ ) pin is brought low while the FIFO is empty, and held LOW in anticipation of a write cycle. At the end of the next write cycle, the EMPTY flag will be momentarily deasserted, and the data just written will become available on the data out pins after a maximum time of twEF + tA. Additional writes may occur while the  $\overline{R}$  pin remains low, but only data from the first write flows through to the outputs. Additional data, if any, can only be accessed by toggling  $\overline{R}$ .

Write flow-through mode occurs when the WRITE  $(\overline{W})$  pin is brought low while the FIFO is full, and held low in anticipation of a read cycle. At the end of the read cycle, the FULL flag will be momentarily deasserted, but then immediately reasserted in response to  $\overline{W}$  held low. Data is written into the FIFO on the rising edge of  $\overline{W}$  which may occur tRFF + twpw after the read.

#### Retransmit

The FIFO can be made to reread previously read data through the retransmit function. Retransmit is initiated by pulsing  $\overline{\text{RT}}$  low. This resets the internal read address pointer to the first physical location in the memory while leaving the internal write address pointer unchanged. Data between the read and write pointers may be reaccessed by subsequent reads. Both  $\overline{\text{R}}$  and  $\overline{\text{W}}$  must be inactive (HIGH) during the retransmit pulse. Retransmit is useful if no more than 512 writes are performed between resets. Retransmit may affect the status of  $\overline{\text{EF}}$ ,  $\overline{\text{HF}}$  and  $\overline{\text{FF}}$  flags, depending on the relocation of the read pointer. This function is not available in depth expansion mode.

### TIMING DIAGRAMS




Figure 5. Asynchronous Write and Read Operation




Figure 6. Full Flag from Last Write to First Read




Figure 7. Empty Flag from Last Read to First Write






Figure 8. Read Data Flow-Through











ς.















Figure 13. Retransmit Timing













### **OPERATIONAL MODES**

#### **Single Device Configuration**

When depth expansion is not required for the given application, the device is placed in SINGLE mode by tying the EXPANSION IN pin ( $\overline{X}$ ) to ground. This pin is internally sampled during reset.

#### Width Expansion

Word width expansion is implemented by placing multiple devices in parallel. Each device should be configured for SINGLE mode. In this arrangement, the behavior of the status flags will be identical for all devices, so these flags may be derived from any one device.




Figure 17. Single FIFO ( $512 \times 9$ )




Figure 18. FIFO Width Expansion (512 × 18)

### **OPERATIONAL MODES (cont'd)**

#### **Depth Expansion**

Depth expansion is implemented by configuring the required number of FIFOs in EXPANSION mode. In this arrangement, the FIFOs are connected in a circular fashion with the EXPANSION OUT pin ( $\overline{XO}$ ) of each device tied to the EXPANSION IN pin ( $\overline{XI}$ ) of the next device. One FIFO in this group must be designated as the first load device. This is accomplished by tying the FIRST LOAD pin ( $\overline{FL}$ ) of this device to ground. All other devices must have their  $\overline{FL}$  pin tied to a high level. In this mode,

 $\overline{W}$  and  $\overline{R}$  signals are shared by all devices, while internal logic controls the steering of data. Only one FIFO will be enabled for any given read cycle, so the common Data Out pins of all devices are wire-ORed together. Likewise, the common Data In pins of all devices are tied together.

In EXPANSION mode, external logic is required to generate a composite Full or Empty flag. This is achieved by ORing the FF pins of all devices and ORing the EF pins of all devices respectively. The HALF flag and RETRANSMIT functions are not available in DEPTH EXPANSION mode.




Figure 19. FIFO Depth Expansion (1536 × 9)

### **OPERATIONAL MODES (cont'd)**

#### **Compound Expansion**

A combination of width and depth expansion can be easily implemented by operating groups of depth expanded FIFOs in parallel.

#### **Bidirectional Operation**

Applications which require bidirectional data buffering between two systems can be realized by operating LH5496 devices in parallel but opposite directions. The Data In pins of a device may be tied to the corresponding Data Out pins of another device operating in the opposite direction to form a single bidirectional bus interface. Care must be taken to assure that the appropriate read, write and flag signals are routed to each system. Both depth and width expansion may be used in this configuration.




Figure 20. Compound FIFO Expansion




Figure 21. Bidirectional FIFO Buffer

### **ORDERING INFORMATION**

LH5496 Device Type	X Package	##_ Speed L	15         20         25         35       Access Time (ns)         50         65         80         Blank       28-pin, 600-mil Plastic DIP         D       28-pin, 300-mil Plastic DIP         U       32-pin Plastic Leaded Chip Carrie         ———       CMOS 512 x 9 FIFO	ï
Example: LH5496	U-25 (CMOS 512 x	: 9 FIFO, 32-pin P	LCC, 25 ns)	5496-22

# LH5497

### CMOS 1K × 9 FIFO

### FEATURES

- Fast Access Times: 15/20/25/35/50/65/80 ns
- Full CMOS Dual Port Memory Array
- Fully Asynchronous Read and Write
- Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Read Retransmit Capability
- TTL Compatible I/O
- Packages: 28-Pin, 300-mil DIP, 28-Pin, 600-mil DIP or 32-Pin PLCC
- Pin and Functionally Compatible with IDT7202

### FUNCTIONAL DESCRIPTION

The LH5497 is a dual port memory with internal addressing to implement a First-In, First-Out algorithm. Through an advanced dual port architecture, it provides fully asynchronous read/write operation. Empty, Full, and Half-Full status flags are provided to prevent data overflow and underflow. In addition, internal logic is provided for unlimited expansion in both word size and depth.

Read and Write operations automatically access sequential locations in memory in such a way that data is read out in the same order that it was written, that is on a First-In, First-Out basis. Since the address sequence is internally predefined, no external address information is required for the operation of this device. A ninth data bit is provided for parity or control information often needed in communication applications.

Empty, Full, and Half-Full status flags monitor the extent to which data has been written into the FIFO, and prevent improper operations (i.e. Read if the FIFO is empty, or Write if the FIFO is full). A retransmit feature resets the Read address pointer to its initial position, thereby allowing repetitive readout of the same data. Expansion In and Expansion Out pins implement an expansion scheme that allows individual FIFOs to be cascaded to greater depth without incurring additional latency (bubblethrough) delays.




Figure 1. Pin Connections for DIP Package




Figure 2. Pin Connections for PLCC Package




Figure 3. LH5497 Block Diagram

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
D0 - D8	Data Inputs
Q0 - Q8	Data Outputs
$\overline{W}$	Write Control
R	Read Control
ĒF	Empty Flag

PIN	DESCRIPTION
FF	Full Flag
XO/HF	Expansion Out, Half-Full Flag
XI	Expansion In
FL/RT	First Load, Retransmit
RS	Reset

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Supply Voltage to VSS Potential	-0.5 V to 7 V
Signal Pin Voltage to Vss Potential <sup>3</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V (not to exceed 7 V)
DC Output Current <sup>2</sup>	± 50 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W
DC Voltage Applied to Outputs in High-Z State	-0.5 V to V <sub>CC</sub> + 0.5 V (not to exceed 7 V)

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

### **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	MAX	UNIT
TA	Temperature, Ambient		70	°C
Vcc	Supply Voltage	4.5	5.5	v
Vss	Supply Voltage	0	0	v
VIL	Logic "0" Input Voltage <sup>1</sup>	-0.5	0.8	v
VIH	Logic "1" Input Voltage	2.0	Vcc + 0.5	v

NOTE:

1. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
ILI	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-10	10	μA
ILO	Output Leakage Current	$\overline{R} \ge V_{IH}$ , $0 V \le V_{OUT} \le V_{CC}$	-10	10	μA
Vон	Output High Voltage	loн = -2.0 mA	2.4		v
Vol	Output Low Voltage	lol = 8.0 mA	-	0.4	V
lcc	Average Supply Current <sup>1</sup>	Measured at f = 40MHz	_	100	mA
ICC2	Average Standby Current <sup>1</sup>	All Inputs = VIH	_	15	mA
Іссз	Power Down Current <sup>1</sup>	All Inputs = Vcc - 0.2V	_	5	mA

NOTE:


1. Icc, Iccc, and Icc3 are dependent upon actual output loading and cycle rates. Specified values are with outputs open.

## **AC TEST CONDITIONS**

PARAMETER	RATING			
Input Pulse Levels	Vss to 3 V			
Input Rise and Fall Times (10% to 90%)	5 ns			
Input Timing Reference Levels	1.5 V			
Output Reference Levels 1.5 V				
Output Load, Timing Tests	Figure 4			

# CAPACITANCE 1,2

PARAMETER	RATING
CIN MAX (Input Capacitance)	5 pF
MAX (Output Capacitance)	7 pF



#### Figure 4. Output Load Circuit

#### NOTES:

1. Sample tested only.

2. Capacitances are maximum values at  $25^{\circ}$ C measured at 1.0MHz with V<sub>IN</sub> = 0 V.

## AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

PARAMETER  Read Cycle Time  Access Time  Read Recover Time  Read Pulse Width <sup>2</sup>	MIN 25 -		MIN D CY		MIN	MAX	MIN	MAX		MAX		65 ns MAX		MAX	UNITS
Access Time Read Recover Time	-	REA	DC	CLE		-									
Access Time Read Recover Time	-	_	READ CYCLE TIMING												
Read Recover Time	-		30	-	35	-	45	-	65	-	80	-	100	-	ns
		15	_	20	-	25	-	35	-	50	-	65	_	80	ns
Read Pulse Width <sup>2</sup>	10	-	10	_	10	-	10	-	15	_	15	-	15	-	ns
	15	-	20	-	25		35	-	50	-	65	-	80	-	ns
Data Bus Active from Read Low <sup>3</sup>	5	-	5	-	5	-	5	-	5	-	5	-	10	-	ns
Data Bus Active from Write High <sup>3,4</sup>	10	-	10	-	10	-	10	-	10	-	10	-	20	-	ns
Data Valid from Read Pulse High	5	-	5	-	5	-	5	-	5	-	5	-	5	-	ns
Data Bus High-Z from Read High <sup>3</sup>	-	15	-	15	-	15	-	15	-	20	_	30	-	30	ns
		WRI	TE C	CLE	TIMIN	IG						•			
Write Cycle Time	25	-	30	_	35	_	45	_	65	_	80	_	100	_	ns
Write Pulse Width <sup>2</sup>	15	-	20	_	25	-	35	-	50	-	65	-	80	-	ns
Write Recovery Time	10	-	10	-	10	-	10	-	15	-	15	-	15	-	ns
Data Setup Time	10	_	10	-	10	-	15	-	20	-	20	-	20	-	ns
Data Hold Time	0	-	0	-	0	-	0	-	0	-	5	-	5	-	ns
			RESE	т тім	ING			·		•					
Reset Cycle Time	25	_	30	-	35	_	45	-	65	_	80	-	100	_	ns
Reset Pulse Width <sup>2</sup>	15	_	20	-	25	_	35	-	50	-	65	-	80	-	ns
Reset Recovery Time	10	-	10	-	10	-	10	_	15	-	15	-	15	-	ns
		RET	RAN	SMIT	TIMIN	G				L					
Retransmit Cycle Time	25	-	30	_	35	-	45	-	65	_	80	-	100	_	ns
Retransmit Pulse Width <sup>2</sup>	15	_	20	_	25	_	35	-	50	_	65	_	80	-	ns
Retransmit Recovery Time	10	-	10	-	10	-	10	-	15	-	15	_	15	-	ns
······································		<b>I</b>	FLAG	ТІМІ	NG										
Reset to Empty Flag Low	_	25	-	30	-	35	-	45	-	65	_	80	-	100	ns
Reset to Half & Full Flag High	-	25	-	30	-	35	-	45	-	65	-	80	-	100	ns
Read Low to Empty Flag Low	-	20	_	25	-	25	-	35	-	45	-	60	1	60	ns
Read High to Full Flag High	-	20	_	25	-	25	-	35	-	45	-	60	_	60	ns
Write High to Empty Flag High	-	20	-	25	-	25	-	35	-	45	-	60	-	60	ns
Write Low to Full Flag Low	-	20	_	25	-	25	-	35	-	45	-	60	-	60	ns
Write Low to Half-Full Flag Low	-	25	-	30	-	35	-	45	-	65	-	80	-	100	ns
Read High to Half-Full Flag High	-	25	-	30	-	35		45	-	65	-	80	-	100	ns
		EXI	PANS	ION T	IMIN	G									
Expansion Out Low	-	18	-	20	-	25	-	35	-	50	-	65	-	80	ns
Expansion Out High	_	18	-	20	-	25	-	35	-	50	-	65	1	80	ns
Expansion In Pulse Width	15	-	20	-	25	-	35	-	50	_	65	-	80	-	ns
Expansion In Recovery Time	10	-	10	-	10	-	10	-	10	-	10	-	10	-	ns
Expansion in Setup Time	7	_	10	-	10	-	15	-	15	-	15	-	15	-	ns
	Data Bus High-Z from Read High <sup>3</sup> Write Cycle Time Write Pulse Width <sup>2</sup> Write Recovery Time Data Setup Time Data Setup Time Reset Cycle Time Reset Pulse Width <sup>2</sup> Reset Recovery Time Retransmit Cycle Time Retransmit Pulse Width <sup>2</sup> Retransmit Recovery Time Reset to Empty Flag Low Reset to Half & Full Flag High Read Low to Empty Flag Low Read High to Full Flag High Write Low to Half-Full Flag Low Write Low to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag High Write Low to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag Low Read High to Half-Full Flag High	Data Bus High-Z from Read High <sup>3</sup> –         Write Cycle Time       25         Write Pulse Width <sup>2</sup> 15         Write Recovery Time       10         Data Setup Time       10         Data Setup Time       10         Data Setup Time       10         Data Setup Time       10         Data Setup Time       0         Reset Cycle Time       25         Reset Pulse Width <sup>2</sup> 15         Reset Pulse Width <sup>2</sup> 15         Reset Recovery Time       10         Retransmit Cycle Time       25         Retransmit Pulse Width <sup>2</sup> 15         Retransmit Recovery Time       10         Reset to Empty Flag Low       –         Reset to Empty Flag Low       –         Read Low to Empty Flag Low       –         Read High to Full Flag High       –         Write Low to Full Flag Low       –         Read High to Empty Flag Low       –         Read High to Empty Flag Low       –         Read High to Half-Full Flag Low       –         Read High to Half-Full Flag Low       –         Read High to Half-Full Flag Low       –         Read High to Half-Full Flag High       –	Data Bus High-Z from Read High <sup>3</sup> –       15         WRI         Write Cycle Time       25       –         Write Pulse Width <sup>2</sup> 15       –         Write Recovery Time       10       –         Data Setup Time       10       –         Data Setup Time       0       –         Data Setup Time       0       –         Reset Cycle Time       25       –         Reset Pulse Width <sup>2</sup> 15       –         Reset Pulse Width <sup>2</sup> 15       –         Reset Recovery Time       10       –         Retransmit Cycle Time       25       –         Retransmit Pulse Width <sup>2</sup> 15       –         Retransmit Pulse Width <sup>2</sup> 15       –         Reset to Empty Flag Low       –       25         Reset to Empty Flag Low       –       20         Read Low to Empty Flag Low       –       20         Write Low to Full Flag High       –       20         Write Low to Half-Full Flag Low       –       25         Read High to Half-Full Flag Low       –       25         Read High to Half-Full Flag Low       –       25         Read High to Half-Fu	Data Bus High-Z from Read High <sup>3</sup> -         15         -           WRITE CY           Write Cycle Time         25         -         30           Write Pulse Width <sup>2</sup> 15         -         20           Write Recovery Time         10         -         10           Data Setup Time         10         -         10           Data Setup Time         0         -         0           Data Setup Time         0         -         0           Data Hold Time         0         -         0           Reset Cycle Time         25         -         30           Reset Pulse Width <sup>2</sup> 15         -         20           Reset Recovery Time         10         -         10           Retransmit Cycle Time         25         -         30           Retransmit Pulse Width <sup>2</sup> 15         -         20           Retransmit Recovery Time         10         -         10           Head Low to Empty Flag Low         -         25         -           Reset to Empty Flag Low         -         20         -           Read High to Full Flag High         -         20         -	Data Bus High-Z from Read High <sup>3</sup> -         15         -         15           WRITE CYCLE           Write Cycle Time         25         -         30         -           Write Pulse Width <sup>2</sup> 15         -         20         -           Write Pulse Width <sup>2</sup> 15         -         20         -           Write Recovery Time         10         -         10         -           Data Setup Time         0         -         0         -           Data Hold Time         0         -         0         -           Reset Cycle Time         25         -         30         -           Reset Pulse Width <sup>2</sup> 15         -         20         -           Reset Recovery Time         10         -         10         -           Retransmit Pulse Width <sup>2</sup> 15         -         20         -           Reset to Empty Flag Low         -         25         -         30           Reset to Empty Flag Low         -         25         -         30           Reset to Empty Flag Low         -         20         -         25           Read Low to Empty Flag High         -         20	Data Bus High-Z from Read High <sup>3</sup> -         15         -         15         -           WRITE CYCLE TIMIN           Write Cycle Time         25         -         30         -         35           Write Pulse Width <sup>2</sup> 15         -         20         -         25           Write Recovery Time         10         -         10         -         10           Data Setup Time         0         -         0         -         0           Data Setup Time         0         -         0         -         0           Data Hold Time         0         -         0         -         0           Beset Cycle Time         25         -         30         -         35           Reset Pulse Width <sup>2</sup> 15         -         20         -         25           Reset Recovery Time         10         -         10         -         10           Retransmit Cycle Time         25         -         30         -         35           Retransmit Recovery Time         10         -         10         -         10           Reset to Empty Flag Low         -         25         -         30	Data Bus High-Z from Read High $^3$ -       15       -       15       -       15         WRITE CYCLE TIMING         Write Cycle Time       25       -       30       -       35       -         Write Pulse Width $^2$ 15       -       20       -       25       -         Write Recovery Time       10       -       10       -       10       -         Data Setup Time       0       -       0       -       0       -         Data Hold Time       0       -       0       -       0       -         Reset Cycle Time       25       -       30       -       35       -         Reset Pulse Width $^2$ 15       -       20       -       25       -         Reset Recovery Time       10       -       10       -       10       -         Retransmit Cycle Time       25       -       30       -       35       -         Retransmit Pulse Width $^2$ 15       -       20       -       25       -         Retransmit Pulse Width $^2$ 15       -       20       -       25       -       25         Rese	Data Bus High-Z from Read High $^3$ -       15       -       15       -       15       -       15       -       15       -       15       -       15       -       15       -       15       -       15       -       45         Write Cycle Time       25       -       30       -       35       -       45         Write Pulse Width $^2$ 15       -       20       -       25       -       35         Write Recovery Time       10       -       10       -       10       -       10         Data Setup Time       0       -       0       -       0       -       0       -       0         Data Hold Time       0       -       10       -       10       -       10       -       10         Reset Cycle Time       25       -       30       -       35       -       45         Reset Recovery Time       10       -       10       -       10       -       10       -       10         Reset Recovery Time       10       -       10       -       10       -       10       -       10         Retransmit Cycle Time	Data Bus High-Z from Read High <sup>3</sup> -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10	Data Bus High-Z from Read High $^3$ –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       15       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       –       10       10<	Data Bus High-Z from Read High <sup>3</sup> -         15         -         15         -         15         -         15         -         15         -         20           WRITE CYCLE TIMING           Write Cycle Time         25         -         30         -         35         -         45         -         65         -           Write Cycle Time         10         -         10         -         10         -         10         -         10         -         10         -         15         -         20         -         25         -         35         -         45         -         65         -           Write Recovery Time         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         0         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -	Data Bus High-Z from Read High <sup>3</sup> -         15         -         15         -         15         -         15         -         20         -           WRITE CYCLE TIMINE           Write Oycle Time         25         -         30         -         35         -         45         -         65         -         80           Write Oycle Time         10         -         10         -         10         -         10         -         10         -         10         -         15         -         15         -         15           Data Setup Time         10         -         10         -         10         -         10         -         10         -         10         -         15         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         20         -         25         -         30         -         35         -         45         -         65         -         80           Reset Oycle Time25-30-35 <t< td=""><td>Data Bus High-Z from Read High <sup>3</sup>         -         15         -         15         -         15         -         20         -         30           WHITE CYCLE TIMING           Write Cycle Time         25         -         30         -         35         -         45         -         65         -         80         -           Write Pulse Width <sup>2</sup>         15         -         20         -         25         -         35         -         50         -         65         -         80         -           Write Recovery Time         10         -         10         -         10         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -</td><td>Data Bus High-Z from Read High <sup>3</sup>         -         15         -         15         -         15         -         15         -         15         -         20         -         30         -           WRITE CYCLE TIMINE           Write Oycle Time         25         -         30         -         35         -         45         -         65         -         80         -         100           Write New With <sup>2</sup>         15         -         20         -         25         -         35         -         50         -         65         -         80           Write Recovery Time         10         -         10         -         10         -         10         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15&lt;</td><td>Data Bus High-Z from Read High <math>3^{-1}</math>         15         -         15         -         15         -         15         -         20         -         30         -         30           WRITE CYCLE TIMING           Write Oycle Time         25         -         30         -         35         -         45         -         65         -         80         -         100         -           Write Pulse Width <math>2^{2}</math>         15         -         20         -         25         -         35         -         65         -         80         -         100         -         10         -         10         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         10         -         10         -         10         -         10         -         10         -         10         -         15         -         15         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         15</td></t<>	Data Bus High-Z from Read High <sup>3</sup> -         15         -         15         -         15         -         20         -         30           WHITE CYCLE TIMING           Write Cycle Time         25         -         30         -         35         -         45         -         65         -         80         -           Write Pulse Width <sup>2</sup> 15         -         20         -         25         -         35         -         50         -         65         -         80         -           Write Recovery Time         10         -         10         -         10         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -	Data Bus High-Z from Read High <sup>3</sup> -         15         -         15         -         15         -         15         -         15         -         20         -         30         -           WRITE CYCLE TIMINE           Write Oycle Time         25         -         30         -         35         -         45         -         65         -         80         -         100           Write New With <sup>2</sup> 15         -         20         -         25         -         35         -         50         -         65         -         80           Write Recovery Time         10         -         10         -         10         -         10         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15<	Data Bus High-Z from Read High $3^{-1}$ 15         -         15         -         15         -         15         -         20         -         30         -         30           WRITE CYCLE TIMING           Write Oycle Time         25         -         30         -         35         -         45         -         65         -         80         -         100         -           Write Pulse Width $2^{2}$ 15         -         20         -         25         -         35         -         65         -         80         -         100         -         10         -         10         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         15         -         10         -         10         -         10         -         10         -         10         -         10         -         15         -         15         -         10         -         10         -         10         -         10         -         10         -         10         -         10         -         15

NOTES:

1. All timing measurements performed at "AC Test Condition" levels.

2. Pulse widths less than minimum value are not allowed.

3. Values guaranteed by design not currently tested.

4. Only applies to read data flow-through mode.

## **OPERATIONAL DESCRIPTION**

#### Reset

The Device is reset whenever the RESET pin ( $\overline{RS}$ ) is taken to a low state. The reset operation initializes both the read and write address pointers to the first memory location. The XI and FL pins are also sampled at this time to determine whether the device is in SINGLE mode or DEPTH EXPANSION mode. A reset pulse is required when the device is first powered up. The READ ( $\overline{R}$ ) and WRITE ( $\overline{W}$ ) pins may be in any state when reset is initiated, but must be brought to a high state tRPW and twpw before the rising edge of  $\overline{RS}$ .

#### Write

A write cycle is initiated on the falling edge of the WRITE ( $\overline{W}$ ) pin. Data setup and hold times must be observed on the data in ( $D_0 - D_8$ ) pins. A write operation is only possible if the FIFO is not full, (i.e. the FULL flag pin is HIGH). Writes may occur independently of any ongoing read operations.

At the falling edge of the first write after the memory is half filled, the HALF flag will be asserted ( $\overline{HF}$  = LOW) and will remain asserted until the difference between the write pointer and read pointer indicates that the remaining data in the device is less than or equal to one half the total capacity of the FIFO. The HALF flag is deasserted ( $\overline{HF}$  = HIGH) by the appropriate rising edge of  $\overline{R}$ .

The FULL flag is asserted ( $\overline{FF} = LOW$ ) at the falling edge of the write operation which fills the last available location in the FIFO memory array. The FULL flag will inhibit further writes until cleared by a valid read. The FULL flag is deasserted ( $\overline{FF} = HIGH$ ) after the next rising edge of  $\overline{R}$  releases another memory location.

#### Read

A read cycle is initiated on the falling edge of the READ  $(\overline{R})$  pin. Read data becomes valid on the data out  $(\Omega_0 - \Omega_8)$  pins after a time t<sub>A</sub> from the falling edge of  $\overline{R}$ . After  $\overline{R}$  goes HIGH, the data out pins return to a high-impedance state. Reads may occur independent of any ongoing write operations. A read is only possible if the FIFO is not empty ( $\overline{EF} = HIGH$ ).

The internal read and write address pointers are maintained by the device such that consecutive read operations will access data in the same order as it was written. The EMPTY flag is asserted ( $\overline{EF} = LOW$ ) after the falling edge of  $\overline{R}$  which accesses the last available data in the FIFO memory.  $\overline{EF}$  is deasserted ( $\overline{EF} = HIGH$ ) after the next rising edge of  $\overline{W}$  loads another word of valid data.

#### **Data Flow-Through**

Read flow-through mode occurs when the READ ( $\overline{R}$ ) pin is brought LOW while the FIFO is empty, and held LOW in anticipation of a write cycle. At the end of the next write cycle, the EMPTY flag will be momentarily deasserted, and the data just written will become available on the data out pins after a maximum time of twEF + tA. Additional writes may occur while the  $\overline{R}$  pin remains low, but only data from the first write flows through to the outputs. Additional data, if any, can only be accessed by toggling  $\overline{R}$ .

Write flow-through mode occurs when the WRITE ( $\overline{W}$ ) pin is brought LOW while the FIFO is full, and held LOW in anticipation of a read cycle. At the end of the read cycle, the FULL flag will be momentarily deasserted, but then immediately reasserted in response to  $\overline{W}$  held LOW. Data is written into the FIFO on the rising edge of  $\overline{W}$  which may occur tRFF + twpw after the read.

#### Retransmit

The FIFO can be made to reread previously read data through the retransmit function. Retransmit is initiated by pulsing  $\overline{RT}$  low. This resets the internal read address pointer to the first physical location in the memory while leaving the internal write address pointer unchanged. Data between the read and write pointers may be reaccessed by subsequent reads. Both  $\overline{R}$  and  $\overline{W}$  must be inactive (HIGH) during the retransmit pulse. Retransmit is useful if no more than 1024 writes are performed between resets. Retransmit may affect the status of  $\overline{EF}$ ,  $\overline{HF}$  and  $\overline{FF}$  flags, depending on the relocation of the read pointer. This function is not available in depth expansion mode.

## TIMING DIAGRAMS




Figure 5. Asynchronous Write and Read Operation




Figure 6. Full Flag from Last Write to First Read




Figure 7. Empty Flag from Last Read to First Write





Figure 8. Read Data Flow-Through









Figure 10. Empty Flag Timing








Figure 12. Half-Full Flag Timing




Figure 13. Retransmit Timing




Figure 14. Reset Timing




Figure 15. Expansion Out Timing




Figure 16. Expansion In Timing

## **OPERATIONAL MODES**

#### **Single Device Configuration**

When depth expansion is not required for the given application, the device is placed in SINGLE mode by tying the EXPANSION IN pin ( $\overline{X}I$ ) to ground. This pin is internally sampled during reset.

#### Width Expansion

Word width expansion is implemented by placing multiple devices in parallel. Each device should be configured for SINGLE mode. In this arrangement, the behavior of the status flags will be identical for all devices, so these flags may be derived from any one device.





Figure 17. Single FIFO (1K  $\times$  9)





## **OPERATIONAL MODES (cont'd)**

#### **Depth Expansion**

Depth expansion is implemented by configuring the required number of FIFOs in EXPANSION mode. In this arrangement, the FIFOs are connected in a circular fashion with the EXPANSION OUT pin ( $\overline{X0}$ ) of each device tied to the EXPANSION IN pin ( $\overline{X1}$ ) of the next device. One FIFO in this group must be designated as the first load device. This is accomplished by tying the FIRST LOAD pin ( $\overline{FL}$ ) of this device to ground. All other devices must have their  $\overline{FL}$  pin tied to a high level. In this mode,  $\overline{W}$  and

 $\overline{R}$  signals are shared by all devices, while internal logic controls the steering of data. Only one FIFO will be enabled for any given read cycle, so the common Data Out pins of all devices are wire-ORed together. Likewise, the common Data In pins of all devices are tied together.

In EXPANSION mode, external logic is required to generate a composite Full or Empty flag. This is achieved by ORing the FF pins of all devices and ORing the EF pins of all devices respectively. The HALF flag and RE-TRANSMIT functions are not available in DEPTH EX-PANSION mode.




Figure 19. FIFO Depth Expansion (3072 × 9)


## **OPERATIONAL MODES (cont'd)**

#### **Compound Expansion**

A combination of width and depth expansion can be easily implemented by operating groups of depth expanded FIFOs in parallel.

#### **Bidirectional Operation**

Applications which require bidirectional data buffering between two systems can be realized by operating LH5497 devices in parallel but opposite directions. The Data In pins of a device may be tied to the corresponding Data Out pins of another device operating in the opposite direction to form a single bidirectional bus interface. Care must be taken to assure that the appropriate read, write and flag signals are routed to each system. Both depth and width expansion may be used in this configuration.









Figure 21. Bidirectional FIFO

## **ORDERING INFORMATION**



# LH5498

## FEATURES

- Fast Access Times: 15/20/25/35/50/ 65/80 ns
- Full CMOS Dual Port Memory Array
- Fully Asynchronous Read and Write
- Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Read Retransmit Capability
- TTL Compatible I/O
- Packages: 28-Pin, 300-mil DIP, 28-Pin, 600-mil DIP or 32-Pin PLCC
- Pin and Functionally Compatible with IDT7203

## FUNCTIONAL DESCRIPTION

The LH5498 is a dual port memory with internal addressing to implement a First-In, First-Out algorithm. Through an advanced dual port architecture, it provides fully asynchronous read/write operation. Empty, Full, and Half-Full status flags are provided to prevent data overflow and underflow. In addition, internal logic is provided for unlimited expansion in both word size and depth.

Read and Write operations automatically access sequential locations in memory in such a way that data is read out in the same order that it was written, that is on a First-In, First-Out basis. Since the address sequence is internally predefined, no external address information is required for the operation of this device. A ninth data bit is provided for parity or control information often needed in communication applications.

Empty, Full, and Half-Full status flags monitor the extent to which data has been written into the FIFO, and prevent improper operations (i.e. Read if the FIFO is empty, or Write if the FIFO is full). A retransmit feature resets the Read address pointer to its initial position, thereby allowing repetitive readout of the same data. Expansion In and Expansion Out pins implement an expansion scheme that allows individual FIFOs to be cascaded to greater depth without incurring additional latency (bubblethrough) delays.

### **PIN CONNECTIONS**





Figure 1. Pin Connections for DIP Package








Figure 3. LH5498 Block Diagram

## **PIN DESCRIPTIONS**

PIN	DESCRIPTION
D0 - D8	Data Inputs
Q0 - Q8	Data Outputs
W	Write Control
R	Read Control
EF	Empty Flag
FF	Full Flag

PIN	DESCRIPTION
XO/HF	Expansion Out, Half-Full Flag
XI	Expansion In
FL/RT	First Load, Retransmit
RS	Reset
Vcc	Positive Power Supply
Vss	Ground

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Supply Voltage to Vss Potential	-0.5 V to 7 V
Signal Pin Voltage to V <sub>SS</sub> Potential <sup>3</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V (not to exceed 7 V)
DC Output Current <sup>2</sup>	± 50 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W
DC Voltage Applied to Outputs In High-Z State	-0.5 V to Vcc + 0.5 V (not to exceed 7 V)

NOTES:

 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any conditions other than those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

## **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	МАХ	UNIT
TA	Temperature, Ambient	0	70	°C
Vcc	Supply Voltage	4.5	5.5	v
Vss	Supply Voltage	0	0	V
VIL	Logic "0" Input Voltage <sup>1</sup>	-0.5	0.8	v
VIH	Logic "1" Input Voltage	2.0	Vcc + 0.5	v

NOTE:

1. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS (OVER OPERATING RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
lu	Input Leakage Current	Vcc = 5.5 V, VIN = 0 V to Vcc	-10	10	μA
Ilo	Output Leakage Current	$\overline{R} \ge V_{IH}$ , 0 V $\le V_{OUT} \le V_{CC}$	-10	10	μA
Voн	Output High Voltage	Ioн = -2.0 mA	2.4		v
VoL	Output Low Voltage	I <sub>OL</sub> = 8.0 mA		0.4	v
Icc	Average Supply Current <sup>1</sup>	Measured at f = 40 MHz		100	mA
ICC2	Average Standby Current <sup>1</sup>	All Inputs = VIH		15	mA
Іссз	Power Down Current <sup>1</sup>	All Inputs = Vcc - 0.2V		5	mA

NOTE:

1. Icc, Icc2, and Icc3 are dependent upon actual output loading and cycle rates. Specified values are with outputs open.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load, Timing Tests	Figure 4

# CAPACITANCE 1,2

PARAMETER	RATING
CIN MAX (Input Capacitance)	5 pF
Co MAX (Output Capacitance)	7 pF




Figure 4. Output Load Circuit

#### NOTES:

1. Sample tested only.

2. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{\rm IN}$  = 0 V.

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

0,012-01		tA = '	15 ns	t <sub>A</sub> = 2	20 ns	ta = 2	25 ns	t <sub>A</sub> =	35 ns	ta =	50 ns	tA = (	65 ns	tA = 8	30 ns	
SYMBOL	PARAMETER		MAX		MAX						MAX	MIN	MAX		MAX	UNITS
	F		RE	AD CI	CLE	TIMIN	IG									
tRC	Read Cycle Time	25	-	30	-	35	-	45	-	65	-	80	_	100	_	ns
ta	Access Time	-	15	_	20	_	25	- 1	35	-	50	_	65	-	80	ns
tRR	Read Recover Time	10	-	10	_	10	-	10	-	15	-	15	-	15	-	ns
tRPW	Read Pulse Width <sup>2</sup>	15	-	20	-	25	-	35	- 1	50	-	65	-	80	_	ns
tRLZ	Data Bus Active from Read Low <sup>3</sup>	5	-	5	-	5	-	5	-	5	-	5	_	10	_	ns
twilz	Data Bus Active from Write High 3,4	10	-	10	-	10	-	10	-	10	-	10	-	20	-	ns
tov	Data Valid from Read Pulse High	5	-	5	-	5	-	5	-	5	-	5	-	5	-	ns
tRHZ	Data Bus High-Z from Read High <sup>3</sup>	-	15	-	15	_	15	-	15	-	20	-	30	-	30	ns
two Write Cycle Time 25 - 30 - 35 - 45 - 65 - 80 - 100 - ns																
twpw	Write Pulse Width <sup>2</sup>	15	-	20	-	25	-	35	1 -	50	-	65	_	80	_	ns
twn	Write Recovery Time	10	-	10	-	10	-	10	-	15	-	15	_	15		ns
tDS	Data Setup Time	10	-	10	-	10	-	15	- 1	20	-	20	-	20	-	ns
t <sub>DH</sub>	Data Hold Time	0	-	0	_	0	_	0	-	0	-	5	_	5	_	ns
	RESET TIMING															
tRSC	Reset Cycle Time	25	-	30	_	35	-	45	- 1	65	-	80	-	100	_	ns
tRS	Reset Pulse Width <sup>2</sup>	15	-	20	-	25	_	35	-	50	-	65	-	80	_	ns
tRSR	Reset Recovery Time	10	-	10	-	10	-	10	-	15	-	15	-	15	-	ns
tRRSS	Read High to RS High	15	-	20	_	25	_	35	-	50	-	65	_	80	_	ns
twrss	Write High to RS High	15	- 1	20	_	25	-	35	-	50	-	65	-	80	_	ns
	<u> </u>		RE	RAN	SMIT	TIMIN	IG	L			L					
tRTC	Retransmit Cycle Time	25	-	30	_	35	-	45	_	65	- 1	80	-	100	_	ns
tRT	Retransmit Pulse Width <sup>2</sup>	15	_	20	_	25	_	35	-	50	-	65	_	80	-	ns
tren trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent trent t	Retransmit Recovery Time	10	-	10	-	10	_	10	-	15	-	15	_	15	-	ns
	······································			FLAC	G TIM	NG		<b>I</b>								
tefl	Reset to Empty Flag Low	_	25	_	30	_	35	-	45	_	65	_	80	-	100	ns
then, feh	Reset to Half & Full Flag High	-	25	_	30	-	35	-	45	_	65	-	80	_	100	ns
tREF	Read Low to Empty Flag Low	-	20	_	25	-	25	_	35	-	45	-	60	_	60	ns
tRFF	Read High to Full Flag High	-	20	_	25	-	25	-	35	_	45	_	60	-	60	ns
twer	Write High to Empty Flag High	-	20	_	25	_	25	-	35	-	45	-	60	-	60	ns
twFF	Write Low to Full Flag Low	-	20	-	25	-	25	-	35	_	45	-	60	-	60	ns
twhe	Write Low to Half-Full Flag Low	-	25	-	30	-	35	-	45	-	65	-	80	_	100	ns
tRHF	Read High to Half-Full Flag High	-	25	-	30	-	35	-	45	-	65	-	80	-	100	ns
	·		EX	PANS	SION	<b>IMIN</b>	G									
txoL	Expansion Out Low	-	18	_	20	_	25	_	35	-	50	-	65	-	80	ns
txon	Expansion Out High	-	18	_	20	-	25	-	35	_	50	_	65	_	80	ns
txi	Expansion In Pulse Width	15	_	20		25	_	35	-	50	_	65	_	80	_	ns
txiR	Expansion In Recovery Time	10	-	10	_	10	-	10	-	10	-	10	_	10	_	ns
txis	Expansion In Setup Time	7	-	10	_	10	_	15	-	15	-	15	_	15	_	ns
IOTES:	,					L		I	L		L	ل				

1. All timing measurements performed at "AC Test Condition" levels.

2. Pulse widths less than minimum value are not allowed.

3. Values guaranteed by design not currently tested.

4. Only applies to read data flow-through mode.

## **OPERATIONAL DESCRIPTION**

#### Reset

The Device is reset whenever the RESET pin ( $\overline{RS}$ ) is taken to a low state. The reset operation initializes both the read and write address pointers to the first memory location. The XI and  $\overline{FL}$  pins are also sampled at this time to determine whether the device is in SINGLE mode or DEPTH EXPANSION mode. A reset pulse is required when the device is first powered up. The READ ( $\overline{R}$ ) and WRITE ( $\overline{W}$ ) pins may be in any state when reset is initiated, but must be brought to a high state tRRSS and tWRSS before the rising edge of  $\overline{RS}$ .

#### Write

A write cycle is initiated on the falling edge of the WRITE ( $\overline{W}$ ) pin. Data setup and hold times must be observed on the data-in ( $D_0 - D_8$ ) pins. A write operation is only possible if the FIFO is not full, (i.e. the FULL flag pin is HIGH). Writes may occur independently of any ongoing read operations.

At the falling edge of the first write after the memory is half filled, the HALF flag will be assorted ( $\overline{HF}$  = LOW) and will remain asserted until the difference between the write pointer and read pointer indicates that the remaining data in the device is less than or equal to one-half the total capacity of the FIFO. The HALF flag is deasserted ( $\overline{HF}$  = HIGH) by the appropriate rising edge of  $\overline{R}$ .

The FULL flag is asserted ( $\overline{FF} = LOW$ ) at the falling edge of the write operation which fills the last available location in the FIFO memory array. The FULL flag will inhibit further writes until cleared by a valid read. The FULL flag is deasserted ( $\overline{FF} = HIGH$ ) after the next rising edge of  $\overline{R}$  releases another memory location.

#### Read

A read cycle is initiated on the falling edge of the READ ( $\overline{R}$ ) pin. Read data becomes valid on the data out ( $\Omega_0$ – $\Omega_8$ ) pins after a time t<sub>A</sub> from the falling edge of  $\overline{R}$ . After  $\overline{R}$  goes HIGH, the data out pins return to a high-impedance state. Reads may occur independent of any ongoing write operations. A read is only possible if the FIFO is not empty ( $\overline{EF} = HIGH$ ).

The internal read and write address pointers are maintained by the device such that consecutive read operations will access data in the same order as it was written. The EMPTY flag is asserted ( $\overline{EF} = LOW$ ) after the falling edge of  $\overline{R}$  which accesses the last available data in the FIFO memory.  $\overline{EF}$  is deasserted ( $\overline{EF} = HIGH$ ) after the next rising edge of  $\overline{W}$  loads another word of valid data.

#### **Data Flow-Through**

Read flow-through mode occurs when the READ ( $\overline{R}$ ) pin is brought low while the FIFO is empty, and held LOW in anticipation of a write cycle. At the end of the next write cycle, the EMPTY flag will be momentarily deasserted, and the data just written will become available on the data out pins after a maximum time of twEF + tA. Additional writes may occur while the  $\overline{R}$  pin remains low, but only data from the first write flows through to the outputs. Additional data, if any, can only be accessed by toggling  $\overline{R}$ .

Write flow-through mode occurs when the WRITE  $(\overline{W})$  pin is brought low while the FIFO is full, and held low in anticipation of a read cycle. At the end of the read cycle, the FULL flag will be momentarily deasserted, but then immediately reasserted in response to  $\overline{W}$  held LOW. Data is written into the FIFO on the rising edge of  $\overline{W}$  which may occur tRFF + twpw after the read.

#### Retransmit

The FIFO can be made to reread previously read data through the retransmit function. Retransmit is initiated by pulsing  $\overline{RT}$  LOW. This resets the internal read address pointer to the first physical location in the memory while leaving the internal write address pointer unchanged. Data between the read and write pointers may be reaccessed by subsequent reads. Both  $\overline{R}$  and  $\overline{W}$  must be inactive (HIGH) during the retransmit pulse. Retransmit is useful if no more than 2048 writes are performed between resets. Retransmit may affect the status of  $\overline{EF}$ ,  $\overline{HF}$  and  $\overline{FF}$  flags, depending on the relocation of the read pointer. This function is not available in depth expansion mode.

## TIMING DIAGRAMS




Figure 5. Asynchronous Write and Read Operation




Figure 6. Full Flag from Last Write to First Read




Figure 7. Empty Flag from Last Read to First Write






Figure 8. Read Data Flow-Through











Figure 10. Empty Flag Timing
















Figure 14. Reset Timing






Figure 15. Expansion Out Timing





## **OPERATIONAL MODES**

#### **Single Device Configuration**

When depth expansion is not required for the given application, the device is placed in SINGLE mode by tying the EXPANSION IN pin  $(\overline{XI})$  to ground. This pin is internally sampled during reset.

#### Width Expansion

Word width expansion is implemented by placing multiple devices in parallel. Each device should be configured for SINGLE mode. In this arrangement, the behavior of the status flags will be identical for all devices, so these flags may be derived from any one device.




Figure 17. Single FIFO ( $2K \times 9$ )




Figure 18. FIFO Width Expansion ( $2K \times 18$ )

## **OPERATIONAL MODES (cont'd)**

#### **Depth Expansion**

Depth expansion is implemented by configuring the required number of FIFOs in EXPANSION mode. In this arrangement, the FIFOs are connected in a circular fashion with the EXPANSION OUT pin ( $\overline{XO}$ ) of each device tied to the EXPANSION IN pin ( $\overline{XI}$ ) of the next device. One FIFO in this group must be designated as the first load device. This is accomplished by tying the FIRST LOAD pin ( $\overline{FL}$ ) of this device to ground. All other devices must have their  $\overline{FL}$  pin tied to a high level. In this mode,  $\overline{W}$  and  $\overline{R}$  signals are shared by all devices, while internal

logic controls the steering of data. Only one FIFO will be enabled for any given read cycle, so the common Data Out pins of all devices are wire-ORed together. Likewise, the common Data In pins of all devices are tied together.

In EXPANSION mode, external logic is required to generate a composite Full or Empty flag. This is achieved by ORing the FF pins of all devices and ORing the EF pins of all devices respectively. The HALF flag and RETRANSMIT functions are not available in DEPTH EXPANSION mode.




Figure 19. FIFO Depth Expansion (6144 × 9)

## **OPERATIONAL MODES (cont'd)**

#### **Compound Expansion**

A combination of width and depth expansion can be easily implemented by operating groups of depth expanded FIFOs in parallel.

#### **Bidirectional Operation**

Applications which require bidirectional data buffering between two systems can be realized by operating LH5498 devices in parallel but opposite directions. The Data In pins of a device may be tied to the corresponding Data Out pins of another device operating in the opposite direction to form a single bidirectional bus interface. Care must be taken to assure that the appropriate read, write and flag signals are routed to each system. Both depth and width expansion may be used in this configuration.




Figure 20. Compound FIFO





Figure 21. Bidirectional FIFO

## **ORDERING INFORMATION**



# LH5499

## FEATURES


- Fast Access Times: 20/25/35/50/65/80 ns
- Full CMOS Dual Port Memory Array
- Fully Asynchronous Read and Write
- Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Read Retransmit Capability
- TTL Compatible I/O
- Packages: 28-Pin, 600-mil PDIP & 32-Pin, PLCC
- Pin and Functionally Compatible with IDT7204

## FUNCTIONAL DESCRIPTION

The LH5499 is a dual port memory with internal addressing to implement First-In, First-Out algorithm. Through an advanced dual port architecture, it provides fully asynchronous read/write operation. Empty, Full, and Half-Full status flags are provided to prevent data overflow and underflow. Internal logic is provided for unlimited expansion in both word size and depth.

Read and Write operations automatically access sequential locations in memory in such a way that data is read out in the same order that it was written, that is on a First-In, First-Out basis. Since the address sequence is internally predefined, no external address information is required for the operation of this device. A ninth data bit is provided for parity or control information often needed in communication applications.

Empty, Full, and Half-Full status flags monitor the extent to which data has been written into the FIFO, and prevent improper operations (i.e., Read if the FIFO is empty, or Write if the FIFO is full). A retransmit feature resets the Read address pointer to its initial position, thereby allowing repetitive readout of the same data. Expansion in and Expansion out pins implement an expansion scheme that allows individual FIFOs to be cascaded to greater depth without incurring additional latency (bubblethrough) delays.



PIN CONNECTIONS

Figure 1. Pin Connections for PDIP Package




Figure 2. Pin Connections for PLCC Package




Figure 3. LH5499 Block Diagram

## **PIN DESCRIPTIONS**

PIN	DESCRIPTION
Do D8	Data Inputs
Q0 - Q8	Data Outputs
W	Write Control
R	Read Control
EF	Empty Flag
FF	Full Flag

PIN	DESCRIPTION
XO/HF	Expansion Out, Half-Full Flag
XI	Expansion In
FL/RT	First Load, Retransmit
RS	Reset
Vcc	Positive Power Supply
Vss	Ground

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Supply Voltage to VSS Potential	-0.5 V to 7 V
Signal Pin Voltage to Vss Potential <sup>3</sup>	-0.5 V to V <sub>CC</sub> + 0.5 V (not to exceed 7 V)
DC Output Current <sup>2</sup>	± 50 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W
DC Voltage Applied to Outputs In High-Z State	-0.5 V to V <sub>CC</sub> + 0.5 V (not to exceed 7 V)

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in thc "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

## **OPERATING RANGE**

SYMBOL	SYMBOL PARAMETER		MAX	UNIT		
TA	TA Temperature, Ambient		70	°C		
Vcc Supply Voltage		4.5	5.5	v		
V <sub>SS</sub> Supply Voltage		0	0	V		
VIL Logic "0" Input Voltage 1		-0.5	0.8	V		
VIH Logic "1" Input Voltage		2.0	Vcc + 0.5	V		

NOTE:

1. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	OL PARAMETER TEST CONDITIONS		MIN	MAX	UNIT
ILI .	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-10	10	μA
ILO	Output Leakage Current	$\overline{R} \ge V_{IH}$ , 0 V $\le V_{OUT} \le V_{CC}$	-10	10	μA
Vон	Output High Voltage	loн = -2.0 mA	2.4		v
Vol	Output Low Voltage	lol = 8.0 mA		0.4	v
lcc	Average Supply Current <sup>1</sup>	Measured at f = 33 MHz		100	mA
Icc2	Average Standby Current <sup>1</sup>	All Inputs = VIH		15	mA
Іссз	Power Down Current <sup>1</sup>	All Inputs = V <sub>CC</sub> - 0.2V		8	mA

NOTE:


1. Icc, Icc2, and Icc3 are dependent upon actual output loading and cycle rates. Specified values are with outputs open.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load, Timing Tests	Figure 4

# CAPACITANCE 1,2

PARAMETER	RATING
CIN MAX (Input Capacitance)	5 pF
Co MAX (Output Capacitance)	7 pF



### Figure 4. Output Load Caption

#### NOTES:

1. Sample tested only.

2. Capacitances are maximum values at 25°C measured at 1.0MHz with  $V_{IN} = 0 V$ .

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> (Over Operating Range)

SYMBOL	PARAMETER		20 ns											UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		R	EAD	CYCL	E TIM	NG								
tRC	Read Cycle Time	30	-	35	_	45	-	65	-	80	-	100	-	ns
ta	Access Time	-	20	-	25	-	35	-	50	-	65	-	80	ns
tRR	Read Recover Time	10	-	10	-	10	-	15	-	15	-	15	-	ns
tRPW	Read Pulse Width <sup>2</sup>	20	-	25	-	35	-	50	-	65	-	80	-	ns
tRLZ	Data Bus Active from Read Low <sup>3</sup>	5	-	5	-	5	-	5	-	5	-	10	-	ns
twLz	Data Bus Active from Write High 3,4	10	-	10	-	10	-	10	-	10	-	20	-	ns
tov	Data Valid from Read Pulse High	5	-	5	-	5	-	5	-	5	-	5	-	ns
tRHZ	Data Bus High-Z from Read High <sup>3</sup>	-	15	-	15	-	15	-	20	-	30	-	30	ns
		w	RITE	CYCL	Е ТІМ	ING								
twc	Write Cycle Time	30	-	35	-	45	-	65	-	80	-	100	-	ns
twpw	Write Pulse Width <sup>2</sup>	20	-	25	-	35	-	50	-	65	-	80	-	ns
twn	Write Recovery Time	10	-	10	-	10	-	15	-	15	-	15	-	ns
tps	Data Setup Time	10	-	10	-	15	-	20	-	20	-	20	-	ns
tDH	Data Hold Time	0	-	0	_	0	_	0	-	5	-	5	_	ns
	L		RES	ET TI	MING						<b>I</b>	L		
tRSC	Reset Cycle Time	30	-	35	_	45	-	65	-	80	-	100	_	ns
tRS	Reset Pulse Width <sup>2</sup>	20	_	25	-	35	-	50	_	65	-	80	_	ns
tRSR	Reset Recovery Time	10	_	10	_	10	_	15	-	15	-	15	_	ns
thon			ETRA		TTIM	NG					I			
tRTC	Retransmit Cycle Time	30		35	_	45	_	65	_	80	-	100	_	ns
tRT	Retransmit Pulse Width <sup>2</sup>	20	-	25	_	35	_	50	_	65	-	80	_	ns
TRTR	Retransmit Recovery Time	10		10	_	10		15	_	15		15	_	ns
			EI /	AG TI			I			10	I			
•	Desetts Empty Fler Low	_	30	-	35		45	_	65		80	_	100	
tEFL	Reset to Empty Flag Low	-	30	_	35	-	45	-	65	_	80	-	100	ns ns
thfh,ffh	Reset to Half & Full Flag High		25	_	25	_	45 35	_	45	_	60	_	60	
tREF	Read Low to Empty Flag Low		25		25		35		45 45		60		60	ns
tRFF	Read High to Full Flag High	-	25 25	-	25	-	35	-	45 45	-	60	-	60 60	ns ns
tWEF	Write High to Empty Flag High		25	-	25	-	35	_	45 45	_	60	_	60	ns
tWFF	Write Low to Full Flag Low	-	30	-	35	-	45	-	45 65		80	-	100	
twhF	Write Low to Half-Full Flag Low													ns
trhf	Read High to Half-Full Flag High		30	-	35	-	45	-	65	_	80	_	100	ns
		E	XPAN	ISION	·	NG								
txol	Expansion Out Low	-	20	-	25	-	35	-	50		65	-	80	ns
tхон	Expansion Out High	-	20	-	25	-	35	-	50	-	65	-	80	ns
txı	Expansion In Pulse Width	20		25	-	35	-	50	-	65	-	80	-	ns
txir	Expansion In Recovery Time	10	-	10	-	10	-	10	-	10	-	10	-	ns
txis	Expansion in Setup Time	10	-	10	-	15	-	15	-	15	_	15	-	ns

1. All timing measurements performed at "AC Test Condition" levels.

2. Pulse widths less than minimum value are not allowed.

3. Values guaranteed by design not currently tested.

4. Only applies to read data flow-through mode.

## **OPERATIONAL DESCRIPTION**

#### Reset

The Device is reset whenever the RESET pin ( $\overline{\text{RS}}$ ) is taken to a low state. The reset operation initializes both the read and write address pointers to the first memory location. The XI and FL pins are also sampled at this time to determine whether the device is in SINGLE mode or DEPTH EXPANSION mode. A reset pulse is required when the device is first powered up. The READ ( $\overline{\text{R}}$ ) and WRITE ( $\overline{\text{W}}$ ) pins may be in any state when reset is initiated, but must be brought to a high state t<sub>RPW</sub> and twpw before the rising edge of  $\overline{\text{RS}}$ .

#### Write

A write cycle is initiated on the falling edge of the WRITE ( $\overline{W}$ ) pin. Data setup and hold times must be observed on the data in ( $D_0 - D_8$ ) pins. A write operation is only possible if the FIFO is not full, (i.e. the FULL flag pin is HIGH). Writes may occur independently of any ongoing read operations.

At the falling edge of the first write after the memory is half filled, the HALF flag will be asserted ( $\overline{HF} = LOW$ ) and will remain asserted until the difference between the write pointer and read pointer indicates that the remaining data in the device is less than or equal to one half the total capacity of the FIFO. The HALF flag is deasserted ( $\overline{HF} = HIGH$ ) by the appropriate rising edge of  $\overline{R}$ .

The FULL flag is asserted ( $\overline{FF} = LOW$ ) at the falling edge of the write operation which fills the last available location in the FIFO memory array. The FULL flag will inhibit further writes until cleared by a valid read. The FULL flag is deasserted ( $\overline{FF} = HIGH$ ) after the next rising edge of  $\overline{R}$  releases another memory location.

#### Read

A read cycle is initiated on the falling edge of the READ ( $\overline{R}$ ) pin. Read data becomes valid on the data out ( $\Omega_0$ – $\Omega_8$ ) pins after a time ta from the falling edge of  $\overline{R}$ . After  $\overline{R}$  goes high, the data out pins return to a high-impedance state. Reads may occur independent of any ongoing write operations. A read is only possible if the FIFO is not empty ( $\overline{EF} = HIGH$ ).

The internal read and write address pointers are maintained by the device such that consecutive read operations will access data in the same order as it was written. The EMPTY flag is asserted ( $\overline{EF} = LOW$ ) after the falling edge of  $\overline{R}$  which accesses the last available data in the FIFO memory.  $\overline{EF}$  is deasserted ( $\overline{EF} = HIGH$ ) after the next rising edge of  $\overline{W}$  loads another word of valid data.

#### **Data Flow-Through**

Read flow-through mode occurs when the READ ( $\overline{R}$ ) pin is brought low while the FIFO is empty, and held LOW in anticipation of a write cycle. At the end of the next write cycle, the EMPTY flag will be momentarily de-asserted, and the data just written will become available on the data out pins after a maximum time of twEF + tA. Additional writes may occur while the  $\overline{R}$  pin remains low, but only data from the first write flows through to the outputs. Additional data, if any, can only be accessed by toggling  $\overline{R}$ .

Write flow-through mode occurs when the WRITE ( $\overline{W}$ ) pin is brought low while the FIFO is full, and held low in anticipation of a read cycle. At the end of the read cycle, the FULL flag will be momentarily deasserted, but then immediately reasserted in response to  $\overline{W}$  held low. Data is written into the FIFO on the rising edge of  $\overline{W}$  which may occur tRFF + twpw after the read.

#### Retransmit

The FIFO can be made to reread previously read data through the retransmit function. Retransmit is initiated by pulsing  $\overline{RT}$  low. This resets the internal read address pointer to the first physical location in the memory while leaving the internal write address pointer unchanged. Data between the read and write pointers may be reaccessed by subsequent reads. Both  $\overline{R}$  and  $\overline{W}$  must be inactive (HIGH) during the retransmit pulse. Retransmit is useful if no more than 4096 writes are performed between resets. Retransmit may affect the status of  $\overline{EF}$ ,  $\overline{HF}$  and  $\overline{FF}$  flags, depending on the relocation of the read pointer. This function is not available in depth expansion mode.

## TIMING DIAGRAMS




Figure 5. Asynchronous Write and Read Operation




Figure 6. Full Flag from Last Write to First Read




Figure 7. Empty Flag from Last Read to First Write





Figure 8. Read Data Flow-Through









Figure 10. Empty Flag Timing









Figure 12. Half-Full Flag Timing








Figure 14. Reset Timing





Figure 15. Expansion Out Timing





## **OPERATIONAL MODES**

#### **Single Device Configuration**

When depth expansion is not required for the given application, the device is placed in SINGLE mode by tying the EXPANSION IN pin  $(\overline{X})$  to ground. This pin is internally sampled during reset.

#### Width Expansion

Word width expansion is implemented by placing multiple devices in parallel. Each device should be configured for SINGLE mode. In this arrangement, the behavior of the status flags will be identical for all devices, so these flags may be derived from any one device.




Figure 17. Single FIFO (4K  $\times$  9)




Figure 18. FIFO Width Expansion ( $4K \times 18$ )

#### **Depth Expansion**

Depth expansion is implemented by configuring the required number of FIFOs in EXPANSION mode. In this arrangement, the FIFOs are connected in a circular fashion with the EXPANSION OUT pin ( $\overline{XO}$ ) of each device tied to the EXPANSION IN pin ( $\overline{XI}$ ) of the next device. One FIFO in this group must be designated as the first load device. This is accomplished by tying the FIRST LOAD pin ( $\overline{FL}$ ) of this device to ground. All other devices must have their  $\overline{FL}$  pin tied to a high level. In this mode,

 $\overline{W}$  and  $\overline{R}$  signals are shared by all devices, while internal logic controls the steering of data. Only one FIFO will be enabled for any given read cycle, so the common Data Out pins of all devices are wire-ORed together. Likewise, the common Data In pins of all devices are tied together.

In EXPANSION mode, external logic is required to generate a composite Full or Empty flag. This is achieved by ORing the FF pins of all devices and ORing the EF pins of all devices respectively. The HALF flag and RETRANSMIT functions are not available in DEPTH EXPANSION mode.





Figure 19. FIFO Depth Expansion (12288 × 9)

#### **Compound Expansion**


A combination of width and depth expansion can be easily implemented by operating groups of depth expanded FIFOs in parallel.

#### **Bidirectional Operation**

Applications which require bidirectional data buffering between two systems can be realized by operating LH5499 devices in parallel but opposite directions. The Data In pins of a device may be tied to the corresponding Data Out pins of another device operating in the opposite direction to form a single bidirectional bus interface. Care must be taken to assure that the appropriate read, write and flag signals are routed to each system. Both depth and width expansion may be used in this configuration.










## **ORDERING INFORMATION**



# LH5492

## $4K \times 9 \text{ Clocked FIFO}$

## FEATURES

- Fast Cycle Times: 25/35/50 ns Frequency: 40/28.5/20 MHz
- Parallel Data In; Parallel Data Out
- Two Read Enable Inputs and Two Write Enable Inputs, Sampled on Rising Edge of the Appropriate Clock
- Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM Technology, 4096 × 9
- Independently-Synchronized Operation of Input Port and Output Port
- Full, Half-Full, Almost-Empty/Full, and Empty Flags
- Three-State Outputs with Output Enable
- May be Used for Bidirectional Bus Interfaces
- May be Used to Interface between Buses of Different Word Widths
- Reset/Reread Capability
- TTL and CMOS Compatible I/O
- 32-Pin PLCC Package

## FUNCTIONAL DESCRIPTION

The LH5492 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port RAM technology, capable of containing up to 4096 9-bit words. A single LH5492 FIFO can input and output 9-bit bytes; it has one 9-bit parallel input (write) port, and one 9-bit parallel output (read) port. Multiple write enables and read enables support paralleling LH5492s for greater-word-width operation, in order to achieve a *wider* 'effective FIFO.' The paralleled LH5492 combination remains capable of performing all of the operations which a standalone LH5492 can perform. Thus, if two LH5492s are paralleled, the combination can input and output 18-bit halfwords. This paralleled LH5492s, atthough some external logic is required for more than two.

The LH5492 architecture supports synchronous operation, tied to two independent free-running clocks at the input and output ports respectively. However, these 'clocks' also may be aperiodic, asynchronous 'demand' signals; they do not need to be synchronized with each other in any way. Almost all control input signals and status output signals are synchronized to these clocks, to simplify system design. The input and output ports operate altogether independently of each other, except when the FIFO becomes either absolutely full or else absolutely empty.

Two edge-sampled enable control inputs, WEN<sub>1</sub> and WEN<sub>2</sub>, are provided for the input port; and two more such control inputs, REN<sub>1</sub> and REN<sub>2</sub>, are provided for the output port. These synchronous control inputs may be used as write demands and read demands respectively, when an LH5492 is interfaced to continuously-clocked synchronous systems. Data flow is initiated at a port by the rising edge of the clock signal corresponding to that port, and is gated only by the appropriate edge-sampled enable control input signal(s).

The following FIFO status flags monitor the extent to which the internal memory has been filled: Full, Half-Full, Almost-Empty/Full, and Empty. The Almost-Empty/Full flag is asserted whenever the internal memory is either within eight locations of 'empty,' or else within eight locations of 'full.' The Half-Full flag serves to distinguish the 'almost-empty' condition from the 'almost-full' condition. Also, during fully-synchronous operation, the Full flag may be tied directly to WEN1 or to WEN2, and the Empty flag likewise may be tied directly to REN1 or REN2, in order to prevent overrunning or undemunning the internal FIFO boundaries. (See Figure 10.)

## **PIN CONNECTIONS**




Figure 1. Pin Connections for PLCC Package

## FUNCTIONAL DESCRIPTION (cont'd)

Alternatively, the enabling of write or read operations may be controlled entirely by external system logic, while the flags serve strictly as system interrupts. This design approach works well when the input port clock and the output port clock are not synchronized to each other.




Figure 2. LH5492 Block Diagram

#### SIGNAL/PIN DESCRIPTIONS

PIN	SIGNAL NAME/DESCRIPTION
RS	Reset. An assertive-LOW input which initializes the internal address pointers and flags.
WCK	Write Clock. A free-running clock input for write operations.
RCK	Read Clock. A free-running clock input for read operations.
D0 - D8	Data Inputs. $D_0 - D_8$ are sampled on the rising edge of WCK, whenever both WEN <sub>1</sub> and WEN <sub>2</sub> are being asserted.
Q0 - Q8	Data Outputs. $Q_0 - Q_8$ are updated following the rising edge of RCK, whenever both REN <sub>1</sub> and REN <sub>2</sub> are being asserted.
WEN1	Write Enable 1. An assertive-HIGH input signal which is sampled on the rising edge of WCK to con- trol the flow of data into the FIFO. Both WEN1 and WEN2 must be asserted in order to enable a write operation.
WEN <sub>2</sub>	Write Enable 2. An assertive-HIGH input signal which is sampled on the rising edge of WCK to con- trol the flow of data into the FIFO. Both WEN1 and WEN2 must be asserted in order to enable a write operation.
REN1	Read Enable 1. An assertive-HIGH input signal which is sampled on the rising edge of RCK to con- trol the flow of data out of the FIFO. Both REN1 and REN2 must be asserted in order to enable a read operation.
REN <sub>2</sub>	Read Enable 2. An assertive-HIGH input signal which is sampled on the rising edge of RCK to con- trol the flow of data out of the FIFO. Both REN1 and REN2 must be asserted in order to enable a read operation.
FF	Full Flag. An assertive-LOW output indicating when the FIFO is full.
ĦF	Half Flag. An assertive-LOW output indicating when the FIFO is more than half full.
AEF	Almost-Empty/Full. An assertive-LOW output indicating when the FIFO either is within eight locations of full, or else is within eight locations of empty.
EF	Empty Flag. An assertive-LOW output indicating when the FIFO is empty.
ŌĒ	Output Enable. An assertive-LOW signal which places the data outputs $Q_0 - Q_8$ in a low- impedance state.



## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Supply Voltage to Vss Potential	-0.5 V to 7 V
Signal Pin Voltage to VSS Potential <sup>3</sup>	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns, once per cycle.

## **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	МАХ	UNIT
TA	Temperature, Ambient	0	70	°C
Vcc	Supply Voltage	4.5	5.5	v
Vss	Supply Voltage	0	0	V
VIL	Logic LOW Input Voltage <sup>1</sup>	-0.5	0.8	v
VIH	Logic HIGH Input Voltage	2.2	Vcc + 0.5	v

NOTE:

1. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

#### **DC ELECTRICAL CHARACTERISTICS** (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
lu	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IN} = 0 V$ to $V_{CC}$	-10	10	μA
ILO	Output Leakage Current	$\overline{OE} \ge V_{IH}$ , $0 V \le V_{OUT} \le V_{CC}$	-10	10	μΑ
Vol	Output LOW Voltage	loL = 8.0 mA		0.4	V
Voн	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
lcc	Average Supply Current <sup>1</sup>	Measured at fc = max		150	mA
Icc2	Average Standby Current <sup>1</sup>	All Inputs = VIH		25	mA

NOTE:

 Icc and Icc2 are dependent upon actual output loading and cycle rates. Specified values are with outputs open; and, for Icc, operating at minimum cycle times.

## **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1. 5 V
Output Reference Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	7 pF
Co (Output Capacitance)	7 pF




Figure 3. Output Load Circuit

#### NOTES:

1. Sample tested only.

2. Capacitances are maximum values at  $25^{\circ}$ C, measured at 1.0MHz with V<sub>IN</sub> = 0 V.

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0°C to 70°C)

SYMBOL	DESCRIPTION		-25		35	50		UNIT
STMBUL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	
fc	Cycle Frequency	-	40	-	28.5	-	20	MHz
twc	Write Clock Cycle Time	25	-	35	-	50	-	ns
twн	Write Clock High Time	10	-	14	-	20	-	ns
tw∟	Write Clock Low Time	10	-	14	-	20	-	ns
tRC	Read Clock Cycle Time	25	-	35	-	50	-	ns
tRH	Read Clock High Time	10	-	14	-	20	-	ns
tRL	Read Clock Low Time	10	-	14	-	20	-	ns
tDS	Data Setup Time to Rising Clock	10	-	10	-	15	-	ns
tон	Data Hold Time from Rising Clock	0	-	0	-	2	-	ns
tes	Enable Setup Time to Rising Clock	10	-	10	-	15	-	ns
tен	Enable Hold Time from Rising Clock		-	0	-	2	-	ns
tA	Data Output Access Time		20	-	25	_	35	ns
toн	Output Hold Time (from rising RCK)	5	-	5	-	5	-	ns
tQL	OE to Data Outputs Low-Z <sup>2</sup>	1	-	1	-	1	-	ns
toz	OE to Data Outputs High-Z <sup>2</sup>	-	10	-	12	-	15	ns
toe	Output Enable to Data Valid	_	10	-	12	-	15	ns
tEF	Clock to Empty Flag Valid	-	20	-	25	-	35	ns
tFF	Clock to Full Flag Valid	-	20	-	25	-	35	ns
tHF	Clock to Half Flag Valid	-	35	-	40	-	45	ns
tAEF	Clock to AEF Flag Valid	-	35	-	40	-	45	ns
tRS	Reset Pulse Width	25	-	35	-	50	-	ns
trss	Reset Setup Time	10	-	15	-	25	-	ns
tRF	Reset Low to Flag Valid	-	30	-	35	-	40	ns
tra	Reset to Data Outputs Low	-	20	-	25	-	30	ns
tFRL	First Read Latency	18	-	20	-	20	-	ns
tFWL	First Write Latency	18	-	20	-	20	-	ns

NOTES:

1. All timing measurements performed at 'AC Test Condition' levels.

2. Value guaranteed by design; not currently production tested.

t<sub>RSS</sub> need not be met unless either a rising edge of WCK occurs while WEN<sub>1</sub> and WEN<sub>2</sub> are both being asserted, or else a rising edge of RCK occurs while REN<sub>1</sub> and REN<sub>2</sub> are both being asserted.

4. tFRL is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.

5. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.

## **OPERATIONAL DESCRIPTION**

#### Reset

The device is reset whenever the asynchronous reset input ( $\overline{RS}$ ) is asserted, i.e., taken to a LOW state. A reset operation is required after power up, before the first write operation occurs. The reset operation initializes both the read and write address pointers to the first physical memory location. After the falling edge of  $\overline{RS}$ , the status flags ( $\overline{FF}$ ,  $\overline{HF}$ ,  $\overline{AEF}$ , and  $\overline{EF}$ ) are updated to indicate a valid empty condition.

Write and/or read operations need not be deactivated during a reset operation, but failure to do so requires observance of the Reset Setup Time ( $t_{RSS}$ ) to assure that the first write and/or first read following reset will occur predictably.

If no read operations have been performed following a reset operation, then the previous data word being held in the output register consists of all zeroes. This data word will be seen on the output bus  $(Q_0 - Q_8)$  whenever the output enable  $(\overline{OE})$  is being held LOW.

#### Write

A write operation consists of storing parallel data from the data inputs to the FIFO memory array. A write operation is initiated on the rising edge of the Write Clock input (WCK), whenever both of the edge-sampled Write Enable inputs (WEN<sub>1</sub> and WEN<sub>2</sub>) are held HIGH for the prescribed setup times and hold times. Setup times and hold times must also be observed for the Data In pins ( $D_0$ - $D_8$ ).

When a full condition is reached, write operations should be ceased in order to prevent overwriting unread data. The state of the four status flags has no direct effect on write operations; that is, the execution of write operations is gated only by WEN<sub>1</sub> and WEN<sub>2</sub>, and the internal logic of the LH5492 itself has no interlock to prevent overrunning valid data after the internal write pointer 'wraps around' and catches up to the read pointer – and passes it, if writing is continued. Figure 10 illustrates how such an interlock may be implemented by means of external connections.

Following the first read operation from a full FIFO, another memory location becomes freed up, and the Full Flag is deasserted ( $\overline{FF}$  = HIGH). The next write operation should begin no earlier than a First Write Latency time (t<sub>FWL</sub>) after the first read operation from a full FIFO, in order to assure that a correct data word is written into the FIFO memory.

#### Read

A read operation consists of loading parallel data from the FIFO memory array to the output register. A read operation is initiated on the rising edge of the Read Clock input (RCK), whenever both of the edge-sampled Read Enable inputs (REN<sub>1</sub> and REN<sub>2</sub>) are held HIGH for the prescribed setup times and hold times. Read data becomes valid on the Data Out pins  $(Q_0 - Q_8)$  by a time ta after the rising edge of RCK, provided that the Output Enable ( $\overline{OE}$ ) is being held LOW.  $\overline{OE}$  is an assertive-LOW asynchronous input. When  $\overline{OE}$  is taken LOW, the  $Q_0 - Q_8$  outputs are driven (i.e., are in a low-Z state) within a minimum time tou. When  $\overline{OE}$  is taken HIGH, the  $Q_0 - Q_8$  outputs are in a high-Z state within a maximum time toz.

When an empty condition is reached, read operations should be ceased until a valid write operation(s) has loaded additional data into the FIFO. The state of the four status flags has no direct effect on read operations; that is, the execution of read operations is gated only by REN1 and REN2, and the internal logic of the LH5492 itself has no interlock to prevent underrunning valid data after the internal read pointer 'wraps around' and catches up to the write pointer – and passes it, if reading is continued. Figure 10 illustrates how such an interlock may be implemented by means of external connections.

Following the first write to an empty FIFO, the Empty FIag ( $\overline{EF}$ ) is deasserted ( $\overline{EF}$  = HIGH). The next read operation should begin no earlier than a First Read Latency time (t<sub>FRL</sub>) from the first write operation into an empty FIFO, in order to ensure that correct read data is retrieved.

#### Status Flags

Status Flags are included for Full ( $\overline{FF}$ ), Half-Full ( $\overline{HF}$ ), Almost-Empty/Full ( $\overline{AEF}$ ), and Empty ( $\overline{EF}$ ). These flags are updated at the boundary conditions given in Table 1. Flag transitions follow the appropriate rising clock edge during an enabled read or write operation. The  $\overline{AEF}$  flag is asserted whenever the FIFO either is less than eight locations away from an empty boundary, or else is less than eight locations away from a full boundary.

A separate indicator for Almost-Empty may be generated by a logical NOR of  $\overline{AEF}$  with the inversion of  $\overline{HF}$ . An indicator for Almost-Full may be generated by a NOR of  $\overline{AEF}$  with  $\overline{HF}$ . From an assertive-HIGH perspective, the NOR gate effectively is performing an AND operation in both of these cases.

#### **Reset, Reread**

The FIFO can be made to reread previously read data through a reset operation, which initializes the internal read-address and write-address pointers to the first physical location in the FIFO memory (location zero). The status flags are updated to indicate an empty condition; but up to 4096 data words which previously had been written into and/or read from the FIFO still then remain in the FIFO memory array. The status flags may be ignored, and data may be reaccessed by subsequent read operations. The First Read Latency (tFRL) specification does not apply to reset/reread operations, since no new data words are being written to the FIFO following the reset operation.

LH5492

## TIMING DIAGRAMS








Figure 4. Write and Read Operation in a Near-Empty Condition













FLAG STATU				VALID WRITE CYCLES REMAINING			READ EMAINING
EF	AEF	HF	FF	min	max	min	max
0	0	1	1	4096	4096	0	0
1	0	1	1	4089	4095	1	7
1	1	1	1	2048	4088	8	2047
1	1	0	1	8	2047	2048	4088
1	0	0	1	1	7	4089	4095
1	0	0	0	0	0	4096	4096

Table	1.	Flag	Definitions	•
10010	••	i iwg	Deminiona	•





Figure 8. Half-Full Flag Timing





## **OPERATIONAL MODES**

#### **Synchronous Read and Write Operations**

Read and Write operations may be performed in synchronism with each other by deriving WCK and RCK from a *common* system clock. In this case, the Write Enable (WEN<sub>1</sub> and WEN<sub>2</sub>) and Read Enable (REN<sub>1</sub> and REN<sub>2</sub>) inputs all get sampled at the same clock rising edge.

This type of synchronous read/write operation ensures that flag outputs always satisfy the required setup and hold times for the WEN1, WEN2, REN1, and REN2 inputs. Thus, the Full Flag output (FF) may be tied directly to either WEN1 or WEN2, to prevent 'overrun' write operations when the full condition is reached, while the other Write Enable input remains available for system control. Likewise, the Empty Flag output (EF) may be tied directly to either REN1 or REN2, to prevent 'underrun' read operations when the empty condition is reached, while the other Read Enable input remains available for system control.

#### Asynchronous Read and Write Operations

Write operations and read operations also may be performed completely asynchronously, relative to each other, when the WCK input and the RCK input are derived from the clock signals of *different* systems. Under these conditions, the status-flag transitions occur relative to two unpredictably-related clock edges; and so, these flags should not be used to directly drive Write Enable or Read Enable inputs, since they do not always satisfy valid setup times and hold times.

Instead, it is recommended that these enable signals be *controlled* by the user, in order to ensure that adequate setup times and hold times are maintained. If the FIFO becomes either completely full or completely empty, then some synchronization between read and write operations at the full or empty boundaries becomes necessary to prevent timing violations.

When the FIFO is operating in this manner, the Almost-Empty/Full flag and the Half-Full flag should be used to provide some advance warning, to avoid overrunning or underruning a FIFO internal boundary. Typically, these flags are used as system interrupts. When an interrupt is received by the faster of the two systems, a predefined block of data then may be transferred at the maximum data rate, as long as there is known to be sufficient room for it. In this way the full and empty boundaries are never reached, and yet maximum data throughput is maintained.




Figure 10. Synchronous Operation




Figure 11. Asynchronous Operation

#### **Depth Expansion**

Increased FIFO depth may be realized by using multiple LH5492 devices. The availability of two enable control inputs for each port assists in this expansion. For either the input port or the output port, one enable input may be used for system control, while the other is driven by decode logic to direct the flow of data. Typically, this decode logic alternates accesses sequentially from one device to the next. Status flags are then derived from the last device in the sequence. The simplest form of this decode logic consists of a single toggle flipflop, which alternates access between two devices for every enabled clock cycle as shown in Figure 13.





Figure 12. FIFO Depth Expansion (8192 × 9)





#### Interface Between Different Bus Widths

Applications which require interface between system buses of different word wicths also may be implemented with multiple LH5492 devices. Essentially, one port may be configured for greater FIFO depth, while the other port is configured for greater word width. Referring to Figures 14 and 15, the wide-word port accesses data simultaneously from multiple devices, while the narrow-word port uses decode logic to direct the flow of data between two or more devices.




Figure 14. 8K  $\times$  9-Bit to 4K  $\times$  18-Bit Bus




Figure 15. 4K  $\times$  18-Bit to 8K  $\times$  9-Bit Bus

#### **Bidirectional Operation**

Applications which require bidirectional data buffering between two systems may be realized by operating LH5492 devices in parallel, but in opposite directions. The Data In pins of one device may be tied to the corresponding Data Out pins of another device operating in the opposite direction, to form a single bidirectional bus interface. Care must be taken to assure that the appropriate clock, enable, and flag signals are routed to each system. The extra enable control signals may be used to extend FIFO depth, or to interface bidirectional buses of different word widths.

#### Width Expansion

Any of the previously described applications can be extended in word width by operating groups of these device configurations in parallel. The enable setup and hold times should be satisfied for *all* devices, in order to ensure that all width-expanded devices respond *identically* to the same sequence of events.





Figure 16. Bidirectional Operation

## **ORDERING INFORMATION**



# LH5493

## FEATURES

- Fast Cycle Times: 25/35/50 ns Frequency: 40/28.5/20 MHz
- Parallel Data In; Serial Data and/or Parallel Data Out
- Serial Input and Serial Shift Capability in Output Register, for Long-Word-Length Parallel-to-Serial Operations
- Read Enable Input and Two Write Enable Inputs, Sampled on Rising Edge of the Appropriate Clock
- Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM Technology, 4096 × 9
- Fully Asynchronous Read and Write Operations
- Full, Half-Full, Almost-Empty/Full, and Empty Flags
- Reset/Reread Capability
- TTL/CMOS-Compatible I/O
- 32-Pin PLCC Package

#### **FUNCTIONAL DESCRIPTION**

The LH5493 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS RAM technology, capable of containing up to 4096 9-bit words. One LH5493 FIFO can input 9-bit bytes; and it can either output 9-bit bytes in parallel, or else output a serial bitstream. Thus, a single LH5493 is capable of 9-bit-to-1bit PISO (Parallel-In, Serial-Out) operation.

An LH5493 has one 9-bit parallel input (write) port, and one 9-bit parallel output (read) port. And there is one 1-bit serial input, which supports paralleling LH5493s for longer-word-width PISO operation. This serial input also allows additional control bits to be inserted at will into the serial output bitstream. There is no serial output port as such; *any* individual bit position in the parallel output register may be chosen as the serial-output data path, according to the desired time phase of the output bitstream.

The LH5493 architecture supports a very convenient method of *paralleling* multiple FIFOs for PISO operation, without any additional logic being needed, in order to achieve a *wider* 'effective FIFO.' The paralleled LH5493 combination remains capable of performing all of the operations which a standalone LH5493 can perform. Thus, if two LH5493s are paralleled, the combination can input 18-bit halfwords; and it can either output 18-bit halfwords, or else output a serial bitstream for 18-bit-to-1-bit PISO operation. This paralleling scheme extends without change to an *arbitrary* number of LH5493s.

The LH5493 architecture supports synchronous operation, tied to two independent free-running clocks at the input and output ports respectively. However, these 'clocks' also may be aperiodic, asynchronous 'demand' signals; they do not need to be synchronized with each other in any way. Almost all control input signals and status output signals are synchronized to these clocks, to simplify system design. The input and output ports operate altogether independently of each other, except when the FIFO becomes either absolutely full or else absolutely empty.

Two edge-sampled enable control inputs, WEN<sub>1</sub> and WEN<sub>2</sub>, are provided for the input port; and one such control input, REN, is provided for the output port. These synchronous control inputs may be used as write demands and read demands respectively, when an LH5493 is interfaced to continuously-clocked synchronous systems. Data flow is initiated at a port by the rising edge of the clock signal corresponding to that port, and is gated only by the appropriate edge-sampled enable control input signal(s).

## **PIN CONNECTIONS**




Figure 1. Pin Connections for PLCC Package

## FUNCTIONAL DESCRIPTION (cont'd)

The following FIFO status flags monitor the extent to which the internal memory has been filled: Full, Half-Full, Almost-Empty/Full, and Empty. The Almost-Empty/Full flag is asserted whenever the internal memory is either within eight locations of 'empty,' or else within eight locations of 'full.' The Half-Full flag serves to distinguish the 'almost-empty' condition from the 'almost-full' condition. Also, during fully-synchronous operation, the Full flag may be tied directly to WEN1 or to WEN2, and the Empty flag likewise may be tied directly to REN, in order to prevent overrunning or underrunning the internal FIFO boundaries. (See Figure 11.)

Alternatively, the enabling of write or read operations may be controlled entirely by external system logic, while the flags serve strictly as system interrupts. This design approach works well when the input port clock and the output port clock are not synchronized to each other.




Figure 2. LH5493 Block Diagram

## SIGNAL PIN | DESCRIPTIONS

PIN	SIGNAL NAME/DESCRIPTION
RS	Reset. An assertive-LOW input which initializes the internal address pointers and flags.
WCK	Write Clock. A free-running clock input for write operations.
RCK	Read Clock. A free-running clock input for read operations.
SI	Serial Input. A serial data input to allow paralleled PIS0 operation of multiple devices.
D0 D8	Data Inputs. $D_0 - D_8$ are sampled on the rising edge of WCK, whenever both WEN <sub>1</sub> and WEN <sub>2</sub> are being asserted.
$Q_0 - Q_8$	Data Outputs. Q0 - Q8 are updated following the rising edge of RCK, whenever REN is being asserted.
WEN <sub>1</sub>	Write Enable 1. An assertive-HIGH input signal which is sampled on the rising edge of WCK to control the flow of data into the FIFO. Both WEN <sub>1</sub> and WEN <sub>2</sub> must be asserted in order to enable a write operation.
WEN <sub>2</sub>	Write Enable 2. An assertive-HIGH input signal which is sampled on the rising edge of WCK to control the flow of data into the FIFO. Both WEN1 and WEN2 must be asserted in order to enable a write operation.
REN	Read Enable. An assertive-HIGH input signal which is sampled on the rising edge of RCK to control the flow of data out of the FIFO.
LD/ <del>SH</del>	Read Load/Shift. An input signal which is sampled on the rising edge of RCK to control the loading or shifting of data in the output register.
FF	Full Flag. An assertive-LOW output indicating when the FIFO is full.
HF	Half-Full Flag. An assertive-LOW output indicating when the FIFO is more than half full.
AEF	Almost-Empty/Full. An assertive-LOW output indicating when the FIFO either is within eight locations of full, or else is within eight locations of empty.
EF	Empty Flag. An assertive-LOW output indicating when the FIFO is empty.

## **ABSOLUTE MAXIMUM RATINGS**<sup>1</sup>

PARAMETER	RATING
Supply Voltage to Vss Potential	-0.5 V to 7 V
Signal Pin Voltage to VSS Potential <sup>3</sup>	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

## **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	МАХ	UNIT
TA	Temperature, Ambient	0	70	°C
Vcc	Supply Voltage	4.5	5.5	v
Vss	Supply Voltage	0	0	v
VIL	Logic LOW Input Voltage <sup>1</sup>	-0.5	0.8	V
Viн	Logic HIGH Input Voltage	2.2	Vcc + 0.5	v

NOTE:

1. Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Iц	Input Leakage Current	$V_{CC} = 5.5 V, V_{IN} = 0 V to V_{CC}$ -10		10	μA
Vol	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA		0.4	v
Voн	Output HIGH Voltage	IOH = -2.0 mA	2.4		V
Icc	Average Supply Current <sup>1</sup>	Measured at fc = max		150	mA
ICC2	Average Standby Current <sup>1</sup>	All Inputs = VIH		25	mA

NOTE:


1. Icc and Icc2 are dependent upon actual output loading and cycle rates. Specified values are with outputs open; and, for Icc, operating at minimum cycle times.

## **AC TEST CONDITIONS**

PARAMETER	RATING		
Input Pulse Levels	Vss to 3 V		
Input Rise and Fall Times (10% to 90%)	5 ns		
Input Timing Reference Levels	1.5 V		
Output Reference Levels	1.5 V		
Output Load, Timing Tests	Figure 3		

## CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	7 pF
Co (Output Capacitance)	7 pF



#### Figure 3. Output Load Circuit

#### NOTES:

1. Sample tested only.

2. Capacitances are maximum values at  $25^{\circ}$ C, measured at 1.0MHz with V<sub>IN</sub> = 0 V.

SYMBOL	DESCRIPTION		-25		-35		-50	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fc	Cycle Frequency	-	40	-	28.5	-	20	MHz
twc	Write Clock Cycle Time	25	-	35		50	-	ns
twн	Write Clock HIGH Time	10	-	14	_	20	-	ns
twL	Write Clock LOW Time	10	-	14	-	20	-	ns
tRC	Read Clock Cycle Time	25	-	35	-	50	-	ns
tRH	Read Clock HIGH Time	10	-	14	-	20	-	ns
tRL	Read Clock LOW Time	10	-	14	_	20	-	ns
tDS	Data Setup Time to Rising Clock	10	-	10	-	15	-	ns
tDH	Data Hold Time from Rising Clock	0	-	0	-	2	-	ns
tES	Enable Setup Time to Rising Clock	10	-	10	-	15	-	ns
tен	Enable Hold Time from Rising Clock	0	-	0	-	2	-	ns
tA	Data Output Access Time	-	20	-	25	-	35	ns
tон	Output Hold Time	5	-	5	-	5	-	ns
tEF	Clock to Empty Flag Valid	-	20	-	25	-	35	ns
tFF	Clock to Full Flag Valid	-	20	-	25	-	35	ns
tHF	Clock to Half-Full Flag Valid	-	35	-	40	-	45	ns
taef	Clock to AEF Flag Valid	-	35	-	40	-	45	ns
tRS	Reset Pulse Width	25	-	35	-	50	-	ns
tRSS	Reset Setup Time <sup>3</sup>	10	-	15	-	25	-	ns
tRF	Reset Low to Flag Valid	-	30	-	35	-	40	ns
tRQ	Reset to Data Outputs LOW	-	20	-	25	-	30	ns
tFRL	First Read Latency <sup>4</sup>	18	-	20	-	20	-	ns
tFWL	First Write Latency <sup>5</sup>	18	-	20	-	20	-	ns

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0°C to 70°C)

NOTES:

1. All timing measurements performed at 'AC Test Condition' levels.

2. Value guaranteed by design; not currently production tested.

t<sub>RSS</sub> need not be met unless either a rising edge of WCK occurs while WEN<sub>1</sub> and WEN<sub>2</sub> both are being asserted, or else a rising edge of RCK occurs while REN is being asserted.

4. t<sub>FRL</sub> is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.

5. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.

## **OPERATIONAL DESCRIPTION**

#### Reset

The device is reset whenever the asynchronous reset input ( $\overline{RS}$ ) is asserted, i.e., taken to a LOW state. A reset operation is required after power up, before the first write operation occurs. The reset operation initializes both the read and write address pointers to the first physical memory location. After the falling edge of  $\overline{RS}$ , the status flags ( $\overline{FF}$ ,  $\overline{HF}$ ,  $\overline{AEF}$ , and  $\overline{EF}$ ) are updated to indicate a valid empty condition.

Read, shift, and/or write operations need not be deactivated during a reset operation. However, failure to do so requires observance of the Reset Setup Time ( $t_{RSS}$ ), to assure that the first write and/or first read following a reset operation will occur predictably.

If no read operations have been performed following a reset operation, then the 'previous data' being held in the output register and seen on the output bus  $(Q_0 - Q_8)$  consists of all zeroes.

#### Write

A write operation consists of storing parallel data from the data inputs to the FIFO memory array. A write operation is initiated on the rising edge of the Write Clock input (WCK), whenever both of the edge-sampled Write Enable inputs (WEN<sub>1</sub> and WEN<sub>2</sub>) are held HIGH for the prescribed setup times and hold times. Setup times and hold times must also be observed for the Data In inputs (D<sub>0</sub> – D<sub>8</sub>).

When a full condition is reached, write operations should be ceased in order to prevent overwriting unread data. The state of the status flags has no direct effect on write operations; that is, the execution of write operations is gated only by WEN<sub>1</sub> and WEN<sub>2</sub>, and the internal logic of the LH5493 itself has no interlock to prevent overrunning valid data after the internal write pointer 'wraps around' and catches up to the read pointer – and passes it, if writing is continued. Figure 11 illustrates how such an interlock may be implemented by means of external connections.

Following the first read operation from a full FIFO, another memory location is freed up, and the Full Flag is deasserted ( $\overline{FF}$  = HIGH). The first write operation should begin no earlier than a First Write Latency (t<sub>FWL</sub>) after the first read operation from a full FIFO, in order to ensure that correct read data is retrieved.

#### Read

A read operation consists of loading parallel data from the FIFO memory array to the output register. A read operation is initiated on the rising edge of the Read Clock input (RCK), whenever both the edge-sampled Read Enable input (REN) and the Load/Shift input (LD/SH) are held HIGH for the prescribed setup times and hold times. Read data becomes valid at the Data Out outputs  $(Q_0 - Q_8)$  by a time ta after the rising edge of RCK. A shift of data in the output register is performed whenever REN is held HIGH and LD/SH is held LOW on the rising edge of RCK. Data is shifted in the MSB-to-LSB direction, with data on the Serial Input (SI) replacing the contents of bit position Q8.

When an empty condition is reached, read operations should be ceased in order to prevent underruning the actual meaningful data. The state of the four status flags has no direct effect on read or shift operations; that is, the execution of read or shift operations is gated only by REN and LD/SH, and the internal logic of the LH5493 itself has no interlock to prevent underrunning valid data after the internal read pointer catches up to the write pointer – and passes it, if reading is continued. Figure 11 illustrates how such an interlock may be implemented by means of external connections.

When an empty condition is reached, shift operations may continue; but read operations should be ceased until a valid write operation(s) has loaded additional data into the FIFO. Following the first write to an empty FIFO, the Empty Flag will be deasserted ( $\overline{EF} = HIGH$ ). The first read operation should begin no earlier than a First Read Latency time (t<sub>FRL</sub>) from the first write to an empty FIFO, in order to ensure that correct read data is retrieved.

#### **Status Flags**


The following four status flags are included: Full ( $\overline{FF}$ ), Half-Full ( $\overline{HF}$ ), Almost-Empty/Full ( $\overline{AEF}$ ), and Empty ( $\overline{EF}$ ). These flags are updated on the appropriate boundary conditions as illustrated in Figure 8. Flag transitions follow the appropriate rising clock edge during an enabled read or write operation. The  $\overline{AEF}$  flag is asserted whenever the FIFO either is less than eight locations away from an empty boundary, or else is less than eight locations away from a full boundary.

A separate indicator for Almost-Empty may be generated by a logical NOR of  $\overline{\text{AEF}}$  with the inversion of  $\overline{\text{HF}}$ . An indicator for Almost-Full may be generated by a NOR of  $\overline{\text{AEF}}$  with  $\overline{\text{HF}}$ . From an assertive-HIGH perspective, the NOR gate effectively is performing an AND operation in both of these cases.


#### **Reset, Reread**

The FIFO may be made to reread previously-read data by means of a reset operation, which initializes the internal read and write address pointers to the first physical location in the FIFO memory (location zero). The status flags are updated to indicate an empty condition; but up to 4096 words of old data, which previously had been written into and/or read from the FIFO, still remains in the memory array. The status flags may be ignored, and data may be reaccessed by subsequent read operations. The First Read Latency (tFRL) specification does not apply to reset/reread operations, since no new data words are being written to the FIFO following the reset operation.


## TIMING DIAGRAMS




#### Figure 4. Write and Read Operation in a Near-Empty Condition



















	FLAG S	TATUS			WRITE EMAINING	VALID READ CYCLES REMAINING		
EF	AEF	HF	FF	min max		min	max	
0	0	1	1	4096	4096	0	0	
1	0	1	1	4089	4095	1	7	
1	1	1	1	2048	4088	8	2048	
1	1	0	1	8	2047	2049	4088	
1	0	0	1	1	7	4089	4095	
1	0	0	0	0	0	4096	4096	





Figure 9. Half-Full Flag Timing

# **TIMING DIAGRAMS**





## **OPERATIONAL MODES**

### **Synchronous Write and Read Operations**

Read and write operations may be performed in synchronism with each other by deriving WCK and RCK from a *common* system clock. In this case, the Write Enable (WEN<sub>1</sub> and WEN<sub>2</sub>), Read Enable (REN), and Load/Shift (LD/SH) inputs all get sampled at the same clock rising edge. This type of synchronous read/write operation ensures that flag outputs always satisfy the required setup and hold times for the WEN<sub>1</sub>, WEN<sub>2</sub>, and REN inputs. Thus, the Full Flag output (FF) may be tied directly to WEN<sub>1</sub> or WEN<sub>2</sub>, to prevent 'overrun' write operations after the full condition is reached, while the other Write Enable input remains available for system control. Likewise, the Empty Flag output (EF) may be tied directly to REN, to prevent 'underrun' read operations after the empty condition is reached.




Figure 11. Synchronous Operation

## **OPERATIONAL MODES (cont'd)**

## **Asynchronous Write and Read Operations**

Write operations and read operations may be performed completely asynchronously with respect to each other, when the WCK input and the RCK input are derived from the clock signals of *different* systems. Under these conditions, status-flag transitions occur relative to two unpredictably-related clock edges. Therefore, these flags should not be used to directly drive Write Enable or Read Enable inputs, since they do not always satisfy valid setup times and hold times.

Instead, it is recommended that these enable signals be *controlled* by the user to ensure that adequate setup times and hold times are maintained. If the FIFO becomes

either completely full or completely empty, then some synchronization between read and write operations at the full or empty boundaries becomes necessary to prevent timing violations.

When the FIFO is operating in this manner, the Almost-Empty/Full flag and the Half-Full flag should be used to provide some advance warning, to avoid overrunning or underrunning a FIFO internal boundary. Typically, these flags are used as system interrupts. When an interrupt is received by the faster of the two systems, a predefined block of data then may be transferred at the maximum data rate, as long as there is known to be sufficient room for it. In this way the full and empty boundaries are never reached, and yet maximum data throughput is maintained.




Figure 12. Asychronous Operation

# **OPERATIONAL MODES (cont'd)**

## **Paralleled Operation**

In paralleled operation, two or more LH5493 FIFOs are chained together into a wider 'effective FIFO.' The Serial Input (SI) of the first device in the chain serves as the 'effective-FIFO' serial input. This 'effective-FIFO' serial input may be used to insert additional control bits into the serial data stream, or may be tied to a permanent logic LOW or HIGH signal if unused. The SI input of each subsequent device is connected to one of the Data Out outputs ( $Q_8 - Q_0$ ) of the preceding device in the chain. The final 'effective-FIFO' serial output bitstream is taken from one of the Data Out outputs of the last device in the chain. By choosing different Data Out pins, an additional one to nine bits of width can be added per device.

In 'paralleled' operation, the write enable inputs WEN1 and WEN2, and the read enable input REN, may be made common for all devices. Since there are multiple write enable inputs, one of them on each FIFO device may be crosscoupled to the Full Flag on another FIFO device, or to the logic AND of several such Full Flags, in order to prevent any individual FIFO device from getting out of synchronization with the overall 'effective FIFO.' The approach is analogous to the method shown in Figure 11 for preventing an LH5493 from overrunning its internal FIFO boundaries. Implementing the equivalent measures during reading always requires some external logic, since each LH5493 has just one read enable input.

Word widths do not have to be a multiple of nine. For instance, making the following changes to the circuit of Figure 13 adapts it to handle 16-bit parallel data in. The  $D_0$  input and the  $Q_0$  output need not be used for either LH5493. The  $Q_1$  output of the LH5493 on the left is connected to the SI input of the LH5493 on the right; and the  $Q_1$  output of the LH5493 on the right becomes the main 'Serial Data Out' output.





Figure 13. Paralleled Serial Operation (4096 × 18 Bit)

# **ORDERING INFORMATION**



# LH5494

# FEATURES

- Fast Cycle Times: 25/35/50 ns Frequency: 40/28.5/20 MHz
- Serial Data In; Parallel Data Out
- Serial Output for Cascading Input Register
- Two Read Enable Inputs and One Write Enable Input, Sampled on Rising Edge of the Appropriate Clock
- Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port RAM Technology, 4096 × 9
- Fully Asynchronous Read and Write Operations
- Full, Half-Full, Almost-Empty/Full, and Empty Flags
- Three-State Outputs with Output Enable
- Reset/Reread Capability
- TTL and CMOS Compatible I/O
- 32-Pin PLCC Package

## FUNCTIONAL DESCRIPTION

The LH5494 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS RAM technology, capable of containing up to 4096 9-bit words. One LH5494 FIFO can input a serial bitstream, and output 9-bit bytes in parallel. Thus, a single LH5494 is capable of 9-bit-to-1-bit SIPO (Serial-In, Parallel-Out) operation.

An LH5494 has one 1-bit serial input, and one 9-bit parallel output (read) port. And there is one 1-bit serial output, which supports paralleling LH5494s for longerword-width SIPO operation. This serial output also allows additional control bits to be inserted at will into the serial output bitstream.

The LH5494 architecture supports a very convenient method of *paralleling* multiple FIFOs for SIPO operation, without any additional logic being needed, in order to achieve a *wider* 'effective FIFO.' The paralleled LH5494 combination remains capable of performing all of the operations which a standalone LH5494 can perform. Thus, if two LH5494s are paralleled, the combination can input a serial bitstream and output 18-bit halfwords for 1-bit-to-18-bit SIPO operation. This paralleling scheme extends without change to an *arbitrary* number of LH5494s.

The LH5494 architecture supports synchronous operation, tied to two independent free-running clocks at the input and output ports respectively. However, these 'clocks' also may be aperiodic, asynchronous 'demand' signals; they do not need to be synchronized with each other in any way. Almost all control input signals and status output signals are synchronized to these clocks, to simplify system design. The input and output ports operate altogether independently of each other, except when the FIFO becomes either absolutely full or else absolutely empty.

One edge-sampled enable control input, WEN, is provided for the input port; and two such control inputs, REN1 and REN2, are provided for the output port. These synchronous control inputs may be used as write demands and read demands respectively, when an LH5494 is interfaced to continuously-clocked synchronous systems. Data flow is initiated at a port by the rising edge of the clock signal corresponding to that port, and is gated only by the appropriate edge-sampled enable control input signal(s).

The following FIFO status flags monitor the extent to which the internal memory has been filled: Full, Half-Full, Almost-Empty/Full, and Empty. The Almost-Empty/Full flag is asserted whenever the internal memory is either within eight locations of 'empty,' or else within eight locations of 'full.' The Half-Full flag serves to distinguish the 'almost-empty' condition from the 'almost-full' condition. Also, during fully-synchronous operation, the Full flag may be tied directly to WEN, and the Empty flag likewise

# **PIN CONNECTIONS**




Figure 1. Pin Connections for PLCC Package

## FUNCTIONAL DESCRIPTION (cont'd)

may be tied directly to REN<sub>1</sub> or to REN<sub>2</sub>, in order to prevent overrunning or underrunning the internal FIFO boundaries. (See Figure 11.)

Alternatively, the enabling of write or read operations may be controlled entirely by external system logic, while the flags serve strictly as system interrupts. This design approach works well when the input port clock and the output port clock are not synchronized to each other.




Figure 2. LH5494 Block Diagram

# SIGNAL PIN DESCRIPTIONS

PIN	SIGNAL NAME/DESCRIPTION
RS	Reset. An assertive-LOW input which initializes the internal address pointers and flags.
WCK	Write Clock. A free-running clock input for Write operations.
RCK	Read Clock. A free-running clock input for Read operations.
SI	Serial Input. SI is sampled on the rising edge of WCK, whenever WEN is being asserted.
SO	Serial Output. A serial data output signal, to allow paralleled SIPO operation of multiple devices.
Q0 - Q8	Data Outputs. $Q_0 - Q_8$ are updated following the rising edge of RCK, whenever REN <sub>1</sub> and REN <sub>2</sub> are both being asserted.
WEN	Write Enable. An assertive-HIGH input signal which is sampled on the rising edge of WCK to control the flow of data into the FIFO.
LD/ <del>SH</del>	Load/Shift. An input signal which is sampled on the rising edge of WCK to control the load of parallel data from Input Shift Register into the FIFO.
REN <sub>1</sub>	Read Enable 1. An assertive-HIGH input signal which is sampled on the rising edge of RCK to con- trol the flow of data out of the FIFO. Both REN1 and REN2 must be asserted in order to enable a read operation.
REN <sub>2</sub>	Read Enable 2. An assertive-HIGH input signal which is sampled on the rising edge of RCK to con- trol the flow of data out of the FIFO. Both REN1 and REN2 must be asserted in order to enable a read operation.
FF	Full Flag. An assertive-LOW output indicating when the FIFO is full.
HF	Half-Full Flag. An assertive-LOW output indicating when the FIFO is more than half full.
AEF	Almost-Empty/Full. An assertive-LOW output indicating when the FIFO either is within eight locations of full, or else is within eight locations of empty.
ĒF	Empty Flag. An assertive-LOW output indicating when the FIFO is empty.
ŌĒ	Output Enable. An assertive-LOW signal which places the data outputs $Q_0 - Q_8$ in a low-impedance state.

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Supply Voltage to VSS Potential	-0.5 V to 7 V
Signal Pin Voltage to V <sub>SS</sub> Potential <sup>3</sup>	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

 Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns, once per cycle.

# **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	МАХ	UNIT
TA	Temperature, Ambient	0	70	°C
Vcc	Supply Voltage	4.5	5.5	V
Vss	Supply Voltage	0	0	V
VIL	Logic LOW Input Voltage <sup>1</sup>	-0.5	0.8	V
VIH	Logic HIGH Input Voltage	2.2	Vcc + 0.5	V

NOTE:

1. Negative undershoots of 1.5 V in amplitude are permitted for up to 10 ns once per cycle.

## **DC ELECTRICAL CHARACTERISTICS** (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
lu	Input Leakage Current	$V_{CC} = 5.5 V$ , $V_{IH} = 0 V$ to $V_{CC}$	-10	10	μA
ILO	Output Leakage Current	$\overline{OE} \ge V_{IH}$ , 0 V $\le V_{OUT} \le V_{CC}$	-10	10	μA
Vol	Output LOW Voltage	l <sub>OL</sub> = 8.0 mA		0.4	v
VOH	Output HIGH Voltage	loн = -2.0 mA	2.4		v
lcc	Average Supply Current <sup>1</sup>	Measured at fc = max		150	mA
Icc2	Average Standby Current <sup>1</sup>	All Inputs = VIH		25	mA

NOTE:

1. Icc and Icc2 are dependent upon actual output loading and cycle rates. Specified values are with outputs open; and, for Icc, operating at minimum cycle times.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load, Timing Tests	Figure 3




Figure 3. Output Load Circuit

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance	7 pF
Co (Output Capacitance)	7 pF

NOTES:

1. Sample tested only.

2. Capacitances are maximum values at  $25^{\circ}$ C, measured at 1.0MHz with V<sub>IN</sub> = 0 V.

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> ( $V_{CC} = 5 V \pm 10\%$ , $T_A = 0^{\circ}C$ to 70°C)

SYMBOL	DESCRIPTION	-	25	-	35	_	50	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fc	Cycle Frequency	-	40	-	28.5	-	20	MHz
twc	Write Clock Cycle Time	25		35		50	-	ns
twн	Write Clock High Time	10	-	14		20	-	ns
tw∟	Write Clock Low Time	10	-	14	-	20	-	ns
tRC	Read Clock Cycle Time	25	-	35	-	50	-	ns
tr:H	Read Clock High Time	10	-	14	-	20	-	ns
tRL	Read Clock Low Time	10	-	14	-	20	-	ns
tos	Data Setup Time to Rising Clock	10	-	10	-	15	-	ns
tDH	Data Hold Time from Rising Clock	0	-	0	-	2	-	ns
tes	Enable Setup TIme to Rising Clock	10	-	10	-	15	-	ns
tен	Enable Hold Time from Rising Clock	0	-	0	-	2	-	ns
tA	Data Output Access Time	-	20	-	25	-	35	ns
tsa	Serial Output Access Time	-	20	-	25	-	35	ns
tон	Output Hold Time	5	-	5	-	5	-	ns
tQL	OE to Data Outputs Low-Z <sup>2</sup>	1	-	1		1	-	ns
taz	OE to Data Outputs High-Z <sup>2</sup>	-	10	-	12	-	15	ns
toe	Output Enable to Data Valid	-	10	-	12	-	15	ns
ter	Clock to Empty Flag Valid	-	20	-	25	-	35	ns
tFF	Clock to Full Flag Valid	-	20	-	25	-	35	ns
tHF	Clock to Half Flag Valid	-	35	-	40	-	45	ns
<b>t</b> AEF	Clock to AEF Flag Valid	-	35	-	40	-	45	ns
tRS	Reset Pulse Width	25	-	35	-	50	-	ns
tRSS	Reset Setup Time <sup>3</sup>	10	-	15	-	25	-	ns
tRF	Reset Low to Flag Valid	-	30	-	35	-	40	ns
tRQ	Reset to Data Outputs Low	-	20	-	25	-	30	ns
tFRL	First Read Latency <sup>4</sup>	18		20	_	20		ns
tFWL	First Write Latency <sup>5</sup>	18	-	20	-	20	_	ns

## NOTES:

1. All timing measurements performed at 'AC Test Condition' levels.

2. Value guaranteed by design; not currently production tested.

 t<sub>RSS</sub> need not be met unless either a rising edge of WCK occurs while WEN is being asserted, or else a rising edge of RCK occurs while REN1 and REN2 are both being asserted.

4. t<sub>FRL</sub> is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.

5. tFWL is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.

## **OPERATIONAL DESCRIPTION**

### Reset

The Device is reset whenever the asynchronous RESET input ( $\overline{RS}$ ) is asserted, i.e., taken to a LOW state. A reset operation is required after power up, before the first write operation occurs. The reset operation initializes both the read and write address pointers to the first physical memory location. After the falling edge of  $\overline{RS}$ , the status flags ( $\overline{FF}$ ,  $\overline{HF}$ ,  $\overline{AEF}$ , and  $\overline{EF}$ ) are updated to indicate a valid empty condition.

Read, shift, and/or write operations need not be deactivated during a reset operation, but failure to do so requires observance of the Reset Setup Time ( $t_{RSS}$ ), to assure that the first write and/or first read following a reset operation will occur predictably.

If no read operations have been performed following a reset operation, then the previous data word being held in the output register consists of all zeroes. This data word will be seen on the output bus  $(Q_0 - Q_8)$  whenever the output enable  $(\overline{OE})$  is held LOW. Likewise, data in the input shift register will be initialized to all zeroes after a reset operation.

#### Write

A shift operation is initiated on the rising edge of WCK, whenever WEN is HIGH and LD/SH is LOW. Data bits are shifted from MSB to LSB, with the data bit on the Serial Input (SI) replacing the contents of bit position D7 in the input shift register, and the Serial Output (SO) copying the contents of bit position D<sub>0</sub>.

A write operation consists of a parallel loading of data from the input shift register (bits  $D_7 - D_0$ ), and the SI pin (bit  $D_8$ ) to the FIFO memory array. A write operation is initiated on the rising edge of the Write Clock input (WCK), whenever both the edge-sampled Write Enable input (WEN) and the Load/Shift input (LD/SH) are held HIGH.

When a full condition is reached, shift operations may continue, but write operations should be ceased in order to prevent overwriting unread data. The state of the status flags has no direct effect on shift or write operations, that is, the execution of write operations is gated only by WEN, and the internal logic of the LH5494 itself has no interlock to prevent overrunning valid data after the internal write pointer 'wraps around' and catches up to the read pointer – and passes it, if writing is continued. Figure 11 illustrates how such an interlock may be implemented by means of external connections.

Following the first read operation from a full FIFO, another memory location is freed up, and the Full Flag is deasserted ( $\overline{FF} = HIGH$ ). The first write operation should begin no earlier than a First Write Latency time (t<sub>FWL</sub>) after the first read operation from a full FIFO, in order to assure that a correct data word is written into the FIFO memory.

## Read

A read operation consists of loading parallel data from the FIFO memory array to the output register. A read operation is initiated on the rising edge of the Read Clock input (RCK) whenever both of the edge-sampled Read Enable inputs (REN1 and REN2) are held HIGH for the prescribed setup and hold times. Read data becomes valid on the Data Out pins  $(Q_0 - Q_8)$  by a time t<sub>A</sub> after the rising edge of RCK, provided that the Output Enable (OE) is being held LOW. OE is an assertive-LOW asynchronous input. When  $\overline{OE}$  is taken LOW, the  $Q_0 - Q_8$  outputs are driven (i.e., are in a low-Z state) within a minimum time toL. When  $\overline{OE}$  is taken HIGH, the Q<sub>0</sub> – Q<sub>8</sub> outputs are in a high-Z state within a maximum time toz. The state of the four status flags has no direct effect on read operations; that is, the execution of read or shift operations is gated only by REN1 and REN2 and LD/SH. and the internal logic of the LH5494 itself has no interlock to prevent underrunning valid data after the internal read pointer catches up to the write pointer - and passes it, if reading is continued. Figure 11 illustrates how such an interlock may be implemented by means of external connections.

When an empty condition is reached, read operations should be ceased until a valid write operation(s) has loaded additional data into the FIFO. Following the first write to an empty FIFO, the Empty Flag ( $\overline{EF}$ ) is deasserted ( $\overline{EF} = HIGH$ ). The next read operation should begin no earlier than a First Read Latency time (t<sub>FRL</sub>) from the first write operation into an empty FIFO, in order to ensure that correct read data is retrieved.

#### Status Flags

Status Flags are included for Full ( $\overline{FF}$ ), Half-Full ( $\overline{HF}$ ), Almost-Empty/Full ( $\overline{AEF}$ ), and Empty ( $\overline{EF}$ ). These flags are updated at the boundary conditions given in Table 1. Flag transitions follow the appropriate rising clock edge during an enabled read or write operation. The  $\overline{AEF}$  flag is asserted whenever the FIFO either is less than eight locations away from an empty boundary, or else is less than eight locations away from a full boundary.

A separate indicator for Almost-Empty may be generated by a logical NOR of  $\overline{\text{AEF}}$  with the inversion of  $\overline{\text{HF}}$ . An indicator for Almost-Full may be generated by a NOR of  $\overline{\text{AEF}}$  with  $\overline{\text{HF}}$ . From an assertive-HIGH perspective, the NOR gate effectively is performing an AND operation in both of these cases.

#### **Reset, Reread**


The FIFO can be made to reread previously read data through a reset operation, which initializes the internal read and write address pointers to the first physical location in the FIFO memory (location zero). The status flags are updated to indicate an empty condition; but up to 4096 words of old data, which previously had been written into and/or read from the FIFO, still then remains

# **OPERATIONAL DESCRIPTION (cont'd)**


in the memory array. The status flags may be ignored, and data may be reaccessed by subsequent read oper-

ations. The First Read Latency ( $t_{FRL}$ ) specification does not apply to reset/reread operations, since no new data are being written to the FIFO following the Reset.

# TIMING DIAGRAMS













Figure 6. Serial Shift, Write Timing








Figure 8. Almost-Empty Flag Timing

					•			
	FLAG S	TATUS		VALID CYCLES R	WRITE EMAINING	VALID READ NG CYCLES REMAINING		
EF	AEF	HF	FF	min	max	min	max	
0	0	1	1	4096	4096	0	0	
1	0	1	1	4089 4095		1	7	
1	1	1	1	2048	4088	8	2048	
1	1	0	1	8	2047	2049	4088	
1	0	0	1	1	7	4089	4095	
1	0	0	0	0	0	4096	4096	

## Table 1. Flag Definitions




Figure 9. Half-Full Flag Timing




Figure 10. Almost-Full Flag Timing

## **OPERATIONAL MODES**

### Synchronous Read and Write Operations

Read and write operations may be performed in synchronism with each other by deriving WCK and RCK from a *common* system clock. As such, the Read Enable (REN<sub>1</sub> and REN<sub>2</sub>), Write Enable (WEN), and Load/Shift (LD/SH) inputs all get sampled at the same clock rising edge. This type of synchronous read/write operation ensures that flag outputs always satisfy the required setup and hold times for the REN<sub>1</sub>, REN<sub>2</sub>, and WEN inputs. Thus, the Full Flag output ( $\overline{FF}$ ) may be tied directly to WEN, in order to prevent 'overrun' write operations when the full condition is reached. Likewise, the Empty Flag output ( $\overline{EF}$ ) may be tied directly to REN<sub>1</sub> or REN<sub>2</sub>, in order to prevent 'underrun' read operations when the empty condition is reached, while the other Read Enable input remains available for system control.




Figure 11. Synchronous Operation

# **OPERATIONAL MODES (cont'd)**

## **Asynchronous Read and Write Operations**

Write operations and read operations may be performed completely asynchronously relative to each other, when the RCK input and the WCK input are derived from clock signals of *different* systems. Under these conditions, the transition of status flags is performed relative to two unpredictably-related clock edges; and so, these flags should not be used to directly drive Read Enable or Write Enable inputs, since they do not always satisfy valid setup times and hold times.

Instead, it is recommended that these enable signals be *controlled* by the user, in order to ensure that adequate setup times and hold times are maintained. If the FIFO becomes either completely full or completely empty, then some synchronization between read and write operations at the full or empty boundaries becomes necessary to prevent timing violations.

When the FIFO is operating in this manner, the Almost-Empty/Full flag and Half-Full flag should be used to provide some advance warning, to avoid overrunning or underrunning a FIFO internal boundary. Typically, these flags are used as system interrupts. When an interrupt is received by the faster of the two systems, a predefined block of data then may be transferred at the maximum data rate, as long as there is known to be sufficient room for it. In this way the full and empty boundaries are never reached, and yet maximum data throughput is maintained.




Figure 12. Asychronous Operation

# **OPERATIONAL MODES (cont'd)**

## **Cascaded Operation**

Cascaded operation allows LH5494 input shift registers to be extended in wordwidth, by interconnecting multiple LH5494 devices in a serial chain. The Serial Input (SI) of the first device in the chain serves as the 'effective-FIFO' serial input. The SI pin of any subsequent device is connected to the Serial Out (SO) pin of the preceding device in the chain. The final 'effective FIFO' serial output data (if needed) is taken from the SO pin of the last device in the chain. In cascaded operation, the output port may be configured either for an increase in FIFO depth, or for an increase in FIFO wordwidth. When the output port is expanded in width, the Read Enable inputs (REN<sub>1</sub> and REN<sub>2</sub>) and Output Enable ( $\overline{OE}$ ) are common for all devices.

When the output port is expanded in depth, the common Data Out pins of multiple devices may be tied together. One Read Enable may then be used for system control, while the other Read Enable and  $\overline{OE}$  are driven by decode logic to direct the flow of data. This decode logic should alternate read accesses from one device to the next in a sequential manner.





Figure 13. Cascaded Serial Operation (4096 × 18 Bit)

# **ORDERING INFORMATION**



# LH5420

# FEATURES

- Fast Cycle Times: 25/30/35 ns
- Two 256 × 36-bit FIFO Buffers
- Full 36-bit Word Width
- Selectable 36/18/9-bit Word Width on Port B
- Fully Asynchronous Port-to-Port Communications
- 'Synchronous' Enable-Plus-Clock Control at Both Ports
- R/W, Enable, Request, and Address Control Inputs Sampled on the Rising Clock Edge
- Synchronous Request/Acknowledge 'Handshake' Capability; Use is Optional
- Device Comes Up Into Known Default State at Reset; Programming is Allowed, but is not Required
- Asynchronous Output Enables
- 5 Status Flags per Port: Full, Almost-Full, Half-Full, Almost-Empty, and Empty
- Almost-Full Flag and Almost-Empty Flag are Programmable
- Mailbox Registers with Synchronized Flags
- Data Bypass Function
- Data Retransmit Function
- Automatic Byte Parity Checking
- TTL/CMOS-Compatible I/O
- Space-Saving PQFP \* and PGA Packages
- Mosel MS76542-SSFC and National Semiconductor NMF256X36X2 are Pin-Compatible and Functionally Equivalent

# FUNCTIONAL DESCRIPTION

The LH5420 contains two FIFO buffers, FIFO #1 and FIFO #2. These operate in parallel, but in opposite directions, for bidirectional data buffering. FIFO #1 and FIFO #2 each are organized as 256 words by 36 bits. The LH5420 is ideal either for wide unidirectional applications or for bidirectional data applications; component count and board area are reduced.

The LH5420 has two 36-bit ports, Port A and Port B. Each port has its own port-synchronous clock, but the two ports may operate asynchronously relative to each other. Data flow is initiated on a port by the rising edge of the appropriate clock; it is gated by the corresponding edgesampled enable, request, and read/write control signals. At the maximum operating frequency, the clock duty cycle may vary from 40% to 60%. At lower frequencies, the clock waveform may be quite asymmetric, as long as the minimum pulse-width conditions for clock-HIGH and clock-LOW remain satisfied; the LH5420 is a fully-static part.

Conceptually, the port clocks CKA and CKB are freerunning, periodic 'clock' waveforms, used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that these 'clock' waveforms *must* be periodic. An 'asynchronous' mode of operation is possible, in one or both directions, independently, if the appropriate enable and request inputs are continuously asserted, and aperiodic 'clock' pulses of suitable duration are generated by external logic.

A synchronous request/acknowledge handshake facility is provided at each port for FIFO data access. This request/ acknowledge handshake resolves FIFO full and empty boundary conditions, when the two ports are operated asynchronously relative to each other.

FIFO status flags monitor the extent to which each FIFO buffer has been filled. Full, Almost-Full, Half-Full, Almost-Empty, and Empty flags are included for *each* FIFO. The Almost-Full and Almost-Empty flags are programmable over the entire FIFO depth, but are automatically initialized to eight locations from the respective FIFO boundaries at reset. A data block of 256 or fewer words may be retransmitted any desired number of times.

Two mailbox registers provide a separate path for passing control words or status words between ports. Each mailbox has a New-Mail-Alert Flag, which is synchronized to the reading port's clock. This mailbox function facilitates the synchronization of data transfers between asynchronous systems.

<sup>\*</sup> This is a final data sheet; except, that all references to the PQFP package still have preliminary status.


# FUNCTIONAL DESCRIPTION (cont'd)

Data bypass mode allows Port A to directly transfer data to or from Port B at reset. In this mode, the device acts as a registered transceiver under the control of Port A. For instance, a master processor on Port A can use the data bypass feature to send or receive initialization or configuration information directly, to or from a peripheral device on Port B, during system startup.

# **PIN CONNECTIONS**

A word-width-select option is provided on Port B for 36, 18, or 9-bit data access. This feature allows word-width matching between Port A and Port B, with no additional logic needed. It also ensures maximum utilization of bus bandwidths.

A Byte Parity Check Flag at each port monitors data integrity. These flags are initialized for odd data parity at reset, but may be reprogrammed for even parity.




## Figure 1. Pin Connections for 132-Pin Quad Flat Package (TOP VIEW)

														$\overline{\mathbf{n}}$
N	О D <sub>13В</sub>	O D <sub>15B</sub>	O MBF <sub>1</sub>	О аск <sub>в</sub>		O R/WB	O A <sub>0B</sub>	O ws₁		O FF₂	O HF₂	O D <sub>18B</sub>	О D <sub>21В</sub>	
м	O D <sub>8B</sub>	О D <sub>11В</sub>	О D <sub>16В</sub>			O EN <sub>B</sub>	O ws₀	O AF₂		О D <sub>22B</sub>	О D <sub>20В</sub>	О D <sub>23В</sub>	О D <sub>28B</sub>	
L	O D <sub>6B</sub>	O D <sub>9B</sub>	О D <sub>12В</sub>	O D <sub>148</sub>	О D <sub>17В</sub>	O V <sub>SS</sub>	О ск <sub>в</sub>	O V <sub>cc</sub>	О D <sub>19В</sub>	O D <sub>248</sub>	O D <sub>25B</sub>	О D <sub>27В</sub>	О D <sub>30В</sub>	
к	O D <sub>5B</sub>	О D <sub>10В</sub>	О V <sub>ссв</sub>								О V <sub>ссв</sub>	О D <sub>26В</sub>	О D <sub>31В</sub>	
J	O D <sub>3B</sub>	О D <sub>7В</sub>	O V <sub>SSB</sub>								O V <sub>SSB</sub>	О D <sub>29В</sub>	О D <sub>33В</sub>	
н	O D <sub>1B</sub>	О D <sub>2B</sub>	O D <sub>4B</sub>								О D <sub>32В</sub>	О D <sub>34В</sub>	О D <sub>35В</sub>	
G		О D <sub>ob</sub>	O RS			BOT	том v	ΊEW			$^{\rm O}_{\rm v_{ss}}$	O RT₂	0 D <sub>34A</sub>	
F	О D <sub>0А</sub>	O D <sub>1A</sub>	O D <sub>3A</sub>								О D <sub>35А</sub>	О D <sub>32А</sub>	О D <sub>33А</sub>	
Е	O D₂a	О D <sub>6А</sub>	O V <sub>SSA</sub>								O V <sub>SSA</sub>	O D <sub>31A</sub>	О D <sub>30А</sub>	
D	О D <sub>4А</sub>	O D <sub>9A</sub>	O V <sub>CCA</sub>	O NC							O V <sub>CCA</sub>	0 D <sub>28A</sub>	0 D <sub>29A</sub>	
с	О D <sub>5А</sub>	O D <sub>8A</sub>	O D <sub>11A</sub>	0 D <sub>13A</sub>	0 D <sub>16A</sub>	O V <sub>cc</sub>	О ск <sub>а</sub>	$^{\rm O}_{\rm v_{ss}}$	0 D <sub>18A</sub>	O D <sub>21A</sub>	O D <sub>23A</sub>	0 D <sub>26A</sub>	0 D <sub>27A</sub>	
в	O D <sub>7A</sub>	О D <sub>10А</sub>	O D <sub>14A</sub>	O D <sub>17A</sub>	O PF <sub>A</sub>		O A <sub>1A</sub>	O EN <sub>A</sub>	$\frac{O}{AE_2}$	O EF2	O D <sub>19A</sub>	0 D <sub>25A</sub>	O D <sub>24A</sub>	
A (		0 D <sub>15A</sub>				0 A <sub>2A</sub>	О А <sub>0А</sub>	O R/W <sub>A</sub>	O REQ <sub>A</sub>	O ACK <sub>A</sub>	O MBF <sub>2</sub>	O D <sub>20A</sub>	0 D <sub>22A</sub>	
	1	2	3	4	5	6	7	8	9	10	11	12	13	
NOT	E: NC = NO	CONNEC	TION											5420

Figure 2. Pin Connections for 120-Pin PGA Package (BOTTOM VIEW)

														$\overline{\ }$
13	0 D <sub>22A</sub>	O D <sub>24A</sub>	O D <sub>27A</sub>	О D <sub>29А</sub>	О D <sub>30А</sub>	О D <sub>33A</sub>	О D <sub>34A</sub>	О D <sub>35В</sub>	О D <sub>33В</sub>	О D <sub>31В</sub>	О D <sub>30В</sub>	O D <sub>28B</sub>	О D <sub>21В</sub>	
12	O D <sub>20A</sub>	0 D <sub>25A</sub>	0 D <sub>26A</sub>	0 D <sub>28A</sub>	O D <sub>31A</sub>	O D <sub>32A</sub>	O RT₂	О D <sub>34B</sub>	О D <sub>29В</sub>	О D <sub>26В</sub>	О D <sub>27В</sub>	О D <sub>23B</sub>	O D <sub>18B</sub>	
11	O MBF₂	O D <sub>19A</sub>	O D <sub>23A</sub>	O V <sub>CCA</sub>	O V <sub>SSA</sub>	O D <sub>35A</sub>	O V <sub>SS</sub>	О D <sub>32В</sub>	O V <sub>SSB</sub>	O V <sub>CCB</sub>	О D <sub>25В</sub>	О D <sub>20В</sub>	<u>O</u> HF₂	
10	O ACK <sub>A</sub>	O EF₂	O D <sub>21A</sub>								O D <sub>248</sub>	О D <sub>22В</sub>	<u>O</u> FF₂	
9		O AE₂	0 D <sub>18A</sub>								О D <sub>19В</sub>			
8		O EN <sub>A</sub>	O V <sub>ss</sub>								O V <sub>cc</sub>	$\frac{O}{AF_2}$	O ws₁	
7		0 A <sub>1A</sub>	О ск <sub>а</sub>			T	OP VIE	W			О ск <sub>в</sub>	O ws₀	О А <sub>0В</sub>	
6	0 A <sub>2A</sub>		O V <sub>cc</sub>								O V <sub>ss</sub>	O EN <sub>B</sub>	O R/W <sub>B</sub>	
5			О D <sub>16А</sub>								О D <sub>17в</sub>			
4		O D <sub>17A</sub>	O D <sub>13A</sub>	O NC							О D <sub>14В</sub>		О аск <sub>в</sub>	
3		O D <sub>14A</sub>	O D <sub>11A</sub>	O V <sub>CCA</sub>	O V <sub>SSA</sub>	O D <sub>3A</sub>	<u>O</u> RS	O D <sub>4B</sub>	O V <sub>SSB</sub>	О V <sub>ссв</sub>	О D <sub>12В</sub>	О D <sub>16В</sub>		
2	0 D <sub>15A</sub>	O D <sub>10A</sub>	O D <sub>8A</sub>	O D <sub>9A</sub>	O D <sub>6A</sub>	O D <sub>1A</sub>	O D <sub>0B</sub>	O D <sub>2B</sub>	О D <sub>7В</sub>	О D <sub>10В</sub>	O D <sub>9B</sub>	О D <sub>11В</sub>	О D <sub>15В</sub>	
1		О D <sub>7А</sub>	O D <sub>5A</sub>	O D <sub>4A</sub>	О D <sub>2А</sub>	О D <sub>0А</sub>		O D <sub>1B</sub>	O D <sub>3B</sub>	О D <sub>5В</sub>	О D <sub>6В</sub>	O D <sub>8B</sub>	О D <sub>13В</sub>	
	A	В	С	D	E	F	G	н	J	к	L	м	N	,
NOT	E: NC = NO	CONNEG	CTION											5420-29



# **PIN LIST**

SIGNAL NAME	PQFP PIN NO.	PGA PIN NO.
Aoa	1	A7
A1A	2	B7
A2A	3	A6
ŌĒA	4	A5
FF1	6	A4
ĀF <sub>1</sub>	7	B6
HF1	8	A3
PFA	9	B5
D17A	10	B4
D16A	11	C5
D15A	12	A2
D14A	14	B3
D13A	15	C4
D <sub>12A</sub>	16	A1
D11A	17	C3
D10A	19	B2
D9A	20	D2
D8A	21	C2
D7A	23	B1
D6A	24	E2
D5A	25	C1
D4A	27	D1
Dзa	28	F3
D2A	29	E1
D1A	31	F2
DOA	32	F1
RS	33	G3
RT <sub>1</sub>	34	G1
Dob	35	G2
D1B	36	H1
D <sub>2B</sub>	37	H2
D <sub>3B</sub>	39	J1
D4B	40	H3
D <sub>5B</sub>	41	K1
D <sub>6B</sub>	43	L1
D7B	44	J2
D <sub>8B</sub>	45	M1
D <sub>9B</sub>	47	L2
D <sub>10B</sub>	48	K2
D <sub>11B</sub>	49	M2
D <sub>12B</sub>	51	L3
D13B	52	N1
D14B	53	L4
D <sub>15B</sub>	54	N2

SIGNAL NAME	PQFP PIN NO.	PGA PIN NO.
D <sub>16B</sub>	56	M3
D17B	57	L5
MBF <sub>1</sub>	58	N3
AE <sub>1</sub>	59	M5
EF1	60	M4
ACKB	61	N4
REQB	63	N5
ENB	64	M6
R/WB	65	N6
CKB	66	L7
Aob	67	N7
WS <sub>0</sub>	68	M7
WS1	69	N8
ŌĒB	70	N9
FF <sub>2</sub>	72	N10
ĀF <sub>2</sub>	73	M8
HF <sub>2</sub>	74	N11
PFB	75	M9
D <sub>18B</sub>	76	N12
D19B	77	L9
D <sub>20B</sub>	78	M11
D <sub>21B</sub>	80	N13
D <sub>22B</sub>	81	M10
D <sub>23B</sub>	82	M12
D <sub>24</sub> B	83	L10
D <sub>25B</sub>	85	L11
D <sub>26</sub> B	86	K12
D27B	87	L12
D <sub>28B</sub>	89	M13
D <sub>29B</sub>	90	J12
D30B	91	L13
D31B	93	K13
D32B	94	H11
D33B	95	J13
D34B	97	H12
D35B	98	H13
RT <sub>2</sub>	100	G12
D35A	101	F11
D34A	102	G13
D33A	103	F13
D32A	105	F12
D31A	106	E12
D30A	107	E12
D <sub>29A</sub>	109	D13
029A		

SIGNAL	PQFP	PGA PIN NO.			
	PIN NO.				
D <sub>28A</sub>	110	D12			
D <sub>27A</sub>	111	C13			
D <sub>26A</sub>	113	C12			
D <sub>25A</sub>	114	B12			
D24A	115	B13			
D <sub>23A</sub>	117	C11			
D22A	118	A13			
D <sub>21A</sub>	119	C10			
D20A	120	A12			
D19A	122	B11			
D <sub>18A</sub>	123	C9			
MBF <sub>2</sub>	124	A11			
AE <sub>2</sub>	125	B9			
EF <sub>2</sub>	126	B10			
ACKA	127	A10			
REQA	129	A9			
ENA	130	B8			
R/₩̃a	131	A8			
СКА	132	C7			
Vcc	5	C6			
VSSA	13	E3			
VCCA	18	D3			
VSSA	22	E3			
VCCA	26	 D3			
VSSA	30	E3			
VSSA	38	J3			
VCCB	42	К3			
VSSB	46	J3			
VCCB	50	К3			
	55				
VSSB		J3			
Vss	62 71	L6			
		L8			
VSSB	79	J11			
VCCB	84	K11			
VSSB	88	J11			
VCCB	92	K11			
VSSB	96	J11			
Vss	99	G11			
VSSA	104	E11			
VCCA	108	D11			
VSSA	112	E11			
VCCA	116	D11			
VSSA	121	E11			
Vss	128	C8			





Figure 4a. Simplified LH5420 Block Diagram





## **PIN DESCRIPTIONS**

Vcc, Vss RS CKa R/WA ENA Aoa, A1a, A2a	V       	GENERAL Power, Ground Reset PORT A Port A Free-Running Clock Port A Edge-Sampled Read/Write Control			
RS           CKA           R/WA           ENA           A0A, A1A, A2A	1	Reset PORT A Port A Free-Running Clock			
CKA R/WA ENA A0A, A1A, A2A	1	PORT A Port A Free-Running Clock			
R/WA ENA A0A, A1A, A2A	1	Port A Free-Running Clock			
R/WA ENA A0A, A1A, A2A	1				
ENA A0A, A1A, A2A		Port A Edge-Sampled Read/Write Control			
A0A, A1A, A2A	I				
		Port A Edge-Sampled Enable			
	I	Port A Edge-Sampled Address Pins			
D0A – D35A	I/O/Z	Port A Bidirectional Data Bus			
ŌĒA	I	Port A Level-Sensitive Output Enable			
FF1	0	FIFO #1 Full Flag (Write Boundary)			
AF <sub>1</sub>	0	FIFO #1 Programmable Almost-Full Flag (Write Boundary)			
HF1	0	FIFO #1 Half-Full Flag			
ĀĒ2	0	FIFO #2 Programmable Almost-Empty Flag (Read Boundary)			
ĒF2	0	FIFO #2 Empty Flag (Read Boundary)			
MBFA	0	Port A Mailbox New-Mail-Alert Flag for Mailbox #2			
PFA	0	Port A Parity Flag			
REQA	1	Port A Request/Enable			
ACKA	0	Port A Acknowledge			
RT <sub>2</sub>	I	FIFO #2 Retransmit			
		PORT B			
СКв	1	Port B Free-Running Clock			
R/WB	I	Port B Edge-Sampled Read/Write Control			
ENB	I	Port B Edge-Sampled Enable			
Aob	I	Port B Edge-Sampled Address Pin			
D0B – D35B	, I/O/Z	Port B Bidirectional Data Bus			
ΘĒ	1	Port B Level-Sensitive Output Enable			
FF <sub>2</sub>	0	FIFO #2 Full Flag (Write Boundary)			
ĀF2	0	FIFO #2 Programmable Almost-Full Flag (Write Boundary)			
HF <sub>2</sub>	0	FIFO #2 Half-Full Flag			
ĀĒ1	0	FIFO #1 Programmable Almost-Empty Flag (Read Boundary)			
EF1	0	FIFO #1 Empty Flag (Read Boundary)			
MBFB	0	Port B Mailbox New-Mail-Alert Flag for Mailbox #1			
PFB	0	Port B Parity Flag			
WSo, WS1	1	Port B Word-Width Select			
REQB	1	Port B Request/Enable			
ACKB	0	Port B Acknowledge			
RT1	I	FIFO #1 Retransmit			

\* I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING
Supply Voltage to Vss Potential	-0.5 V to 7 V
Signal Pin Voltage to VSS Potential <sup>3</sup>	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	2 Watts (Quad Flat Pack)

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

3. Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

# **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	MAX	UNIT
TA	Temperature, Ambient	0	70	°C
Vcc	Supply Voltage	4.5	5.5	V
Vss	Supply Voltage	0	0	V
VIL	Logic LOW Input Voltage 1	-0.5	0.8	V
VIH	Logic HIGH Input Voltage	2.2	Vcc + 0.5	v

3. Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
lu	Input Leakage Current	Vcc = 5.5 V, VIN = 0 V To Vcc	-10	10	μA
Ilo	I/O Leakage Current	$\overline{OE} \ge V_{IH}$ , $0 V \le V_{OUT} \le V_{CC}$	-10	10	μA
Vol	Logic LOW Output Voltage	I <sub>OL</sub> = 8.0 mA		0.4	v
Vон	Logic HIGH Output Voltage	loн = -2.0 mA	2.4		v
lcc	Average Supply Current <sup>1</sup>	Measured at $f_{C} = max$		280	mA
ICC2	Average Standby Supply Current <sup>1</sup>	All Inputs = VIHMIN (Clock idle)			mA
Іссз	Power-Down Supply Current <sup>1</sup>	All Inputs = V <sub>CC</sub> – 0.2 V (Clock idle)			mA

4. Icc, Icc2, and Icc3 are dependent upon actual output loading, and Icc is also dependent on cycle rates. Specified values are with outputs open; and, for Icc, operating at minimum cycle times.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Output Reference Levels	1.5 V
Input Timing Reference Levels	1.5 V
Output Load, Timing Tests	Figure 5

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	8 pF
Co (Output Capacitance)	8 pF




Figure 5. Output Load Circuit

1. Sample tested only.

2. Capacitances are maximum values at 25°C, measured at 1.0MHz with  $V_{IN} = 0 V$ .

SYMBOL	L DECRIPTION		25	-:	-30		-35	
STMBOL	DECRIFICION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
fcc	Clock Cycle Frequency	-	40	-	33	—	28.5	MHz
tcc	Clock Cycle Time	25		30	_	35	· · · · ·	ns
tсн	Clock High Time	10	—	12	_	15	_	ns
tcL	Clock Low Time	10	—	12	—	15		ns
tDS	Data Setup Time	11	—	13	-	15	—	ns
tDH	Data Hold Time	0	<u> </u>	0	—	0	—	ns
tes	Enable Setup Time <sup>6</sup>	11	—	13	_	15	_	ns
ten	Enable Hold Time <sup>6</sup>	0	—	0	—	0	—	ns
tRWS	Read/Write Setup Time	13	—	15	—	18	_	ns
tRWH	Read/Write Hold Time	0	_	0	_	0	_	ns
tRQS	Request Setup Time <sup>6</sup>	15	_	18	—	21	—	ns
tRQH	Request Hold Time <sup>6</sup>	0	—	0		0	_	ns
tas	Address Setup Time <sup>6</sup>	15	_	18	_	21	_	ns
tah	Address Hold Time <sup>6</sup>	0	_	0		0		ns
tA	Data Output Access Time		15		20	—	25	ns
<b>t</b> ACK	Acknowledge Access Time		17	_	20	_	25	ns
tон	Output Hold Time		—	5	—	5	—	ns
tzx	Output Enable Time, $\overline{OE}$ LOW to D <sub>0</sub> – D <sub>35</sub> Low-Z <sup>3</sup>		—	5	_	5	—	ns
txz	Output Disable Time, $\overline{OE}$ HIGH to D <sub>0</sub> – D <sub>35</sub> High-Z <sup>3</sup>		15		20	—	25	ns
ter	Clock to EF Flag Valid (Empty Flag)	—	20	—	25		30	ns
tFF	Clock to FF Flag Valid (Full Flag)		20	_	25	-	30	ns
tHF	Clock to HF Flag Valid (Half-Full)		20	—	25	_	30	ns
tae	Clock to AE Flag Valid (Almost-Empty)	_	20	—	25	—	30	ns
tar	Clock to AF Flag Valid (Almost-Full)	_	20	—	25	—	30	ns
tMBF	Clock to MBF Flag Valid (Mailbox Flag)		15	—	20	—	25	ns
tpF	Data to Parity Flag Valid		17	—	20	—	25	ns
tRS	Reset/Retransmit Pulse Width <sup>7</sup>	40/25		52/30		65/35	-	ns
tRSS	Reset/Retransmit Setup Time <sup>3</sup>	20	—	25		30		ns
trsh	Reset/Retransmit Hold Time <sup>3</sup>		_	15	_	20	_	ns
tRF	Reset Low to Flag Valid		35		40	_	45	ns
tFRL	First Read Latency 4		_	30		35		ns
tFWL	First Write Latency <sup>5</sup>	25		30	—	35	—	ns
t <sub>BS</sub>	Bypass Data Setup	15		18	_	21	_	ns
tвн	Bypass Data Hold	5	—	5		5		ns
tBA	Bypass Data Access		20		25	_	30	ns

# AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0°C to 70°C)

NOTES:

1. Timing measurements performed at 'AC Test Condition' levels.

2. Values are guaranteed by design; not currently production tested.

3. t<sub>RSS</sub> and/or t<sub>RSH</sub> need not be met unless a rising edge of CK<sub>A</sub> occurs while EN<sub>A</sub> is being asserted, or else a rising edge of CK<sub>B</sub> occurs while EN<sub>B</sub> is being asserted.

4. tFRL is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.

5. tFWL is the minimum first-read-to-first-write delay, following a full condtion, which is required to assure successful writing of data.

 tas, taH address setup times and hold times need only be satisfied at clock edges which occur while the corresponding enables are being asserted.

7. First number used only when CKA or CKB is enabled; trs = trss + tcH + trsH.

## **OPERATIONAL DESCRIPTION**

## Reset

The device is reset whenever the asynchronous Reset  $(\overline{RS})$  input is taken to a LOW state. A reset is required after power-up, before the first write operation may occur. The LH5420 is fully ready for operation after reset. No device programming is required if the default states described below are acceptable.

A reset operation initializes the read-address and write-address pointers for FIFO #1 and FIFO #2 to those FIFO's first physical memory locations. FIFO and mailbox status flags are updated to indicate an empty condition. In addition, the programmable-status-flag offset values are initialized to eight. Thus, the  $\overline{AE_1}/\overline{AE_2}$  flag gets asserted within eight locations of an empty condition, and the  $\overline{AF_1}/\overline{AF_2}$  flag likewise gets asserted within eight locations of a full condition, for FIFO #1/FIFO #2 respectively.

#### **Bypass Operation**

During reset (whenever  $\overline{RS}$  is LOW) the device acts as a registered transceiver, bypassing the internal FIFO memories. Port A acts as the master port. A write or read operation on Port A during reset transfers data directly to or from Port B. Port B is considered to be the slave, and does not permit write or read operations during reset. The direction of the bypass data transmission is determined by th  $R/W_A$  control input, which does not get overridden by the  $\overline{RS}$  input. The bypass capability may be used to pass initialization or configuration data directly between a master processor and a peripheral device at reset.

#### Address Modes

Address pins select the device resource to be accessed by each port. Port A has three resource-register-select inputs, A<sub>0A</sub>, A<sub>1A</sub>, and A<sub>2A</sub>, which select between FIFO access, mailbox-register access, and flag-offsetvalue-programming operating mode. Port B has a single address input, A<sub>0B</sub>, to select between FIFO access or mailbox-register access. The status of the resource-register-select inputs is sampled at the rising edge of an enabled clock (CK<sub>A</sub> or CK<sub>B</sub>). Select-input definitions are summarized in Table 1.

#### **FIFO Write**

Port A writes to FIFO #1, and Port B writes to FIFO #2. A write operation is initiated on the rising edge of a clock (CK<sub>A</sub> or CK<sub>B</sub>) whenever: the appropriate enable (EN<sub>A</sub> or EN<sub>B</sub>) is held HIGH; the Read/Write control ( $RW_A$  or  $R/W_B$ ) is held LOW; the FIFO address is selected; and the prescribed setup and hold times are observed for all of these signals. Setup and hold times must also be observed on the data-bus pins ( $D_{0A} - D_{35A}$  or  $D_{0B} - D_{35B}$ ).

When a FIFO full condition is reached, write operations are locked out. Following the first read operation from a full FIFO, another memory location is freed up, and the corresponding Full Flag is deasserted ( $\overline{FF} = HIGH$ ). The first write operation should begin no earlier than a First Write Latency ( $t_{FWL}$ ) after the first read operation from a full FIFO, to ensure that correct read data is retrieved.

## **FIFO Read**

Port Areads from FIFO #2, and Port B reads from FIFO #1. A read operation is initiated on the rising edge of a clock (CK<sub>A</sub> or CK<sub>B</sub>) whenever: the appropriate enable (EN<sub>A</sub> or EN<sub>B</sub>) is held HIGH; the Read/Write control ( $R/W_A$ or  $R/W_B$ ) is held HIGH; and the FIFO address is selected; and the prescribed setup and hold times are observed for all of these signals. Read data becomes valid on the data-bus pins ( $D_{0A} - D_{35A}$  or  $D_{0B} - D_{35B}$ ) by a time ta after the rising clock (CK<sub>A</sub> or CK<sub>B</sub>) edge, provided that the data outputs are enabled.

 $\overline{OE}_A$  and  $\overline{OE}_B$  are assertive-LOW, asynchronous output enables. Their effect is only to enable or disable the output drivers of the respective Port. Disabling the outputs does *not* disable a read operation; data transmitted to the corresponding output register will remain available later, when the outputs are again enabled, unless subsequently overwritten.

When an empty condition is reached, read operations are locked out until a valid write operation(s) has loaded additional data into the FIFO. Following the first write to an empty FIFO, the corresponding empty flag ( $\overline{EF}$ ) will be deasserted (HIGH). The first read operation should begin no earlier than a First Read Latency ( $t_{FRL}$ ) after the first write to an empty FIFO, to ensure that correct read data is retrieved.

A2A	A1A	AOA	RESOURCE
		POF	RT A
н	н	н	FIFO
Н	н	L	Mailbox
н	L	н	$\overline{AF}_{2}$ , $\overline{AE}_{2}$ , $\overline{AF}_{1}$ , $\overline{AE}_{1}$ Flag Offset Registers
н	L	L	Parity Mode Bit
L	н	Н	AE1 Flag Offset Register
L	н	L	AF1 Flag Offset Register
L	L	Н	AE <sub>2</sub> Flag Offset Register
L	L	L	AF <sub>2</sub> Flag Offset Register
	A <sub>0B</sub>		RESOURCE
POF			IT B
Н			FIFO
	L		Mailbox

Table 1. Resource Register Addresses

# **OPERATIONAL DESCRIPTION (cont'd)**

### **Dedicated FIFO Status Flags**

Six dedicated FIFO status flags are included for full (FF<sub>1</sub> and FF<sub>2</sub>), half-full (HF<sub>1</sub> and HF<sub>2</sub>), and empty (EF<sub>1</sub> and EF<sub>2</sub>). FF<sub>1</sub>, HF<sub>1</sub>, and EF<sub>1</sub> indicate the status of FIFO #1; and FF<sub>2</sub>, HF<sub>2</sub>, and EF<sub>2</sub> indicate the status of FIFO #2.

A full flag is asserted following the rising clock edge for a write operation that fills the FIFO. A full flag is deasserted following the falling clock edge for a read operation to a full FIFO. A half-full flag is updated following the rising clock edge of a read or write operation to a FIFO. An empty flag is asserted following the rising clock edge for a read operation that empties the FIFO. An empty flag is deasserted following the falling clock edge for a write operation to an empty FIFO.

## **Programmable Status Flags**

Four programmable FIFO status flags are provided, two for almost-full ( $\overline{AF_1}$  and  $\overline{AF_2}$ ) and two for almostempty ( $\overline{AE_1}$  and  $\overline{AE_2}$ ). Thus, each port has two programmable flags to monitor the status of the two internal FIFO buffer memories. The offset values for these flags are initialized to eight locations from the respective FIFO boundaries during reset, but can be reprogrammed over the entire FIFO depth.

Flag offsets may be written or read through the Port A data bus. All four programmable FIFO status flag offsets can be set simultaneously through a single 36-bit status word; or, each programmable flag offset can be set individually, through one of four 8-bit status words. Table 3 illustrates the data format for flag-programming words.

#### **Mailbox Operation**

Two mailbox registers are provided for passing control/status words between ports. Each port can read its own mailbox and write to the other port's mailbox. Mailbox access is performed on the rising edge of the controlling FIFO's clock, with the mailbox address selected and the enable (ENA or ENB) HIGH. That is, writing to Mailbox Register #1, or reading from Mailbox Register #2, is synchronized to CKA; and writing to Mailbox Register #2, or reading from Mailbox Register #1, is synchronized to CKB.

The  $R/W_{A/B}$  and  $\overline{OE}_{A/B}$  pins control the direction and availability of mailbox-register access. Each mailbox register has its own New-Mail-Alert Flag, which is synchronized to the reading port's clock. These New-Mail-Alert Flags are status indicators only, and cannot inhibit mailbox-register read or write operations.

#### **Request Acknowledge Handshake**

An optional, synchronous, request-acknowledge handshake feature is provided for each port, to perform boundary synchronization between asynchronously-operated ports. The Request input (REQA/B) is sampled at a rising clock edge. With REQA/B HIGH,  $R/W_{A/B}$  deter-

mines whether a FIFO read or FIFO write operation is being requested. The Acknowledge output (ACK<sub>A/B</sub>) is updated during the following clock cycle(s). ACK<sub>A/B</sub> meets the setup and hold time requirements of the Enable input (EN<sub>A</sub> or EN<sub>B</sub>). Therefore, ACK<sub>A/B</sub> may be tied back to the enable input to directly gate FIFO accesses, at a slight decrease in maximum operating frequency.

The assertion of ACKA/B signifies that REQA/B was asserted. However, ACKA/B does not depend logically on ENA/B: and thus the assertion of ACKA/B does not prove that a FIFO write access or read access actually did occur. While REQA/B and ENA/B are being held HIGH, ACKA/B may be considered as a synchronous, predictive boundary flag. That is, ACKA/B acts as a synchronized predictor of the full flag for write operations, or as a synchronized predictor of the empty flag for read operations. Outside the 'almost-full' region and the 'almost-empty' region. ACKA/B remains continuously HIGH whenever REQA/B is held continuously HIGH. Within the 'almost-full' region or the 'almost-empty' region, ACKA/B occurs only on every third cycle, to prevent an overrun of the FIFO's actual full or empty boundaries and to ensure that the tFWL (first write latency) and tFRI (first read latency) specifications are satisfied before ACKAVB is received. The 'almost-full region' is defined as 'that region, where the almost-full flag is being asserted,' and the 'almost-empty region' as 'that region, where the almost-empty flag is being asserted.' Thus, the extent of these 'almost' regions depends on how the system has programmed the offset values for the Almost-Full Flags and the Almost-Empty Flags. If the system has not programmed them, these offset values remain at their default values, eight in each case.

If a write attempt is unsuccessful because the corresponding FIFO is full, or if a read attempt is unsuccessful because the corresponding FIFO is empty, ACK<sub>A/B</sub> is *not* asserted in response to REQ<sub>A/B</sub>.

If the REQ/ACK handshake is not used, then the REQA/B input may be used as a second enable input, at a possible minor loss in maximum operating speed. In this case, the ACKA/B output may be ignored.

**WARNING:** Whether or not the REQ/ACK handshake is being used, the REQA/B input for a port *must* be asserted for the corresponding FIFO to operate.

#### Data Retransmit

A retransmit operation resets the read-address pointer of the corresponding FIFO (#1 or #2) back to the first FIFO physical location, so that data may be reread. The write pointer is not affected. The status flags are updated; and a block of up to 256 data words, which previously had been written and read from a FIFO, can be retrieved. The block to be retransmitted is bounded by the first FIFO location and the FIFO location addressed by the write pointer. FIFO #1 retransmit is initiated by strobing the  $\overline{RT_1}$ pin LOW. FIFO #2 retransmit is initiated by strobing the  $\overline{RT_2}$  pin LOW. Read and write operations to a FIFO should

## **OPERATIONAL DESCRIPTION (cont'd)**

be stopped while the corresponding Retransmit signal is being asserted.

#### **Parity Check**

The Parity Check Flags,  $\overrightarrow{PFA}$  and  $\overrightarrow{PFB}$ , reflect the parity status of the data present on the corresponding port's data bus. The four bytes of a 36-bit word are grouped as  $D_0 - D_8$ ,  $D_9 - D_{17}$ ,  $D_{18} - D_{25}$ , and  $D_{26} - D_{35}$ ; the parity of each 9-bit byte is individually checked, and the four single bit parity indications are logically ORed to produce the Parity-Flag output. Parity checking is initialized for odd parity at reset, but can be reprogrammed for even or odd parity during operation.

#### Word-Width Selection on Port B

The word width of data access on Port B is selected by the WS<sub>1</sub> and WS<sub>0</sub> control inputs. WS<sub>1</sub> is tied HIGH for 36-bit access. WS<sub>1</sub> and WS<sub>0</sub> are both tied LOW for single-byte access. For double-byte access, WS<sub>1</sub> is tied LOW and WS<sub>0</sub> is tied HIGH. In the single-byte or double-byte access mode, FIFO write operations on Port B pack the data to form 36-bit words when viewed from Port A. Similarly, single-byte or double-byte FIFO read operations on Port B essentially unpack 36-bit words through a series of shift operations. FIFO status flags are updated following the last access which forms a complete 36-bit transfer.

Note that the word-width programming feature is *only* supported for FIFO accesses. Mailbox and Data Bypass operations do *not* support word-width matching between Port A and Port B. Table 2, Figure 3 and Figure 4 summarize word-width selection for Port B.

Table 2. Port B Word-Width Selection

WS1	WS <sub>0</sub>	PORT B DATA WIDTH
Н	н	36-Bit
н	L	36-Bit
L	н	18-Bit
L	L	9-Bit

	·		36-BIT MODE (A2/	A, A1A, A	NOA) = 1, 0, 1		
	D34A D27A		D <sub>25A</sub> D <sub>18A</sub>		D <sub>16A</sub> D <sub>9A</sub>		D7A D0A
X	AF <sub>2</sub> Offset <sup>1</sup>	X	AE <sub>2</sub> Offset <sup>1</sup>	X	AF <sub>1</sub> Offset <sup>1</sup>	X	AE <sub>1</sub> Offset <sup>1</sup>
			8-BIT AE1 FLAG (A	2 <b>A, A</b> 1A,	A <sub>0A</sub> ) = 0, 1, 1		
·						÷	D7A D0A
X						Х	AE <sub>1</sub> Offset <sup>1</sup>
_			8-BIT AF1 FLAG (A	2A, A1A,	A <sub>0A</sub> ) = 0, 1, 0		
							D7AD0A
Х						Х	AF <sub>1</sub> Offset <sup>1</sup>
			8-BIT AE2 FLAG (A	2A, A1A,	A <sub>0A</sub> ) = 0, 0, 1		
							D7AD0A
X						Х	AE <sub>2</sub> Offset <sup>1</sup>
				N15-1,			
			8-BIT AF <sub>2</sub> FLAG (A;	Α, Α1Α,	$A_{0A}$ = 0, 0, 0		
							D7AD0A
X						Х	AF <sub>2</sub> Offset <sup>1</sup>
			PARITY MODE (A2, A1, A	o) = 1, O	, 0 (WRITE ONLY)		
	·						Doa
X						X	Parity Mode <sup>2</sup>

NOTES:

1. All four programmable-flag-offset values are initialized to eight (8) during a reset operation.


2. Odd parity = HIGH; even parity = LOW. The parity mode is initialized to odd during a reset operation.

#### Table 4. Flag Definition Table


	VA	VALID READ CYCLES REMAINING				VALID WRITE CYCLES REMAINING			
FLAG	FLAG =	FLAG = LOW		FLAG = HIGH		FLAG = LOW		FLAG = HIGH	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
FF	256	256	0	255	0	0	1	256	
ĀF	256-offset	256	0	255-offset	0	offset	offset + 1	256	
HF	129	256	0	128	0	127	128	256	
ĀE	0	offset	offset + 1	256	256-offset	256	0	255-offset	
ĒF	0	0	1	256	256	256	0	255	

#### Table 3. Flag Programming Words

# PORT B WORD-WIDTH SELECTION











#### NOTES:

- The heavy black borders on register segments indicate the main data path, suitable for most applications. Alternate paths feature a different ordering of bytes within a word, at Port B.
- The funneling process does not change the ordering of bits within a byte. Halfwords (Figure 6a) or bytes (Figure 6b) are transferred in parallel form from Port A to Port B.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to read Dog – D<sub>358</sub>. Also, incomplete data words may occur when the word width is changed from shorter to longer, at an inappropriate point in the data block passing through the FIFO.

## PORT B WORD-WIDTH SELECTION










#### NOTES:

- 1. The heavy black borders on register segments indicate the only data paths used. The other byte segments of Port B do not participate in the data path during defunneling.
- The defunneling process does not change the ordering of bits within a byte. Halfwords (Figure 7a) or bytes (Figure 7b) are transferred in parallel form from Port B to Port A.
- 3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to send data. Also, incomplete data words may occur when the word width is changed from shorter to longer, at an inappropriate point in the data block passing through the FIFO.

## TIMING DIAGRAMS



### Figure 8. Reset Timing




Figure 9. Data Bypass Timing







Figure 10. Port A FIFO Read/Write
















Figure 14. Flag Programming




Figure 15. Empty Flag Timing




Figure 16. Almost-Empty Flag Timing




Figure 17. Full Flag Timing




Figure 18. Almost-Full Flag Timing







Figure 19. Half-Full Flag Timing































































Figure 31. Read Request/Acknowledge Handshake

## **ORDERING INFORMATION**



# LH540201/02/03

## FEATURES

- Fast Access Times: 12/15/20/25/35 ns
- Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM technology
- Independently-Synchronized Operation of Input Port and Output Port
- Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Retransmission Capability
- TTL-Compatible I/O

**PIN CONNECTIONS** 

- 28-Pin PDIP and 32-Pin PLCC Packages
- Pin and Functionally Compatible with Sharp LH5496/97/98 and with Am/IDT/MS7201/02/03
- Control Signals Assertive-LOW for Noise Immunity

# FUNCTIONAL DESCRIPTION

The LH540201/02/03 are FIFO (First-In, First-Out) memory devices, based on fully-static CMOS dual-port SRAM technology, capable of containing up to 512, 1024, and 2048 9-bit words respectively. They follow the industry-standard architecture and package pinouts for 9-bit asynchronous FIFOs. Each 9-bit FIFO word may consist of a standard 8-bit byte, together with a parity bit or a block-marking/framing bit.

The input and output ports operate altogether independently of each other, unless the FIFO becomes either absolutely full or else absolutely empty. Data flow at a port is initiated by asserting either of two asynchronous, assertive-LOW control inputs: Write  $(\overline{W})$  for data entry at the input port, or Read  $(\overline{R})$  for data retrieval at the output port.

Full, Half-Full, and Empty status flags monitor the extent to which the internal memory has been filled. The system may make use of these status outputs to avoid the risk of data loss, which otherwise might occur either by attempting to overfill an already-full FIFO, or by attempting to read additional words from an already-empty FIFO. However, the Half-Full Flag is not available when a FIFO is operating in a depth-expanded configuration.

Data words emerge from the FIFO's output port in precisely the same order that they entered at its input port; that is, according to a First-In, First Out (FIFO) queue discipline. Since the addressing sequence for a FIFO device's memory is internally predefined, no external




Figure 1. 28-Pin PDIP (Top View)




Figure 2. 32-Pin PLCC (Top View)

#### SHARP

#### 7-188

### FUNCTIONAL DESCRIPTION (cont'd)

addressing information is required for the operation of the device. Also, drop-in-replacement compatibility is maintained with both larger sizes and smaller sizes of standard 9-bit asynchronous FIFOs; the only change is in the number of words implied by states of the Full and Half-Full status flags.

The Retransmit (RT) control signal causes the internal FIFO read-address pointer to be set back to zero, without affecting the internal FIFO write-address pointer. Thus, the Retransmit control signal also provides a mechanism whereby a block of data delimited by the zero physical address and the current write-address-pointer value address may be read out *repeatedly*, an arbitrary number of times. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' during this entire process, and that the retransmit

facility is not available when a FIFO is operating in a depth-expanded configuration.

A cascading (depth-expansion) scheme may be implemented by use of the Expansion In  $(\overline{XI})$  input signal and the Expansion Out (XO/HF) output signal. This scheme allows a deeper 'effective FIFO' to be implemented by using two or more individual FIFO devices, without incurring additional latency ('fallthrough' or 'bubblethrough') delays, and without the necessity of storing and retrieving any given data word more than once. In this cascaded operating mode, one FIFO device must be designated as the 'first-load' or 'master' device, by grounding its First-Load (FL/RT) control input: the remaining FIFO devices are designated as 'slaves,' by tying their FL/RT inputs HIGH. Because of the need to share control signals on pins, the Half-Full flag and the retransmission capability are not available for either 'master' or 'slave' FIFO devices operating in cascaded mode.




Figure 3. LH540201/02/03 Block Diagram

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
D0 - D8	Data Inputs
Q0 - Q8	Data Outputs
$\overline{W}$	Write Request Input
R	Read Request Input
ĒF	Empty Flag
FF	Full Flag

PIN	DESCRIPTION
XO/HF	Expansion Out/Half-Full Flag
XI	Expansion In
FL/RT	First Load/Retransmit
RS	Reset
Vcc	Positive Power Supply
Vss	Ground

# LH540204

**PRODUCT PREVIEW** 

CMOS 4096 × 9 Asynchronous FIFO

## FEATURES

- Fast Access Times: 15/20/25/35 ns
- Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM technology
- Independently-Synchronized Operation of Input Port and Output Port
- Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Retransmission Capability
- TTL-Compatible I/O
- 28-Pin PDIP and 32-Pin PLCC Packages
- Pin and Functionally Compatible with Sharp LH5499 and with Am/IDT/MS7204
- Control Signals Assertive-LOW for Noise
   Immunity

## FUNCTIONAL DESCRIPTION

The LH540204 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port SRAM technology, capable of containing up to 4096 9-bit words. It follows the industry-standard architecture and package pinouts for 9-bit asynchronous FIFOs. Each 9-bit FIFO word may consist of a standard 8-bit byte, together with a parity bit or a block-marking/framing bit.

The input and output ports operate altogether independently of each other, unless the FIFO becomes either absolutely full or else absolutely empty. Data flow at a port is initiated by asserting either of two asynchronous, assertive-LOW control inputs: Write  $(\overline{W})$  for data entry at the input port, or Read  $(\overline{R})$  for data retrieval at the output port.

Full, Half-Full, and Empty status flags monitor the extent to which the internal memory has been filled. The system may make use of these status outputs to avoid the risk of data loss, which otherwise might occur either by attempting to overfill an already-full FIFO, or by attempting to read additional words from an already-empty FIFO. However, the Half-Full Flag is not available when a FIFO is operating in a depth-expanded configuration.

Data words emerge from the FIFO's output port in precisely the same order that they entered at its input port; that is, according to a First-In, First Out (FIFO) queue discipline. Since the addressing sequence for a FIFO device's memory is internally predefined, no external addressing information is required for the operation of the




Figure 1. 28-Pin PDIP (Top View)




Figure 2. 32-Pin PLCC (Top View)

#### 7-190

#### **PIN CONNECTIONS**

# FUNCTIONAL DESCRIPTION (cont'd)

device. Also, drop-in-replacement compatibility is maintained with both larger sizes and smaller sizes of standard 9-bit asynchronous FIFOs; the only change is in the number of words implied by states of the Full and Half-Full status flags.

The Retransmit ( $\overline{\text{RT}}$ ) control signal causes the internal FIFO read-address pointer to be set back to zero, without affecting the internal FIFO write-address pointer. Thus, the Retransmit control signal also provides a mechanism whereby a block of data delimited by the zero physical address and the current write-address-pointer value address may be read out *repeatedly*, an arbitrary number of times. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' during this entire process, and that the retransmit facility is not available when a FIFO is operating in a depth-expanded configuration.

A cascading (depth-expansion) scheme may be implemented by use of the Expansion In (XI) input signal and the Expansion Out (XO/HF) output signal. This scheme allows a deeper 'effective FIFO' to be implemented by using two or more individual FIFO devices, without incurring additional latency ('fallthrough' or 'bubblethrough') delays, and without the necessity of storing and retrieving any given data word more than once. In this cascaded operating mode, one FIFO device must be designated as the 'first-load' or 'master' device, by grounding its First-Load (FL/RT) control input; the remaining FIFO devices are designated as 'slaves,' by tying their FL/RT inputs HIGH. Because of the need to share control signals on pins, the Half-Full flag and the retransmission capability are not available for either 'master' or 'slave' FIFO devices operating in cascaded mode.




Figure 3. LH540204 Block Diagram

### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
Do - D8	Data Inputs
Q0 - Q8	Data Outputs
W	Write Request Input
R	Read Request Input
ĒF	Empty Flag
FF	Full Flag

PIN	DESCRIPTION
XO/HF	Expansion Out/Half-Full Flag
XI	Expansion In
FL/RT	First Load/Retransmit
RS	Reset
Vcc	Positive Power Supply
Vss	Ground

# LH540205

CMOS 8192  $\times$  9 Asynchronous FIFO

## FEATURES

- Fast Access Times: 15/20/25/35 ns
- Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM technology
- Independently-Synchronized Operation of Input Port and Output Port
- Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Retransmission Capability
- TTL-Compatible I/O
- 28-Pin PDIP and 32-Pin PLCC Packages
- Pin and Functionally Compatible with Am/IDT7205
- Control Signals Assertive-LOW for Noise Immunity

## FUNCTIONAL DESCRIPTION

The LH540205 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port SRAM technology, capable of containing up to 8192 9-bit words. It follows the industry-standard architecture and package pinouts for 9-bit asynchronous FIFOs. Each 9-bit FIFO word may consist of a standard 8-bit byte, together with a parity bit or a block-marking/framing bit.

The input and output ports operate altogether independently of each other, unless the FIFO becomes either absolutely full or else absolutely empty. Data flow at a port is initiated by asserting either of two asynchronous, assertive-LOW control inputs: Write  $(\overline{W})$  for data entry at the input port, or Read  $(\overline{R})$  for data retrieval at the output port.

Full, Half-Full, and Empty status flags monitor the extent to which the internal memory has been filled. The system may make use of these status outputs to avoid the risk of data loss, which otherwise might occur either by attempting to overfill an already-full FIFO, or by attempting to read additional words from an already-empty FIFO. However, the Half-Full Flag is not available when a FIFO is operating in a depth-expanded configuration.

Data words emerge from the FIFO's output port in precisely the same order that they entered at its input port; that is, according to a First-In, First Out (FIFO) queue discipline. Since the addressing sequence for a FIFO device's memory is internally predefined, no external addressing information is required for the operation of the




Figure 1. 28-Pin PDIP (Top View)




Figure 2. 32-Pin PLCC (Top View)

# **PIN CONNECTIONS**

## FUNCTIONAL DESCRIPTION (cont'd)

device. Also, drop-in-replacement compatibility is maintained with both larger sizes and smaller sizes of standard 9-bit asynchronous FIFOs; the only change is in the number of words implied by states of the Full and Half-Full status flags.

The Retransmit (RT) control signal causes the internal FIFO read-address pointer to be set back to zero, without affecting the internal FIFO write-address pointer. Thus, the Retransmit control signal also provides a mechanism whereby a block of data delimited by the zero physical address and the current write-address-pointer value address may be read out *repeatedly*, an arbitrary number of times. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' during this entire process, and that the retransmit facility is not available when a FIFO is operating in a depth-expanded configuration.

A cascading (depth-expansion) scheme may be implemented by use of the Expansion In (XI) input signal and the Expansion Out (XO/HF) output signal. This scheme allows a deeper 'effective FIFO' to be implemented by using two or more individual FIFO devices, without incurring additional latency ('fallthrough' or 'bubblethrough') delays, and without the necessity of storing and retrieving any given data word more than once. In this cascaded operating mode, one FIFO device must be designated as the 'first-load' or 'master' device, by grounding its First-Load (FL/RT) control input: the remaining FIFO devices are designated as 'slaves.' by tying their FL/RT inputs HIGH. Because of the need to share control signals on pins, the Half-Full flag and the retransmission capability are not available for either 'master' or 'slave' FIFO devices operating in cascaded mode.




Figure 3. LH540205 Block Diagram

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
Do – Da	Data Inputs
Q0 - Q8	Data Outputs
$\overline{W}$	Write Request Input
R	Read Request Input
ĒF	Empty Flag
FF	Full Flag

PIN	DESCRIPTION
XO/HF	Expansion Out/Half-Full Flag
XI	Expansion In
FL/RT	First Load/Retransmit
RS	Reset
Vcc	Positive Power Supply
Vss	Ground

# LH540206

# **PRODUCT PREVIEW**

CMOS 16384 × 9 Asynchronous FIFO

# FEATURES

- Fast Access Times: 15/20/25/35 ns
- Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM technology
- Independently-Synchronized Operation of Input Port and Output Port
- Expandable in Width and Depth
- Full, Half-Full, and Empty Status Flags
- Retransmission Capability
- TTL-Compatible I/O
- 28-Pin PDIP and 32-Pin PLCC Packages
- Pin and Functionally Compatible with IDT7206
- Control Signals Assertive-LOW for Noise
   Immunity

# FUNCTIONAL DESCRIPTION

The LH540206 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port SRAM technology, capable of containing up to 16384 9-bit words. It follows the industry-standard architecture and package pinouts for 9-bit asynchronous FIFOs. Each 9-bit FIFO word may consist of a standard 8-bit byte, together with a parity bit or a block-marking/framing bit.

The input and output ports operate altogether independently of each other, unless the FIFO becomes either absolutely full or else absolutely empty. Data flow at a port is initiated by asserting either of two asynchronous, assertive-LOW control inputs: Write ( $\overline{W}$ ) for data entry at the input port, or Read ( $\overline{R}$ ) for data retrieval at the output port.

Full, Half-Full, and Empty status flags monitor the extent to which the internal memory has been filled. The system may make use of these status outputs to avoid the risk of data loss, which otherwise might occur either by attempting to overfill an already-full FIFO, or by attempting to read additional words from an already-empty FIFO. However, the Half-Full Flag is not available when a FIFO is operating in a depth-expanded configuration.

Data words emerge from the FIFO's output port in precisely the same order that they entered at its input port; that is, according to a First-In, First Out (FIFO) queue discipline. Since the addressing sequence for a FIFO device's memory is internally predefined, no external addressing information is required for the operation of the

#### 28-PIN PDIP TOP VIEW 28 🗖 V<sub>CC</sub> wЧ 1. 27 🗖 D₄ Ds 🗌 2 D₃□ 3 26 D D. 4 25 D D<sub>6</sub> $D_1 \square$ 5 24 D D7 23 🗋 FL/RT ₀₫ 6 7 FF 🗖 8 **o₀** □ 9 Q1 10 19 🗖 Q7 Q2 11 18 Q Q Q₃ **□**12 17 D Q\_ Q<sub>8</sub> []13 16 □ Q₄ V<sub>ss</sub> ∐14 15 🗆 🛱 540206-2D

Figure 1. 28-Pin PDIP (Top View)




Figure 2. 32-Pin PLCC (Top View)

# PIN CONNECTIONS

# FUNCTIONAL DESCRIPTION (cont'd)

device. Also, drop-in-replacement compatibility is maintained with both larger sizes and smaller sizes of standard 9-bit asynchronous FIFOs; the only change is in the number of words implied by states of the Full and Half-Full status flags.

The Retransmit (RT) control signal causes the internal FIFO read-address pointer to be set back to zero, without affecting the internal FIFO write-address pointer. Thus, the Retransmit control signal also provides a mechanism whereby a block of data delimited by the zero physical address and the current write-address-pointer value address may be read out *repeatedly*, an arbitrary number of times. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' during this entire process, and that the retransmit facility is not available when a FIFO is operating in a depth-expanded configuration.

A cascading (depth-expansion) scheme may be implemented by use of the Expansion In (XI) input signal and the Expansion Out  $(\overline{XO}/\overline{HF})$  output signal. This scheme allows a deeper 'effective FIFO' to be implemented by using two or more individual FIFO devices, without incurring additional latency ('fallthrough' or 'bubblethrough') delays, and without the necessity of storing and retrieving any given data word more than once. In this cascaded operating mode, one FIFO device must be designated as the 'first-load' or 'master' device, by grounding its First-Load (FL/RT) control input: the remaining FIFO devices are designated as 'slaves,' by tying their FL/RT inputs HIGH. Because of the need to share control signals on pins, the Half-Full flag and the retransmission capability are not available for either 'master' or 'slave' FIFO devices operating in cascaded mode.




Figure 3. LH540206 Block Diagram

#### **PIN DESCRIPTIONS**

PIN	DESCRIPTION
D0 - D8	Data Inputs
Q0 - Q8	Data Outputs
$\overline{\mathbf{w}}$	Write Request Input
R	Read Request Input
EF	Empty Flag
FF	Full Flag

PIN	DESCRIPTION	
XO/HF	Expansion Out/Half-Full Flag	
XI	Expansion In	
FL/RT	First Load/Retransmit	
RS	Reset	
Vcc	Positive Power Supply	
Vss	Ground	

# LH540215/25

 $512 \times 18$  / 1024  $\times$  18 Synchronous FIFO

# FEATURES

- Fast Cycle Times: 15/20/25/35 ns
- Pin-Compatible Drop-In Replacements for IDT72215A/25A FIFOs; Default Operating Mode is Functionally IDT-Compatible
- Device Comes Up into Known Default State at Reset; Programming is Allowed, but is not Required
- Fast Fall-Through Time Internal Memory Array Architecture Based on CMOS Dual-Port SRAM Technology, 512 × 18 or 1024 × 18
- 'Synchronous' Enable-Plus-Clock Control at Both Input Port and Output Port
- Independently-Synchronized Operation of Input Port and Output Port
- Control Inputs Sampled on Rising Clock Edge
- All Control Signals Assertive-LOW for Noise Immunity
- May be Cascaded for Increased Depth or Paralleled for Increased Width
- 16-mA-IoL Three-State Outputs
- Five Status Flags: Full, Almost-Full, Half-Full, Almost-Empty, and Empty; 'Almost' Flags are Programmable
- Almost-Full, Half-Full, and Almost-Empty Flags may be Made Completely Synchronous, in Optional Enhanced Operating Mode
- Duplicate Enables for Interlocked Paralleled FIFO Operation, for 36-Bit Data Width, when Appropriately Connected, in Optional Enhanced Operating Mode
- Disabling Three-State Outputs Suppresses Reading, in Optional Enhanced Operating Mode
- Data Retransmit Function
- TTL/CMOS-Compatible I/O
- Space-Saving 68-Pin PLCC Package

# FUNCTIONAL DESCRIPTION

The LH540215/25 are FIFO (First-In, First-Out) memory devices, based on fully-static CMOS dual-port SRAM technology, capable of containing up to 512 or 1024 18-bit words respectively. They can replace two or more bytewide FIFOs in many applications, for microprocessor-tomicroprocessor or microprocessor-to-bus communication. Their architecture supports synchronous operation, tied to two independent free-running clocks at the input and output ports respectively. However, these 'clocks' also may be aperiodic, asynchronous 'demand' signals. Almost all control input signals and status output signals are synchronized to these clocks, to simplify system design.

The input and output ports operate altogether independently of each other, unless the FIFO becomes either absolutely full or else absolutely empty. Data flow is initiated at a port by the rising edge of its corresponding clock, and is gated by the appropriate edge-sampled enable signals.

The following FIFO status flags monitor the extent to which the internal memory has been filled: Full, Almost-Full, Half-Full, Almost-Empty, and Empty. The Almost-Full and Almost-Empty flag offsets are programmable over the entire FIFO depth; but, during a reset operation, each of these is initialized to a default offset of about 1/8 of the depth of one single FIFO, from the respective FIFO boundary. If this default offset is satisfactory, no further programming is required.

After a reset operation, these FIFOs operate in the Default Operating Mode. In this mode, each part is pincompatible and functionally-compatible with the IDT72215A/25A part of similar depth and speed grade. However, the system may program the Command Register to activate *any or all* of the features available in the optional Enhanced Operating Mode, including selectableclock-edge flag synchronization, and read inhibition when the data outputs are disabled. Interlocked-operation paralleling is also available, by appropriate interconnection of the FIFO's expansion inputs. Also, assertion of the EMODE control input leaves Command Register bits 06-11 set, which causes the FIFO to operate in the Enhanced Operating Mode.

The Retransmit control signal causes the internal FIFO read-address pointer to be set back to zero, without affecting the internal FIFO write-address pointer. Thus, the Retransmit control signal also provides a mechanism whereby a block of data delimited by the zero physical address and the current write-address pointer address may be read out *repeatedly*, an arbitrary number of times.

# FUNCTIONAL DESCRIPTION (cont'd)

The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' during this entire process, and that the retransmit facility is not available when a FIFO is operating in IDT-compatible depth-cascaded mode.

Programming the programmable-flag offsets, the number of FIFOs to be cascaded in depth, the timing synchronization of the various status flags, and the optional read-suppression functionality of  $\overline{OE}$  may be individually controlled by asserting the signal LD, without any reset operation. When LD is asserted, while writing is enabled by asserting WEN, some or all of the input bus word  $D_0 - D_{17}$  is used at the next rising edge of WCLK to program one or more of the resource registers on successive write clocks. Likewise, the values programmed into these resource registers may be read out for verification by asserting  $\overline{REN}$ , with the outputs  $Q_0 - Q_{17}$  enabled. Reading out these resource registers should not be initiated while they are being written into.

Coordinated operation of two 18-bit FIFOs as one 36-bit FIFO may be ensured by 'interlocked' crosscoupling of status-flag outputs from each port to expansion inputs of the other one; that is, EF to WXI/WEN<sub>2</sub>, and FF to RXI/REN<sub>2</sub>, in *both* directions between two paralleled FIFOs. This 'interlocked' operation takes effect automatically, if two paralleled FIFOs are crossconnected in this manner. (See Table 2.) IDT-compatible depth cascading is no longer available when operating in this mode; however, pipelined depth cascading remains possible.




Figure 1. Pin Connections for PLCC Package

# **PIN DESCRIPTIONS**

PIN	NAME	PIN TYPE*	DESCRIPTION
Do D17	Data Inputs	I	Data inputs from an 18-bit bus.
RS	Reset	I	When $\overline{\text{RS}}$ is taken LOW, the FIFO's internal read and write pointers are set to address the first physical location of the RAM array; FF and PAF go HIGH; and PAE and EF go LOW. The offset registers and the Command Register are set to their default values. A reset is required before an initial write after power-up.
EMODE	Enhanced Operating Mode	I	When EMODE is held LOW, Command Register bits 06-10 are forced HIGH rather than LOW, thus enabling all Enhanced Operating Mode fea- tures. (See Table 5.) If this behavior is always desired, EMODE may be grounded. Alternatively, EMODE may be tied to Vcc, so that the FIFO is functionally IDT-compatible.
WCLK	Write Clock	I	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK, whenever $\overline{WEN}$ (Write Enable) is being asserted (LOW), and $\overline{LD}$ is HIGH. If $\overline{LD}$ is LOW, a resource register rather than the internal FIFO memory is written into.
WEN	Write Enable	I	When $\overline{\text{WEN}}$ is LOW and $\overline{\text{LD}}$ is HIGH, an 18-bit data word is written into the FIFO on every LOW-to-HIGH transition of WCLK. When $\overline{\text{WEN}}$ is HIGH, the FIFO internal memory continues to hold the previous data. (See Table 3.) Data will not be written into the FIFO if $\overline{\text{FF}}$ is LOW. In the optional Enhanced Operating Mode, $\overline{\text{WEN}}_2$ may be combined with $\overline{\text{WEN}}$ to produce an effective internal write-enable signal.
RCLK	Read Clock	1	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when- ever $\overline{\text{REN}}$ (Read Enable) is being asserted (LOW), and $\overline{\text{LD}}$ is HIGH. If $\overline{\text{LD}}$ is LOW, a resource register rather than the internal FIFO memory is read from.
REN	Read Enable	I	When $\overline{\text{REN}}$ is LOW and $\overline{\text{LD}}$ is HIGH, an 18-bit data word is read from the FIFO on every LOW-to-HIGH transition of RCLK. When $\overline{\text{REN}}$ is HIGH, the FIFO's output register continues to hold the previous data word, whether or not $Q_0 - Q_{17}$ (the data outputs) are enabled. (See Table 3.) In the optional Enhanced Operating Mode, REN <sub>2</sub> may be combined with $\overline{\text{REN}}$ to produce an effective internal read-enable signal.
ŌĒ	Output Enable	l	When $\overline{\text{OE}}$ is LOW, the FIFO's data outputs drive the bus to which they are connected. If $\overline{\text{OE}}$ is HIGH, the FIFO's outputs are in high-Z (high-impedance) state. In the optional Enhanced Operating Mode, $\overline{\text{OE}}$ not only continues to control the outputs in this same manner, but also may be configured to function as an additional input to the combined effective read-enable signal, along with $\overline{\text{REN}}$ and perhaps also with $\overline{\text{REN}}_2$ . (See Table 5.)
Ū	Load	1	When $\overline{LD}$ is LOW, the data word on $D_0 - D_{17}$ (the data inputs) is written to the offset and command registers on the LOW-to-HIGH transition of WCLK, whenever $\overline{WEN}$ is LOW. (See Table 3.) Also, when $\overline{LD}$ is LOW, a word is read to $Q_0 - Q_{17}$ (the data outputs) from the offset and/or com- mand registers on the LOW-to-HIGH transition of RCLK, whenever $\overline{REN}$ is LOW. (See again Table 3.) When $\overline{LD}$ is HIGH, normal FIFO write and read operations are enabled.

\* I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

# PIN DESCRIPTIONS (cont'd)

PIN	NAME	PIN TYPE *	DESCRIPTION
FL/RT	First Load/ Retransmit	I	In the standalone or paralleled configuration, $\overline{FL}$ may be grounded. How- ever, in the standalone or paralleled configuration, if $\overline{FL}$ is taken HIGH, it functions instead as RT (Retransmit), and resets the FIFO's internal read pointer to the first physical location of the RAM array. In the cascaded configuration, $\overline{FL}$ has an entirely different function; it is grounded for the first FIFO device (the 'master' device or 'first-load' device), and is set to HIGH for all other FIFO devices in the daisy chain.
₩XĪ/WEN2	Write Expansion Input/ Write Enable 2	1	This signal is dual-purpose; its functionality is determined during a reset operation, according to its own state, and also according to the states of the two other control inputs $\overline{\text{RXI}}/\text{REN}_2$ and $\overline{\text{FL}}/\text{RT}$ . (See Tables 2 and 6.) In the standalone or paralleled configuration, $\overline{\text{WXI}}/\text{WEN}_2$ is grounded. In the cascaded configuration, $\overline{\text{WXI}}/\text{WEN}_2$ is connected to $\overline{\text{WXO}}$ (Write Expansion Output) of the previous device, and functions as $\overline{\text{WXI}}$ . In the optional Enhanced Operating Mode, $\overline{\text{WXI}}/\text{WEN}_2$ functions as a second write-enable signal, $\text{WEN}_2$ , which is combined with $\overline{\text{WEN}}$ to produce an effective internal write-enable signal.
RXI/REN2	Read Expansion Input/ Read Enable 2	I	This signal is dual-purpose; its functionality is determined during a reset operation, according to its own state, and also according to the states of the two other control inputs $\overline{WXI}/WEN_2$ and $\overline{FL}/RT$ . (See Tables 2 and 6.) In the standalone or paralleled configuration, $\overline{RXI}/REN_2$ is grounded. In the cascaded configuration, $\overline{RXI}/REN_2$ is connected to $\overline{RXO}$ (Read Expansion Output) of the previous device, and functions as $\overline{RXI}$ . In the optional Enhanced Operating Mode, $\overline{RXI}/REN_2$ functions as a second read-enable signal, REN <sub>2</sub> , which is combined with $\overline{REN}$ – and perhaps also with $\overline{OE}$ , if Command-Register bit 10 is set – to produce an effective internal read-enable signal.
FF	Full Flag	ο	When $\overline{FF}$ is LOW, the FIFO is full; further advancement of its internal write-address pointer, and further data writes into its inputs, are inhibited. When $\overline{FF}$ is HIGH, the FIFO is not full. $\overline{FF}$ is synchronized to WCLK.
PAF	Programmable Almost-Full Flag	ο	When PAF is LOW, the FIFO is 'almost full,' based on the almost-full off- set programmed into the FIFO. The default value of this offset at reset is about 1/8 of the FIFO capacity, measured from 'full.' (See Table 4.) In De- fault Mode, PAF is asynchronous; in the optional Enhanced Operating Mode, PAF is synchronized to WCLK. (See Table 5.)
WXO/HF	Write Expansion Output/ Half-Full Flag	ο	This signal is dual-purpose; its functionality is determined during a reset operation according to the states of the two control inputs $\overline{WXI}/WEN_2$ and $\overline{RXI}/REN_2$ . (See Tables 2 and 6.) In the standalone or paralleled configuration, whenever $\overline{HF}$ is LOW the device is more than half full. In Default Mode, $\overline{HF}$ is asynchronous; in the optional Enhanced Operating Mode, $\overline{HF}$ may be synchronized either to WCLK or to RCLK. (See Table 5.) In the cascaded configuration, a pulse is sent from $\overline{WXO}$ to $\overline{WXI}$ of the next device whenever the last location in the FIFO is written.
PAE	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is 'almost empty,' based on the almost- empty offset programmed into the FIFO. The default value of this offset at reset is about 1/8 of the FIFO capacity, measured from 'empty.' (See Table 4.) In Default Mode, PAE is asynchronous; in the optional Enhanced Operating Mode, PAE is synchronized to RCLK. (See Table 5.)

\* I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

# PIN DESCRIPTIONS (cont'd)

PIN	NAME	PIN TYPE *	DESCRIPTION
EF	Empty Flag	0	When $\overline{EF}$ is LOW, the FIFO is empty; further advancement of its internal read-address pointer, and further changes in the data word present at its outputs, are inhibited. When $\overline{EF}$ is HIGH, the FIFO is not empty. $\overline{EF}$ is synchronized to RCLK.
RXO	Read Expansion Output	0	In the IDT-compatible cascaded configuration, a pulse is sent from $\overline{\text{RXO}}$ to $\overline{\text{RXI}}$ of the next FIFO whenever the last location in the FIFO is read.
Q0 - Q17	Data Outputs	O/Z	Data outputs to drive an 18-bit bus.
Vcc	Power	V	Seven +5 V power-supply pins.
Vss	Ground	V	Eight 0 V ground pins.

\* I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

#### Table 1. Depth-Code Programming

DEPTH CODE	TOTAL DEPTH		
d	WITH LH540215s	WITH LH540225s	
0	512	1024	
1	512	1024	
2	1024	2048	
3	1536	3072	
		•••	
d	512d	1024d	
31	15872	31744	
32	16384	32768	

# Table 2. Grouping-Mode DeterminationDuring a Reset Operation

EMODE	WXI/WEN <sub>2</sub>	RXI/REN <sub>2</sub>	FL/RT	MODE	WXO/HF USAGE	WXI/WEN <sub>2</sub> USAGE	RXI/REN₂ USAGE	FL/RT USAGE
н	н	Н	Н	Cascaded Slave <sup>1</sup>	WXO	WXI	RXI	FL
н	н	н	L	Cascaded Master <sup>1</sup>	WXO	WXI	RXI	FL
н	Ĥ	L	Х	(Reserved)	(HF)	(WXI)	(RXI)	(RT)
н	L	Н	Х	(Reserved)	(WXO)	(WXI)	(RXI)	(FL)
н	L	L	Н	Retransmit <sup>2</sup>	HF	(none)	(none)	RT
н	L	L	L	Standalone	HF	(none)	(none)	RT
L	Х	Х	Х	Interlocked Paralleled	HF	WEN <sub>2</sub>	REN <sub>2</sub>	RT

#### NOTES:

1. The terms 'master' and 'slave' refer to IDT-compatible cascading. In pipelined cascading, there is no such distinction.

2. Momentary only; basically standalone grouping mode.

3. H = HIGH; L = LOW; X = Don't Care.




Figure 2. LH540215/25 Block Diagram

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING
Supply Voltage to VSS Potential	-0.5 V to 7 V
Signal Pin Voltage to VSS Potential	-0.5 V to Vcc + 0.5 V
DC Output Current <sup>1</sup>	±75 mA
Temperature Range with Power Applied <sup>2</sup>	-55°C to 125°C
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	2 W (PLCC)

#### NOTES:

1. Only one output may be shorted at a time, for a period not exceeding 30 seconds.

2. Measured with clocks idle.

# **OPERATING RANGE**

SYMBOL	PARAMETER	MIN	MAX	UNIT
TA	Temperature, Ambient	0	70	С
Vcc	Supply Voltage	4.5	5.5	V
Vss	Supply Voltage	0	0	V
ViL	Logic LOW Input Voltage	-0.5	0.8	V
ViH	Logic HIGH Input Voltage	2.0	Vcc + 0.5	V

# DC ELECTRICAL CHARACTERISTICS (Over Operating Range)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
lц	Input Leakage	$V_{CC} = 5.5 \text{ V}, \text{V}_{IN} = 0 \text{ V to } V_{CC}$	-1	1	μA
ILO	I/O Leakage	$OE \ge V_{IH}$ , $0 V \le V_{OUT} \le V_{CC}$	-2	2	μA
Vон	Output HIGH Voltage	I <sub>OH</sub> = -8.0 mA	2.4		V
Vol	Output LOW Voltage	I <sub>OL</sub> = 16.0 mA		0.4	V
lcc	Average Operating Supply Current	Measured at fc = max		250	mA
ICC2	Average Standby Supply Current	All inputs = VIHMIN (clock idle)		60	mA
Іссз	Power-Down Supply Current	All inputs = $V_{CC} - 0.2 V$ (clock idle)		1	mA

# **AC TEST CONDITIONS**

PARAMETER		RATING	
Input Pulse Levels		Vss to 3 V	
Input Rise and F	Input Rise and Fall Times (10% to 90%)		
Output Reference Levels		1.5 V	
Input Timing Reference Levels		1.5 V	
Output Lood	R1 (Top Resistor)	1.1k Ohms	
Output Load, Timing Tests	R <sub>2</sub> (Bottom Resistor)	680 Ohms	
5	CL (Load Capacitance)	30 pF	

# CAPACITANCE

PARAMETER	RATING
CIN (Input Capacitance) VIN = 0 V	7 pF
Co (Output Capacitance) Vout = 0 V	7 pF



#### Figure 3. Output Load Circuit

## **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER		15		20	-25		-50	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
fs	Clock Cycle Frequency		67		50		40		20
ta	Data Access Time		11	2	14	3	15	3	25
tCLK	Clock Cycle Time			20		25		50	
tCLKH	Clock HIGH Time	6		8		10		20	
<b>t</b> CLKL	Clock LOW Time	7		9		10		20	
tos	Data Setup Time	4		5		6		10	
tDH	Data Hold Time	1		1		1		2	
tens	Enable Setup Time	4		5		6		10	
tenh	Enable Hold Time	1		1		1		2	
tRS	Reset Pulse Width <sup>1</sup>	15		20		25		50	
tRSS	Reset Setup Time <sup>2</sup>	9		12		15		30	
tRSF	Reset to Flag and Output Time		15		20		25		50
toLZ	Output Enable to Output in Low-Z <sup>2</sup>	0		0		0		0	
tOE	Output Enable to Output Valid		7		9		12		20
toнz	Output Enable to Output in High-Z <sup>2</sup>	1	7	1	9	1	12	1	20
twFF	Write Clock to Full Flag		11		14		16		30
tREF	Read Clock to Empty Flag		11		12		15		30
<b>t</b> PAF	Clock to Programmable Almost-Full Flag (Default Mode)		15		20		22		35
<b>t</b> PAE	Clock to Programmable Almost-Empty Flag (Default Mode)		15		20		22		35
tHF	Clock to Half-Full Flag (Default Mode)		15		20		22		35
<b>t</b> PAFS	Clock to Programmable Almost-Full Flag (Enhanced Mode)		11		12		15		30
<b>t</b> PAES	Clock to Programmable Almost-Empty Flag (Enhanced Mode)		11		12		15		30
tHFS	Clock to Half-Full Flag (Enhanced Mode)		11		12		15		30
txo	Clock to Expansion-Out		9		12		15		30
txi	Expansion-In Pulse Width	6		8		10		20	
txis	Expansion-In Setup Time	6		8		10		20	
tskew1	Skew Time Between Read Clock and Write Clock for Full Flag	11		14		16		20	
tskew2	Skew Time Between Read Clock and Write Clock for Empty Flag	11		14		16		20	

#### NOTES:

1. Pulse widths less than the stated minimum values may cause incorrect operation.

2. Values are guaranteed by design; not currently tested.

LD	WEN	REN	WCLK	RCLK	ACTION
L	X	Х	-	_	No operation.
L	L	н	~	_	Write to a resource register. <sup>1</sup>
L	н	н	~		Increment resource-register write counter, but do not write. <sup>2</sup>
L	Н	L	-	~	Read from a resource register. <sup>1</sup>
L	н	н	-	^	Increment resource-register read counter, but do not read. <sup>2</sup>
L	X	х	^	~	Illegal combination, which will cause errors.
н	. <b>L</b>	х	^	x	Normal FIFO write operation.
Н	X	L	Х	~	Normal FIFO read operation.
н	L	х	-	X	No write operation.
н	н	х	X	x	No write operation.
н	х	L	х	-	No read operation.
н	X	н	х	Х	No read operation.
н	L	L	_	-	No operation.
н	Н	Н	х	х	No operation.

#### Table 3. Selection of Read and Write Operations

KEY:

H = Logic 'HIGH'; L = Logic 'LOW'; X = 'Don't-care' (logic 'HIGH,' logic 'LOW,' or any transition);

h = A'LOW'-to-'HIGH' transition; -= Any condition EXCEPT a 'LOW'-to-'HIGH' transition.

#### NOTES:

1. The selection of a resource register to be written or read is controlled by two simple state machines. One state machine controls the selection for writing; the other state machine controls the selection for reading. These two state machines operate independently of each other. Both state machines are reset to point to Word 0 by a reset operation.

2. The order of the three resource registers, as selected by either state machine, is always:

Word 0: Almost-Empty Offset Register

Word 1: Almost-Full Offset Register

Word 2: Command Register

Word 0: Almost-Empty Offset Register

(repeats indefinitely)

...

NUMBER OF DATA WORD	FF	PAF	HF	PAE	EF		
512 × 18 FIFO	1024 × 18 FIFO				FAL.	CI.	
0	0	Н	Ĥ	Н	L	L	
1 to n	1 to n	н	н	н	L	н	
(n + 1) to 256	(n + 1) to 512	Н	н	н	н	н	
257 to (512 – (m + 1))	1)) 513 to (1024 – (m + 1))		н	L	н	н	
(512 – m) to 511	512 – m) to 511 (1024 – m) to 1023		L	L	н	н	
512 1024		L	L	L	н	н	

#### Table 4. Status Flags

#### NOTES:

1. n = Programmable-Almost-Empty Offset. (Default values:  $512 \times 18$ , n = 63;  $1024 \times 18$ , n = 127.)

2. m = Programmable-Almost-Full Offset. (Default values: 512 × 18, m = 63; 1024 × 18, m = 127.)

# DESCRIPTION OF SIGNALS AND OPERATING SEQUENCES

#### **Data Inputs**

#### DATA IN (D0 - D17)

Data, programmable-flag-offset values, and Command-Register codes are input to the FIFO as 18-bit words on  $D_0 - D_{17}$ . Unused bit positions in offset and Command-Register words should be zero-filled.

### **Control Inputs**

#### RESET (RS)

The FIFO is reset whenever the asynchronous Reset (RS) input is taken to a LOW state. A reset operation is required after power-up, before the first write operation may occur. The state of the FIFO is fully defined after a reset operation. If the default values which are entered into the Programmable-Flag-Offset-Value Registers and the Command Register by a reset operation are acceptable, then no device programming is required. A reset operation initializes the FIFO's internal read-address and write-address pointers to the FIFO's first physical memory location. The five status flags, FF, PAF, HF, PAE, and EF, are updated to indicate that the FIFO is completely empty; thus, the first three of these are reset to HIGH, and the last two are reset to LOW. The flag-offset values for PAF and PAE each are initialized to about 1/8 of the depth of a single FIFO; 63 for a 512-word FIFO, and 127 for a 1024-word FIFO. The Command Register is initialized to configure the FIFO to operate in the 100% IDT72215A/25A-compatible Default Operating Mode. The Depth Code is initialized to LLLLLH (0110).

#### ENHANCED OPERATING MODE (EMODE)

Whenever EMODE is being asserted, Command Register bits 06-11 remain HIGH rather than LOW after the completion of the reset operation. Thus, EMODE has the effect of activating optional Enhanced Operating Mode features, without the need to configure the Command Register by the normal programming method. The behavior of these optional features is described in Table 5. For permanent Enhanced Operating Mode operation, EMODE must be grounded.

#### WRITE CLOCK (WCLK)

A rising edge (LOW-to-HIGH transition) of WCLK initiates a FIFO write cycle if LD is HIGH, or a resource-register write cycle if LD is LOW. The 18 data inputs, and all input-side synchronous control inputs, must meet setup and hold times with respect to the rising edge of WCLK. The input-side status flags are meaningful after specified time intervals, following a rising edge of WCLK.

Conceptually, WCLK receives a free-running, periodic 'clock' waveform, used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that the WCLK waveform *must* be periodic. An 'asynchronous' mode of operation is in fact possible, if WEN is continuously asserted (that is, is continuously held LOW), and WCLK receives aperiodic 'clock' pulses of suitable duration. There likewise is no requirement that WCLK must have any particular relation to the read clock RCLK. These two clock inputs may in fact receive the same 'clock' signal; or they may receive totally-different signals, which are not synchronized to each other in any way.

#### WRITE ENABLE (WEN)

Whenever WEN is being asserted (is LOW) and LD is HIGH, and the FIFO is not full, an 18-bit data word is loaded into the input register for the memory array at every WCLK rising edge (LOW-to-HIGH transition). Data words are stored into the two-port memory array sequentially, regardless of any ongoing read operation. Whenever WEN is not being asserted (is HIGH), the input register retains whatever data word it contained previously, and no new data word gets loaded into the memory array.

To prevent overrunning the internal FIFO boundaries, further write operations are inhibited whenever the Full Flag ( $\overline{FF}$ ) is being asserted (is LOW). If a valid read operation then occurs, upon the completion of that read cycle  $\overline{FF}$  again goes HIGH after a time twFF, and another write operation is allowed to begin whenever WCLK makes another LOW-to-HIGH transition. Effectively, WEN is overridden by  $\overline{FF}$ ; thus, WEN has no effect when the FIFO is full.

In the optional Enhanced Operating Mode, if EMODE is being asserted (is LOW), WXI/WEN<sub>2</sub> functions as WEN<sub>2</sub>, an additional duplicate (albeit assertive-HIGH) write-enable input, in order to provide an 'interlocking' mechanism for reliable synchronization of two paralleled FIFOs. To control writing, WEN<sub>2</sub> is combined with WEN; the logic-AND function of WEN and WEN<sub>2</sub> then behaves like WEN in the foregoing description.

#### READ CLOCK (RCLK)

A rising edge (LOW-to-HIGH transition) of RCLK initiates a FIFO read cycle if LD is HIGH, or a resource-register read cycle if LD is LOW. All output-side synchronous control inputs must meet setup and hold times with respect to the rising edge of RCLK. The 18 data outputs, and the output-side status flags, are meaningful after specified time intervals, following a rising edge of RCLK.

Conceptually, RCLK receives a free-running, periodic 'clock' waveform, used to control other signals which are edge-sensitive. However, there actually is not any absolute requirement that the RCLK waveform *must* be periodic. An 'asynchronous' mode of operation is in fact possible, if REN is continuously asserted (that is, is continuously held LOW), and RCLK receives aperiodic 'clock' pulses of suitable duration. There likewise is no

requirement that RCLK must have any particular relation to the write clock WCLK. These two clock inputs may in fact receive the same 'clock' signal; or they may receive totally-different signals, which are not synchronized to each other in any way.

#### READ ENABLE (REN)

Whenever REN is being asserted (is LOW), and the FIFO is not full, an 18-bit data word is loaded into the output register from the memory array at every RCLK rising edge (LOW-to-HIGH transition). Data words are read from the two-port memory array sequentially, regardless of any ongoing write operation. Whenever REN is not being asserted (is HIGH), the output register retains whatever data word it contained previously, and no new data word gets loaded into it from the memory array.

To prevent underrunning the internal FIFO boundaries, further read operations are inhibited whenever the Empty Flag ( $\overline{EF}$ ) is being asserted (is LOW). If a valid write operation then occurs, upon the completion of that write cycle  $\overline{EF}$  again goes HIGH after a time t<sub>REF</sub>, and another read operation is allowed to begin whenever RCLK makes another LOW-to-HIGH transition. Effectively,  $\overline{REN}$ is overridden by  $\overline{EF}$ ; thus,  $\overline{REN}$  has no effect when the FIFO is empty.

In the optional Enhanced Operating Mode, one or two additional read enable inputs may be combined with REN to control reading; the logic-AND function of these two or three inputs then behaves like REN in the foregoing description. If EMODE is being asserted (is LOW), RXI/REN<sub>2</sub> functions as REN<sub>2</sub>, an additional duplicate (albeit assertive-HIGH) REN input, in order to provide an 'interlocking' mechanism for reliable synchronization of two paralleled FIFOs.

Also, if Command Register bit 10 has been set,  $\overline{OE}$  takes on the extra role of serving as yet another duplicate REN input, in addition to its usual function of controlling the FIFO's data outputs, in order to inhibit further read operations whenever the FIFO's data outputs are disabled.

#### OUTPUT ENABLE (OE)

 $\overline{OE}$  is an assertive-LOW, asynchronous, output enable. In the Default Operating Mode,  $\overline{OE}$  has only the effect of enabling or disabling the data outputs  $Q_0 - Q_{17}$ . That is, disabling  $Q_0 - Q_{17}$  does not inhibit a read operation, for data being transmitted to the output register; the data will remain available later, when the outputs are again enabled, unless subsequently overwritten. When  $Q_0 - Q_{17}$  are enabled, each of these 18 data outputs is in a normal HIGH or LOW state, according to the bit pattern of the data word in the output register. When  $Q_0 - Q_{17}$  are disabled, each of these outputs is in the high-Z (high-impedance) state.

In the optional Enhanced Operating Mode, if Command Register bit 10 has been set,  $\overline{OE}$  behaves as an additional read enable, as well as enabling and disabling the data outputs  $Q_0 - Q_{17}$ . Under these circumstances, incrementing the read-address pointer is inhibited whenever  $Q_0 - Q_{17}$  are in the high-Z state. Thus, 'reading' successive words which fail to reach the outputs is prevented, as a safeguard against data loss.

#### LOAD (LD)

The Sharp LH540215/25 FIFOs contain three 18-bit resource registers. The contents of these three registers may be loaded with data from the data inputs  $D_0 - D_{17}$ , or read out on the data outputs  $Q_0 - Q_{17}$ . The first two registers are the Programmable-Flag-Offset-Value Registers, for the Programmable Almost-Empty Flag (PAE) and the Programmable Almost-Full Flag (PAF) respectively. The third register is the Command Register, which includes the 6-bit IDT72215A/25A 'Depth Code' field, along with several configuration-control bits for Sharp's optional Enhanced-Operating-Mode features.

None of these three registers makes use of all of its available 18 bits. Figure 4 shows which bit positions of each register are operational. The two Programmable-Flag-Offset-Value Registers each contain the offset value in bits 0-15; bits 16-17 are unused. The Command Register configuration is shown in Table 5. For the Command Register, the default value for any operational bit which has not been programmed is zero (LOW); except, that the default value of the Depth Code is LLLLLH (0110), in conformity with IDT's usage. The default values for both offsets are about 1/8 of the total number of words in the FIFO: 63 for a  $512 \times 18$  FIFO, and 127 for a  $1024 \times 18$  FIFO.

Whenever  $\overline{\text{LD}}$  and  $\overline{\text{WEN}}$  are simultaneously being asserted (are both LOW) the 18-bit data word from the data inputs D<sub>0</sub> – D<sub>17</sub> is written into the Programmable-Empty-Flag-Offset-Value Register at the first rising edge (LOW-to-HIGH transition) of the write clock (WCLK). (See Table 3.) If  $\overline{\text{LD}}$  and  $\overline{\text{WEN}}$  continue to be simultaneously asserted, another 18-bit data word from the data inputs D<sub>0</sub> – D<sub>17</sub> is written into the Programmable-Full-Flag-Offset-Value Register at the second rising edge of WCLK, and still another 18-bit data word from the data inputs D<sub>0</sub> – D<sub>17</sub> is written into the Command Register at the third rising edge of WCLK. At the fourth rising edge of WCLK, writing again occurs to the Programmable-Empty-Flag-Offset-Value Register; and the writing sequence gets repeated on subsequent WCLK rising edges.

The lower 9 bits of these data words are made use of by the 512-word LH540215, and the lower 10 bits by the 1024-word LH540225. 10 bits are used for the Command Register, by both the LH540215 and the LH540225. There is no restriction on the values which may occur in these data fields; however, unused bit positions should be encoded LOW in order to maintain forward compatibility.

Writing contents to these three resource registers does not have to occur all at one time, or to be effected by one single sequence of steps. Whenever LD is being asserted (is LOW) but WEN is not being asserted (is HIGH), the FIFO's internal resource-register-write-address pointer advances without any writing actually taking place. Thus, for instance, one or two resource registers may be written, after which the FIFO may be returned to normal FIFOarray-read/write operation by deasserting LD (to HIGH).

Likewise, whenever  $\overline{\text{LD}}$  and  $\overline{\text{REN}}$  are simultaneously being asserted (are both LOW) the 18-bit data word from the Programmable-Empty-Flag-Offset-Value Register is

read to the data outputs  $Q_0 - Q_{17}$  at the first rising edge (LOW-to-HIGH transition) of the read clock (RCLK). (See Table 3.) If  $\overline{\text{LD}}$  and  $\overline{\text{REN}}$  continue to be simultaneously asserted, another 18-bit data word from the Programmable-Full-Flag-Offset-Value Register is read to the data outputs  $Q_0 - Q_{17}$  at the second rising edge of RCLK, and still another 18-bit data word from the Command Register is read to the data outputs  $Q_0 - Q_{17}$  at the fourth rising edge of RCLK, reading again occurs from the Programmable-Empty-Flag-Offset-Value Register; and the reading sequence gets repeated on subsequent RCLK rising edges.

Reading contents from these three resource registers does not have to occur all at one time, or to be effected by one single sequence of steps. Whenever  $\overline{\text{LD}}$  is being asserted (is LOW) but  $\overline{\text{REN}}$  is not being asserted (is HIGH), the FIFO's internal resource-register-read-address pointer advances without any reading actually taking place. Thus, for instance, one or two resource registers may be read, after which the FIFO may be returned to normal FIFO-array-read/write operation by deasserting  $\overline{\text{LD}}$  (to HIGH).




Figure 4. Resource Registers

To ensure correct operation, rising edges of WCLK and RCLK should not both be occuring at the same time while  $\overline{\text{LD}}$  is being asserted.

#### FIRST LOAD/RETRANSMIT (FL/RT)

 $\overline{FL}/RT$  is a dual-purpose signal. It is one of three input signals which select the grouping mode in which the FIFO operates after being reset; the other two of these input signals are  $\overline{WXI}/WEN_2$  and  $\overline{RXI}/REN_2$ . There are four possible grouping modes: standalone, interlocked paralleled, cascaded 'master' or 'first-load,' and cascaded 'slave.' The designations 'master' and 'slave' pertain to IDT-compatible depth cascading. Tables 2 and 6 show the signal encodings which select each grouping mode.

In standalone or paralleled operation, the FL/RT pin should be grounded for strict IDT72215A/25A-compatible operation. However, if it is taken HIGH, the FIFO's internal read-address pointer is reset to address the FIFO'S first physical memory location, without any other reset actions being taken; in particular, the FIFO's internal writeaddress pointer is unaffected. Subsequent read operations may then again read out the same block of data. delimited by the FIFO's first physical memory location and the current value of the write pointer, as was read out previously. There is no limit on the number of times that a block of data may be retransmitted. The only restrictions are that neither the read-address pointer nor the write-address pointer may 'wrap around' and address the FIFO's first physical memory location a second time during the retransmission process, and that the retransmit facility is unavailable during IDT-compatible cascaded operation.

In IDT-compatible cascaded operation,  $\overline{FL}/RT$  is grounded to distinguish the 'master' or 'first-load' FIFO from the other 'slave' FIFOs in the cascade, which must all have their  $\overline{FL}/RT$  inputs HIGH during a reset operation. (See again Tables 2 and 6.) The cascade will not operate correctly either without any 'master' FIFO, or with more than one 'master' FIFO.

# WRITE EXPANSION INPUT/WRITE ENABLE 2 (WXI/WEN2)

 $\overline{WXI}/WEN_2$  is a dual-purpose signal. It is one of three input signals which select the grouping mode in which the FIFO operates after being reset; the other two of these input signals are  $\overline{FL}/RT$  and  $\overline{RXI}$ . There are four possible grouping modes: standalone, interlocked paralleled, cascaded 'master' or 'first-load,' and cascaded 'slave.' The designations 'master' and 'slave' pertain to IDT-compatible depth cascading. Tables 2 and 6 show the signal encodings which select each grouping mode.

In standalone operation,  $\overline{WXI}/WEN_2$  and  $\overline{RXI}/REN_2$  both must be grounded so that the FIFO comes up in the

standalone grouping mode after a reset operation. In interlocked paralleled operation, WXI/WEN<sub>2</sub> is tied to FF of the other paralleled FIFO, and RXI/REN<sub>2</sub> is tied to EF of that same other FIFO. This interconnection ensures that both FIFOs will operate together, and remain coordinated, regardless of timing skews.

In cascaded operation,  $\overline{WXI}/WEN_2$  is connected to the  $\overline{WXO}$  (Write Expansion Output; actually  $\overline{WXO}/HF$ ) output of the previous FIFO in the cascade.  $\overline{RXI}/REN_2$  is likewise connected to the  $\overline{RXO}$  (Read Expansion Output) output of that previous FIFO. A reset operation forces  $\overline{WXO}/HF$  and  $\overline{RXO}$  HIGH for each FIFO; consequently, all FIFOs with their  $\overline{WXI}/WEN_2$  and  $\overline{RXI}/REN_2$  inputs thus connected come up in one of the two cascaded grouping modes, according to whether their  $\overline{FL}/RT$  inputs are grounded or tied HIGH. (See again Tables 2 and 6.)

#### READ EXPANSION INPUT/READ ENABLE 2 (RXI/REN2)

RXI/REN<sub>2</sub> is a dual-purpose signal. It is one of three input signals which select the grouping mode in which the FIFO operates after being reset; the other two of these input signals are FL/RT and WXI. There are four possible grouping modes: standalone, interlocked paralleled, cascaded 'master' or 'first-load,' and cascaded 'slave.' The designations 'master' and 'slave' pertain to IDT-compatible depth cascading. Tables 2 and 6 show the signal encodings which select each grouping mode.

In standalone operation,  $\overline{WXI}/WEN_2$  and  $\overline{RXI}/REN_2$ both must be grounded so that the FIFO comes up in the standalone grouping mode after a reset operation. In interlocked paralleled operation,  $\overline{WXI}/WEN_2$  is tied to  $\overline{FF}$ of the other paralleled FIFO, and  $\overline{RXI}/REN_2$  is tied to  $\overline{EF}$ of that same other FIFO. This interconnection ensures that both FIFOs will operate together, and remain coordinated, regardless of timing skews.

In cascaded operation,  $\overline{\text{RXI}}/\text{REN}_2$  is connected to the  $\overline{\text{RXO}}$  (Read Expansion Output) of the previous FIFO in the cascade.  $\overline{\text{WXI}}/\text{WEN}_2$  is likewise connected to the  $\overline{\text{WXO}}$  (Write Expansion Output; actually  $\overline{\text{WXO}}/\text{HF}$ ) output of that previous FIFO. A reset operation forces  $\overline{\text{RXO}}$  and  $\overline{\text{WXO}}/\text{HF}$  HIGH for each FIFO; consequently, all FIFOs with their  $\overline{\text{RXI}}/\text{REN}_2$  and  $\overline{\text{WXI}}/\text{WEN}_2$  inputs thus connected come up in one of the two IDT-compatible cascaded grouping modes, according to whether their  $\overline{\text{FL}}/\text{RT}$  inputs are grounded or tied HIGH. (See again Tables 2 and 6.)

# Data Outputs

#### DATA OUT (Q0 – Q17)

Data, programmable-flag-offset values, and Command-Register codes are output from the FIFO as 18-bit words on  $Q_0 - Q_{17}$ . Unused bit positions in offset and Command-Register words are zero-filled.

COMMAND REGISTER BITS	CODE	VALUE AFTER RESET	FLAG AFFECTED, IF ANY	DESCRIPTION	NOTES		
00-05	xxxxxx	LLLLH	-	Depth code, from 0010 to 3210.	Same functionality as in IDT72215A/25A.		
06	L	L/H <sup>2</sup>	PAE	Set by TRCLK, reset by TWCLK.	Asynchronous flag clocking.		
00	Н			Set and reset by TRCLK.	Synchronous flag clocking.		
	LL			Set by TWCLK, reset by TRCLK.	Asynchronous flag clocking.		
07-08	LH	LL/HH <sup>2</sup>	HF	Set and reset by TRCLK.	Synchronous flag clocking at out- put port.		
HL			ſ	Set and reset by TWCLK.	Synchronous flag clocking at		
	нн				input port.		
09	L	L/H <sup>2</sup>	PAF	Set by TWCLK, reset by TRCLK.	Asynchronous flag clocking.		
00	Н	5.1	174	Set and reset by TWCLK.	Synchronous flag clocking.		
L		2		$\overline{OE}$ has no effect on a read operation.	Allows the read-address pointer to advance even when $Q_0 - Q_{17}$ are not driving the output bus.		
10	н	L/H <sup>2</sup>	-	$\overline{OE}$ inhibits a read operation when- ever the data outputs $Q_0 - Q_{17}$ are in the high-Z state.	Inhibits the read-address pointer from advancing when $Q_0 - Q_{17}$ are not driving the output bus; thus, guards against data loss.		
11	L	1	_	Normal operating mode.	For all in-system applications.		
11	н	L .	_	Special test mode.	Reserved for testing purposes.		

NOTES:

1. When Command Register bits 06-11 are LOW, the FIFO behaves in a manner functionally equivalent to the IDT72215A/25A FIFO of similar depth and speed grade.

If EMODE is not asserted (is HIGH), Command Register bits 06-10 remain LOW. However, if EMODE is asserted (is LOW), Command Register bits 06-10 are forced HIGH, and remain HIGH until changed. Command Register bits 00-05 and 11 are unaffected by EMODE.

I/O	PIN	STANDALONE	INTERLOCKED PARALLELED	MASTER	SLAVE
1	WXI /WEN2	Grounded	From FF (other FIFO)	From WXO (n-1st FIFO)	From WXO (n-1st FIFO)
0	WXO/HF	Becomes HF	Becomes HF	To WXI (n+1st FIFO)	To WXI (n+1st FIFO)
1	RXI/REN <sub>2</sub>	Grounded	From EF (other FIFO)	From RXO (n-1st FIFO)	From RXO (n-1st FIFO)
0	RXO	Unused	Unused	To RXI (n+1st FIFO)	To RXI (n+1st FIFO)
1	FL/RT	Becomes RT	Becomes RT	Grounded (Logic LOW)	Logic HIGH

#### Table 6. Expansion-Pin Usage According to Grouping Mode

# **Control/Status Outputs**

## FULL FLAG (FF)

FF goes LOW whenever the FIFO is completely full; that is, whenever the FIFO's internal write pointer has completely caught up with its internal read pointer, so that if another word were to be written it would have to overwrite the unread word now in position for reading out by the next requested read operation. Under these conditions, the FIFO is filled to its nominal capacity, which is 512 18-bit words for the LH540215 or 1024 18-bit words for the LH540225 respectively. Write operations are inhibited whenever FF is LOW, regardless of the assertion or deassertion of Write Enable (WEN).

If the FIFO has been reset by asserting  $\overline{RS}$  (LOW),  $\overline{FF}$  initially is HIGH. But, whenever no read operations have been performed since the completion of the reset operation,  $\overline{FF}$  goes LOW after 512 write operations for the LH540215, or after 1024 write operations for the LH540225. (See Table 4.)

FF gets updated after a LOW-to-HIGH transition of the Write Clock (WCLK).

#### PROGRAMMABLE ALMOST-FULL FLAG (PAF)

PAF goes LOW whenever the FIFO is 'almost' full; that is, whenever subtracting the value of the FIFO's internal read pointer from the value of its internal write pointer yields a difference which is less than the value of the Programmable-Almost-Full-Flag Offset 'm.' The subtraction is performed using modular arithmetic, modulo the total nominal number of 18-bit words in the FIFO's physical memory, which is 512 for the LH540215 or 1024 for the LH540225 respectively.

The default value of 'm' after the completion of a reset operation is about 1/8 of this total nominal number of words: 63 for the LH540215 or 127 for the LH540225 respectively. However, 'm' may be set to any value which does not exceed this total nominal number of words, as explained in the description of Load ( $\overline{LD}$ ).

If the FIFO has been reset by asserting  $\overline{RS}$  (LOW), and no read operations have been performed since the completion of the reset operation,  $\overline{PAF}$  goes LOW after (512-m) write operations for the LH540215, or after (1024-m) write operations for the LH540225. (See Table 4.)

If m is still at its default value, PAF is LOW whenever the FIFO is from 7/8 full to completely full. In the IDT-compatible Default Operating Mode, PAF changes from HIGH to LOW only after a LOW-to-HIGH transition of the Write Clock WCLK, and from LOW to HIGH only after a LOW-to-HIGH transition of the Read Clock RCLK. Thus, in this operating mode, PAF behaves as an 'asynchronous flag.'

In the optional Enhanced Operating Mode, on the other hand, PAF gets updated only after a LOW-to-HIGH transition of the Write Clock WCLK, and thus behaves as a 'synchronous flag.' (See Table 5.) This behavior may be selected by setting Command Register bit 09.

#### WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)

 $\overline{WXO/HF}$  is a dual-purpose signal. In 'standalone' operation, it behaves as a Half-Full Flag (HF), in accordance with Table 4. In IDT-compatible 'cascaded' operation, it behaves as a Write Expansion Output (WXO) signal to coordinate writing operations with the next FIFO in the cascade. Under these same conditions, also, the dual-purpose  $\overline{WXI/WEN_2}$  and  $\overline{RXI/REN_2}$  inputs behave as Write Expansion Input (WXI) and Read Expansion Input (RXI) signals respectively.

When two or more LH540215 or LH540225 FIFOs are 'cascaded' to operate as a larger 'effective FIFO,' in a 'daisy-chain' ring configuration, the Write Expansion Input (WXI) of each FIFO is connected to WXO of the previous FIFO in the ring, with WXI of the 'first-load' or 'master' FIFO being connected to WXO of the last FIFO so as to complete the ring. Similar connections are made for each FIFO in the ring, parallel to these WXO-to-WXI connections, for Read Expansion Input (RXI) and Read Expansion Output (RXO).

When the last physical location has been written in a FIFO operating in cascaded mode, a LOW-going pulse is emitted by that FIFO on its WXO output; otherwise, WXO remains constantly HIGH whenever the FIFO is operating in cascaded mode. This LOW-going WXO pulse serves as a 'token' in the 'token-passing' FIFO-cascading scheme; it is passed on to the next FIFO in the ring via its WXI input. When this next FIFO receives the token, it is activated for writing.

The foregoing description applies both to the 'first-load' or 'master' FIFO in the ring, and to any and all 'slave' FIFOs in the ring. However, WXO has no necessary function for FIFOs operating in the 'standalone' mode. Consequently, in that mode, the same output pin is used for HF; it follows that HF is not available as an output from any FIFO which is operating in the IDT-compatible cascaded mode. A FIFO is initialized into 'cascaded master' mode, into 'cascaded slave' mode, into interlocked paralleled mode, or into standalone mode according to the

state of its WXI/WEN<sub>2</sub>, RXI/REN<sub>2</sub>, and FL/RT control inputs during a reset operation, and of Command Register bit 11. (See Table 2, Table 5, and Table 6.)

In standalone or interlocked paralleled operation, HF goes LOW whenever the FIFO is more than half full; that is, whenever subtracting the value of the FIFO's internal read pointer from the value of its internal write pointer yields a difference which is less than half of the total nominal number of 18-bit words in the FIFO's physical memory, which is 256 for the LH540215 or 512 for the LH540225 respectively. (See Table 4.) The subtraction is performed using modular arithmetic, modulo this total nominal number of words, which is 512 for the LH540215 or 1024 for the LH540225 respectively.

If the FIFO has been reset by asserting  $\overline{RS}$  (LOW), and it is operating in standalone or interlocked paralleled mode, and no read operations have been performed since the completion of the reset operation,  $\overline{HF}$  goes LOW after 257 write operations for the LH540215, or after 513 write operations for the LH540225. (See again Table 4.)

In the IDT-compatible Default Operating Mode,  $\overline{HF}$  changes from HIGH to LOW only after a LOW-to-HIGH transition of the Write Clock WCLK, and from LOW to HIGH only after a LOW-to-HIGH transition of the Read Clock RCLK. Thus, in this operating mode,  $\overline{HF}$  behaves as an 'asynchronous flag.'

In the optional Enhanced Operating Mode, on the other hand,  $\overline{\text{HF}}$  gets updated only after a LOW-to-HIGH transition of the Read Clock RCLK, or else after a LOW-to-HIGH transition of the Write Clock WCLK, according to the setting of bits 07 and 08 of the Command Register. (See Table 5.) Thus, in this mode  $\overline{\text{HF}}$  behaves as a 'synchronous flag,' and may be synchronized *either* to the input side or to the output side of the FIFO.

#### PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

 $\overrightarrow{PAE}$  goes LOW whenever the FIFO is 'almost empty'; that is, whenever subtracting the value of the FIFO's internal write pointer from the value of its internal read pointer yields a difference which is less than n + 1, where 'n' is the value of the Programmable-Almost-Empty-Flag Offset. The subtraction is performed using modular arithmetic, modulo the total nominal number of 18-bit words in the FIFO's physical memory, which is 512 for the LH540215 or 1024 for the LH540225 respectively.

The default value of n after the completion of a reset operation is about 1/8 of this total nominal number of words, 63 for the LH540215 or 127 for the LH540225 respectively. However, n may be set to any value which does not exceed this total nominal number of words, as explained in the description of Load  $(\overline{LD})$ .

If the FIFO has been reset by asserting  $\overline{RS}$  (LOW), and no write operations have been performed since the completion of the reset operation, then  $\overline{PAE}$  is LOW. (See Table 4.)

If n is still at its default value,  $\overrightarrow{\mathsf{PAE}}$  is LOW whenever the FIFO is from 1/8 full to completely empty.

In the IDT-compatible Default Operating Mode, PAE changes from HIGH to LOW only after a LOW-to-HIGH transition of the Read Clock RCLK, and from LOW to HIGH only after a LOW-to-HIGH transition of the Write Clock WCLK. Thus, in this operating mode, PAE behaves as an 'asynchronous flag.'

In the optional Enhanced Operating Mode, on the other hand, PAE gets updated only after a LOW-to-HIGH transition of the Read Clock RCLK, and thus behaves as a 'synchronous flag.' (See Table 5.) This behavior may be selected by setting Command Register bit 06.

#### EMPTY FLAG (EF)

 $\overline{\text{EF}}$  goes LOW whenever the FIFO is completely empty; that is, whenever the FIFO's internal read pointer has completely caught up with its internal write pointer, so that if another word were to be read out it would have to come from the physical memory location now in position to be written into by the next requested write operation. Read operations are inhibited whenever  $\overline{\text{EF}}$  is LOW, regardless of the assertion or deassertion of  $\overline{\text{REN}}$ .

If the FIFO has been reset by asserting  $\overline{RS}$  (LOW), and no write operations have been performed since the completion of the reset operation, then  $\overline{EF}$  is LOW. (See Table 4.)

EF gets updated after a LOW-to-HIGH transition of the Read Clock RCLK.

#### **READ EXPANSION OUT (RXO)**

When two or more LH540215 or LH540225 FIFOs are operating in IDT-compatible 'cascaded' mode as a larger 'effective FIFO,' the dual-purpose  $\overline{\text{RXI}/\text{REN}_2}$  and  $\overline{\text{WXI}/\text{WEN}_2}$  inputs behave as Read Expansion Input ( $\overline{\text{RXI}}$ ) and Write Expansion Input ( $\overline{\text{WXI}}$ ) signals respectively. The cascade of FIFO devices has a 'daisy-chain' ring configuration; the Read Expansion Input ( $\overline{\text{RXI}}$ ) of each FIFO is connected to  $\overline{\text{RXO}}$  of the previous FIFO in the ring, with  $\overline{\text{RXI}}$  of the last FIFO so as to complete the ring. Similar connections are made for each FIFO in the ring, parallel to these  $\overline{\text{RXO}}$ -to- $\overline{\text{RXI}}$  connections, for Write Expansion Input ( $\overline{\text{WXO}}$ ).

When the last physical location has been read in a FIFO operating in cascaded mode, a LOW-going pulse is emitted by that FIFO on its RXO output; otherwise, RXO remains constantly HIGH. This LOW-going RXO pulse serves as a 'token' in the token-passing FIFO-cascading scheme; it is passed on to the next FIFO in the ring via its RXI input. When this next FIFO receives the token, it is activated for reading.

After a FIFO emits an  $\overline{\text{RXO}}$  pulse, its data outputs go into high-Z state, regardless of the assertion or deassertion of its Output Enable ( $\overline{\text{OE}}$ ) control input, until it again receives the token.

The foregoing description applies both to the 'first-load' or 'master' FIFO in the ring, and to any and all 'slave' FIFOs in the ring. However, RXO has no necessary function for a FIFO which is operating in 'standalone' mode. Consequently, in that mode, RXO is never asserted, and remains constantly HIGH. A FIFO is initialized into 'standalone' mode, into 'cascaded master' mode, or into 'cascaded slave' mode according to the state of its WXI/WEN<sub>2</sub>, RXI/REN<sub>2</sub>, and FL/RT control inputs during a reset operation. It also may be forced into interlocked paralleled mode by EMODE. (See Table 2, Table 5, and Table 6.)

# LH543620

# **PRODUCT PREVIEW**

# 1024 imes 36 Synchronous FIFO

# FEATURES

- Fast Cycle Times: 15/20/25/30 ns
- Selectable 36/18/9-Bit Word Width on *Both* Input Port and Output Port
- 'Synchronous' Enable-Plus-Clock Control at Both Ports
- Independently-Synchronized Operation of Input Port and Output Port
- Pinout Similar to LH5420 256 × 36 × 2 Bidirectional FIFO
- Control Inputs Sampled on Rising Clock Edge (Except RS and AOE)
- Most Control Signals Assertive-LOW for Noise Immunity
- High-Drive Three-State Outputs
- Device Comes Up Into Known Default State at Reset; Programming is Allowed, but is not Required
- Five Status Flags: Full, Almost-Full, Half-Full, Almost-Empty, and Empty; 'Almost' Flags are Programmable
- All Five Status Flags are Completely Synchronous
- Duplicate Enables for Interlocked Paralleled FIFO Operation, for 72-Bit Data Width
- Both Edge-Sampled (OE) and Asynchronous (AOE) Output Enables
- Automatic Byte Parity Checking; Optional Byte Parity Generation
- TTL/CMOS-Compatible I/O
- IEEE1149.1-Compliant (JTAG) Boundary-Scan Test Logic
- Space-Saving PQFP and PGA Packages

# FUNCTIONAL DESCRIPTION

The LH543620 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS RAM technology, capable of containing up to 1024 36-bit words. It can replace four or more byte-wide FIFOs in many applications, for microprocessor-to-microprocessor or microprocessor-to-bus communication. Its architecture supports synchronous operation, tied to two independent free-running clocks at the input and output ports respectively. However, these 'clocks' also may be aperiodic, asynchronous 'demand' signals. Almost all control input signals and status output signals are synchronized to these clocks, to simplify system design.

The input and output ports operate altogether independently of each other, unless the FIFO becomes either absolutely full or else absolutely empty. Data flow is initiated at a port by the rising edge of its corresponding clock, and is gated by the appropriate edge-sampled enable signals.

The following FIFO status flags monitor the extent to which the internal memory has been filled: Full, Almost-Full, Half-Full, Almost-Empty, and Empty. The Almost-Full and Almost-Empty flags are programmable over the entire FIFO depth; but they are each initialized to a default offset of eight locations from the respective boundaries during a reset operation. If this default offset is satisfactory, no further programming is required.

Both the input port and the output port may be set, *independently*, to operate at three data-word widths: 36 bits, 18 bits, and 9 bits. This setting may be changed during system operation; however, the word-width-control signals must meet the usual setup-time and hold-time conditions for control inputs.

9-bit bytes passing through the FIFO are assumed to be making use of a parity bit, and parity is automatically passively checked. A flag indicates the results of this parity checking; if parity checking is not desired, the value of this flag may be ignored. When the FIFO is reset, the parity-checking logic is initialized to use odd data parity; but the FIFO may be programmed to use either even parity or odd parity during subsequent operations. Also, the FIFO may be programmed to actively generate, and *record*, a parity bit into the most-significant bit of each 9-bit byte of data passing through the internal memory array, overwriting the previous contents of those bits.

Coordinated operation of two paralleled LH543620 FIFOs, as one 1K  $\times$  72 FIFO, may be ensured by 'interlocked' crosscoupling of the FF and EF outputs from each FIFO to the assertive-HIGH enable inputs of the other one; FF to ENI<sub>2</sub>, and EF to ENO<sub>2</sub>, in *both* directions between two paralleled FIFOs.

Two separate input control signals are provided for enabling/disabling the 3-state outputs:  $\overrightarrow{OE}$ , which is synchronized to CKO, and is held in a flipflop within the LH543620 during use; and  $\overrightarrow{AOE}$ , which is entirely asynchronous. In any given application, whichever one of these signals is *not* in use normally must be *grounded*; *both* must be asserted to enable the 3-state outputs.

**GENERAL INFORMATION - 1** 

**DYNAMIC RAMs – 2** 

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMS – 6

**FIFO MEMORIES – 7** 

**FIELD MEMORIES – 8** 

**APPLICATION AND TECHNICAL INFORMATION – 9** 

PACKAGING - 10

# LH64270

# FEATURES

- 276,480 × 4 bit configuration (270 lines × 1,024 bits)
- Applicable to 4 fsc sampling field size (263 lines × 910 bits) for NTSC signal
- Selectable field size: Line count: 262, 262.5, 263, or 270 Line length: 910 or 1,024
- RCLR and WCLR pins allow the memory to be used as a delay line of desired bit length (1 to 276,480 bits)
- Access time: 50 ns (MAX.)
- Cycle time: 60 ns (MIN.)
- Power supply: 5 V ± 10%
- Power consumption: Operating: 550 mW (MAX.) Standby: 110 mW (MAX.)
- TTL compatible I/O (Three state for DO<sub>0</sub> - DO<sub>3</sub>)
- Package: 28-pin, 400-mil SDIP

## DESCRIPTION

The LH64270 is a field memory LSI organized as 276,480 words  $\times$  4 bits of dynamic RAM.

It performs consecutive read and write operation of NTSC signals at a 4  $f_{sc}$  sampling rate to obtain one field of delayed data (as a result).

It is designed for use in personal computers as well as in IDTV systems.

# **PIN CONNECTIONS**




Figure 1. Pin Connections for SDIP Package




Figure 2. LH64270 Block Diagram

# **PIN DESCRIPTION**

SIGNAL	PIN NAME	NOTE
WCK,RCK	Write/read clock input	
W	Write control input	
ŌĒ	Output enable input	
EXT/INT	External/internal sync. select input	
WCLR, RCLR	Write/read address clear input	
Dl <sub>0</sub> - Dl <sub>3</sub>	Write data input	

SIGNAL	PIN NAME	NOTE
DO <sub>0</sub> - DO <sub>3</sub>	Read data output	
LS <sub>0</sub> , LS <sub>1</sub>	Line count select input	
BS	Bit count select input	
Vcc, Vcc1, Vcc2	+5 V power supply	1
GND, GND1-GND₄	Ground	2
NC	Non connection	

#### NOTES:

- 1. Pins 21, 26 and 27 are not interconnected. These pins should all be connected to +5 V power.
- 2. Pins 8, 22, 23, 24 and 25 are not interconnected. These pins should all be connected to 0 V.

# **PIN FUNCTION**

SIGNAL	PIN NAME	I/O	FUNCTION
Dlo - Dla	Data input	1	Write data input
DO <sub>0</sub> - DO <sub>3</sub>	Data output	0	Read data output (Three state)
WCLR	Write address pointer clear	I	Set the address of the next write cycle, after setting the $\overline{\text{WCLR}}$ signal at "LOW", to the beginning-of-field address (Address 0). The WCLR signal is detected only for one write cycle period after its falling edge.
RCLR	Read address pointer clear	I	Set the address of the next read cycle, after setting the RCLR signal at "LOW", to the beginning-of-field address (Address 0). The RCLR signal is detected only for one read cycle period after its falling edge.
W	Write control	1	The $\overline{W}$ signal controls data write operation. It also enables write operation of one field ( $\overline{W}$ = "Low") or disables write operation of one field ( $\overline{W}$ = "High") by synchronizing with the WCLR signal.
ŌĒ	Output enable	1	The $\overline{OE}$ signal controls data read from data output pins. Its "Low" level enables data read on the data output pins, and its "High" level prohibits data read with setting the data output pins to high-impedance. Regardless of the $\overline{OE}$ signal's input level, the read address pointer continues to step up in response to the read clock (RCK).
wcĸ	Write clock	I	The WCK clock is a system clock input for data write. Write data is sampled by a rising edge of the WCK clock and transferred to an internal write data register. The write address pointer is stepped up by one address in each write clock cycle.
RCK	Read clock	1	The RCK clock is a system clock input for data read. Read data is output after the access time from the rising edge of the clock. The read address pointer is stepped up by one address in each read clock cycle. The RCK clock is required to be identical to the WCK clock.
LS <sub>0</sub> , LS <sub>1</sub>	Line selection	I	$LS_0$ and $LS_1$ signals determine the line number of one field. According to the combination of these signal input levels, one field can be 262 lines, 262.5 lines, 263 lines, or 270 lines. The line number can be determined for each field. [ (LS <sub>0</sub> , LS <sub>1</sub> ); (L, L) = 262 lines, (H, L) = 262.5 lines, (L, H) = 263 lines, (H, H) = 270 lines ]
BS	Bit selection	1	The BS signal sets the line bit length to either 910 bits (BS = "Low") or 1024 bits (BS = "High"), which is selectable for each field.
EXT/INT	Ext./Int. sync. selection	I	INT sync. mode: Setting this pin "LOW" invokes internal sync. mode. In this mode, the write address and read address are always coincident. Following a data write or a data read of the last bit of the last line of a field, the first clock input (WCK, RCK) starts a new access from the first bit of the first clock input (WCK, RCK) starts a new access from the first bit of the first line of the next field. (Data input and output for one field is consecutively performed). The clear signals (WCLR, RCLR) must be kept at "HIGH" level in this mode. EXT sync. mode: Setting this pin "HIGH" invokes external sync. mode. In this mode, the write address and the read address can be independently controlled. The write address and the read address can be reset by the WCLR signal and the RCLR signal, respectively.

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT
Pin voltage	VT	-1.0 to +7.0	v
Supply voltage	Vcc	-1.0 to +7.0	V
Output current	lo	50	mA
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

# RECOMMENDED OPERATING CONDITIONS (TA = 0 to 70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	v
Input "High" voltage	VIH	2.4		5.5	v
Input "Low" voltage	VIL	-1.0		0.8	V

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to 70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Supply current	Icc1	twcs, t <sub>RCS</sub> = 60 ns		100	mA
Standby current	Icc2	W, RCLR, WCLR, OE = VIH BS, RCK, WCK, LS <sub>0</sub> , LS <sub>1</sub> = VIL DI <sub>0</sub> - DI <sub>3</sub> , EXT/INT = Don't care DO <sub>0</sub> - DO <sub>3</sub> = Open		20	mA
Input leakage current	lı	0 V ≤ V <sub>IN</sub> ≤ 5.5 V 0 V on all inputs except the pin under test	-10	10	μA
Output leakage current	lo	$0 V \le V_{OUT} \le 5.5 V$ DO <sub>0</sub> - DO <sub>3</sub> = High-impedance	-10	10	μA
Output "High" voltage	Vон	lout = -2 mA	2.4	_	V
Output "Low" voltage	Vol	l <sub>OUT</sub> = 4.0 mA	—	0.4	V

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to 70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
RCK cycle time	tRCS	60	160	ns
WCK cycle time	twcs	60	160	ns
RCK "High" pulse width	tRCW	20		ns
WCK "High" pulse width	twcw	20		ns
RCK "Low" pulse width	tRCP	20		ns
WCK "Low" pulse width	twcp	20		ns
Input data setup to WCK	tids	5		ns
Input data hold to WCK	tidh	5		ns
Access time from RCK	tRAC		50	ns
Output data hold to RCK	tron	5		ns
OE access time	tOEA		30	ns
Output data hold time from OE	<b>t</b> OEH	0		ns
Output disable time from OE	toez		40	ns
W setup time from WCK	twws	5		ns
W hold time from WCK	twwn	0		ns
BS setup time from RCK, WCK	tBSS	0		ns
BS hold time from RCK, WCK	t <b>BSH</b>	15		ns
LS <sub>0</sub> - LS <sub>1</sub> setup time from RCK, WCK	tLSS	0		ns
LS <sub>0</sub> - LS <sub>1</sub> hold time from RCK, WCK	tlsh .	15		ns
RCLR, WCLR pulse width	tCLP	30		ns
RCLR, WCLR setup time from RCK, WCK	tcLs	5		ns
RCLR, WCLR hold time from RCK, WCK	tCLH	5		ns
Input transition time (rise/fall)	tτ	3	35	ns

NOTE: At least 500  $\mu$ s of pause time after power-on should be given, and then clocks (WCK and RCK) must be input more than 8,192 times to initialize dynamic circuits.

# AC TEST CONDITIONS

PARAMETER	RATING
Input pulse level	0 to 3 V
Input rise/fall time	5 ns
Input timing reference level	1.5 V
Output timing reference level	0.8 V, 2 V

# CAPACITANCE

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Input capacitance	Cı	All input pins		10	рF
Output capacitance	Co	All output pins		10	pF




Figure 3. Internal Sync. Mode (EXT/INT - Low)





Figure 4. External Sync. Mode (EXT/INT - High)

# **ORDERING INFORMATION**



# LH66180

# FEATURES


- Dynamic "FIFO" memory organized as 263 rows × 720 columns × 6 bits (compatible with NTSC composite signal processing)
- First FIFO operation: Serial access time: 65 ns (MAX.) Serial cycle time: 88 ns (MIN.)
- Power consumption: Operating: 413 mW (MAX.) Standby: 83 mW (MIN.)
- 6-bit parallel I/O pin
- Uninterrupted, simultaneous read/write capability
- Built-in top address data register for memory address reset data
- Built-in resettable sequential address generator
- Self-refresh function
- Memory address reset capability for one field
- Single +5 V power supply
- TTL compatible I/O
- CMOS double-metal process
- Package: 22-pin, 400-mil DIP


## DESCRIPTION

The LH66180 is a 189,360  $\times$  6 bit dynamic FIFO memory which provides fast image data processing at a 6 bit rate. Since it is compatible with 3 fsc sampling and one field of 6-bit quantized data, the LH66180 is applicable to a field memory for use in VCRs and video disc recorders.

The LH66180's memory block is divided into two sections so that fast image data of large capacity can be efficiently processed. Those two sections of memory block are alternately accessed to read and write data simultaneously and continuously.

## **PIN CONNECTIONS**








Figure 2. LH66180 Block Diagram

# **PIN DESCRIPTION**

SIGNAL	I/O	PIN NAME
Dlo - Dls	I	Serial input for 6-bit data to be received from A/D converter.
DO <sub>0</sub> - DO <sub>5</sub>	0	Serial output for 6-bit data to be transferred to D/A converter.
SCK	I	Serial clock input. Applying a HIGH level signal to the SCK pin places the device in self-refresh mode.
RST	I	Reset input for an accessed memory address. The memory address is reset in response to the fall of the RST signal, and restarts memory cycling from the top address of memory.
WE	I	Write control input for one field of serial input data. Applying a LOW level signal to $\overline{WE}$ pin allows read/write operation. A HIGH level signal allows read operation
Vcc	1	+5 V power supply *
GND	I	0 V power supply *

NOTE: The device has multiple V<sub>CC</sub> and GND for reduced noise. All V<sub>CC</sub> and GND pins must be connected.

#### **READ OPERATION**

The Field Memory consists of a DRAM cell array which is divided into two blocks, and a top address register which is accessed immediately after a reset. Data is output from DO<sub>0</sub>-DO<sub>5</sub> synchronously with SCK. The first 12 bits of data are accessed from the top address register in response to the fall of the RST signal. During this period, data in all the memory cells linked to row address No. 1 of the first memory block are transferred to the first R register. This data is subseauently output in succession from the first R register by the SCK clock. Before all the data is output from the first R register, the second memory block becomes active, and data in all the memory cells linked to row address No. 1 of the second memory block are transferred to the second R register. These are output by the SCK clock following the last data of the first R register. In this manner, the memory blocks are alternately accessed, so that data can be continuously output from the alternate R registers by the SCK clock. Whenever the memory address is reset with the RST signal, data is re-read starting with the top address register. Thus, uninterrupted reading of data is made possible.

### WRITE OPERATION

Data is input through  $Dl_0$ - $Dl_5$  whenever  $\overline{WE} = "Low"$ . The first 12 bits are input to the top address register in response to the fall of the RST signal. Thereafter, data is input to the first W register, synchronously with the SCK clock. Once the first W register becomes filled with input data, subsequent input data is directed to the second W register. Meanwhile, the contents of the first W register are transferred into row address No. 1 of the first memory block. Once the second W register becomes filled, its contents are transferred into row address No. 1 of the second memory block, while the first W register receives new input data. In this manner, the data is alternately input to the W registers, then transferred to the memory cells one row at a time. This operation is alternately repeated until the memory address is reset by the RST signal, causing data to be input to the top address register while the row address is reset. Thus, uninterrupted writing of data is made possible.

#### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL RATING		UNIT	NOTE
Supply voltage	VT	-1.0 to +7.0	V	1
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +150	°C	

NOTE: 1. The maximum applicable voltage on any pin with respect to GND.

#### **RECOMMENDED OPERATING CONDITIONS (TA = 0 to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	Vcc	4.5	5.0	5.5	V
	GND	0	0	0	V
Input voltage	VIH	2.4		6.5	V
input voltage	VIL	-1.0		0.8	V

NOTE: Referenced to GND.

# DC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT
Input voltage	VIH		2.4	6.5	V
Input voltage	VIL		-1.0	0.8	V
Output voltage	Voн	lout = -2 mA	2.4		V
Output voltage	Vol	lout = 4.2 mA		0.4	V
Operating current	Icc	During normal operation t <sub>scc</sub> = MIN., outputs open		75	mA
Standby current	ISB	SCK = VIH (MIN.)		20	mA
Standby Current	ISB1	SCK = V <sub>CC</sub> - 0.2 V		15	mA
Input leakage current	ILI	$0 V \le V_{IN} \le 6.5 V$ , outputs open 0 V on all other pins	-10	10	μA

# AC CHARACTERISTICS (V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Serial clock "H" pulse width	tsch	30	40		ns
Serial clock "L" pulse width	tscL	30	40		ns
Serial clock cycle time	tscc	88	93	140	ns
RST setup time	tRSS	5			ns
RST hold time	tRSH	15			ns
Access time from SCK	tsca			65	ns
Hold time for SCK	tSDH	10			
WE setup time	twcs	5			ns
WE hold time	twch	0			ns
Setup time for data input	tDS	5			ns
Hold time for data input	tDH	25			ns
Self-refresh start time	tREFST	100			μs

# CAUTION:

At power on, for proper operation, at least 500  $\mu s$  of pause time followed by 1,440 initialization cycles should be given.




Figure 3. Serial Clock Timing




Figure 4. Field Synchronous Mode (Read/Write Cycle)





Figure 5. Self-refresh Mode (Note 2)

#### ORDERING INFORMATION



**GENERAL INFORMATION – 1** 

DYNAMIC RAMs – 2

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 

MASK PROGRAMMABLE ROMS – 6

FIFO MEMORIES – 7

FIELD MEMORIES – 8

**APPLICATION NOTES AND CONFERENCE PAPERS – 9** 

PACKAGING - 10

# LH5420

### DATABUS FUNNELING MADE EASY

#### INTRODUCTION

The Sharp LH5420 256 × 36 × 2 CMOS Bidirectional FIFO is an innovative device which turns the difficult task of funneling and defunneling different-size databusses into an easy one-component solution. Funneling refers to a situation where data from a larger databus (eq. 32-bits wide, 36-bits with parity) must be segmented (usually in increments of 8-bits, 9-bits with parity) and transferred to a smaller databus (eq. 8-bits wide, 9-bits with parity). The funneling options available on the LH5420 are "36-bits to 9-bits" and "36-bits to 18-bits". Defunneling refers to just the opposite of funneling. To defunnel, data from a smaller databus (eg. 8-bits wide, 9-bits with parity) is combined together sequentially with other data from that databus, and transferred in parallel to a larger databus (eg. 32-bit wide, 36-bit with parity). The defunneling options available are "9-bits to 36-bits" and "18-bits to 36-bits". For wide word applications on both ports, "36-bit to 36-bit" buffering is also available.

A very important feature of the LH5420 is the ability to operate bidirectionally. The term Bidirectional refers to the LH5420s ability to funnel and defunnel between different sized databusses, allowing data to travel in both directions. Bidirectional operation is also available when the full width of both ports are used (eg. 36-bit to 36-bit buffering).

The advantages of the LH5420 bidirectional FIFO to the system designer are: elimination of several conventional FIFOs and glue logic; significant reduction of board space; elimination of the complexities of handling bus contention; and improved system performance. But, most importantly, it makes databus funneling easy.




Figure 1. LH5420 Block Diagram

# CONVENTIONAL DATABUS FUNNELING SOLUTIONS CAN BE AWKWARD

The rapid transfer of information between a databus of one size to a databus of a different size (funneling or defunneling) seems like a simple enough operation, when viewed on paper in block diagram form; but the block diagram must be transformed into a high-speed circuit design. Conventional solutions require many components, and considerable board area. Further, the timing required for reading, writing, and flag detection for multiple parts in parallel, places a heavy burden on reliable high speed operation.

# CONVENTIONAL FUNNELING CIRCUIT DESIGN

Figure 2 shows a bus-funneling circuit designed using conventional components. Figure 2a is an example of the timing required to use the circuit in Figure 2. Figure 3 shows the circuit which must accompany Figure 2 if the circuit were expected to operate bidirectionally (funnel and defunnel). Figure 3a is an example of the timing required to use the circuit in Figure 3. An obvious disadvantage of this conventional funneling circuit is the number of components required. One "Programmable Logic Device" (PLD) and four standard 256 × 9 FIFOs are required for one-way funneling. If bidirectional operation (funneling and defunneling) is important, two PLD's and eight 256 × 9 FIFOs are required. The combination of all these components results in very restrictive data setup (tps) and hold (tpH) timings during a Write cycle, and restrictive access timings (ta) due to the risk of databus contention during a Read cycle. In many cases, high speed operation would be out of the guestion. Tight controls on signal noise and signal skew might also be required to keep the four FIFOs synchronized. After all this, the circuit designer would do just about anything for a single-chip solution. Setup and Hold times for a single asynchronous 256 × 9 FIFO are typically 10 ns and 0 ns respectively for access times of 20 ns. Because this defunneling circuit is a combination of separate components (see Figure 3), setup and hold times would have to be increased significantly to ensure correct synchronization due to signal propagation delays of the control signals and data. In a conventional defunneling circuit, there could be as many as four 9-bit words waiting to be written sequentially into four different FIFOs. Each of the four 9-bit words requires its own setup (tps) and hold (tpH) time (see Figure 3a). These restrictions will limit the maximum defunneling frequency of this circuit.




Figure 2. 36-Bit to 9-Bit Conventional Funneling FIFO Circuit

Databus contention is a common problem experienced when combining two or more output pins from different devices in parallel, on the same databus (see Figure 2). If during a Read cycle, at least two of the output pins happen to be momentarily on at the same time, the two output drivers potentially could fight against each other driving the data bus to opposite logic states (one driver pulling the bus to 0V, while the other driver is simultaneously pulling the bus to 5 V). Databus contention degrades system performance and increases the system operating current.

Another significant disadvantage with using the conventional component solution is handling the flags. Each  $256 \times 9$  FIFO has 3 types of flags which can be used in the application to indicate the current FIFO status (Empty, Full, or Half Full). Most designers use a flag from only one of the four FIFOs. This flag-handling technique has a significant disadvantage. When a flag from only one of the four 9-bit wide FIFOs is used to represent the entire 36-bit word, there is no way to insure that the other three FIFO flags are synchronized (empty, full, or half full at the same time) with the first. There is the possibility that one, two, or all three of the other FIFOs may have become unsynchronized (due to

signal noise, excessive signal skew, etc.) and are now contributing incorrect data to the 36-bit word.

# SHARP's Single Chip Solution to the Complexities of Funneling

The LH5420 CMOS Bidirectional FIFO was designed specifically to simplify the handling of wide-word (up to 36-bits) data buffering. The notable features of this device relating to data bus funneling are:

- Selectable 36/18/9-bit Word Width on Port B
- Two 256 × 36-bit FIFO Buffers for Bidirectional Operation
- Synchronous operation on both Ports A and B
- Fully Asynchronous Communications between Port A and Port B
- Only One Set of Flags for the Entire 36-bit Wide Word
- Capable of 40-MHz operation




Figure 2a. 36-Bit to 9-Bit Conventional Funneling Write and Read Timing Diagram

The LH5420 provides an easy one chip solution to the problems associated with funneling one size databus to a different size databus (see Figure 3). The LH5420 also provides a simple method of buffering wide word databusses up to 36 bits wide on each port. There are two ports on the LH5420, Port A and Port B. A Port is defined as an interface between the outside databus and the internal FIFO memory. Each port can be used as an input or an output depending on which direction the data will travel. The LH5420 allows Port B to be selectable in word widths from 36, 18 or 9 bits wide, while Port A is fixed at 36-bits wide.

Two separate  $256 \times 36$ -bit FIFO buffers work side-byside to move data in opposite directions. This is what enables the LH5420 to operate bidirectionally. As an example, a 36-bit databus and a 9-bit databus can send and receive data back and forth, giving unrestricted communication privileges between an 8-bit microcontroller and a 32-bit microprocessor. Clock-frequency differences between the two busses are not an issue. Even though the individual ports are synchronous in nature, each port is controlled from separate system clocks (CKA and CKB). Each port operates independently from the other, so that port-to-port communication occurs asynchronously.

The LH5420 has five different types of flags available: Full Flag (FF), Empty Flag (EF), Half Full Flag (HF), Almost Full Flag (AF), and Almost Empty Flag (AE). The Almost Empty and Almost Full Flags are programmable. One set of these flags are available for each 256 × 36 FIFO buffer, to cover the status of data going in either direction. The low skew inherent in a single monolithic solution eliminates the risk that desynchronization will occur within the 36-bit wide word in the FIFO. Further protection is afforded because the flags cover the full 36-bit word width and not just the 9 bits that were used in the conventional funneling design mentioned above. The problems of designing a system around restrictive read and write timing constraints are no longer an issue, because the complexities of funneling timing synchronization are handled automatically within the LH5420 bidirectional FIFO.




Figure 3. 9-Bit to 36-Bit Conventional Funneling FIFO Circuit





Figure 3a. 9-Bit to 36-Bit Conventional Defunneling Read and Write Timing Diagram








Figure 4a. LH5420 9-Bit to 36-Bit Funneling Write and Read Timing Diagram

### SUMMARY

The SHARP LH5420 bidirectional FIFO provides many benefits to a system designer working on applications which use wide word databusses (36 bits wide), or applications which require funneling and defunneling between databusses of different widths (eg. 8-bit to 32-bit, 18-bit to 36-bit, etc.). In comparison with conventional databus funneling methods, the LH5420 simplifies your circuit design, allows faster operating speeds, uses less board space, reduces component count, and provides bidirectional funneling with no additional circuitry. But best of all, it is easy to use.

## A ONE-CHIP TWO-WAY STREET FOR MICROPROCESSOR COMMUNICATIONS: THE SHARP LH5420 36-BIT BIDIRECTIONAL FIFO \*

Chuck Hastings Marketing/Applications Manager, FIFO and Specialty Memories

> Sharp Microelectronics Technology, Inc. 5700 N. W. Pacific Rim Boulevard Camas, WA 98607 206/834-8615

## INTRODUCTION

New integrated circuits often evolve as singlechip embodiments of groups of lower-complexity parts. When the same multiple-device configuration starts turning up in many new designs, a semiconductor manufacturer may get inspired to develop a one-chip-does-all replacement just by listening to its customers. Bidirectional FIFOs, wide enough to hold an entire word of data, are one such frequently-occurring combination. Perhaps one out of every five system applications for FIFOs fits this description. Usually, the role of a bidirectional FIFO is to provide convenient two-way communication between two processors or microprocessors.

In the past, an effective bidirectional FIFO for communication back and forth between two 32-bit-processors has needed to consist of at least *eight* industry-standard byte-wide unidirectional FIFO devices, arranged into two 'back-to-back' ranks of four paralleled FIFOs each. When parity checking is implemented, the data path between processors becomes 36-bit. Sometimes only one of the two processors is 32-bit, and the other one is 16-bit or 8-bit. In this event, even more devices must be added, to implement multiplexing, demultiplexing, and control functions at the narrower end of the bidirectional data path.

The LH5420  $256 \times 36 \times 2$  bidirectional FIFO, now available from Sharp, is a 'one-chip-doesall' solution to such system requirements for two-way interprocessor communication. One

\* See copyright information on page 11.

LH5420 can provide either a convenient fullyparallel two-way connection from one 36-bit bus to another such bus, or it can provide a two-way 'funneling/defunneling' connection from a 36-bit bus to an 18-bit bus, or to a 9-bit bus. Thus, the LH5420 supports all of the usual microprocessor word widths, and accommodates the extra bit per byte for parity or marker-bit usage. It operates at up to 40 MHz, and is available either in a 120-pin PGA package or in a 132-pin PQFP package.


### LH5420 ARCHITECTURE AND OPERATION


The LH5420 includes several enhancements, aimed at making a system designer's life easier. The LH5420 itself can check the parity of all bytes passing through it in either direction. And it features programmable almost-full and almost-empty flags, retransmission capability in either direction, 'mailbox' capability in either direction, a limited form of transceiver-mode oper-ation, and a synchronous request/acknowledge capability which is useful in burstmode communications.

Conceptually, an LH5420 is organized as two 36-bit-wide bidirectional ports, Port A and Port B. Two full-width 256-word FIFOs, FIFO # 1 and FIFO # 2, are connected between the two ports, one transmitting in each direction. (See Figure 1.) There are also two full-width one-word mailboxes between the two ports, one likewise transmitting in each direction. And there is a full-width bidirectional data bypass path, which functions during a reset operation. Two asynchronous control inputs set the data width of Port B at 36 bits, at 18 bits, or at 9 bits.

Each port has its own clock input. In typical applications, a port's clock input is connected to a periodic free-running clock signal, which

may or may not be derived from the same frequency source as the other port's clock input. Each port also has three control inputs which are sampled at the rising edge (LOW-to-HIGH transition) of its clock: read/write, enable, and request. Each port also has an 'Acknowledge'





output which is synchronized to its clock, a parity flag output, and asynchronous control inputs for initiating data re-transmission and for enabling/disabling its data outputs.

FIFO # 1 and FIFO # 2 each have five status flags to indicate relative fullness: Full, Almost-Full, Half-Full, Almost-Empty, and Empty. The Full, Half-Full, and Empty flags are hard-wired to signal exactly what their names indicate. But there are programmable 'offsets' controlling the operation of the Almost-Full and Almost-Empty flags, to numerically define the boundaries of the 'Almost-Full' region and the 'Almost-Empty' region. These offset values are both initialized to eight during a reset operation; but either one may be changed under system control, independently of the other one, to any value from zero to 255.

While a data transfer is actually taking place, the port's Acknowledge output repeats the same information as either the Almost-Full flag or the Almost-Empty flag, depending on the current direction of data transfer – Almost-Full when writing, and Almost-Empty when reading.

The five relative-fullness status flags may change state either in response to a write event clocked at one port, or else in response to a read event clocked at the other port. The port's Acknowledge output signal, however, is totally synchronous with the clock input signal at that port; except, that it gets deasserted immediately if at any time the Request input signal is deasserted.

Both the Request control input and the Enable control input of a port must be asserted, in order for that port to carry out a read operation or a write operation. The Read/Write control input determines which type of operation gets performed.

The action of the Request and Enable signals within the LH5420 are generally similar; but their detailed timing is different. The Enable signal is presumed to be originating as a synchronous signal referenced to the same clock signal used by the port. On the other hand, the Request signal may arise asynchronously, elsewhere in the system; the LH5420 contains resynchronizing circuits, which reference the Request signal to the port clock internally within the LH5420.

Either port may place a full 36-bit word in the other port's mailbox register. Doing so sets a mailbox flag, which is synchronized to the receiving port's clock. This flag is reset whenever the receiving port has read the word in the mailbox register. Both ports have the ability to select either their outgoing FIFO or their outgoing mailbox for writing, or either their incoming FIFO or their incoming mailbox for reading.

Although Port A and Port B both have the capability to send and receive 36-bit data words, each port has one major function unique to it. Port A is the master port for purposes of resource-allocation and control functions, such as changing the value of the offsets for the Almost-Full and Almost-Empty flags, or changing the byte parity scheme from odd parity to even parity. Port B, on the other hand, is the port which is capable of setting its effective data width at 36 bits, 18 bits, or 9 bits.

Two asynchronous inputs control the data width of Port B. Changing this data width does not require any reset operation. However, sufficient time must be allowed for the LH5420's internal byte-shifting and demultiplexing circuits to settle; waiting for two full Port B clock cycles is recommended.

### 'SYNCHRONOUS' FIFOs AND 'ASYNCHRONOUS' FIFOs

The antonyms 'synchronous' and 'asynchronous' each have taken on two very different meanings in FIFO applications literature. The first meaning has to do with the timing of the FIFO's data and control inputs, and of its data and status outputs. The second meaning has to do with the capability of the FIFO to adjust itself to different and unrelated timing requirements at each of its two ends.

According to the first meaning of these terms, a 'synchronous' FIFO operates with a free-running clock input, but performs operations such as writing or reading only when these operations are 'enabled.' Data inputs, and control inputs such as enable signals and mode-control signals, must all meet setup time and hold time requirements with respect to the free-running clock. Data outputs and status outputs are presumed valid after some specified delay time has elapsed, following a transition of the free-running clock.

FIFOs which are 'asynchronous,' according to this meaning of 'asynchronous,' do not use any such free-running clock. Some older-architecture 'asynchronous' FIFOs even use edge-sensitive, rather than level-sensitive, control inputs. 'Synchronous' FIFOs sometimes may be made to behave as 'asynchronous' FIFOs, if desired, by connecting their 'enable' inputs to be permanently asserted, and using their free-running clock inputs as asynchronous edge-sensitive 'demand' control input signals.

According to the second meaning of the terms 'synchronous' and 'asynchronous,' however, a 'synchronous' FIFO would be a FIFO having both its input port and its output port always synchronized to the same 'clock' signal; in other words, a glorified shift register. An 'asynchronous' FIFO, on the other hand, can operate with its input port synchronized to one timing signal, and its output port synchronized to a second timing signal having no necessary relation to the first one; and neither timing signal needs to be regular or periodic.

The LH5420 has a free-running-clock-plus-enable control structure; and so its two internal FIFOs are 'synchronous' FIFOs in the first sense of this term, except that the behavior of the five relative-fullness flags is not entirely 'synchronous.' However, they are completely 'asynchronous' FIFOs in the second sense; there is no necessary synchronization relation between the Port A clock and the Port B clock, nor is either of these clocks required to be strictly periodic. This type of behavior is usually considered to be useful, system-friendly, and what FIFOs are all about.

## **DESIGNING WITH THE LH5420**

In some applications, data bursts get pushed through a FIFO at or close to the FIFO's maximum word rate; but the system must take some immediate action if the FIFO ever becomes completely full or completely empty. The LH5420's Request/Acknowledge feature supports such a mode of operation. The Acknowledge output signal meets the setup time and hold time requirements for the Enable input, and may simply be tied back to it, in order to prevent complete filling or complete emptying of the active FIFO. This mode of operation slightly decreases the maximum data rate.

In essence, the Acknowledge signal is a synchronous 'proxy' or 'predictor' for whichever 'Almost' flag is pertinent to the current datatransfer operation. Because synchronous predictive logic is used to determine the state of this signal, it is actually faster than the corresponding flag.

Assume now that a port's Request input is being continuously asserted, say for writing into the outbound FIFO for that port. As long as the FIFO does not get into the 'Almost-Full' region, that is, the number of vacant FIFO physical words never falls below the 'Almost-Full' offset value. then the Acknowledge output is continuously asserted by the LH5420 control logic, and a word gets written into the FIFO as a result of every write-clock pulse. However, if the FIFO does become 'Almost Full.' then the Acknowledge output gets asserted only on every third write-clock pulse, rather than continuously. Thus, if the Acknowledge output has been tied back to the Enable input, the wide-open data rate then gets slowed down immediately, so that the writing of each word can be handled on a full-handshake basis. This operational technique allows achieving the maximum data rate much of the time, and yet protects the system against data loss caused by overrunning the FIFO boundaries.

When the system is operating an LH5420 in block-transfer mode, where a full block gets loaded at one port and then gets unloaded at the other port, the Acknowledge signals may be used to locate the end of a block, in lieu of having to implement an external block-length counter. As a simple example, say that the system block length is 193 words. The sending port loads in one complete block, and 55 words from the next block, in burst mode. At this point, its Acknowledge signal gets deasserted, indicating that the FIFO is 'Almost Full.' The Acknowledge signal does behave exactly in this manner, provided that the corresponding 'Almost-Full' flag offset still remains at its default value of eight. The receiving port then unloads the block. If its 'Almost-Empty' offset value has been set to 55, its Acknowledge signal will get deasserted exactly at the end of the block. Since this indication occurs within a clock period, it is fast enough to be accurate without any uncertainty.

The LH5420's parity-checking facilities treat all nine bits alike, of each byte passing through one of the two FIFOs; the 'parity bit' may be in any position within a byte. A ten-input parity gate scans each group of nine bits in the output register of each port; the tenth input of each parity gate is from the even/odd-parity control flipflop, which may be programmed from Port A. This flipflop is set for odd parity when the LH5420 is reset; but it may be reprogrammed to even, or back to odd, at any time subsequently. If any of the four parity gates at a port ever detects an odd number of 'ones' in a byte, *including* the control flipflop in the 'ones' count, then the port's parity flag is asserted as long as the word containing the erroneous byte remains in the output register.


#### SUMMARY

The LH5420 36-bit bidirectional synchronous FIFO, available now from Sharp, is a systemoriented 'one-chip-does-all' part, intended to simplify back-and- forth communications between two microprocessors, microcontrollers, or similar devices.

The LH5420 offers several sophisticated features: on-the-fly parity checking, word-width matching of a 36-bit bus to an 18-bit bus or to a 9-bit bus, two-way mailbox communications, and synchronous Acknowledge signals which can be used to give a quick and accurate endof-block indication or an advance warning of FIFO fullness or emptiness.

In most bidirectional-FIFO applications, one LH5420 replaces many lower-level and discrete parts, and simplifies system design. It offers high performance for burst operations; it can transfer a 36-bit word in each direction every 25 nanoseconds.

\* COPYRIGHT INFORMATION: This paper is a slightly modified version of the paper with the same title which appeared in the Northcon/91 Conference Record, paper D6/1; 1-3 October 1991. Also, in the Wescon/91 Conference Record, paper 7/4; 19-21 November 1991.



**GENERAL INFORMATION – 1** 

DYNAMIC RAMs – 2

**PSEUDO STATIC RAMs – 3** 

STATIC RAMs – 4

**EPROMs/OTPROMs – 5** 


MASK PROGRAMMABLE ROMS – 6


FIFO MEMORIES – 7


FIELD MEMORIES – 8


**APPLICATION AND TECHNICAL INFORMATION – 9** 


PACKAGING - 10







































SHARP














SHARP






















28SOJ (SOJ28-P-300)






24SOP (SOP24-P-450)


0.50 [0.120]


0.30 [0.012]


1.27 [0.050]


TYP


















Packaging








SHARP














# SHARP

# JAPAN

SHARP Corporation IC Sales Department International Sales & Marketing Group IC /Electronic Components 2613-1 Ichinomoto-Cho Tenri-City Nara 632, Japan Phone: (07436) 5-1321 Telex: LABOMETA-B J63428 Facsimile: (07436) 5-1532

# EUROPE

### SHARP Electronics (Europe) GmbH

Microelectronics Division Sonninstraße 3, 2000 Hamburg 1, F.R. Germany Phone: (40) 23-775-216 Telex: 2161867 (HEEG D) Facsimile: (40) 23-775-232

# SINGAPORE

# SHARP-ROXY Sales (Singapore) PTE. Ltd. 100G Pasir Panjang Road, Singapore 0511

Phone: 4731911 Telex: 55504 (SRSSIN RS) Facsimile: 4794105

# NORTH AMERICA

### **SHARP Electronics Corporation**

Microelectronics Group 5700 Northwest Pacific Rim Blvd., M/S 20 Camas, Washington 98607, U.S.A. Phone: (206) 834-2500 Telex: 49608472 (SHARPCAM) Facsimile: (206) 834-8903

# HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division Room 1701-1710, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: 8229311/8229348 Telex: 74258 SRHL HX Facsimile: 5297561/8660779

# KOREA

### **SHARP Electronics Industrial Corporation** 4F, Dae San-Bldg, 14-27 Yeoyido-dong.

Young Deung Po-ku, Seoul, Korea Phone: 78248637 ~ 40 Telex: SHARPEI K26754 Facsimile: (02) 782-5970

