

DATABOOK

1st EDITION

INTEGRATED TECHNICAL SALES

2620 Augustine Drive Suite 210 Santa Clara, CA 95054 (408) 727-3406 FAX: (408) 727-5717



INDUSTRIAL AND COMPUTER PERIPHERAL ICs

DATABOOK

1st EDITION

OCTOBER 1988

USE IN LIFE SUPPORT MUST BE EXPRESSLY AUTHORIZED SGS-THOMSON' PRODUCTS ARE NOT AUTHORIZED FOR USE A CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF SGS-THOMSON Microelectronics. As used herein: 1. Life support devices or systems are devices or systems which, are intended for surgical implant into the body to support or sustain life, and whose failure to perform,

effectiveness.

support device or system, or to affect its safety or

when properly used in accordance with instructions for

use provided in the labeling, can be reasonably expec-


ted to result in a significant injury to the user.

TABLE OF CONTENTS

INTRODUCTION	Page 4
ALPHANUMERICAL INDEX	7
PRODUCT SELECTOR GUIDE	13
DATASHEETS	21
PACKAGES:	987
DESIGNING WITH THERMAL IMPEDANCE	989
MECHANICAL DATA	1003
SALES OFFICES	1022

INDUSTRIAL & COMPUTER PERIPHERAL ICS FROM THE BRIGHTER POWER

Since the first high power ICs emerged at the end of the 1960s SGS-THOMSON has set the pace in power IC process technology, plastic power packages and innovative circuit design.




Realized with SGS-THOMSON's unique Multipower-BCD technology, the L4970 power switching regulator delivers an impressive 10A output current. A host of protection features are integrated.

Originally this technology knowhow was applied to consumer circuits such as high power amplifiers and TV vertical deflection stages, so when motor driving ICs arrived at the end of the seventies SGS-THOMSON already possessed a unique understanding of the problems involved and, more important, how they could be solved.

SGS-THOMSON is not just the leader in smart power technology, it is also the #1 supplier of smart power ICs in the western world (Dataquest, May 1988), selling more than any American or European semiconductor company.

Many of the milestones in smart power technology have been developed by SGS-THOMSON and many are still unmatched. Today's leading edge is a family of smart power technologies integrating bipolar, CMOS and DMOS on the same chip. Using this technology the company has produced a new generation of ultra-efficient power ICs that are changing the whole approach to power system design.

Just one example of the way this technology can be applied is the L6202



Thanks to the high efficiency of Multipower-BCD technology's DMOS power transistors, the L6202 H-bridge motor driver delivers 1.5A/48V with no heatsink.

bridge driver, containing a full DMOS H-bridge power stage plus control circuits.

Because of the very high efficiency of the power stage this IC can deliver 70W to the load yet it is assembled in a DIP package.

Many more world-beating products

are included in this databook: the L4970 switching regulator, L6230 brushless motor driver, L6114 quad switch, the industrial power switch family and much more. So if you're looking for the brightest solution to your industrial and computer peripheral application problems you'll find the answer right here.

			-
		,	

Туре	Function	Page
AM6012	12 BIT HIGH SPEED D/A CONVERTER	21
AM6012A	12 BIT HIGH SPEED D/A CONVERTER	21
DAC0806	6 BIT D/A CONVERTER	33
DAC0807	7 BIT D/A CONVERTER	33
DAC0808	8 BIT D/A CONVERTER	33
ESM1600B	QUAD COMPARATOR INTERFACE CIRCUIT	45
ESM1602B	QUAD COMPARATOR INTERFACE CIRCUIT	53
GS-D050	STEPPER MOTOR DRIVER MODULE	61
GS-D200	STEPPER MOTOR DRIVER MODULE	79
GS-R400	SWITCH MODE REGULATOR MODULE	97
GS-R400VB	SWITCH MODE REGULATOR MODULE	119
GS-R400/2	SWITCH MODE REGULATOR MODULE	129
GS-R51212	SWITCH MODE REGULATOR MODULE	137
L149	4A LINEAR DRIVER	147
L165	3A POWER OPERATIONAL AMPLIFIER	151
L200	ADJUSTABLE VOLTAGE AND CURRENT REGULATOR	159
L272	DUAL POWER OPERATIONAL AMPLIFIER	169
L272D	DUAL POWER OPERATIONAL AMPLIFIER	175
L272M	DUAL POWER OPERATIONAL AMPLIFIER	169
L290	TACHOMETER CONVERTER	179
L291	5 BIT D/A CONVERTER AND POSITION AMPLIFIER	185
L292	SWITCH MODE DRIVER FOR DC MOTORS	191
L293B	PUSH-PULL FOUR CHANNEL DRIVER	201
L293C	PUSH-PULL FOUR CHANNEL / DUAL H-BRIDGE DRIVER	209
L293D	PUSH-PULL FOUR CHANNEL DRIVER WITH DIODES	213
L293E	PUSH-PULL FOUR CHANNEL DRIVER	201
L294	SWITCH MODE SOLENOID DRIVER	217
L295	DUAL SWITCH MODE SOLENOID DRIVER	223
L296	HIGH CURRENT SWITCHING REGULATOR	229
L296P	HIGH CURRENT SWITCHING REGULATOR	229
L297	STEPPER MOTOR CONTROLLER	253
L297A	STEPPER MOTOR CONTROLLER	253
L298N	DUAL FULL-BRIDGE DRIVER	263
L387A	VERY LOW DROP 5V REGULATOR	273
L601	DARLINGTON ARRAY	277
L602	DARLINGTON ARRAY	277
L603	DARLINGTON ARRAY	277
L604	DARLINGTON ARRAY	277
L702	2A QUAD DARLINGTON SWITCH	281
L2720	LOW DROP DUAL POWER OPERATIONAL AMPLIFIER	285

ALPHANUMERICAL INDEX

Туре	Function	Page
L2722	LOW DROP DUAL POWER OPERATIONAL AMPLIFIER	285
L2724	LOW DROP DUAL POWER OPERATIONAL AMPLIFIER	285
L2726	LOW DROP DUAL POWER OPERATIONAL AMPLIFIER	293
L3654S	PRINTER SOLENOID DRIVER	297
L4901A	DUAL 5V REGULATOR WITH RESET	301
L4902A	DUAL 5V REGULATOR WITH RESET AND DISABLE	311
L4903	DUAL 5V REGULATOR WITH RESET	321
L4904A	DUAL 5V REGULATOR WITH RESET	329
L4905	DUAL 5V REGULATOR WITH RESET AND DISABLE	337
L4920	VERY LOW DROP ADJUSTABLE REGULATOR	345
L4921	VERY LOW DROP ADJUSTABLE REGULATOR	345
L4940 SERIES	VERY LOW DROP 1.5A REGULATORS	349
L4941	VERY LOW DROP 1A REGULATOR	357
L4941X	VERY LOW DROP 1A REGULATOR	357
L4960	2.5A POWER SWITCHING REGULATOR	363
L4962	1.5A POWER SWITCHING REGULATOR	377
L4964	HIGH CURRENT SWITCHING REGULATOR	389
L4970	HIGH CURRENT SWITCHING REGULATOR	401
L5832	SOLENOID CONTROLLER	417
L6114	QUAD 100V DMOS SWITCH	429
L6115	QUAD 100V DMOS SWITCH	429
L6122	100V DMOS SWITCH	437
L6123	100V DMOS SWITCH	437
L6201	DMOS FULL BRIDGE DRIVER	443
L6202	DMOS FULL BRIDGE DRIVER	455
L6203	DMOS FULL BRIDGE DRIVER	471
L6210	DUAL SCHOTTKY DIODE BRIDGE	487
L6212	HIGH CURRENT SOLENOID DRIVER	491
L6217	STEPPER MOTOR DRIVER	497
L6217A	STEPPER MOTOR DRIVER	505
L6220	QUAD DARLINGTON SWITCH	513
L6220N	QUAD DARLINGTON SWITCH	513
L6221A	QUAD DARLINGTON SWITCH	523
L6221N	QUAD DARLINGTON SWITCH	523
L6222	QUAD TRANSISTOR SWITCH	535
L6230	BIDIRECT. 3-PHASE BRUSHLESS DC MOTOR DRIVER	539
L6231	3-PHASE BRUSHLESS DC MOTOR DRIVER	547
L6233	PHASE LOCKED FREQUENCY CONTROLLER	555
L6235	R-DAT BRUSHLESS DC MOTOR DRIVER	563
L6236	BIDIRECT. BRUSHLESS DC MOTOR DRIVER	571

Туре	Function	Page
L6495	HIGH SPEED OPERATIONAL AMPLIFIER	579
L6503	HAMMER SOLENOID CONTROLLER	585
L6504	SOLENOID CONTROLLER	591
L6506	CURRENT CONTROLLER FOR STEPPING MOTORS	599
L6570A	2-CHANNEL FLOPPY DISK READ/WRITE CIRCUIT	605
L6570B	2-CHANNEL FLOPPY DISK READ/WRITE CIRCUIT	605
L6603	MEMORY CARD INTERFACE	613
L6604	MEMORY CARD INTERFACE	613
L7150	50V QUAD DARLINGTON SWITCH	621
L7152	50V QUAD DARLINGTON SWITCH	621
L7180	80V QUAD DARLINGTON SWITCH	625
L7182	80V QUAD DARLINGTON SWITCH	625
M5450	LED DISPLAY DRIVER	629
M5451	LED DISPLAY DRIVER	629
M5480	LED DISPLAY DRIVER	637
M5481	LED DISPLAY DRIVER	643
M5482	LED DISPLAY DRIVER	649
M8438A	SERIAL INPUT LCD DRIVER	655
M8439	SERIAL INPUT LCD DRIVER	663
M145026	REMOTE CONTROL ENCODER	669
M145027	REMOTE CONTROL DECODER	669
M145028	REMOTE CONTROL DECODER	669
MC1488	RS232C QUAD LINE DRIVER	679
MC1489	RS232C QUAD LINE RECEIVER	687
MC1489A	RS232C QUAD LINE RECEIVER	687
MC3479C	STEPPER MOTOR DRIVER	695
PBL3717A	STEPPER MOTOR DRIVER	703
SG1524	REGULATING PWM	713
SG1525A	REGULATING PWM	721
SG1527A	REGULATING PWM	721
SG2524	REGULATING PWM	713
SG2525A	REGULATING PWM	721
SG2527A	REGULATING PWM	721
SG3524	REGULATING PWM	713
SG3525A	REGULATING PWM	721
SG3527A	REGULATING PWM	721
TDA0159A	PROXIMITY DETECTOR	731
TDA0161	PROXIMITY DETECTOR	735
TDE0160	PROXIMITY DETECTOR	739
TDE1607	INTELLIGENT POWER SWITCH	745


ALPHANUMERICAL INDEX

Туре	Function	Page
TDE1647	INTELLIGENT POWER SWITCH	745
TDE1647A	INTELLIGENT POWER SWITCH	745
TDE1737	INTELLIGENT POWER SWITCH	755
TDE1747	INTELLIGENT POWER SWITCH	745
TDE1767	INTELLIGENT POWER SWITCH	759
TDE1767A	INTELLIGENT POWER SWITCH	759
TDE1787	INTELLIGENT POWER SWITCH	759
TDE1787A	INTELLIGENT POWER SWITCH	759
TDE1798	INTELLIGENT POWER SWITCH	767
TDE1799	INTELLIGENT POWER SWITCH	779
TDE3207	INTELLIGENT POWER SWITCH	789
TDE3237	INTELLIGENT POWER SWITCH	795
TDF1607	INTELLIGENT POWER SWITCH	745
TDF1647A	INTELLIGENT POWER SWITCH	745
TDF1737	RELAY AND LAMP DRIVER	755
TDF1778	DUAL 2A SOURCE DRIVER	799
TDF1779A	DUAL 2A SOURCE DRIVER	807
TDF1783	LOW DROP TRIPLE 1.5A SINK DRIVER	815
TDF1798	INTELLIGENT POWER SWITCH	767
TEA3717	STEPPER MOTOR DRIVER	823
TEA3718	STEPPER MOTOR DRIVER	831
TEA3718S	STEPPER MOTOR DRIVER	831
TEF3718	STEPPER MOTOR DRIVER	845
TEF3718S	STEPPER MOTOR DRIVER	845
TL7700A SERIES	SUPPLY VOLTAGE SUPERVISORS	851
TS27L2	CMOS DUAL OPERATIONAL AMPLIFIER	867
TS27L4	CMOS QUAD OPERATIONAL AMPLIFIER	877
TS27M2	CMOS DUAL OPERATIONAL AMPLIFIER	867
TS27M4	CMOS QUAD OPERATIONAL AMPLIFIER	877
TS271	CMOS SINGLE OPERATIONAL AMPLIFIER	857
TS272	CMOS DUAL OPERATIONAL AMPLIFIER	867
TS274	CMOS QUAD OPERATIONAL AMPLIFIER	877
UAA4002	CONTROL CIRCUIT FOR FAST-SWITCH	887
UAA4003	SWITCH MODE REGULATOR FOR DC MOTORS	899
UAB4718	STEPPER MOTOR DRIVER	907
UAF4718	STEPPER MOTOR DRIVER	907
UAF1780	DUAL 2A LOW DROP INTELLIGENT POWER SWITCH	915
UAF1781	DUAL 2A LOW DROP INTELLIGENT POWER SWITCH	915
UAF1782	DUAL 2A LOW DROP INTELLIGENT POWER SWITCH	915
UC1840	PROGRAMMABLE OFF-LINE, PWM CONTROLLER	921
UC1842	CURRENT MODE PWM CONTROLLER	931
UC1843	CURRENT MODE PWM CONTROLLER	931

Туре	Function	Page
UC1844	CURRENT MODE PWM CONTROLLER	931
UC1845	CURRENT MODE PWM CONTROLLER	931
UC2840	PROGRAMMABLE OFF-LINE, PWM CONTROLLER	921
UC2842	CURRENT MODE PWM CONTROLLER	931
UC2843	CURRENT MODE PWM CONTROLLER	931
UC2844	CURRENT MODE PWM CONTROLLER	931
UC2845	CURRENT MODE PWM CONTROLLER	931
UC3840	PROGRAMMABLE OFF-LINE, PWM CONTROLLER	921
UC3842	CURRENT MODE PWM CONTROLLER	931
UC3843	CURRENT MODE PWM CONTROLLER	931
UC3844	CURRENT MODE PWM CONTROLLER	931
UC3845	CURRENT MODE PWM CONTROLLER	931
UCN4801A	BIMOS LATCH-DRIVER	939
UEB4732	AC PLASMA PANEL DRIVER	943
ULN2001A	DARLINGTON ARRAY	949
ULN2002A	DARLINGTON ARRAY	949
ULN2003A	DARLINGTON ARRAY	949
ULN2004A	DARLINGTON ARRAY	949
ULN2064B	80V QUAD DARLINGTON SWITCH	953
ULN2065B	50V QUAD DARLINGTON SWITCH	961
ULN2066B	80V QUAD DARLINGTON SWITCH	953
ULN2067B	50V QUAD DARLINGTON SWITCH	961
ULN2068B	80V QUAD DARLINGTON SWITCH	953
ULN2069B	50V QUAD DARLINGTON SWITCH	961
ULN2070B	80V QUAD DARLINGTON SWITCH	953
ULN2071B	50V QUAD DARLINGTON SWITCH	961
ULN2074B	80V QUAD DARLINGTON SWITCH	953
ULN2075B	50V QUAD DARLINGTON SWITCH	961
ULN2076B	80V QUAD DARLINGTON SWITCH	953
ULN2077B	50V QUAD DARLINGTON SWITCH	961
ULN2801A	DARLINGTON ARRAY	969
ULN2802A	DARLINGTON ARRAY	969
ULN2803A	DARLINGTON ARRAY	969
ULN2804A	DARLINGTON ARRAY	969
ULN2805A	DARLINGTON ARRAY	969
ULQ2001R	DARLINGTON ARRAY	975
ULQ2002R	DARLINGTON ARRAY	975
ULQ2003R	DARLINGTON ARRAY	975
ULQ2004R	DARLINGTON ARRAY	975
VB100	HIGH VOLTAGE INTELLIGENT POWER SWITCH	979



SOLENOID, HAMMER, NEEDLE, RELAY



E014000		Page
ESM1600B	- Quad comparator Interface Circuit	
ESM1602B	- Quad Comparator Interface Circuit	
L294	- Switch-Mode Solenoid Driver	
L295	Dual Switch-Mode Solenoid Driver	
L601/2/3/4	- Darlington Arrays	
L702	– 2A Quad Darlington Array	
L3654S	- Printer Solenoid Driver	
L5832	- Solenoid Controller	
L6114/15	- Quad 100V DMOS Switch	
L6122/23	- 100V DMOS Switch	
L6212	- High Current Solenoid Driver	
L6220/N	- Quad Darlington Switch	
L6221A/N	- Quad Darlington Switch	
L6503	- Hammer Solenoid Controller	
L6504	- Solenoid Controller	
L7150/52	- Quad Darlington Switch	
L7180/82	- Quad Darliington Switch	
TDE1607/47/47A	- Intelligent Power Switch	
TDE1737	- Intelligent Power Switch	
TDE1747	- Intelligent Power Switch	
TDE1767/67A	- Intelligent Power Switch	
TDE1787/87A	- Intelligent Power Switch	
TDE1798	- Intelligent Power Switch	
TDE1799	- Intelligent Power Switch	
TDE3207	- Intelligent Power Switch	
TDE3237	- Intelligent Power Switch	
TDF1607/1647A	- Intelligent Power Switch	
TDF1737	- Relay and Lamp Driver	
TDF1778	- Dual 2A Source Driver	
TDF1779A	- Dual 2A Source Driver	
TDF1783	- Low Drop Triple 1.5A Sink Driver	
TDF1798	- Intelligent Power Switch	
UAF1780/1/2	- Dual 2A Low Drop Intelligent Power Switch	
ULN2001A to 2004A	- Seven Darlington Arrays	
ULN2064B to 2077B	- Quad Darlington Switches	
ULN2801A to 2805A	Eight Darlington Arrays	
ULQ2001R to 2004R	- Seven Darlington Arrays	
VB100	High Voltage Intelligent Power Switch	979

UNIPOLAR STEPPER MOTORS




		Page
L297/A	- Stepper Motor Controllers	253
L702	- 2A Quad Darlington Switch	
L6506	- Current Controller for Stepping Motors	599
L7150/52	- Quad Darlington Switch	621
L7180/82	- Quad Darlington Switch	625
ULN2064B to 2077B	- Quad Darlington Switch	953

BIPOLAR STEPPER MOTORS




1	
L297/A	- Stepper Motor Controllers
L298N	- Dual Full Bridge Driver
L6201	- 0.3 ohms DMOS Full Bridge Driver443
L6202	- 0.3 ohms DMOS Full Bridge Driver
L6203	- 0.3 ohms DMOS Full Bridge Driver471
L6210	- Dual Schottky Diode Bridge487
L6217	- Stepper Motor Driver497
L6117A	- Stepper Motor Driver505
L6506	- Current Controller for Stepping Motors599
MC3479C	- Stepper Motor Driver
PBL3717A	- Stepper Motor Driver
TEA3717	- Stepper Motor Driver823
TEA3718/S	- Stepper Motor Driver831
TEF3718/S	- Stepper Motor Driver845
UAB/UAF4718	- Stepper Motor Driver907
GS-D050	- Stepper Motor Driver Module61
GS-D200	- Stepper Motor Driver Module79

BRUSHLESS MOTORS



ì	Page
L6230	- Bidirect. 3-Phase Brushless DC Motor Driver
L6231	- Three-Phase Brushless DC Motor Driver
L6233	Phase Locked Frequency Controller
L6235	- R-DAT Brushless DC Motor Driver
L6236	- Bidirectional Brushless DC Motor Driver571


DC MOTORS



L149	- 4A Linear Driver	
L165	- 3A Power Operational Amplifier	151
L272/M	- Dual Power Operational Amplifier	169
L272D	Dual Power Operational Amplifier	175
L290	- Tachometer Converter	
L291	- 5 Bit D/A Converter and Position Amplifier	185
L292	- Switch-Mode Driver for DC Motors	191
L293B/E	- Push-Pull Four Channel Drivers	201
L293C	- Push-Pull Four Channel	209
L293D	- Push-Pull Four Channel Driver with Diodes	
L298N	Dual Full Bridge Driver	263
L2720/2/4	- Low Drop Dual Power Operational Amplifier	285
L2726	- Low Drop Dual Power Operational Amplifier	293
UAA4003	- Switch Mode Regulator For DC Motors	899
VB100	- High Voltage Intelligent Power Switch	
t.		


PRODUCT SELECTOR GUIDE

DISPLAYS



		Page
L601/2/3/4	- Darlington Arrays	277
L3654S	- Printer Solenoid Driver	297
M5450/1	- Led Display Drivers	629
M5480	- Led Display Driver	
M5481	- Led Display Driver	643
M5482	- Led Display Driver	649
M8438A	- Serial Input LCD Driver	655
M8439	- Serial Input LCD Driver	663
UCN4801A	- BIMOS Latch-Driver	939
UEB4732	- AC Plasma Panel Driver	943
ULN2001A to 2004A	- Seven Darlington Arrays	949
ULQ2001R to 2004R	- Seven Darlington Arrays	


SPECIAL FUNCTIONS



AM6012/A	- 12 Bit High Speed Multypling D/A Converters21
DAC0806/7/8	- 8 Bit D/A Converters
ESM1600B	Quad Comparator Interface Circuit45
ESM1602B	- Quad Comparator Interface Circuit
L149	– 4A Linear Driver
L6495	- High Speed Operational Amplifier579
L6570A/B	- 2 Channel Floppy Disk Read/Write Circuits605
L6603/4	- Memory Card Interface613
M148026/7/8	- Remote Control Encoder/Decoder669
MC1488	- RS232C Quad Line Driver
MC1489/A	- Quad Line Receiver687
TDA0159A	- Proximity Detector731
TDA0161A	- Proximity Detector
TDE0160	- Proximity Detector
TL7700A SERIES	- Supply Voltage Supervisor
TS271	- CMOS Single Operational Amplifier
TS272/27M2/27L2	- CMOS Dual Operational Amplifier867
TS274/27M4/27L4	- CMOS Quad Operational Amplifier877

PRODUCT SELECTOR GUIDE

VOLTAGE REGULATORS



		Page
L200	Adjustable Voltage and Current Regulator	
L296/P	- High Current Switching Regulators	
L387A	- Very Low Drop 5V Regulator	
L4901A	- Dual 5V Regulator With Reset	
L4902A	- Dual 5V Regulator With Reset and Disable	
L4903	- Dual 5V Regulator With Reset	321
L4904A	- Dual 5V Regulator With Reset	329
L4905	Dual 5V Regulator With Reset and Disable	337
L4920/1	Very Low Drop Adjiustable Regulators	
L4940 SERIES	- Very Low Drop 1.5A Regulators	349
L4941/X	- Very Low Drop 1A Regulators	357
L4960	Power Switching Regulator	363
L4962	- Power Switching Regulator	
L4964	High Current Switching Regulator	389
L4970	High Current Switching Regulator	401
SG1524/2524/3524	Regulating Pulse Width Modulator	713
SG1525A/2527A/3527A	A – Regulating Pulse Width Modulator	721
TL7700A SERIES	- Supply Voltage Supervisors	883
UA4002	- Control Circuit for Fast Switch	887
UC1840/2840/3840	- Programmable, Off-Line, PWM Controllers	921
UC1842/2842/3842	- Current Mode PWM Controllers	931
UC1843/2843/3843	- Current Mode PWM Controllers	931
UC1844/2844/3844	Current Mode PWM Controllers	931
UC1845/2845/3845	- Current Mode PWM Controllers	931
GS-R400	- Switch Mode Regulator Module	97
GS-R400VB	- Switch Mode Regulator Module	119
GS-R400/2	- Switch Mode Regulator Module	129
GS-R51212	- Switch Mode regulator Module	137



DATASHEETS



AM6012 AM6012A

12-BIT HIGH SPEED D/A CONVERTERS


- ALL GRADES 12-BIT MONOTONIC OVER TEMPERATURE
- DIFFERENTAL NONLINEARITY TO ±0.012% (13 BITS) MAX OVER TEMPERATURE (A GRADES)
- 250ns TYPICAL SETTLING TIME
- FULL SCALE CURRENT 4mA
- HIGH SPEED MULTIPLYING CAPABILITY
- TTL/CMOS/ECL/HTL COMPATIBLE
- HIGH OUTPUT COMPLIANCE: -5V TO +10V
- COMPLEMENTARY CURRENT OUTPUTS
- LOW POWER CONSUMPTION: 230mW

DIP-20 Plastic (0.4)

DESCRIPTION

The AM6012 is an industry standard monolithic 12-bit digital-to analog converter. Complementary current output and high speed multiplying capability make the AM6012 useful in a wide range of applications such as video displays, process control circuitry and fast A/D converters. The 6012 is the first D/A to achieve 12-bit differential linearity without the use of thin film resistors or active trimming. The 6012's unique circuit design insures monotonicity without the precision trimming associated with most other 12-bit DAC architectures. The AM6012 is packaged in a 20-pin plastic DIP and is SO-20L for surface mounting. Although tested and specified at $\pm 15V$, the AM6012 works well over a wide range of power supply voltages. Performance is essentially independent of supply voltage over the range of ± 5 volts, -12 volts to ± 18 volts. The AM6012 series guarantees full 12-bit monotonicity for all grades and differential nonlinearity as high as 0.012% (13 bits) for the A grades and 0.025% (12 bits) for the standard grades over the entire temperature range.

Guaranteed monotonicity and low cost make the AM6012 an ideal choice for high volume applications requiring fine local resolution. Typical applications include printer graphics and video displays. These applications need a minimum of 12 bits of resolution, although conformance to an ideal straight line from zero to full scale is less important.




ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range Storage Temperature Power Supply Voltage Logic Inputs	0 to 70 - 65 to + 125 ± 18 - 5 to + 18	< < 0.0
Voltage at Current Outputs Pins Reference Inputs	-8 to +12 +Vs to -VEE ±18V max Differential	V
Reference Input Current	1.25	mA

CONNECTION DIAGRAM AND ORDERING INFORMATION

Туре	Type Differential linearity (%)		Package
AM6012PC	0.025		
AM6012APC	0.012	0 to 70	DIP.20
AM6012 D	0.025		
AM6012 AD	0.012	0 to 70	SO.20L

BLOCK DIAGRAM



THERMAL DATA

R _{thj-amb}	Thermal resistance junction-ambient	max	100 °C/W
			,

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_S = +15V$, $V_{EE} = -15V$, $I_{REF} = 1.0mA$, over the operating temperature range unless otherwise specified

				AM6012	4		AM6012		
Param.	Param. Description Test Conditions Mir		Min.	Тур.	Max.	Min.	Тур.	Max.	Units
	Resolution		12	12	12	12	12	12	Bits
	Monotonicity		12	12	12	12	12	12	Bits
D.N.L.	Differential	Deviation from ideal step size	_	-	±.012	_	_	±.025	%FS
D.N.L.	Nonlinearity	Deviation from ideal step size	13	_	_	12	_	_	Bits
N.L.	Nonlinearity	Deviation from ideal straight line	_	_	±.05	_		±0.05	%FS
I _{FS}	Full Scale Current	$V_{REF} = 10.000V$ $R_{14} = R_{15} = 10.000kΩ$ $T_{A} = 25$ °C	3.967	3.999	4.031	3.935	3.999	4.063	mA
TO	Full Scale Temp.Co.		_	±5	±20	_	±10	±40	ppm°C
TCI _{FS}	Full Scale Temp.Co.		_	±.0005	±.002		±.001	±.004	%FS°C
V _{OC}	Output Voltage Compliance	D.N.L. Specification guaranteed over compliance range R _{OUT} >10 megohme typ.	-5	_	+ 10	-5	_	+ 10	V
I _{FSS}	Full Scale Symmetry	lFS-lFS	_	±0.2	±1.0	_	±0.4	± 2.0	μΑ
Izs	Zero Scale Current		_	_	0.10	_	_	0.10	μΑ
IS	Setting Time	To $\pm 1/2$ LSB, all bits ON or OFF, $T_A = 25^{\circ}C$	_	250	500	_	250	500	nSec
t _{PLH} t _{PHL}	Propagation Delay - all bits	50% to 50%	_	25	50	_	25	50	nSec
C _{OUT}	Output Capacitance		_	20		_	20	_	pF
V_{IL}	Logic Logic "O"		_	_	0.8	_		0.8	V
V _{IH}	Input Levels Logic "1"		2.0	_	_	2.0	_	_	"
I _{IN}	Logic Input Current V _{IN} = -5 to +18V		_	_	40	_	_	40	μА
V _{IS}	Logic Input Swing	V _{EE} = -15V	-5	_	+ 18	-5	_	+ 18	٧
I _{REF}	Reference Current Range		0.2	1.0	1.1	0.2	1.0	1.1	mA
l ₁₅	Reference Bias Current		0	-0.5	-2.0	0	-0.5	-2.0	μΑ

ELECTRICAL CHARACTERISTICS (Continued)

				AM6012A					
Param.	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
di/dt	Reference Input Slew Rate	R _{14(eq) =} 800Ω CC = OpF	4.0	8.0	_	4.0	8.0	_	mA/μs
PSSI _{FS+}	Power Supply	$V_S = (+13.5V \text{ to } +16.5V)$ $V_{EE} = -15V$	_	±.00005	±.001	_	±0.0005		
PSSI _{FS} _	Sensitivity	$V_{EE} = -13.5V \text{ to } -16.5V$ $V_{S} = +15V$	_	±.00025	±.001	_	±.00025		%FS/%
٧ _S	Power Supply	V OV	4.5	_	18	4.5	_	18	v
V _{EE}	Range	V _{OUT} =0V	- 18		- 10.8	- 18	_	- 10.8	"
l+		Vo = 15V V== 15V	_	5.7	8.5	_	5.7	8.5	
1-	Power Supply	$V_S = +5V, V_{EE} = -15V$		- 13.7	- 18.0	-	- 13.7	- 18.0	mA
1+	Current			5.7	8.5	_	5.7	8.5	
1-		$V_S = +15V, V_{EE} = -15V$	_	- 13.7	- 18.0	_	- 13.7	- 18.0	
P _D	Power	V _S = +5V, V _{EE} = -15V	_	234	312	_	234	312	mW
Dissipation	Dissipation	V _S = +15V, V _{EE} =-15V	_	291	397	_	291	397	

Fig. 1 - Relative Accuracy Error





Fig. 2 - Example of Nonmonotonic Behavior



A6012-10: : LIB

APPLICATION INFORMATION

FUNCTIONAL DESCRIPTION

The segmented design of the AM6012, shown in the block diagram, insures that there are no significant differential nonlinearities in the transfer characteristic. The eight major carries of the most significant bits are not subject to the gross differential nonlinearities that can occasionally occur in an R-2R type DAC. This advantage is due to the fundamentally different way that the current is handled in an AM6012.

In a conventional R-2R type DAC, when the input code is increemented past a major carry, a current representing the new code is substituted for the sum of all the less significant bit currents that were previously on. To avoid any nonlinearities, the two total currents must be extremely well matched. In the case of the MSB major carry in a 12-bit DAC. the match must be better than one part in 2048 to maintain monotonicity. However, in the AM6012. a new current is never substituted for the sum of several smaller ones, but redirected through alternate channels and incremented one step at a time. For example, consider the MSB carry in an AM6012. In the initial state of 011111111111 as shown in the block diagram, the switches in the segment generator are set in such a way that currents IO. II and I2 are steered directly into the noninverting output IOUT. In addition, a portion of I3 is directed through the 9-bit DAC that is controlled by the 9 least significant bits into IOUT. With the 9LSBs set to "I", all of the I3 current is directed to IOUT except for the 1/512 that goes to ground through the right-most transistor in the 9-bit DAC. After the input word is changed to 100000000000, the segment decoder switch for I3 will be all the way to the right, the switch for I4 will be in the middle, and all the switches in the 9-bit DAC will be to the left. IOUT will be composed of Io, I1, I2 and 13. None of 14 will be directed into IOUT until a hiaher code is reached. In other words, I3 is now steered directly to IOUT instead of being divided by a factor of 511/512 in the 9-bit DAC. Since no major current substitution occurs, there is less chance of a large nonlinearity at this transition than in a comparable R-2R DAC.

RELATIVE ACCURACY VS. DIFFERENTIAL NON-LINEARITY

We defines relative accuracy as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn between the lowest code output voltage and the highest code output voltage) for any bit combination. Relative accuracy is often referred to as nonlinearity. The DAC transfer function shown in Figure 1 has a bow

that results in a maximum relative accuracy error of 3LSB. This must be distinguished from a differential linearity error. Differential nonlinearity is the measure of the variation in analog value, normalized to full scale, associated with a ILSB change in digital input code.

For example, for a 4mA full scale output, a change of ILSB in digital input code should result in a $0.98\mu\text{A}$ change in the analog output current (ILSB = 4mA × 1/4096 = $0.98\mu\text{A}$). If in actual use, however, a ILSB change in the input code results ina change of only $0.24\mu\text{A}$ (1/4LSB) in output current, the differential linearity error would be $0.74\mu\text{A}$ or 3/4LSB.

The AM6012 has very good differential linearity in spite of the porr relative accuracy. Conversely, the DAC of Figure 1 has very good relative accuracy but poor differential linearity. The anomaly in the middle of the transfer function is the result of a positive differential linearity error followed by a negative differential linearity error greater than 1LSB. A negative output step for an increase in digital input code is referred to as nonmonotonic behavior. In general, if a DAC has a differential linearity error specification greater than 1LSB, it may be nonmonotonic at one or more of the major carries. In most case the worst differential linearity error will occur at the MSB transition point.

As noted in the functional description, the 6012's unique design minimizes differential linearity errors at the transition points of the 3MSBs. This results in a tight specification on maximum differential nonlinearity over temperature. Differential linearity is verified on all AM6012s with 100% final testing. In many converter applications, uniform step size (or minimum differential linearity error) is more important than conformance to an ideal straight line. Twelve-bit onverters are usually needed for high resolution rather than high linearity as evidenced by the fact that few transducers are more linear than 0.1%. This is also true in video graphics, where the human eye has difficulty discerning nonlinearity of less than 5%. The AM6012 is especially well suited for these applications since it has inherently low differential linearity error.

APPLICATION INFORMATION (Continued)

ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided where $I_O + I_O = I_{FR}$. Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increase I_O as in a negative or inverter logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing I_{FR} ; do not leave an unused output pin one.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25V above V — and is independent of the positive supply. Negative compliance is + 10V above V —.

The dual outputs enable double the usual peak-topeak load swing when driving loads in quasidifferential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

POWER SUPPLIES

The AM6012 operates over a wide range of power supply voltages from a total supply of 20V to 36V. When operating with V – supplies of – 10V or less, IREF \leq 1mA is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures fro guidance. For example, operation at –9V with IREF = 1mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the AM6012 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

TEMPERATURE PERFORMANCE

The nonlinearity and mononicity specifications of the AM6012 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is flight, typically ± 10 ppm/°C with zero scale output current and drift essentially negligible compared to 1/2 LSB.

The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for minimum overall full scale drift.

SETTLING TIME

The AM6012 is capable of extremely fast settling times, typically 250ns at IREF = 1.0mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25ns for each of the 12 bits. Settling time to within 1/2 LSB of the LSB is therefore 25ns, with each progressively larger bit taking successively longer. The MSB settles in 250ns, thus determining the overall settling time of 250ns. Settling to 10-bit accuracy requires about 90 to 130ms. The output capacitance of the AM6012 including the package is approximately 20pF; therefore, the output RC time constant dominates settling time if $R_{\rm L} > 500\Omega$.

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for IREF values down to 0.5mA, with gradual increases for lower IREF values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve $\pm 2\mu A$, therefore a $2.5 \mathrm{k}\Omega$ load is needed to provide adequate drive for most oscilloscopes. At IREF values of less than 0.5mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 0111111111111 to 1000000000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within $\pm 0.1\%$ of the final value, and thus settling times may be observed at lower values of IRFF.

AM6012 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be octained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and V_{LC} terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; $0.1\mu F$ capacitors at the supply pins provide full transient protection.

APPLICATION INFORMATION (Continued)

REFERENCE AMPLIFIER SETUP

The AM6012 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0mA. The full range output current is a linear function of the reference current and is given by:

$$I_{RF} = \frac{4095}{4096} \times 4 \times (I_{REF}) = 3.999 I_{REF},$$

where IREF = 114

In positive reference applications, an external positive reference voltage forces current through R14 into the $V_{REF(+)}$ terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to $V_{REF(-)}$ at pin 15. Reference current flows from ground through R14 into $V_{REF(+)}$ as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R15 (nominally equal to R14) is used to cancel bias current errors. (Figure 3).

Bipolar references may be accommodated by off-setting VREF or pin 15. The negative common-mode range of the reference amplifier is given by: $V_{CM} - = V - \text{plus} (I_{REF} \times 3k\Omega) \text{ plus } 1.8V$. The positive common-mode range is V + less 1.23V. When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R14 should be split into two resistors with the junction bypassed to ground with a $0.1\mu\text{F}$ capacitor.

For most applications the tight relationship between IREF and IFS will eliminate the need for trimming IREF. If required, full scale trimming may be accomplished by adjusting the value of R14, or by using a potentiometer for R14.

MULTIPLYING OPERATION

The AM6012 provides excellent multiplying performance with an extremely linear relationship between IFS and IREF over a range of 1mA to 1µA. Monotonic operation is maintained over a typical range of IREF from 100µA to 1.0mA.

REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V – . The value of this capacitor depends on the impedance presented to pin 14. For R14 values of 1.0, 2.5 and 5 $\rm Ok\Omega$; minimum values of $\rm C_C$ are 5, 12 and 25 $\rm pF$. Larger values of R14 require proportionately increased values of $\rm C_C$ for proper phase margin (See Figure 4 and 5).

For fastest response to a pulse, low values of R14 enabling small C_C values should be used. If pin 14 is driven be a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall compensated which will decrease overall bandwidth and slew rate. For R14 = 1k Ω and C_C = 5pF, the reference amplifier slews at 4mA/ms enabling a transition from IREF = 0 to IREF = 1mA in 250ns.


Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff (IREF = 0) condition. Full scale transition (0 to 1mA) occurs in 62.5ns when the equivalent impedance at pin 14 is 800 Ω and C_C = 0. This yields a reference slew rate of 8mA/ μ s which is relatively independent of RiN and VIN values.

LOGIC INPUTS

The AM6012 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 40μ A logic input current, and completely adjustable logic inputs may swing between -5 and +10V.

This enables direct interface with + 15V CMOS logic, even when the AM6012 is powered from a + 5V supply. Minimum input logic swing and minimum logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, V_{LC}). For TTL interface, simply ground pin 13. When interfacing ECL, an IREF ≤ 1mA is recommended. For interfacing other logic families, see block titled "Interfacing with Various Logic Families". For general setup of the logic control circuit, it should be noted that pin 13 will sink 1.1mA typical, external circuitry should be designed to accommodate this current (Figure 6).

Fig. 3 - Reference amplifier biasing



Reference Configuration	R ₁₄	R ₁₅	R _{IN}	c _c	I _{REF}
Positive Reference	V _{R+}	٥V	N/C	.01μF	V _{R+} /R ₁₄
Negative Reference	0V	V _R _	N/C	.01μF	- V _R -/R ₁₄
Lo Impedance Bipolar Reference	V _{R+}	0V	VIN	(Note 1)	V _{R+} /R ₁₄) + (V _{IN} /R _{IN}) (Note 2)
Hi Impedance Bipolar Reference	V _{R+}	VIN	N/C	(Note 1)	(V _{R+} - V _{IN})/R ₁₄ (Note 3)
Pulsed Reference (Note 4)	V _{R+}	0V	VIN	No Cap	(V _{R+} /R ₁₄)+(V _{IN} /R _{IN})

- 1. The compensation capacitor a function of the impedance seen at the $+V_{REF}$ input and must be at least 5pF \times R_{14(eq)} in k Ω . For R₁₄< 800 Ω no capacitor is necessary.
- For negative values of V_{IN}, V_{R+}/R₁₄ must be greater than -V_{IN} Max/R_{IN} so that the amplifier is not turned off.
 For positive values of V_{IN}, V_{R+} must be greater than V_{IN} Max so the amplifier is not turned off.
 For pulsed operation, V_{R+} provides a DC offset and may be set to zero in some cases. The impedance at pin 14 should be 800Ω or less.
- 5. For optimum settling time, decouple V with 20 Ω and bypass with 22 μ F tantulum capacitor.
- 6. Reference current and reference resistor there is a 1 to 4 schale factor between the reference current (I_{RFF}) and the full scale output current (I_{FS}). If $V_{REF} = +10V$ and $I_{FS} = 4mA$, the value of the R_{14} is:


$$R_{14} = \frac{4 \times 10 \text{ Volt}}{4mA} = 10k\Omega \quad R_{14} = R_{15}$$

Fig. 4 - Minimum size compensation capacitor ($I_{FS} = 4mA$, $I_{REF} = 1.0mA$)

R _{14(EQ)} (KΩ)	C _C (pF)
10	50
5	25
2	10
1	5
5	0

Note: A 0.01 μ F capacitor is recommended for fixed reference operation.

Fig. 5 - Reference Amplifier Frequency response



A6012-11::DI

Fig. 6 - Interfacing Circuits




Fig. 7 - Accomodating Bipolar Reference





Fig. 8 - AM6012 Logic Inputs




Code	Format	Connec.	Output Scale	MS B1	_	В3	В4	В5	В6	В7	В8	В9	B10		LSB B12	I ₀	I ₀	V _{OUT}
Unipolar	Straight bynary one polarity with true input code, true zero output.	a-c b-g R ₁ = R2 = 2.5K	Positive full scale Positive full scale-LSB Zero scale	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 0 0	3.999 3.998 .000	.000 .001 3.999	9.9978 9.9951 .0000
C b c c	Complementary binary one polarity with complementary input code, true zero output.	a-g b-c R1 = R2 = 2.5K	Positive full scale Positive full scale-LSB Zero scale	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 1 1	.000 .001 3.999	3.999 3.998 .000	9.9976 9.9951 .0000
Symmetrical	Straight offset binary; offset half scale, sym- metrical about zero, no true zero output.	a-c b-d f-0 R1 = R3 = 2.5K R2 = 1.25K	Positive full scale Positive full scale-LSB (+) Zero scale (-) Zero scale Negative full scale-LSB Negative full scale	1 1 1 0 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0 0	1 1 0 1 0 0	1 0 0 1 1	3.999 3.998 2.000 1.999 .001 .000	.000 .001 1.999 2.000 3.998 3.999	9.9976 9.9927 .0024 0024 -9.9927 -9.9976
Offset	1's complement offset half scale symmetrical about zero, no true zero output MSB comple- mented (need inverter at B1).	a-c b-d f-g R1 = R3 = 2.5K R2 = 1.25K	Positive full scale Positive full scale-LSB (+) Zero scale (-) Zero scale Negative full scale-LSB Negative full scale	0 0 0 1 1	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 1 0 1 0 0	1 0 0 1 1 0	3.999 3.998 2.000 1.999 .001 .000	.000 .001 1.999 2.000 3.998 3.999	9.9976 9.9927 .0024 0024 -9.9927 -9.9976
Offset with	Offset binary, offset half scale, true zero output.	e-a-c b-g R1 = R2 = 5K	Positive full scale Positive full scale-LSB +LSB Zero Scale -LSB Negative full scale+LSB Negative full scale	1 1 1 1 0 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0	1 0 1 0 1 1	3.999 3.998 2.001 2.000 1.999 .001	.000 .001 1.998 1.999 2.000 3.998 3.999	9.9951 9.9902 .0049 .000 0049 -9.9951 -10.000
True Zeit	2's complement offset half scale true zero output MSB comple- mented (need inverter at B1)	e-a-c b-g R1 = R2 = 5K	Positive full scale Positive full scale-LSB +1 LSB Zero scale -1 LSB Negative full scale+LSB Negative full scale	0 0 0 0 1 1	1 1 0 0 1 0	1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0 0	1 1 0 0 1 0 0	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1 0 0	1 0 0 1 0	1 1 0 0 1 0	1 0 1 0 1 1	3.999 3.998 2.001 2.000 1.999 .001 .000	.006 .001 1.998 1.999 2.000 3.998 3.999	9.9951 9.9902 .0049 .000 -0.049 -9.9951 -10.000

ADDITIONAL CODE MODIFICATIONS

1. Any of the offset binary codes may be complemented by reversing the output terminal pair.

Fig. 9 - Basic Negative Reference Operation

Fig. 10 - Recommended Full-scale Adjustment Circuit






Fig. 11 - CRT Display Driver




Fig. 12 - 12-BIT High-Speed A/D Converter




Fig. 13 - Interface with 8-bit Microprocessor Bus






Fig. 14 - Interface with digital signal processor TS68930/31





8-BIT D/A CONVERTERS

- RELATIVE ACCURACY: ±0.19% ERROR MA-XIMUM (DAC0808)
- FULL SCALE CURRENT MATCH: ±1 LSB TYP
- 7 AND 6-BIT ACCURACY AVAILABLE (DAC0807, DAC0806)
- FAST SETTING TIME: 150 ns TYP
- NONINVERTING DIGITAL INPUTS ARE TTL AND CMOS COMPATIBLE
- HIGH SPEED MULTIPLYING INPUT SLEW RATE: 8 mA/us
- POWER SUPPLY VOLTAGE RANGE: ±4.5V to ±18V
- LOW POWER CONSUMPTION: 33 mW @ ±5V



PIN CONNECTION 16 | COMP N.C. GND (-) VREF -VEE (+) VREF ΙO +VS A 1 12 **A8** A2 ΑЗ **A6 A5** A4 DAC0808-13

DESCRIPTION

The DAC0808 series is an 8-bit monolithic digital-to-analog converter (DAC) featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with $\pm5V$ supplies. No reference current (IREF) trimming is required for most applications since the full scale output current is typically ±1 LSB of 255 IREF/256. Relative accuracies of better than 0.19% assure 8-bit monotonicity and linearity while zero level output current of less than 4 μA provides 8-bit zero accuracy for IREF ≥2 mA. The power supply currents of the DAC0808 series are independent of bit codes, and exhibits essentially constant device characteristics over the entire supply voltage range.

The DAC0808 will interface directly with popular TTL, or CMOS logic levels, and is a direct replacement for the MC1508/MC1408.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage VS VEE Digital Input Voltage V5 – V12 Reference Current, I ₁₄ Reference Amplifier Inputs, V14, V15	+ 18 - 18 - 10 V to + 18 5 VCC	V V V mA
Operating Temperature Range DAC0808L DAC0808LC/D1 Storage Temperature Range	$-55^{\circ}C \le T_{A} \le +125$ $0 \le T_{A} \le +75$ $-65^{\circ}C$ to +150	°C °C °C

ORDERING INFORMATION

Accuracy	Temperature range	Plastic DIP-16	Ceramic DIP-16	SO-16
8 bit	0 to 75°C	DAC0808LCN	DAC0808LCJ	DAC0808D
7 bit	0 to 75°C	DAC0807LCN	DAC0807LCJ	DAC0807D
6 bit	0 to 75°C	DAC0806LCN	DAC0806LCJ	DAC0806D
8 bit	-55 to 125°C	_	DAC0808LJ	_

BLOCK DIAGRAM



THERMAL DATA

	Ceramic DIP-16	SO-16	Plastic DIP-16
R _{thj-amb} Thermal resistance junction-ambient max	150°C/W	120°C/W	100°C/W

ELECTRICAL CHARACTERISTICS

(Vs=5V, VEE = -15V, VREF/R14=2 mA, TA=T_{MIN} to T_{MAX} and all digital inputs at high logic level unless otherwise noted.)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
E _r	Relative Accuracy (Error Relative to Full Scale I _O) DAC0808L DAC0807LC/D1 (Note 1) DAC0806LC/D1 (Note 1) Settling Time to Within 1/2 LSB (Includes t _{PLH})	(Figure 10) T _A = 25°C (Note 2) (Figure 11)		150	±0.19 ±0.39 ±0.78	% % % % ns
t _{PLH} t _{PHL}	Propagation Delay Time	T _A = 25°C (Figure 11)		30	100	ns
TCIO	Output Full Scale Current Drift			±20		ppm/°C
MSB V _{IH} V _{IL}	Digital Input Logic Levels High Level, Logic "1" Low Level, Logic "0"	(Figure 9)	2		0.8	V _{DC} V _{DC}
MSB	Digital Input Current High Level Low Level	(Figure 9) V _{IH} = 5V V _{IL} = 0.8V		0 -0.003	0.040 - 0.8	mA mA
I ₁₅	Reference Input Bias Current Output Current Range	(Figure 3) (Figure 9) VEE = -5V VEE = -15V, T _A = 25°C	0 0	-1 2.0 2.0	-3 2.1 4.2	μA mA mA
lo	Output Current Output Current, All Bits Low Output Voltage Compliance VEE = -5V VEE Below - 10V	$V_{REF} = 2.000V.$ R14 = 1000 Ω (Figure 9) (Figure 9) E _r < 0.19%, T _A = 25°C	1.9	1.99	2.1 4 -0.55, +0.4 -5.0 , +0.4	mA μA V
SRI _{REF}	Reference Current Siew Rate Output Current Power Supply Sensitivity	(Figure 14) -5V≤V _{EE} ≤-16.5V	4	8 0.05	2.7	mA/μs μΑ/V
Power S I _S I _{EE}	supply Current (All Bits Low)	(Figure 9)		2.3 -4.3	22 - 13	mA
Power Supply Voltage Range V _S V _{EE}		T _A = 25°C (Figure 9)	4.5 - 4.5	5.0 15	5.5 - 16.5	٧
	Power Dissipation All Bits Low All Bits High	V _S = 5V.V _{EE} = -5V V _S = 5V.V _{EE} = -15V V _S = 15V.V _{EE} = -5V V _S = 15V.V _{EE} = -15V		33 106 90 160	170 305	mW mW mW

Note 1: All current switches are tested to guarantee at least 50% of rated current.

Note 2: All bits switched.

Note 3: Range control is not required.

Fig. 1 - Supply Current vs Temperature




Fig. 2 - Supply Current vs Supply Voltage (V_{FE})




Fig. 3 - Supply Current vs Supply Voltage (Vs)




Fig. 4 - Logic Input Current vs Input Voltage




Fig. 5 - Bit Transfer Characteristics




Fig. 6 - Output Voltage Compliance




Fig. 7 - Output Voltage Compliance vs Temperature





Fig. 8 - Frequency response



Unless otherwise specified: R14 = R15 = 1 k Ω , C = 15 pF, pin 16 to V_{EE}; R_L = 50 Ω , pin 4 to ground.


Curve A: Large Signal Bandwidth Method of *Figure 7*, V_{REF} = 2 Vp-p offset 1 V above ground

Curve B: Small Signal Bandwidth Method of *Figure 7*, $R_L = 250\Omega$, $V_{REF} = 50$ mVp-p offset 200 mV above ground.

Curve C: Large and Small Signal Bandwidth Method of *Figure 9* (no op amp. $R_L = 50\Omega$), $R_S = 50\Omega$, $V_{REF} = 2V$, $V_S = 100$ mVp-p centered at 0V.

Test Circuits

FIGURE 9. Notation Definitions



The resistor tied to pin 15 is to temperature compensate the bias current and may not be necessary for all applications.

$$I_0 = K \left(\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A4}{16} + \frac{A5}{32} + \frac{A6}{64} + \frac{A7}{128} + \frac{A8}{256} \right)$$

where K
$$\approx \frac{V_{REF}}{R14}$$

and $A_N =$ "1" if A_N is at high level $A_N =$ "0" if A_N is at low level

FIGURE 10. Relative Accuracy





FIGURE 11. Transient Response and Settling Time






FIGURE 12. Positive V_{REF}




FIGURE 13. Negative V_{REF}





FIGURE 14. Reference Current Slew Rate Measurement



APPLICATION INFORMATION

CIRCUIT DESCRIPTION

The DAC0808 consists of a reference current amplifier, an R-2R ladder, and eight high-speed current switches. For many applications, only a reference resistor and reference voltage need be added.

The switches are noninverting in operation, therefore a high state on the input turns on the specified output current component. The switch uses current steering for high speed, and a termination amplifier consisting of an active load gain stage with unity gain feedback. The termination amplifier holds the parasitic capacitance of the ladder at a constant voltage during switching and provides a low impedance termination of equal voltage for all legs of the ladder.

The R-2R ladder divides the reference amplifier current into binarily-related components, which are fed to the switches. Nota that there is always a remainder current which is equal to the last significant bit. This current is shunted to ground, and the maximum output current is 255/256 of the reference amplifier current, or 1.992 mA for a 2.0 mA reference amplifier current if the NPN current source pair is perfectly matched.

REFERENCE AMPLIFIER DRIVE AND COMPEN-SATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current, I₁₄, must always flow into pin 14, regardless of the set-up method or reference voltage polarity.

Connections for a positive voltage are shown in *Figure 12*. The reference voltage source supplies the full current I₁₄. For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R15 with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R14 to maintain proper phase margin; for R14 values of 1, 2.5 and 5 k Ω , minimum capacitor values are 15,37 and 75 pF. The capacitor may be tied to either VEE or ground, but using VEE increases negative supply rejection.

A negative reference voltage may be used if R14 is grounded and the reference voltage is applied to R15 as shown in *Figure 13*. A high input impedance is the main advantage of this method. Compensation involves a capacitor to VEE on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 3V above the VEE supply. Bipolar input signals may be handled by connecting R14 to a positive reference voltage equal to the peak positive input level at pin 15.

When a DC reference voltage is used, capacitive by pass to ground is recommended. The 5V logic supply is not recommended as a reference voltage. If a well regulated 5V supply which drives logic is to be used as the reference, R14 should be decoupled by connecting it to 5V through another resistor and bypassing the junction of the 2 resistors with 0.1 μ F to ground. For reference voltages greater than 5V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.6 to 0.5V when $V_{EE} = -5V$ due to the current switching methods employed in the DAC0808.

The negative output voltage compliance of the DAC0808 is extended to $-5\mathrm{V}$ where the negative supply voltage is more negative than $-10\mathrm{V}$. Using a full-scale current of 1.992 mA and load resistor of 2.5 kΩ between pin 4 and ground will yield a voltage output of 256 levels between 0 and $-4.980\mathrm{V}$. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of RL up to 500Ω do not significantly affect performance, but a 2.5 kΩ load increases worst-case setting time to 1.2 $\mu\mathrm{s}$ (when all bits are switched ON). Refer to the subsequent text section on Settling Time for more details output loading.

OUTPUT CURRENT RANGE

The output current maximum rating of 4.2 mA may be used only for negative supply voltages more negative than -7V, due to the increased voltage drop across the resistors in the reference current amplifier.

ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current. The relative accuracy of the DAC0808 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC0808 has a very low full-scale current drift with temperature.

The DAC0808 series is guaranteed accurate to within \pm 1/2 LSB at a full-scale output current of 1.992 mA. This corresponds to a reference amplifier output current drive to the ladder network of 2 mA, with the loss of 1 LSB (8 μ A) which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1 mA, allowing some mis-match in the NPN current source pair. The accuracy test circuit is shown in Figure 10. The 12-bit converter is calibrated for a full-scale output current of 1.992 mA. This is an optional step since the DAC0808 accuracy is essentially the same between 1.5 and 2.5 mA.

Then the DAC0808 circuits' full-scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of $\pm 1/2$ of one part in 65,536, or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.019\%$ specification provided by the DAC0808.

MULTIPLYING ACCURACY

The DAC0808 may be used in the multiplying mode with 8-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from 16 μ A to 4 mA, the additional error contributions are less than 1.6 μ A. This is well within 8-bit accuracy when referred to full-scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the DAC0808 is monotonic for all values of reference current above 0.5 mA. The recommended range for operation with a DC reference current is 0.5 to 4 mA.

SETTLING TIME

The ''worst case'' switching condition occurs when all bits are switched ''on'', which corresponds to a low-high transition for all bits. This time is typically 150 ns for settling to within \pm 1/2 LSB for 8-bit accuracy and 100 ns to 1/2 LSB for 7 and 6-bit accuracy. The turn off is typically under 100 ns. These timers apply when $R_L \leqslant 500$ ohms and $C_0 \leqslant 25$ pF.

The test circuit of Figure 11 requires a smaller voltage swing for the current switches due to internal voltage clamping in the DAC0808 A 1.0-kilohm load resistor from pin 4 to ground gives a typical settling time of 200 ns.

Thus, it is voltage swing and not the output RC time constant that determines setting time for most applications.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time.

Short leads, 100 μ F supply bypassing for low frequencies, and minimum scope lead length are all mondatory.

PROGRAMMABLE GAIN AMPLIFIER OR DIGI-TAL ATTEPUATOR

When used in the multiplying mode can be applied as a digital attenuator. See Figure 15. One advantage of this technique is that if $R_S = 50$ ohms, no compensation capacitor is needed. The small and large signal band are now identical and are shown in Figure 8C.

The best frequency response is obtained by not allowing I_{14} to reach zero. However, the high impedance node, pin 16, is clamped to prevent saturation and insure fast recovery when the current through R14 goes to zero. Rs can be set for a ± 1.0 mA variation in relation to I_{14} . I_{14} can never be negative.

The output current is always unipolar. The quiescent dc output current level changes with the digital word which makes accoupling necessary.

CURRENT TO VOLTAGE CONVERSION

Voltage output of a larger magnitude are obtainable with the circuit of fig. 16 which uses an external operational amplifier as a current to voltage converter. This configuration automatically keeps the output of the DAC0808 ground potential and the operational amplifier can generate a positive voltage limited only by its positive supply voltage. Frequency response and setting time are primarily determined by the characteristics of the operational amplifier. In addition, the operational amplifier must be compensated for unity gain, and in some cases over compensation may be desirable. Note that this configuration results in a positive output voltage only, the magnitude of which is dependent on the digital input. The LM301 can be used

COMBINED OUTPUT AMPLIFIER AND VOLTA-GE REFERENCE

in a feedforwerd mode resulting in a full scale set-

ting time on the order of 2.0 μ s.

For many of its applications the DAC0808 requires a reference voltage and an operational amplifier. Normally the operational amplifier is used as a current to voltage converter and its output need only go positive. With the popular LM723 voltage regulator both of these functions are provided in a single package with the added bonus of up to 150 mA output current. See Figure 17. The reference

voltage is developed with respect to the negative voltage and appears as a common-mode signal to the reference amplifier in the D-to-A converter. This allows use of its amplifier as a classic current-to-voltage converter with the non-inverting input grounded.

Since \pm 15V and + 5.0V are normally available in a combination digital-to-analog system, only the -5.0 V need be developed. A resistor divider is sufficiently accurate since the allowable range on pin 5 is from -2.0 to -8.0 volts. The 5.0 kilohm pulldown resistor on the amplifier output is necessary for fast negative transitions.

Full scale output may be increasing R_O and raising the +15V supply voltage to 35 V maximum. The resistor divider should be altered to comply with the maximum limit of 40 volts across the LM723 C_O may be decreased to maintain the same R_O-C_O product if maximum speed is desired.

PROGRAMMABLE POWER SUPPLY

The circuit of figure 17 can be used as a digitally programmed power supply by the addition of thumb-wheel switches and a BCD-to-binary converter. The output voltage can be scaled in several ways, including 0 to +25.5 volts in 0.1 -volt increments. ± 10 mV.

PANEL METER READOUT

The DAC0808 can be used to read out the status of BCD or binary registers or counters a digital control system. The current output can be used to drive directly an analog panel meter. External meter shunts may be necessary if a meter of less than 20 mA full scale is used. Full scale calibration can be done by adjusting R14 or V_{ref} (see fig. 18).

CHARACTER GENERATOR

In a character generation system fig. 19 one DAC0808 circuit uses a fixed reference voltage and its digital input defines the starting point for a stroke. The second converter circuit has a ramp input for the reference and its digital input defines the slope of the stroke. Note that this approach does not result in a 16-bit D-to-A converter (see Accuracy Section).

TWO-DIGIT BCD CONVERSION

Two 8-bit. D-to-A converters can be used to build a two digit BCD D-to-A or A-to-D converter (fig. 21). If both outputs feed the virtual ground of an operátional amplifier, 10:1 current scaling can be achieved with a resistive current divider. If current output is desired, the units may be operated at full scale current levels of 4.0 mA and 0.4 mA with the outputs connected to sum the currents. The error of the D-to-A converter handling the least significant bits will be scaled down by a factor of ten and thus an DAC0806 may be used for the least significant word.

FIGURE 16.





FIGURE 15, Programmable Gain Amplifier or Digital Attenuator Circuit



$$V_0 = 10V \left(\frac{A1}{2} + \frac{A2}{4} + \cdots \frac{A8}{256} \right)$$

FIGURE 17. Combined output amplifier and voltage reference circuit




FIGURE 18. Panel meter readout circuit




FIGURE 19. Digital summing and character generation






FIGURE 20. Analog product of two digital words (High Speed Operation)



I_{O2}=K (A) (B) K can be an analog variable

FIGURE 21. Two-digit BCD conversion







ESM1600B

QUAD COMPARATOR INTERFACE CIRCUIT

- MINIMUM HYSTERESIS VOLTAGE AT EACH INPUT: 0.3 V
- OUTPUT CURRENT: 15 mA
- LARGE SUPPLY VOLTAGE RANGE: + 10 V to + 35 V
- INTERNAL THERMAL PROTECTION
- INPUT AND OUTPUT CLAMPING PROTEC-TION DIODES.

DESCRIPTION


The ESM1600B is a quadruple comparator intented to provide an interface between signal processing and transmitting lines in very noisy industrial surroundings.

Output of each comparator, used as line driver, supplies a constant current (PNP output stage) and is specially well protected against powerful overvoltages. The open collector output circuit allows the connection of several comparators to a single transmitting line.


The ESM1600B can operate as receiver on a line transmitting noisy high-voltage signals. Hysteresis effect, internally implemented on inputs of each comparator provides an excellent noise immunity. In addition, each input is also protected against overvoltages.

The ESM1600B can operate in a wide supply voltage range (standard operational amplifier \pm 15 V supply or single + 12 V or + 24 V supplies used in industrial electronic sets).

Moreover, internal thermal protection circuitry cuts out the output current of the four comparators when power dissipation becomes excessive.




PIN CONNECTIONS (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	45	V
V _{ID}	Differential Input Voltage	45	V
V_1	Input Voltage	- 0.7 to + 45	V
I _{O (max)}	Output Current	Internally Limited	mA
P _{tot}	Power Dissipation	Internally Limited	W
Top	Operating Ambient Temperature Range	- 25 to + 85	°C
T _{stg}	Storage Temperature Range	- 40 to + 150	°C


SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS V_{CC} = + 35 V, - 25 °C ≤ T_{amb} ≤ + 85 °C (unless otherwise specified)

			Value			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Fig.
V _I ⁺	Input Voltage Range - Note 1				V	-
V _I -	Non-inverting Input Inverting Input	0 2		33 33		
Vc	Input Control Voltage (2 V < V _{CM} < 33 V) - Note 2	150	_	500	mV	1
I _{IB}	Input Bias Current - Note 3	-	. 1	5	μΑ	-
Isc	Short-circuit Output Current V _{CC} = + 10 to + 35 V	6	_	25	mA	2
V _{CC} -V _O	Output Saturation Voltage (high level) - $(I_O = -10 \text{ mA})$	_	1	1.5	V	3
I _{OL} I _{OH}	Output Off-state Current $(V_1^+ = 2 V, V_1^- = 33 V)$	-	1	. 5	μΑ	4
Icc	Supply Current $R_L = \infty$ for the 4 Comparators R_L Common for the 4 Comparators	_ _	3 9	5 12	mA	5
Svo	Output Slew-rate ($R_L = 3 \text{ k}\Omega$, $T_{amb} = +25 \text{ °C}$)	1	_	-	V/µs	-
V _F	Input Protective Diode Forward Voltage (I = 20 mA, T_{amb} = + 25 °C)	_		1.5	V	
_	Energy of Pulses against which Circuit Output is Protected. (T_{amb} = + 25 °C) - Note 4	-	_	20	mJ	_
_	Pulsed Current Applied to Protective Output Diodes $(T_{amb} = + 25 ^{\circ}C)$ - Note 5	_	0.4	_	А	6

- Notes: 1. When negative input is biased between 0 and 2 volts output is always low.
 - 2. Comparator hysteresis voltage on positive input on the one hand and negative input on the other hand equals sum of input control voltages V_{C1} + V_{C2} or V_{C3} + V_{C4}.
 - 3. Input current flows out of the circuit owing to PNP input stage. This current is constant and independent of output level. So no load change is transmitted to inputs.
 - 4. By definition, a circuit is immunized against powerful signals when no durable characteristic change occurs after the application of these signals and when the circuit has not been destroyed.
 - In industrial surroundings, parasitic signals contain usually high voltage (over 200 V) AC harmonics having variable impedance of 500 Ω to 10 K Ω .
 - The power dissipation of these signals is divided between clamping diodes and the Vcc. Simulation is used to determine the maximum energy level. The injected current value cannot in any case exceed 3 A.
 - 5. Output protective diodes are tested individually by means of positive and negative discharge voltages of a capacitor. The negative discharge control occurs through a single diode. During positive discharge, due to the properties of integration, a grounded collector PNP transistor appears in parallel with the clamping diode connected to V_{CC}. A part of the current flows through this transistor, V_{CE} being greater than V_{CC}. If T is the total discharge duration, energy dissipated in the circuit is:



For a certain injected current, the lower the current I2, that is to say the lower the PNP current gain the smaller the energy is dissipated in the circuit. Topology and technological processes have been chosen to shorten this current gain.

Figure 1: Input bias current




Figure 2: Output saturation voltage




Figure 3: Output saturation voltage





Figure 4: Short circuit corrent



TYPICAL APPLICATIONS

Figure 5: Conversion of DTL, TTL, MOS Signals on a Transmitting Line.





Figure 6: Reception of Highly Noisy Signals.



TEST CIRCUIT

Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.





Figure 13: Response Time.





ESM1602B

QUAD COMPARATOR INTERFACE CIRCUIT

- MINIMUM HYSTERESIS VOLTAGE AT EACH INPUT: 0.3 V
- OUTPUT CURRENT: 15 mA
- LARGE SUPPLY VOLTAGE RANGE: + 10 V TO + 35 V
- INTERNAL THERMAL PROTECTION
- INPUT AND OUTPUT CLAMPING PROTECTION DIODES

DESCRIPTION


The ESM1602B is a quadruple comparator intended to provide an interface between signal processing and transmitting lines in very noisy industrial surroundings.

Output of each comparator, used as line driver, is well protected against powerful overvoltages. The output is a common emitter stage including complementary transistors. This arrangement ensures that no simultaneous conduction of high and low stages can occur in the presence of noise signals. Short-circuit currents toward $V_{\rm CC}$ and ground are limited to the same value.


The ESM1602B can operate as receiver on a line transmitting noisy high-voltage signals. It has the same input stage as ESM1600B. Hysteresis effect, internally implemented on inputs of each comparator provides an excellent noise immunity. In addition each input is also protected against overvoltages.

The ESM1602B can operate in a wide supply voltage range (standard operational amplifier \pm 15 V supply or single + 12 V or + 24 V supplies used in industrial electronic sets).

Moreover, internal thermal protection circuitry cuts out the output current of the four comparators when power dissipation becomes excessive.




PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	45	V
V _{ID}	Differential Input Voltage	45	V
Vı	Input Voltage	- 0.7 to + 45	V
I _{O(max)}	Output Current	Internally Limited	mA
P _{tot}	Power Dissipation	Internally Limited	W
Top	Operating Ambient Temperature Range	- 25 to + 85	°C
T _{stg}	Storage Temperature Range	- 40 to + 150	°C

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS $V_{CC} = +35 \text{ V}, -25 \text{ }^{\circ}\text{C} \leq T_{amb} \leq +85 \text{ }^{\circ}\text{C}$ (unless otherwise specified)


Symbol	Parameter	Value			Unit	Fig.
Cymbol			Тур.	Max.		i ig.
V ₁ + V ₁ -	Input Voltage Range - Note 1 Non-inverting Input Inverting Input	0 2		33	V	_
Vc	Input Control Voltage (2 V < V _{CM} < 33 V) - Note 2	150	-	500	mV	8
I _{IB}	Input Bias Current - Note 3	_	1	5	μΑ	-
Isc	Short-circuit Output Current V_{CC} = + 10 to + 35 V	6	_	25	mA	9
V _{CC} -V _O	Output Saturation Voltage (high level) - $(I_O = -10 \text{ mA})$	_	1	1.5	V	11
Vo	Output Saturation Voltage (low level) - (I _O = + 10 mA)	_	1	1.6	V	12
Icc	Supply Current $R_L = \infty$ for the 4 Comparators R_L Common for the Comparators		4 10	6 13	mA	13,14
Svo	Output Slew-rate ($R_L = 3 \text{ K}\Omega$, $T_{amb} = +25 \text{ °C}$)	1	_	_	V/µs	_
V _F	Input Protective Diode Forward Voltage (I = 20 mA, T_{amb} = + 25 °C)	_	_	1.5	V	_
_	Energy of Pulses against which Circuit Output is Protected $(T_{amb} = + 25 \text{ °C})$ - Note 4	_	_	20	mJ	_
_	Pulsed Current Applied to Protective Output Diodes $(T_{amb} = + 25 \text{ °C})$ - Note 5		0.4		Α	15

Notes: 1. When negative input is biased between 0 and 2 volts output is always low.

- Comparator hysteresis voltage on positive input on the one hand and negative input on the other hand equals sum of input control voltages V_{C1} + V_{C2} or V_{C3} + V_{C4}.
- Input current flows out of the circuit owing to PNP input stage. This current is constant and independent of output level. So no load change is transmitted to inputs.
- 4. By definition, a circuit is immunized against powerful signals when no durable characteristic change occurs after the application of these signals and when the circuit has not been destroyed.
 In industrial surroundings, parasitic signals contain usually high voltage (over 200 V) AC harmonics having variable impedance of 500 Ω to 10 KO

The power dissipation of these signals is divided between clamping diodes and the V_{CC}. Simulation is used to determine the maximum energy level. The injected current value cannot in any case exceed 3 A.

5. Output protective diodes are individually by means of positive and negative discharge voltages of a capacitor. The negative discharge control occurs through a single diode. During positive discharge, due to the properties of integration, a grounded collector PNP transistor appears in parallel with the clamping diode connected to V_{CC}. A part of the current flows through this transistor, V_{CE} being greater than V_{CC}. If T is the total discharge duration, energy dissipated in the circuit is:



For a certain injected current, the lower the current I₂, that is to say the lower the PNP current gain the smaller the energy is dissipated in the circuit. Topology and technological processes have been chosen to shorten this current gain.

Fig. 1 - INPUT BIAS CURRENT.




Fig. 2 - OUTPUT SATURATION VOLTAGE.




Fig. 3 - OUTPUT SATURATION VOLTAGE.





Fig. 4 - SHORT CIRCUIT CURRENT.



TYPICAL APPLICATIONS

Figure 5: Conversion of DTL, TTL, MOS Signals on a Transmitting Line.




Figure 6: Reception of Highly Noisy Signals.





Figure 7: Free-running Square Wave Oscillator.



TEST CIRCUITS

Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.





Figure 16: Response Time.






GS-D050

0.5 A SWITCH MODE BIPOLAR STEPPER MOTOR DRIVER MODULE

- NO EXTERNAL COMPONENT REQUIRED
- INPUTS TTL/CMOS COMPATIBLE
- LOGIC INHIBIT/ENABLE
- CHOPPER REGULATION OF MOTOR BIPO-LAR CURRENT
- PROGRAMMABLE MOTOR CURRENT (0.5 A max) (by steps or continuously)
- WIDE VOLTAGE RANGE (10-46 V)
- FULL-STEP, HALF-STEP AND QUARTER-STEP OPERATIONS
- OVERTEMPERATURE PROTECTION



ORDER CODE: GS-D050

DESCRIPTION

The GS-D050 is a driver for bipolar stepper motors that directly interfaces a microprocessor and two phase permanent magnet motors.

The motor current is controlled in a chopping mode up to 0.5 A. The small outline makes the GS-D050 ideal when space is a premium.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	46	V
Vss	Logic Supply Voltage	7	V
Vi	Logic Input Voltage	6	V
l _o ·	Peak Output Current	1.2	Α
V _{ref}	Reference Input Voltage	5	V
T _{stg}	Storage Temperature Range	- 40 to + 105	°C
T _{cop}	Operating Case Temperature Range	- 20 to + 85	°C


THERMAL DATA

B+h (0.0)	Case-ambient Thermal Resistance	Max	8.0	°C/W	
· · iii (c-a)	Cass ambient mornal nesistance		0.0	0,	


October 1988

1/18


MECHANICAL DATA (dimension in mm)



MOTHER BOARD LAYOUT (top view)



EQUIVALENT BLOCK DIAGRAM OF GS-D050



PIN FUNCTIONS

Pin	Function
1 – D	Bridge Output D. This output has a phase opposite to the driving signal PH2.
2 – C	Bridge Output C. This output has the same phase of the driving signal PH2.
$3 - V_{ss}$	Logic Supply Voltage. Maximum applicable voltage is 7 V.
4 – GND	See Pin 12
5 - I ₁₂	Input pin for current level and operating mode selection (see I ₁₁ description).
6 - I ₀₂	Input pin for current level and operating mode selection (see I ₁₁ description).
7 – PH2	Phase 2 Logic Input
8 – PH1	Phase 1 Logic Input
9 - I ₀₁	Input pin for current level selection (see I ₁₁ description)
10 - I ₁₁	Input pin used, together with I_{01} , to select the current level according to the following table. $\frac{I_{11}/I_{12}}{0} I_{01}/I_{02} \text{Phase Current}}{0} 0 I_{0h} = 100 \% I_{set}$
	0 1 Iph = 60 % Iset 1 0 Iph = 19 % Iset 1 1 No Current
11 - V _{ref}	Reference Input Voltage for the Chopper Comparators. The voltage applied to this pin settles the phase current to the desired value. A 5 V ref sets a 0.5 A phase current when full-step drive is selected.
12 – GND	Ground Connection. Motor and logic supply voltage must be referenced, as well as the logic signals, to this pin.
13 - V _s	Motor Unregulated Supply Voltage. Maximum Applicable Voltage is 46 V.
14 – A	Bridge Output A. This output has the same phase of the driving signal PH1.
15 – B	Bridge Output B. This output has a phase opposite to the driving PH1.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specifed)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Vs	Supply Voltage	Pin 13		10		46	V
Vss	Supply Voltage	Pin 3		4.75	5	5.25	V
Is	Quiescent Supply Current	Pin 13 $V_s = 35 V$ $I_{out} = 0$			15	30	mA
I _{ss}	Quiescent Supply Current	Pin 3. All Input High $I_{out} = 0$ $V_{ss} = 5 \text{ V}$			15		mA
Vi	Input Voltage	Pin 5, 6, 7, 8, 9, 10	Low High	2.0		0.8 V _{ss}	V
l _i	Input Current	Pin 5, 6, 7, 8, 9, 10	Low High			0.4 10	mΑ μΑ
V _{sat}	Source Saturat. Voltage	Pin 1, 2, 14, 15 $I_0 = 0.5$ A Conduction Period				2.1	V
V _{sat}	Source Saturat. Voltage	Pin 1, 2, 14, 15 I _o = 0.5 A Recirculation Period				1.4	٧
V _{sat}	Sink Saturat. Voltage	Pin 1, 2, 14, 15 I _O = 0.5 A				1.4	V

MODULE OPERATION

The module consists of two identical sections each of them driving one winding of a bipolar permanent magnet stepper motor.

A brief description is given for one section.

An H bridge output stage (fig. 1) drives the winding of the motor by a constant current up to 0.5 A. The direction of the current depends on which diagonal of the H bridge is activated.

The input signal PH1 selects the diagonal. (See block diagram). When PH1 is high the two transistors Q_1 and Q_4 are switched ON and the current is


sourced by the A pin and sinked by the B pin. When PH1 is low, Q_3 and Q_2 are switched ON. At switch ON the current through the winding increases almost linearly according to the equation:

$$\begin{array}{ccc} dl_{M1} & V_{S} \\ \hline --- & = --- \\ dt & L \end{array}$$

being L the inductance of the winding.

This current is sensed by a current sense resistor R_S and the voltage drop is compared to a reference voltage.


Figure 1: Output Bridge Circuit.



When the voltage drop is higher than reference the sink transistor (for example Q_4) is switched off and

the current decays through the source transistor and the recirculating diode D3 (fig. 2).


Figure 2: Current Paths During Current Level Control.



The module contains a monostable circuit that keeps OFF Q4 for a fixed period of time ($t_{\text{OFF}} =$

 $32 \mu S$). After toff, Q4 is switched on again and the cycle is repeated as long as PH1 signal is high fig 3).


Figure 3: Output Current Waveforms.



When the signal PH1 changes state (from high to low), both Q_1 and Q_4 are switched OFF and Q_2 and Q_3 are switched ON. The current recirculates

through D2 and D3 until it decays to zero and then it reverses the direction (fig. 4).

Figure 4: Current Path During Phase Reversal.




The current phase reversal is therefore obtained by a four quadrant operation while the current level control is by a two quadrant operation. The current decay by a four quadrant is faster being the total voltage applied to the winding almost equal to supply voltage.

The decay time during chopping control of the current level is internally fixed (toff), the applied vol-

tage to the inductance is also fixed (about 3 V) and, therefore, the amplitude of current decay or the current ripple depends exclusively on the value of L.

The level of the maximum current is fixed and controlled by a set of voltage dividers and comparators. Four current levels can be digitally selected according to the status of I_{11} and I_{01} (See block diagram and fig. 5).

Figure 5 : Current Level Setting.



When $I_{11} = I_{01} = 1$ the H bridge is disactivated and no current can circulate.

For $I_{11} = 0$; $I_{01} = 0$ the comparator 1 is enabled. The maximum current is allowed to flow through the bridge and the value of the current is given by

$$I_{M} = \frac{0,042 \text{ V}_{ref}}{\text{Rs}} = 100 \%$$

 $R_S=0.47~\Omega$ is internally fixed. For V_{ref} = 5 V the maximum allowed current is 0.45 A.

For $I_{11} = 0$: $I_{01} = 1$ the comparator 2 is enabled and

Figure 6: Basic GS-D050 Inputs and Outputs.


the current is reduced to 60 % of the maximum value

For $I_{11} = 1$; $I_{01} = 0$ the comparator 3 is enabled and the current is reduced to 19 %.

When in Wave or Half Step mode, the signals I₁₁ and I₀₁ are used also for the correct timing.

The following paragraphs show the mode operation of the GS-D050 making reference to the schematic of fig. 6.

The current is considered positive when flowing from A to B or from C to D.



ONE PHASE ON OR WAVE DRIVE

Only one winding is energized at any given time according to the sequence (for FWD direction)

AB; CD; BA; DC;

(BA means a negative current flowing from B to A). Fig. 7 and 8 show the timing of the input signals and of the output currents.

Figure 7: Wave Drive FWD Direction.





Figure 8: Wave Drive REV Direction.



TWO PHASE ON OR NORMAL DRIVE

Two windings are energized at any given time according to the sequence (FWD direction).

AB & CD; CD & BA; BA & DC; DC & AB

In this case I_{01} , I_{11} signals are used just for current level set.

Fig. 9 and 10 show the timing or various signals.

Figure 9: Two Phase on -FWD Direction.





Figure 10: Two Phase on -REV Direction.



HALF STEP DRIVE

By this mode one winding or two windings are alternatively energized. Eight steps are required for a complete revolution of the rotor.

For FWD direction the sequence is:

AB; AB & CD; CD & BA; BA; BA & DC; DC; DC; DC & AB

Fig. 11 and 12 show the timing of various signals.

Figure 11: Half Step -FWD Direction.




Figure 12: Half Step -REV Direction.




Figure 13: Quarter Step-FWD Direction.





Figure 13: Quarter Step-FWD Direction (continued).



For Wave, normal, half step, the driving can be made at any current level: for simplicity the previous diagrams refer to a condition where 100 % of the motor current is used, as set by the equation.

QUARTER STEP DRIVE

It is preferable to perform the quarter step drive at full power to have a more regular torque.

The extra quarter steps are added to the half step sequence by putting one winding at half current according to the sequence.

cording to the sequence. AB; AB &
$$\frac{CD}{2}$$
; AB & CD; $\frac{AB}{2}$ & CD; CD; CD & $\frac{BA}{2}$ & CD & BA; $\frac{CD}{2}$ & BA; BA;

APPLICATION CIRCUIT

A typical application is shown on fig. 14 for a maximum winding current of about 0.5 A.

As shown, no external component is needed to drive the motor.

Signals l_{01} , l_{11} , l_{02} , l_{12} may be used to inhibit the module when they are permanently kept at high level. If they are left open, the GS-D050 treats them as at high logic level.

The case of the GS-D050 is electrically connected to ground: radiated EMI caused by chopping operation is therefore shielded by the case itself.

To reduce further EMI a low pass filter can be inserted across the outputs of the GS-D050 as shown on fig. 15.

In half step mode it is advisable to reduce the current level to 60 % of the maximum when two windings are energized and to use the maximum value when one winding is energized: this allows a less irregular torque.

This operation can be simply performed by selecting the proper status of l_{01} and l_{02} .

BA &
$$\frac{DC}{2}$$
; BA & DC; $\frac{BA}{2}$ & DC; DC;
DC & $\frac{AB}{2}$; DC & AB; $\frac{DC}{2}$ & AB.

The timing for forward direction is shown on fig. 13. 16 steps are required for one complete revolution.

L, C, components should be selected according to

$$L \approx \frac{L_{M}}{10} \qquad C = \frac{4 \cdot 10^{-10}}{L}$$

The module is protected against thermal overload.

If by any reasons (very high ambient temperature or high power dissipation or both) the junction temperatures of active components inside the GS-D050 reach 150 C the module automatically reduces the output power and the power dissipation.

Even if the module controls the maximum output current, a short circuit of the outputs can damage the device.

Figure 14: GS-D050 Basic Application Circuit.





Figure 15 : Circuit for EMI Reduction.






GS-D200

SWITCH MODE BIPOLAR STEPPER MOTOR DRIVER MODULE

- NO EXTERNAL COMPONENT REQUIRED
- NORMAL, WAVE, HALF STEP DRIVE CAPABI-LITY
- INPUTS TTL/CMOS COMPATIBLE
- CHOPPER REGULATION OF MOTOR CURRENT
- PROGRAMMABLE MOTOR CURRENT (2 A max)
- WIDE VOLTAGE RANGE (10-46 V)
- SELECTABLE SLOW/FAST CURRENT DECAY
- SYNCHRONIZATION FOR MULTIPLE APPLI-CATION
- REMOTE INHIBIT/ENABLE
- HOME POSITION INDICATOR
- OVERTEMPERATURE PROTECTION



ORDER CODE : GS-D200

DESCRIPTION

The GS-D200 is a complete controller and driver for bipolar stepper motors that directly interfaces a microprocessor and two phase permanent magnet motors

The motor current is controlled in a chopping mode up to 2 A. High flexibility in use is provided by GS-D200 that, furthermore, reduces the burden on the microprocessor and simplifies the software development in a complete microprocessor controlled stepper motor system.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vs	Supply Voltage (pin 18)	48	٧	
V _{ss}	Logic Supply Voltage (pin 12)	7	٧	
I _o	Peak Output Current	2	Α	
T _{stg}	Storage Temperature Range	- 40 to + 105	°C	
T _{cop}	Operating Case Temperature Range	- 20 to + 85	°C	


Recommended maximum operating input voltage is 46 V.

THERMAL DATA


R _{th (c-a)}	Case-ambient Thermal Resistance	Мах	5.0	°C/W	

September 1988 1/18


CONNECTION DIAGRAM (top view)



TYPICAL APPLICATION



EQUIVALENT BLOCK DIAGRAM OF GS-D200



PIN FUNCTIONS

Pin	Function
1 – GND1	Common Ground for Low Current Path
2 – SYNC	Output of the Module Chopper Oscillator. Several GS-D200 can be synchronized by connecting together all SYNC pins (see later). An external chopper clock source, if used, must be injected at this pin.
3 – RESET	Reset Asynchronous Input. An active low pulse on this input restores the module to the $\overline{\text{HOME}}$ position (ABCD = 0101).
4 – HALF/FULL	Half/Full Step Select Input. When high or not connected, it selects half step operation, when low it selects full step operation.
5 – HOME	Output that indicates when the module is in its initial state (active low: ABCD = 0101 = state 1). This signal should be ANDed with the output of a mechanical home position sensor of the motor.
6 – STEPCLK	A Pulse on this input moves the motor by one step. The step occurs on the rising edge of this signal.
7 – CW/CCW	Clockwise/Counterclockwise Direction Control Input. When high or not connected clockwise rotation is selected. Physical direction of motor rotation depends also on connection of windings. Direction can be changed at any time being this signal synchronized inside the module.
8 – OSC	The chopper frequency of the module is internally fixed at ~ 17 KHz. This frequency can be increased by connecting a resistor between this pin and Vss or decreased by connecting a capacitor between this pin and GND1. When multi-GS-D200 configurations must be synchronized, this pin is connected to ground on all but one module.
9 – I ₀ SET	The Motor Phas Current is Set at 1 A. This current can be decreased by connecting a resistor between this pin and GND1, or increased by connecting a 10 K Ω min resistor between this pin and V_{ss} .
10 - CONTROL	Control input that defines the motor current decay inherent to chop mode control. When low, a fast decay is obtained; when high, or not connected, slow current decay is imposed to the motor current.
11 – ENABLE	Module Enable Input. When low the module is inhibited. When high or not connected the module is active.
12 - V _{ss}	5 V Supply Input. Maximum Voltage must not exceed 7 V.
13 – GND2	Common Ground for High Current Path
14 – D	Phase D Output
15 – C	Phase C Output
16 – B	Phase B Output
17 – A	Phase A Output
18 - V _s	Module Supply Voltage. Maximum voltage must not exceed 46 V.

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specifed)

Symbol	Parameter	Test Condit	Test Conditions			Max.	Unit
Vs	Supply Voltage	Pin 18		10		46	V
V _{ss}	Supply Voltage	Pin 12		4.75	5	5.25	V
Is	Quiescent Supply Current	Pin 18 I _{out} = 0 V _s =	42 V		15	20	mA
I _{ss}	Quiescent Supply Current	Pin 12. All Input High			60		mA
Vi	Input Voltage	Pin 3, 4, 6, 7, 10	Low High	2.0		0.8 V _{ss}	V
l _i	Input Current	Pin 5, 4, 6, 7, 10	V _i = Low V _i = High			0.6 10	mA μA
V _{en}	Enable Input Votlage	Pin 11	Low High	2.0		0.8 V _{ss}	V V
len	Enable Input Current	Pin 11	V _{en} = L V _{en} = H			0.6 10	mΑ μΑ
V _{home}	Home Output Voltage	Pin 5 I _{home} = 5 mA	Low High			0.4 V _{ss}	V V
V _{sat}	Source Saturat. Voltage	Pin 14, 15,16, 17	I _o = 1 A			1.8	V
V _{sat}	Source Saturat. Voltage	Pin14, 15, 16, 17	I _o = 1 A			1.8	V
fc	Chopper Freq.				17		KHz
f _{clk}	Stepclk Width	Pin 6 See Fig. a		0.5			μs
ts	Set Up Time	See Fig. a		1.0			μs
t _h	Hold Time	See Fig. a		1.0			μs
t _R	Reset Width	See Fig. b		1.0			μs
t _{Rclk}	Reset to Clock Set Up Time	See Fig. b		1.0			μs

Figure a.





Figure b.



MODULE OPERATION

The GS-D200 is a complete bipolar stepper motor driver that incorporates all the small signal and power functions to directly interface a microprocessor and a two phase permanent magnet motor (see the typical application). Very few information must be delivered by the microprocessor to the module:

- step clock
- direction (clockwise or counterclockwise)
- mode (half or full step)
- reset and enable
- current decay (slow or fast)

Based on this information, the module generates the proper four phases sequence to directly drive a two phase bipolar motor. Therefore the GS-D200 greatly simplifies the task of the microprocessor and of the system programmer.

No external component is needed to operate the GS-D200. However, to add flexibility in use, some internally set functions can be modified externally, like the maximum current flowing through the motor windings and the switching frequency of the current chopper, by addition of few inexpensive passive components (resistor and capacitor).

If any of logic input is left open, the module forces them to high level.

The GS-D200 is housed in a metal case that provides heatsink and shielding against radiated EMI. The thermal resistance case to ambient is about 5 °C/W. This means that for each watt of internal power dissipation the case temperature is +5 °C above ambient temperature. It is recommended to keep the case temperature below 85 °C in operating conditions

According to ambient temperature and / or to power dissipation, an additional heatsink may be required: the mounting of optional heatsink is made easy by the four holes provided on the top of the metal case.

The GS-D200 incorporates a thermal protection that switches off the power stages when the junction temperature of active components reaches 150 °C.

To keep the power dissipation to a minimum, two level supply voltages must be applied to the module : 5 V for logic functions and $V_{\rm S}$ from 10 to 46 V for power section.

A. BIPOLAR STEPPER MOTOR BASICS


Simplified to the bare essentials, a bipolar permanent magnet motor consists of a rotating-permanent magnet surrounded by stator poles carrying the windings (fig. 1).

Bidirectional drive current is imposed on windings A-B and C-D and the motor is stepped by commu-

Figure 1 : Simplified Bipolar Two Phase Motor.

tating the voltage applied to the windings in sequence.

For a motor of this type there are three possible drive sequences.




A. 1. ONE-PHASE-ON OR WAVE DRIVE

Only one winding is energized at any given time according to the sequence :

AB - CD - BA - DC

(BA means that the current is flowing from B to A).

Fig. 2 shows the sequence for a clockwise rotation and the corresponding rotor position.




A. 2. TWO-PHASE-ON OR NORMAL DRIVE

This mode gives the highest torque since two windings are energized at any given time according to the sequence (for clockwise rotation).

AB & CD; CD & BA; BA & DC; DC & AB

Fig. 3 shows the sequence and the corresponding position of the rotor.

Figure 3: Two-phase-on (normal mode) drive.



A. 3. HALF STEP DRIVE

This sequence halves the effective step angle of the motor but gives a less regular torque being one winding or two windings alternatively energized. Eight steps are required for a complete revolution of the rotor.


The sequence is:

AB; AB & CD; CD; CD & BA; BA; BA & DC; DC; DC & AB

as shown in fig. 4.

By the configurations of fig. 2, 3, 4 the motor would have a step angle of 90 ° (or 45 ° in half step). Real motors have multiple poles pairs to reduce the step angle to a few degrees but the number of windings (two) and the drive sequence are unchanged.

Figure 4: Half Step Sequence.




B. PHASE SEQUENCE GENERATION INSIDE THE GS-D200

The GS-D200 contains a three bit counter plus some combinational logic which generate suitable phase sequences for half step, wave and normal full step drive. This 3 bit counter generates a basic

eight-step Gray code master sequence as shown in fig. 5. To select this sequence, that corresponds to half step mode, the HALF/FULL input (pin 4) must be kept high or left open.

Figure 5: The Eight Step Master Sequence Corresponding to Half Step Mode.



The full step mode (normal and wave drive) are both obtained from the eight step master sequence by skipping alternate states. This is achieved by forcing the step clock to bypass the first stage of the 3 bit counter. The least significant bit of this counter is not affected and therefore the generated sequence depends on the state of the counter when full step mode is selected by forcing pin 4 (HALF/FULL) low.

If full step is selected when the counter is at any oddnumbered state, the two-phase-on (normal mode) is implemented (see fig. 6).

On the contrary, if the full mode is selected when the counter is at an even-numbered state, the onephase-on (wave drive) is implemented (see fig. 7).

Figure 6: Two-phase-on (normal mode) drive.





Figure 7: One-phase-on (wave mode) drive.



C. RESET, ENABLE AND HOME SIGNALS

The RESET is an asynchronous reset input which restores the module to the home position (state 1 : ABCD = 0101). Reset is active when low.

The HOME output signals this condition and it is intended to be ANDed with the output of a mechanical home position sensor.

The ENABLE input is used to start up the module after the system initialization. ENABLE is active when high or open.

D. MOTOR CURRENT REGULATION

The two bipolar winding currents are controlled by two internal choppers in a PWM mode to obtain good speed and torque characteristics.


An internal oscillator supplies pulses at the chopper frequency to both choppers.

When the outputs are enabled, the current through the windings raises until a peak value set by l_0SET and R_{sense} (see the equivalent block diagram) is reached. At this moment the outputs are disabled and

the current decays until the next oscillator pulse arrives


The decay time of the current can be selected by the CONTROL input (pin 10). If the CONTROL input is kept high or open the decay is slow, as shown in fig. 8, where the equivalent power stage of GSD200, the voltages on A and B are shown as well as the current waveform on winding AB.

Figure 8: Chopper Control with Slow Decay.



When the CONTROL input is forced low, the decay is fast as shown in fig. 9.

Figure 9: Chopper Control with Fast Decay.



The CONTROL input is provided on GS-D200 to allow maximum flexibility in application.

If the GS-D200 must drive a large motor that does not store much energy in the windings, the chopper frequency must be decreased: this is easily obtained by connecting an external capacitor between OSC pin and GND1.

In these conditions a fast decay (CONTROL LOW) would impose a low average current and the torque could be inadequate. By selecting CONTROL HIGH, the average current is increased thanks to the slow decay

E. MODULE PROGRAMMING

When no external component is used, the GS-D200 is set at the following conditions:

 $loutpeak \cong 1 A$

 f_c chopper frequency $\cong 17 \text{ KHz}$

By addition of inexpensive passive components the working conditions can be modified as follows.




E.1. OUTPUT CURRENT PROGRAMMING

The output peak current (initially set at 1 A) can be re-programmed by addition of an external resistor.

If a lower peak current is desired, a resistor R1 must

be connected between I_oSET and GND1 as shown in fig. 10.

Figure 10: Peak Current Reduction.




The value of output current, for $V_{\text{SS}} = 5 \text{ V}$, is related to the value of R1 by

$$I_{out} = \begin{array}{c} 11.2 \\ \hline \\ 11.2 + \begin{array}{c} 12 \\ \hline R1 \end{array} \end{array} \text{A where R1 is in } K\Omega$$

For example, for R1 = 1 K Ω I_{out} \cong 0.5 A.

If a higher peak current is needed, a resistor R2 must be connected between l_{OSET} and V_{SS} as shown in fig. 11.

Figure 11: Peak Current Increase.



The output current, for $V_{\text{SS}} = 5$ V, is related to the value of R2 by

$$I_{out} =$$
 $\frac{120 + 12 \cdot R2}{12 + 11.2 \cdot R2}$ A where R2 is in KΩ

For example, for R2 = 24 K Ω $I_{out} \cong 1.45$ A


E.2. CHOPPER FREQUENCY PROGRAMMING

The chopper frequency is internally set at about 17 KHz. This frequency can be changed by addition of external components as follows.

Minimum value of R2 is 10 k Ω **.** This current programmability can be used in half step sequence to increase the current when only one phase is on : a more regulator torque is so obtained.

To increase the chopper frequency a resistor R3 must be connected between OSC pin and $V_{\rm SS}$ as shown in fig. 12.

Figure 12: Chopper Frequency Increase.



The new chopper frequency is given by:


$$f_c = 17 (1 + \frac{18}{R3})$$
 KHz where R3 is in K Ω

For example, if $V_{ss} = 5 \text{ V}$ and $R3 = 18 \text{ K}\Omega$

Figure 13: Chopper Frequency Decrease.

$$f_c \cong 34 \text{ KHz}$$

To decrease the chopper frequency a capacitor C must be connected between OSC pin and GND1 as shown in fig. 13.



The new chopper frequency is given by :

$$f_c = \frac{80.5}{4.7 + C}$$
 KHz where C is in nF

For example, if $V_{SS} = 5$ V and C = 4.7 nF, $f_C \cong 8.5$ KHz.


F. MULTI MODULES APPLICATION

In complex systems, many motors must be controlled and driven. In such a case more than one GS-D200 must be used.

To avoid chopper frequencies noise and beats, all the GS-D200 should be synchronized.


If all the motors are relatively small, the fast decay may be used, the chopper frequency does not need any adjustement and fig. 14 shows how to synchronize several modules.

Figure 14: Multimotor Sybchronization. Small Motor and Fast Current Decay.



When at least one motor is relatively large a lower chopper frequency and a slow decay may be required. In such a case the overall system chopper frequency is determined by the largest motor in the system as shown in fig. 15.

Figure 15: Multimotor Synchronization. Large and Small Motor. Slow Current Decay.



G.THERMAL OPERATING CONDITIONS

In many cases the GS-D200 module does not require any additional cooling because the dimensions and the shape of the metal box are studied to offer the minimum possible thermal resistance case-to-ambient for a given volume.

It should be remembered that the GS-D200 module is a power device and, depending on ambient tem-

perature, an additional heath-sink or forced ventilation or both may be required to keep the unit within safe temperature range. (Tcase $_{\rm max}$ < 85 °C during operation).

The concept of maximum operating ambient temperature is totally meaningless when dealing with power components because the maximum operating

ambient temperature depends on how a power device is used.

What can be unambiguously defined is the case temperature of the GS-D200 module.

To calculate the maximum case temperature of the module in a particular applicative environment the designer must know the following data:

- Input voltage
- Motor phase current
- Motor phase resistance
- Maximum ambient temperature

From these data it is easy to determine whether an additional heath-sink is required or not, and the relevant size i.e. the thermal resistance.

The step by step calculation is shown for the following example:

$$V_{in}=40$$
 V, $I_{phase}=1$ A, Rph Phase resistance = 10 Ω , Max. $T_{amh}=50$ °C

G1. Calculate the power dissipated from the indexer logic and the level shifter (see electrical characteristics):

$$P_{logic} = (5 \text{ V} . 60 \text{ mA}) + (40 \text{ V} . 20 \text{ mA}) = 1.1 \text{ W}$$

G2. Calculate the average voltage across the winding resistance :

$$V_{out} = (Rph . I_{out}) = 10 \Omega . 1 A = 10 V$$

G3. Calculate the required ON duty cycle (D.C.) of the output stage to obtain the average voltage (this D.C. is automatically adjusted by the GS-D200):

D.C. =
$$\frac{V_{out}}{V_{in}} = \frac{10}{40} = 0.25$$

- **G4**. Calculate the power dissipation of the GS-D200 output power stage. The power dissipation depends on two main factors:
 - the selected operating mode (FAST or SLOW DECAY)
 - the selected drive sequence (WAVE, NOR-MAL, HALF STEP)

G4.1 FAST DECAY. For this mode of operation, the internal voltage drop is Vsat_{Source} + Vsat_{sink} during the ON period i.e. for 25 % of the time.

During the recirculation period (75 % of the time), the current recirculates on two internal diodes that have a voltage drop $V_d = 1 \ V$, and the internal sense resistor (0.5 Ω). For this example, by assuming maximum values for conservative calculations, the power dissipation during one cycle is :

$$P_{pw} = 1.1 \bullet [2 \text{ V}_{sat} \bullet \text{ lph} \bullet \text{DC} + 2 \text{ V}_{d} \bullet \text{ lph} \bullet (1 - \text{DC}) + 0.5 \bullet$$

$$P_{\text{DW}} = 1.1 \cdot [2. \cdot 1.8 \cdot 1 \cdot 0.25 + 2 \cdot 1 \cdot 1 \cdot 0.75 + 0.5 \cdot 1]$$

 $P_{\text{DW}} = 1.1 \cdot [0.9 + 1.5 + 0.5] = 3.19 \text{ W}$

The factor 1.1 takes into account the power dissipation during the switching transient.

G4.2 SLOW DECAY. The power dissipation during the ON period is the same. The RECIRCULATION is made internally through a power transistor (Vsat-sink) and a diode. The power dissipation is, therefore:

$$P_{pw} = 1.1 \bullet [2 \ V_{sat} \bullet I_{ph} \bullet DC + (V_{sat} + V_d) \bullet I_{ph} \bullet (1-DC)]$$

$$P_{pw} = 1.1 \cdot [2 \cdot 1.8 \cdot 1 \cdot 0.25 + (1.8 + 1) \cdot 1 \cdot 0.75]$$

 $P_{pw} = 1.1 \bullet [0.9 + 2.1] = 3.3 \text{ W}$

G4.3 WAVE MODE. When operating in this mode the power dissipation is given by values of 4.1 or 4.2 paragraphes, because one phase is energized at any given time.

G4.4 NORMAL MODE. At any given time, two windings are always energized. The power dissipation of the power output stage is therefore multiplied by a factor 2.

G4.5 HALF STEP. The power sequence, one phase ON, two phase ON forces the power dissipation to be 1.5 times higher than in WAVE MODE when the motor is running. In stall condition the worst case for power dissipation is with two phase ON i.e. a power dissipation as in NORMAL MODE.

The following table summarizes the power dissipations of the output power stage of the GS-D200 when running for this example :

	Wave	Normal	Half Step
Fast Decay	3.19 W	6.38 W	6.38 W
Slow Decay	3.30 W	6.60 W	6.60 W

G5. Calculate the total power dissipation for the GS-D200:

$$P_{tot} = P_{logic} + P_{pw}$$

In this example, for slow decay and normal mode $P_{tot} = 1.1 + 6.6 = 7.7 \text{ W}$

G6. The case temperature can now be calculated : $T_{case} = Tamb + (P_{tot} \bullet R_{th}) = 55 + (7.7 \bullet 5) = 93.5 ^{\circ}C$

G7. If the calculated case temperature exceeds the maximum allowed case temperature, as in this

example, an external heat-sink is required and the thermal resistance can be calculated according to:

$$Rth_{tot} = \frac{T_{cmax} - Tamb}{P_{tot}} = \frac{85 - 55}{7.7} = 3.9 \text{ °C/W}$$

$$Rth_{hs} = \frac{Rth - Rth_{tot}}{Rth - Rth_{tot}} = \frac{5 \cdot 3.9}{5 - 3.9} = 17.7 \text{ °C/W}$$


16/18




The following table gives the thermal resistance of some commercially available heath-sinks that fit on the GS-D200 module.

Manufacturer	Part Number	R _{th} (°C/W)	Mounting
Thermalloy	6177	3	Horizontal
Thermalloy	6152	4	Vertical
Thermalloy	6111	10	Vertical
Fischer	SK18	3	Vertical
Assman	V5440	4	Vertical
Assman	V5382	4	Horizontal

MECHANICAL DATA (dimensions in mm)



MOTHER BOARD LAYOUT






GS-R400 FAMILY

140W SWITCHING VOLTAGE REGULATOR MODULES

- MTBE IN EXCESS OF 200,000 HOURS
- NO EXTERNAL COMPONENTS REQUIRED
- PC CARD OR CHASSIS MOUNTABLE
- HIGH OUTPUT CURRENT (4 A)
- HIGH INPUT VOLTAGE (48 V)
- FIXED OR ADJUSTABLE OUTPUT VOLTAGE
- HIGH EFFICIENCY (UP TO 90%)
- SOFT START
- REMOTE INHIBIT/ENABLE
- REMOTE OUTPUT VOLTAGE SENSE
- RESET OUTPUT (GS-R405S ONLY)
- NON-LATCHING SHORT CIRCUIT PROTECTION
- THERMAL PROTECTION
- CROW BAR PROTECTION FOR THE LOAD



DESCRIPTION

The GS–R400 series is a complete family of HIGH CURRENT HIGH VOLTAGE SWITCHING VOLTAGE REGULATORS available in several output voltages from 5.1 to 40 V.


These step down regulators shielded for EMI, can provide local on-card regulation, or be used in central power supply systems, in both professional and industrial applications.

PRODUCTS FAMILY


Order Number	Output Voltage	Reset Output
GS-R405S	5.1 V	Yes
GS-R405	5.1 V	
GS-R412	12 V	_
GS-R415	15 V	_
GS-R424	24 V	
GS-R400V	Adjustable 5.1 to 40 V	

September 1988 1/21

CONNECTION DIAGRAM (side view)



MECHANICAL DATA (dimensions in mm)



PIN FUNCTIONS

Symbol	Pin	Function
INH	- Inhibit	TTL compatible input. A logic high level signal applied to this pin disables the module.
		To be connected to GND ₂ when not used.
RT	- Reset Output	Available on GS-R405S only. Reset voltage is high (5.1 V) when output voltage reaches nominal value (5.1 V) and it is generated with a fixed 100 ms delay.
Vi	- Input Voltage	Unregulated DC voltage input. Maximum voltage must not exceed 48 V. Recommended maximum operating voltage is 46 V.
GND ₁	- Ground	Common ground for input voltage.
GND ₂	- Ground	Common ground of high current path.
S-	- Sensing Negative	For connection to remote load, this pin senses the actual ground of the load itself. To be connected to GND ₂ when not used. This pin is connected to case.
S+	- Sensing Positive	For connection to remote loads this pin allows voltage sensing on the load itself. To be connected to V_0 when not used.
Vo	- Output Voltage	Regulated and stabilized DC voltage is available on this pin. Max output current is 4 A. The device is protected against short circuit of this pin to ground or to supply.
Р	- Output Voltage Programming	Available on GS-R400V only. A variable resistor (18 KΩ max) connected between this pin and S * adjusts the output voltage.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vi	DC input voltage	48	V	
I _{RT}	Reset output sink current	20	mA	
V _{INH}	Inhibit voltage	15	V	
T _{stg}	Storage temperature range	- 40 to + 105	°C	
T _{cop}	Operating case temperature range	- 20 to + 85	°C	

Recommended maximum operating input voltage is 46V.



ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Туре)	GS-R 405 S		GS-R 405			GS-R 4012 V			Unit	
Symbol	Parameter	Test Condit.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$V_i = V_O + 8V, I_O = 1A$	5	5.1	5.2	5	5.1	5.2	11.5	12	12.5	٧
Vo	Temperature Stability	$V_i = V_O + 8V, I_O = 1A$		0.2			0.2			0.5		<u>m</u> V °C
Vi	Input Voltage	I _O = 1A	8		46	8		46	15		46	V
lo	Output Current	$V_i = V_O + 8V$	0.2		4	0.2		4	0.2		4	Α
loL	Current Limit	$V_i = V_O + 8V$		5	8		5	8		5	8	Α
lisc	Average Input Current	Vi = 46V Output Shorted		0.1	0.2		0.1	0.2		0.1	0.2	Α
fs	Switching Frequency	I _O = 1A		100			100			100		KHz
η	Efficiency	$V_i = V_O + 8V$ $I_O = 1A$		75			75			85		%
ΔV _O	Line Regulation	$I_{O} = 1A V_{i} = V_{O} + 3V$ to 46V		2			2			2		mV/V
SVR	Supply Voltage Rejection	f = 100Hz I _O = 1A		4			4			6		mV/V
ΔV _O	Load Regulation	$\Delta I_{O} = 2A$ (1 to 3 A)		20			20			40		mV/A
Vr	Ripple Voltage	$I_{out} = 2A$		25			25			50		mV
tss	Soft Start Time	$V_{in} = V_{out} + 10V$		15			15			25		ms
V _{INHL}	Low Inhibit Voltage				0.8			0.8			0.8	٧
V _{INHH}	High Inhibit Voltage		2.0		5.5	2.0		5.5	2.0		5.5	V
I _{INH}	Input Current High	V _{INH} = 5V			500			500			500	μА
t _{CB}	Crow Bar Delay Time			5			5			5		μS
V _{RH}	Reset High Level	•		5			_			_		V
V _{RL}	Reset Low Level	I _{RL} = 5mA I _{RL} = 15mA			0.2			_			-	V V
t _R	Reset Delay Time			100			_			_		ms
V _{SD}	Max Differential Sense Voltage	S ⁻ - GND2 V _O - S ⁺			100		,	100			100	mV

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C unless otherwise specified)

Туре		•	GS-R 415		GS-R 424			GS-R 400 V			Unit	
Symbol	Parameter	Test Condit.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	UIII
Vo	Output Voltage	$V_i = V_O + 8V$	14.3	15	15.6	23	24	25	5.1	-	40*	٧
Vo	Temperature Stability	$V_i = V_O + 8V, I_O = 1A$		0.2			0.6			0.2/1.6		<u>mV</u> °C
Vi	Input Voltage	I _O = 1A	18		46	27		46	8		46	V
lo	Output Current	$V_i = V_O + 8V$	0.2		4	0.2		4	0.2		4*	Α
loL	Current Limit	$V_i = V_O + 8V$		5	8		5	8		5	8	Α
l _{isc}	Average Input Current	Vi = 46V Output Shorted		0.1	0.2		0.1	0.2		0.1	0.2	Α
fs	Switching Frequency	I _O = 1A		100			100			100		KHz
η	Efficiency	$V_i = V_O + 8V$ $I_O = 1A$		90			90			75/90		%
ΔV _O	Line Regulation	$I_{O} = 1A V_{i} = V_{O} + 3V$ to 46V		5			6			6		mV/V
SVR	Supply Voltage Rejection	f = 100Hz I _O = 1A		8			12			12		mV/V
ΔV _O	Load Regulation	$\Delta I_{O} = 2A$ (1 to 3A)		60			90			20/90		mV/A
V_r	Ripple Voltage	I _{out} = 2A		60			100			25/150		mV
tss	Soft Start Time	$V_{in} = V_{out} + 10V$		25			35			15/35		ms
V_{INHL}	Low Inhibit Voltage				0.8			0.8			0.8	٧
V _{INHH}	High Inhibit Voltage		2.0		5.5	2.0		5.5	2.0		5.5	٧
I _{INH}	Input Current High	V _{INH} = 5V			500			500			500	μА
t _{CB}	Crow Bar Delay Time			- 5			5			5		μS
V _{RH}	Reset High Level			_			_			_		٧
V _{RL}	Reset Low Level				_	,		-			_	V V
t _R	Reset Delay Time			-			_			_		ms
V _{SD}	Max Differential Sense Voltage	S ⁻ – GND2 V _O – S ⁺			100			100			100	mV

^{*} Maximum Output Current is guaranteed up to V_{o} = 36V and derated linearly to 3A at V_{o} = 40V.

MODULE OPERATION

The GSR400 series is a family of step down switching mode voltage regulators.

Unregulated DC input voltage must be higher than nominal output voltage by, at least, 3 V. Minimum input voltage is therefore 8 V for GS-R405S and GS-R405; maximum input voltage is 48 V for all types.

Output voltage is fixed or adjustable (GS-R400V). The maximum current delivered by the output pin is 4 A. A minimum output current of 200 mA is required for proper module operation. In no-load condition, the module still works, but the electrical characteristics are slightly modified vs. specifications.

To prevent excessive over current at switch on, a soft start function is provided. Nominal output voltage is approached gradually in about 15 ms.


The module can be inhibited by a TTL, N MOS or C MOS compatible voltage applied to the INH pin. When this voltage is at high level, the module is switched off: if the inhibit signal goes from high to low

level, the module restarts softly. Maximum DC voltage applicable to this pin is 15 V. When remote control (inhibit) of the module is not used, the INH pin must be connected to GND₂.

The remote load sensing is another feature provided in all the models.

This function is performed by two pins (S^+ , S^-) that can monitor the voltage directly across the load when this load is connected to the module by long wires: voltage drop on these wires is automatically compensated. Maximum drop compensation must not exceed 100mV. The case of the module is internally connected to S^- . Therefore, the case must be always isolated from ground if the sensing function is used. The switching frequency of the module is 100 KHz. To prevent EMI, the module is contained in a metal box that provides shielding and heat-sink.

Figure 1: Module connection to remote or nearby loads.



GS-R405S

The RESET output is provided on GS-R405S only as an auxiliary function to reset or inhibit microprocessors when the output voltage, at switch on and off, reaches a prefixed value of 4.9 to 5.1 V or when the output voltage, for any reason, drops below nominal value by more than 100 mV. In any case the

minimum falling threshold value is 4.75 V or higher and the reset output voltage is generated with a fixed delay of 100 ms.

Time delay of the reset function also rejects wrong information caused by occasional spikes generated during switch on and off.




Figure 2: Output voltages reset as a function of output voltage and time.

GS-R400V


The output voltage of this model can be adjusted in a range from 5.1 to 40 V by use of an external variable resistor as shown in Fig.3.

The variable resistor can be substituted by a fixed value Rx to obtain a fixed output voltage V_0 according to the formula :

$$Rx = 2.67 \cdot \left(\frac{V_0}{5.1} - 1 \right) K\Omega$$

where V_0 can vary from 5.1 to 40 V.

Figure 3: Output voltage adjustment on GS-R400V.



MODULE PROTECTIONS

THERMAL PROTECTION

The module has inside a thermal protection. When ambient temperature reaches prohibitive values, so that internal junction temperature of active components reaches 150 °C, the module is switched off. Normal operation is restored when internal junction temperature falls below 130 °C: this large hysteresis allows an extremely low frequency intermittent operation (ON - OFF) caused by thermal overload.

SHORT CIRCUIT PROTECTION

The module is protected against occasional and permanent short circuits of the output pin to ground or against output current overloads.

When output current exceeds the maximum allowed value for safe operation, the output is automatically disabled. After a fixed time, the module starts again

in a soft mode: if the overload is still present, the module switches off and the cycle is repeated until the overload condition is removed. The average overload current is limited to a safe value for the module itself. Input current during output short circuit is always lower than in regular operation.

LOAD PROTECTION

The module protects, by a crow bar circuit, the load connected to its output against overvoltages.

This circuit senses continuously the output voltage: if, for any reason, the output voltage of the module exceeds by + 20 % the nominal value (fixed or adjustable), the crow bar protection is activated and it short circuits the output pin to ground. This protection prevents also damages to module if output pin is wrongly connected to supply voltage.

THERMAL DATA

The thermal resistance module to ambient is about 5 °C/W. This means that if the internal power dissipation is 10 W, the temperature on the surface of the module is about 50 °C over ambient temperature.

According to ambient temperature and/or to power dissipation, an additional heatsink may be required.

Four holes are provided on the metal box of the module to allow the mounting of this optional external heatsink.


It is recommended to keep the metal box temperature below 85 °C.

TYPICAL APPLICATIONS

The high input voltage range allows both cost saving on 50/60 Hz transformer when the module is supplied from the main and the possibility to supply

the module with batteries that, according to their charge status, can show large spread on voltage.

Figure 4: A typical application of GS-R400 family.




TYPICAL APPLICATIONS (continued)

The module has, internally, an input filtering capacitor between pin V_I and GND₁. At the switching fre-

quency therefore the equivalent input circuit is as shown in Fig. 5.


Figure 5: Equivalent input circuit of GS-R400 voltage regulator.



Since I_1 is a high frequency alternating current, the inductance associated to long input connecting wire can cause a voltage ripple on point V_1 that produces a ripple current across internal capacitor and a power dissipation on r.

When very long connecting wires are used, the input capacitor may be damaged by this power dissipation. For this reason it is suggested to keep input connecting wires as short as possible.

Figure 6: Preregulators for Distributed Supplies.



The fixed voltage regulators shown on Fig.6 are available from SGS-THOMSON Microelectronics. An over-all low power dissipation is achieved due to

the high efficiency of the GS-R400V and inherent low voltage drop of fixed regulators. Up to 10 different points can be supplied, using L4805 or L387.

TYPICAL APPLICATIONS (continued)

Figure 7:24 V to 12 V Power Conversion for Trucks.




Figure 8: Multiple output supply using preregulator.






Figure 9: Uninterruptable power supply.




EFFICIENCY VS. INPUT VOLTAGE & OUTPUT CURRENT


GS-R405




GS-R412




GS-R415



GS-R424



MOTHER BOARD LAYOUT



DESIGN HINTS

The hints provide a pratical guideline for the selection of the transformer, the rectifying diodes and the filtering capacitor of a power supply based on GS-R400 family.

Let's consider the application shown in the Figure 10. The rectifier circuit configurations suitable for medium to high current applications, are the Full Wave Center Tapped and the Full Wave Bridge. (See fig.11)

Both configurations offer the advantage of a smaller surge current in the winding of the transformer and the doubling of ripple frequency that allows the filtering capacitor reduction.

In the following we will consider the full wave bridge only, that allows the best transformed utilization.

The output power of the power supply is, respectively:


$$5 \text{ V} \cdot 4 \text{ A} = 20 \text{ W}$$
 for GS-R405S $12 \text{ V} \cdot 2.5 \text{ A} = 30 \text{ W}$ for GS-R412.

The total input power is, therefore

$$P_i = \frac{P_0}{Eff} = \frac{20}{.75} + \frac{30}{.85} = 62W$$

The two values for efficiency are derived from GS-R electrical characteristics.

Figure 10: Microcomputer supply using GS-R400.



The maximum input voltage to the module is set up to 40 V to work well below the Absolute Maximum Rating (48V).

$$V_i(pk) = 40 V$$


The minimum input voltage is set uo to 16 V to allow a minimum drop-out of 4 V on the GS-R412.

$$V_i$$
 (min) = 16 V

The nominal input voltage is set up at the middle of this range to allow a larger input ripple voltage and line voltage variations.

$$V_i(DC) = \frac{40-16}{2} + 16 = 28 \text{ V}$$

Figure 11: Rectifying circuits.



Let's assume a maximum 100 (120) Hz output ripple of the two regulators of 20 mVpp. Since the ripple rejection of the two modules is, at least 50 dB (316 times), the maximum allowed input ripple is

$$20 \text{ mV} \cdot 316 = 6.32 \text{ V}_{\text{ripple(pp)}}$$

Let's definite rf(in) as the ratio of RMS ripple to DC voltage

$$rf(in) = \frac{6.32}{2 \cdot \sqrt{2 \cdot 28}} .100 = 8 \%$$

The input current is calculated from the input power and voltage:

$$I_i = \frac{P_i}{V_i(DC)} = \frac{62W}{28 \text{ V}} = 2.2 \text{ A}$$

The equivalent load for the transformer + rectifier + capacitor is therefore

$$R_L = \frac{28V}{2.2A} = 12.73 \text{ Ohm}$$

 $V_i(pk)$ must correspond to the nominal value of the mains plus the allowed variations. Let's assume that the AC voltage at the primary of the transformer may vary of \pm 15 %.

At nominal AC voltage the corresponding secondary maximum DC voltage is :

$$V_i(pk)nom = 40 - 15\% = 34 \text{ V}$$

Then we calculate

$$\frac{V_i(DC)}{V_i(pk)} = \frac{28V}{34V} = 0.82$$

From the graph of fig. 12b we obtain,

for
$$\frac{V_i(DC)}{V_i(pk)} = 0.82$$

$$\omega CR_L = 8$$
 and $\frac{Rs}{RL} = 4\%$

Figure 12a: Input Voltage (DC/pk) Ratio Half Wave.





Figure 12b: Input Voltage (DC/pk) Ratio Full Wave.



Therefore

$$C = \frac{8}{2\pi f \cdot R_L} = \frac{8}{6.28 \cdot 100 \cdot 12.73} = 1000 \,\mu\text{F}$$


To take into account the spread of commercially available capacitors, this value is doubled : 2200 μF / 50 V.

We procede now assuming that:

$$R_s = 4 \% R_L = 0.04 \cdot 12.73 = 0.51 Ohm$$

It represents the total series resistance of the transformer and the rectifying bridge.

Figure 13: Ripple Voltage vs. Input Capacitance and Rs/RL.




From the figure 13 for $\omega CR_L=8$ and $R_s/R_L=4~\%$ it results :

Therefore the peak to peak value of the resulting input ripple will be:

$$V_{ripple(pp)} = 2 \; \sqrt{2 \cdot rf} \; \cdot V_i(DC) = 5.9 \; V_{pp}$$

This value is lower than the maximum allowed (6.32 V_{pp}).

Figure 14: RMS/Average Peak/Average Diode Current relation.



The minimum input DC voltage will correspond to the minimum input AC voltage, i.e. the nominal value minus 15 %, therefore

$$V_i(DC)min = V_i(DC)nom - 15 \%$$

= 28 - 15% = 23.8 V

The minimum peak voltage present at the input of the regulators will be the minimum DC voltage minus the peak of ripple voltage :

$$V_i(pk)min = 23.8 - \frac{5.9}{2} = 20.85V$$

well above the minimum allowed (16 V).

As shown on figure 14 for $2\omega CR_L = 16$ and $R_S/2R_L = 2$ % we obtain :

$$\frac{\mathsf{lf}(\mathsf{RMS})}{\mathsf{lf}(\mathsf{Av})} = 2$$

Therefore:

Isec (RMS)=
$$\frac{I_1(DC) \cdot 2}{\sqrt{2}}$$

= $\frac{2.2 \cdot 2}{\sqrt{2}}$ = 3.12 A (RMS)

The secondary voltage must be:

Vsec (RMS) =
$$\frac{V_i(pk) + 1.4}{\sqrt{2}}$$
 = 25.1 V (RMS)

where 1.4V takes into account the voltage drop on diodes.

Then the transformer rating is calculated:

$$VA = 25.1 \cdot 3.12 = 78.3 VA$$

To select the rectifying bridge of diodes, the following considerations applies.

The forward average current is one half the total input DC current since the configuration is a bridge:

$$If(Av) = \frac{I_i(DC)}{2} = \frac{2.2}{2} = 1.1 A$$

As shown on figure 13 for $2\omega CR_L = 2 \cdot 8 = 16$ and $R_S/2R_L = 1/2 \cdot 4\% = 2\%$ we get

$$\frac{\text{lf }(pk)}{\text{lf }(Av)} = 8 \text{ i.e. lf } (pk) = 8 \cdot \text{lf } (Av) = 8.8 \text{ A}$$

and

$$\frac{\text{If (RMS)}}{\text{if (Avg)}} = 2 \text{ i.e. If (RMS)} = 2 \cdot \text{If (Av)} = 2.2 \text{ A}$$

The surge current occurs at the maximum secondary voltage

Isurge =
$$\frac{V_i(pk)}{R_S}$$
 = $\frac{40}{0.51}$ = 78.4 A

HOW TO CHOOSE THE HEAT SINK

Sometimes the GS-R400 requires an external heat sink depending both operating temperature conditions and power.

Before entering into calculation details, some basic concepts will be explained to better understand the problem.

The thermal resistance between two points is represented by their temperature difference in front of a specified dissipated power, and it is expressed in Degree Centigrade per Watt.

For GS-R400 the thermal resistance case to ambient is 5 °C/W. This means that an internal power dissipation of 1 Watt will bring the case temperature at 5 °C above the ambient temperature.

The maximum allowed case temperature of the module is $85\,^{\circ}$ C.

Let's suppose to have a GS-R412 that delivers a load current of 4 A at an ambient temperature of $40~{}^{\circ}\text{C}$.

The dissipated power in this operating condition is about 13W, and the case temperature of the module will be :

$$T_{case} = T_{amb} + Pd \cdot Rth = 40 + 13 \cdot 5 = 105 \, ^{\circ}C$$

This value exceeds the maximum allowed temperature and an external heat sink must be added. To this purpose four holes are provided on top of the case.

To calculate this heat sink, let's first determine what the total thermal resistance should be.

$$Rth = \ \frac{T_{case(max)} - T_{amb}}{Pd} \ = \ \frac{85 - 40}{13} \ = 3.46^{\circ} C/W$$

This value is the resulting value of the parallel connection of the GS-R thermal resistance and of the additional heatsink thermal resistance.

$$\frac{R_{th}(GSR) \cdot R_{th}(Heatsink)}{R_{th}(GSR) + R_{th}(Heatsink)} = 3.46^{\circ}C/W$$

To calculate the thermal resistance of the additional heat sink the following equation may be used :

$$R_{th}(Hs) = \ \frac{3.46 \cdot R_{th}(GSR)}{R_{th}(GSR) - 3.46} \ = \ \frac{3.46 \cdot 5}{5 - 3.46} = 10.54 ^{\circ} C/W$$

HOW TO CHOOSE THE HEAT SINK (continued)

The following list may help the designer to select the proper commercially available heat sink. Sometimes it can be more convenient to use a custom made heat sink that can be experimently designed and tested.

Manufacturers	Туре	Rth	Mounting	Fastening	
Thermalloy	6177	3	Horiz.	Screw	
	6152	4	Vert.	Screw	
	6111	10	Vert.	Adhes.	
Fischer	SK18	3	Vert.	Screw	
	SK48	3	Vert.	Screw	
	SK07	4	Vert.	Adhes.	
SGE Borsari	SR50	6	Vert.	Adhes.	
Assmann	V5440	4	Vert.	Adhes.	
	V5382	4	Horiz.	Screw	
	V5460	3	Vert.	Screw	
	V5510	3	Vert.	Screw	

HOW TO CHOOSE THE PROTECTING FUSE

The GS-R400 family protects the load against overvoltage, by an internal crow-bar that continuously senses the output voltage and fires a thyristor when the voltage is higher than the nominal + 20%. Thyristor current capability is 150 A.

The crowbar can be activated either by an overvoltage generated by an external injected voltage, or by a failure of the module itself.

In the first case the module provides to limit the input current to a safe value, and to recover the normal operations it is sufficient to switch off the input voltage for a time greater than the discharge time of the input filter capacitor.

In the second case the failure is pratically a module input-output short circuit, the input current is no more limited by the module, and it is necessary to provide a method for disconnecting the module from the input voltage in a very short time to avoid failures of the board where the module is mounted.

The simplest method foresees the use of a fuse in the input path to limit the fault current to a safe value.

The proper fuse should be selected with some criteria:

- the fuse must handle the steady state current
- the fuse must handle the inrush current that occurs at turn-on
- the fuse must blow if the module has an input to output short circuit.

To this purpose, it is usual to select a fuse whose rated current is between 150 and 250 % of the rated full-load input current.


This usually provides enough overload capability to prevent fuse blowing from aging and fatigue due to repeated turn-on overload.

It is also necessary to examine the opening time versus the fuse overload characteristics, and the best choice is the high reliability, low cost, standard commercial units like 3AG, 3AB or DIN41661.

All the units must be of the fast type with fusing characteristics as depicted in dashed area of fig. 15.

HOW TO CHOOSE THE PROTECTING FUSE (continued)

Figure 15: Fast fusing intervention curve.



As an example, for a GS-R405 unit supplied by a 24 Volt minimum input voltage, the fuse rating can be calculated as follows.

At a maximum delivered power of 20 Watt, assuming a 70 % efficiency, the input power will be 28.5 Watt and the input current 1.2 A.

The fuse rating will be 2A that guarantees a maximum fusing time of 20 ms (typical 2 ms) for a current of 20A that can be generally accepted without board problem.



GS-R400VB

140W SWITCHING VOLTAGE REGULATOR MODULE

- MTBF IN EXCESS OF 200,000 HOURS
- PC CARD OR CHASSIS MOUNTABLE
- HIGH OUTPUT CURRENT (4 A)
- HIGH INPUT VOLTAGE (48 V)
- ADJUSTABLE OUTPUT VOLTAGE (5.1 to 40 V)
- HIGH EFFICIENCY (up to 90%)
- SOFT START
- EXTERNAL SYNCHRONIZATION
- REMOTE INHIBIT/ENABLE
- REMOTE OUTPUT VOLTAGE SENSE
- NON-LATCHING SHORT CIRCUIT PROTEC-TION
- THERMAL PROTECTION
- CROW BAR PROTECTION FOR THE LOAD
- MAXIMUM CURRENT LIMITING

DESCRIPTION

The GS-R400VB is a HIGH CURRENT HIGH VOLTAGE SWITCHING VOLTAGE REGULATOR particularly suited for designing multiple outputs power supplies.

This step down regulator shielded for EMI, can provide local on-card regulation, or be used in central power supply systems, in both professional and industrial applications.




ORDER CODE: GS-R400VB

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
· V _i	DC Input Voltage	48	V
1	Output Current	4	Α
V _{INH}	Inhibit Voltage	15	V
T _{stg}	Storage Temperature Range	- 40 to + 105	°C
Тсор	Operating Case Temperatrure Range	- 20 to + 85	°C

Recommended maximum operating input voltage is 46 V.

CONNECTION DIAGRAM (side view)



MECHANICAL DATA (dimension in mm)



PIN FUNCTIONS


	PIN	FUNCTION
INH	– Inhibit	TTL compatible input. A logic high level signal applied to this pin disables the module. To be connected to GND ₂ when not used.
Vi	- Input Voltage	Unregulated DC voltage input. Maximum voltage must not exceed 48 V. Recommended maximum operating voltage is 46 V.
GND ₁	– Ground	Common ground for input voltage.
OSC	- Oscillator Output Pin	An internal RC network determines the 100 KHz PWM switching frequency. This pin must be connected SYNC if the unit is a Master.
SYNC	– Synchronization Input Pin	This pin must be connected to SYNC pin of the Master unit.
C.L.	– Current Limit	An external resistor connected between this pin and S – fixes the maximum output current (2,2 KΩ min). To be left open when current set is not used.
GND ₂	– Ground	Common ground of high current path.
S –	- Sensing Negative	For connection to remote load, this pin senses the actual ground of the load itself. To be connected to GND ₂ when not used. This pin is connected to case.
S +	 Sensing Positive 	For connection to remote loads this pin allows voltage sensing on the load itself. To be connected to V_{o} when not used.
Vo	- Output Voltage	Regulated and stabilized DC voltage is available on this pin. Max output current is 4 A. The device is protected against short circuit of this pin to ground or to supply.
Р	Output Voltage Programming	A variable resistor (18 K Ω max) connected between this pin and S + sets the output voltage.

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C unless otherwise specified)

	PARAMETER	Test Conditions	Min	Тур	Max	Unit
Vo	Output Voltage	$V_i = V_0 + 8V$	5.1	_	40*	V
Vo	Temperature Stability	$I_0 = 1A$ $V_i = V_0 + 8V$		0.2/1.6		mV/°C
Vi	Input Voltage	l _o = 1A	8		46	V
lo	Output Current	$V_i = V_0 + 8V$	0.2		4*	Α
loL	Current Limit	$V_i = V_o + 8V$	0.5	5	8	Α
lisc	Average Input Current	V _i = 46V Output shorted		0.2	0.4	Α
fs	Switching Frequency	l _o = 1A		100		KHz
η	Efficiency	$V_0 = V_0 + 8V$ $I_0 = 1A$		75/90		%
ΔV_o	Line Regulation	$\begin{array}{l} I_{o}=1A \\ V_{i}=V_{o}+3V \text{ to } 48V \end{array}$		2/6		mV/V
SV	'ÆSupply Voltage Rejection	$f_0 = 100 \text{ Hz}$ $I_0 = 1 \text{A}$		4/12	_	mV/V
ΔV_0	Load Regulation	$\Delta I_0 = 2A (1 \text{ to } 3A)$		20/90	_	mV/A
Vr	Ripple Voltage	I _{OUT} = 2A		25/150		mV
tss	Soft Start Time	V _{in} = V _{OUT} + 10V		15	_	ms
VINHL	Low Inhibit Voltage	The second secon		a a to an account to a second	8.0	V
V _{INHH}	High Inhibit Voltage		2.0		5.5	V
linh	Input Current High	V _{INH} = 5V			500	μА
tcB	Crow bar Delay Time			5		μs
R _{CL}	Current Limit Resistor		2,2		∞ .	ΚΩ
R _{SET}	Voltage Setting Resistor		0		18	ΚΩ
V _{SD}	Max Differential Sense Voltage	V ₀ to S + S – to GND ₂			100	mV

^{*} Maximum Output Current is guaranteed up to $V_0 = 36V$ and derated linearly to 3A at $V_0 = 40V$.

MOTHER BOARD LAYOUT



MODULE OPERATION

The GSR400VB is a step down switching mode voltage regulator.

Unregulated DC input voltage must be higher than nominal output voltage by, at least, 3 V. Minimum input voltage is therefore 8 V for 5.1 V output, while maximum input voltage is 48 V.

Output voltage is adjustable. The maximum current delivered by the output pin is 4 A and this value can be programmed by using an external resistor connected between C.L. pin and the S- pin. A minimum output current of 100 mA is required for proper module operation. In no-load condition, the module still works, but electrical characteristics are slightly modified vs. specifications. When external

current limiting is not used, C.L. pin must be left open.

To prevent excessive over current at switch on, a soft start function is provided. Nominal output voltage is approached gradually in about 15 ms.

The module can be inhibited by a TTL, N MOS or C MOS compatible voltage applied to the INH pin. When this voltage is at high level, the module is switched off: if the inhibit signal goes from high to low level, the module restarts softly.

Maximum DC voltage applicable to this pin is 15 V. When remote control (inhibit) of the module is not used, the INH pin must be connected to GND₂.


The remote load sensing is another feature provided by the GS-R400VB.

This function is performed by two pins (S_+, S_-) that can monitor the voltage directly across the load when this load is connected to the module by long wires: voltage drop on these wires is automatically compensated.

The case of the module is internally connected to S—. Therefore, the case must be always isolated from ground if S- is used.

The switching frequency of the module is 100 KHz. To prevent EMI, the module is contained in a metal box that provides shielding and heat-sink.

Figure 1: Module connection to remote or nearby loads.



The output voltage can be adjusted in a range from 5.1 to 40 V by use of an external variable resistor as shown in Fig. 2.


The variable resistor can be substituted by a fixed resistor; the value of Rx to obtain a fixed output volt-

age V_0 is calculated according to the formula:

$$Rx = 2.67$$
. $\left(\begin{array}{c} V_0 \\ \overline{5.1} \end{array}\right) K\Omega$

where V_0 can vary from 5.1 to 40 V.


Figure 2: Output voltage adjustment on GS-R400VB.



The output overcurrent protection limit can be programmed by using an external resistor R_L connected between to current limit C.L. pin and S –.

The value can be selected according to the curve shown in fig. 3.

Figure 3: Current Limit vs programming resistor value.




The GS-R400VB is designed for multiple outputs power supplies and to this purpose two pins, named OSCILLATOR and SYNCHRONIZATION are available.

When used in a stand alone application or as a master of a multiple outputs unit, these two pins must be tied together.

If the unit is a slave, the SYNC input must be connected to the OSC output of the master unit, and the OSC pin of the slave must be left open as shown in fig. 4.

Figure 4: GS-R400VB multiple outputs connection.



The Oscillator output can drive up to four Synchronous inputs. The layout of the PCB must be accurately checked to avoid noise injection on the Oscillator output line, otherwise the overall power supply characteristics will be heavily impaired.

MODULE PROTECTIONS

Thermal Protection

The module has inside a thermal protection. When ambient temperature reaches prohibitive values, so that internal junction temperature of active components reaches 150C, the module is switched off. Normal operation is restored when internal junction temperature falls below 130C: this large hysteresis allows an extremely low frequency intermittent operation (ON - OFF) caused by thermal overload.

Short Circuit Protection

The module is protected against occasional and permanent short circuits of the output pin to ground or against output current overloads.

When output current exceeds the maximum programmed value the output is automatically disabled. After a fixed time, the module starts again in a soft

mode: if the overload is still present, the module switches off and the cycle is repeated until the overload condition is removed. The average overload current is limited to a safe value for the module itself. Input current during output short circuit is always lower than in regular operation.

Load Protection

The module protects, by a crow bar circuit, the load connected to its output against overvoltages.

This circuit senses continuously the output volage: if, for any reason, the output voltage of the module exceeds by +20% the nominal value (fixed or adjustable), the crow bar protection is activated and it short circuits the output pin to ground. This protection prevents also damages to module if output pin is wrongly connected to supply voltage.

THERMAL DATA


The thermal resistance module to ambient is about 5C/W. This means that if the internal power dissipation is 10 W, the temperature on the module surface is about 50C over ambient temperature.

According to ambient temperature and/or to power dissipation, an additional heatsink may be required.

Four holes are provided on the metal box of the module to allow the mounting of this optional external heat-sink.

TYPICAL APPLICATIONS

Figure 5: Typical application on the GS-R400VB.




The high input voltage range allows both cost saving on 50/60 Hz transformer when the module is supplied from the main and the possibility to supply the module with batteries that, according to their charge status, can show large spread on voltage.

The module has, internally, an input filtering capacitor between pin $V_{\rm I}$ and GND₁. Therefore at the switching frequency the equivalent input circuit is as shown in fig. 6.

Since I_l is a high frequency alternating current, the inductance associated to long input connecting wire can cause a voltage ripple on point V_l that produces a ripple current across internal capacitor and a power dissipation on r.

When very long connecting wires are used, the input capacitor may be damaged by this power dissipation. For this reason it is suggested to keep input connecting wires as short as possible.

Figure 6: Equivalent input circuit of GS-R400VB voltage regulator.







GS-R400/2 Family

SWITCHING VOLTAGE REGULATOR MODULES

- MTBF IN EXCESS OF 500,000 HOURS
- NO EXTERNAL COMPONENTS REQUIRED.
- PC CARD OR CHASSIS MOUNTABLE
- HIGH OUTPUT CURRENT (4 A)
- HIGH INPUT VOLTAGE (40 V)
- FIXED OUTPUT VOLTAGE (5.1 V; 12 V)
- HIGH EFFICIENCY (up to 85 %)
- SOFT START
- NON-LATCHING SHORT CIRCUIT PROTEC-TION
- THERMAL PROTECTION
- CROW BAR PROTECTION FOR THE LOAD
- HIGH POWER/VOLUME RATIO (24 Watt/cubic inch)

DESCRIPTION

The GS-R400/2 is a family of SMALL SIZE HIGH CURRENT HIGH VOLTAGE SWITCHING VOLTAGE REGULATORS.

These step down regulators, shielded for EMI, can provide local on-card regulation, or be used in central power supply systems, in both professional and industrial applications.




PRODUCTS FAMILY

Order Number	Output Voltage
GS-R405/2	5.1 V
GS-R412/2	12 V

ABSOLUTE MAXIMUN RATINGS

Vi	DC input voltage	40 V
lo	Output Current	4 A
T_{stg}	Storage temperature range	- 40 to + 105°C
T_cop	Operating case temperature range	- 20 to + 85°C

MECHANICAL DIMENSIONS AND CONNECTION DIAGRAM (Bottom view)



PIN FUNCTIONS

	PIN	FUNCTION
Vi	- Input Voltage	Unregulated DC voltage input. Maximum voltage must not exceed 40 V.
GND ₁	- Ground	Common ground for input voltage.
GND ₂	- Ground	Common ground of high current path.
Vo	- Output Voltage	Regulated and stabilized DC voltage is available on this pin. Max output current is 4 A. The device is protected against short circuit of this pin to ground or to supply.

The case is electrically connected to GND.

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C Unless otherwise specified)

ТҮРЕ		G	GS-R 405/2		G	S-R 412	2/2	UNIT	
	PARAMETER	Test Condit.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Vo	Output Voltage	V _i = 24 V I _o = 1 A	5	5.1	5.2	11.5	12	12.5	V
Vo	Temperature Stability	V _i = 24 V I _o = 1 A		0.2		-	0.5		m۷ °C
Vi	Input Voltage	I _o = 1 A	9		40	16		40	V
lo	Output Current*	V _i = 24 V	0.1		4	0.1		4	А
I _{OL}	Current Limit	$V_i = V_o + 8 V$		5	8		5	8	Α
l _{isc}	Average Input Current	V _i = 40 V Output shorted		0.1	0.2		0.1	0.2	Α
fs	Switching Frequency			100			100		kHz
η	Efficiency	V _i = 24 V I _o = 2 A		80			85		%
ΔVo	Line Regulation	I _o = 1 A V _i = 16 to 26 V		2			2		mV/V
SVR	Supply Voltage rejection	f = 100 Hz I _o = 1 A		4			6		mV/V
ΔV _o	Load Regulation	$V_i = 24 \text{ V}$ $I_0 = 0.5 \text{ to } 1.5 \text{ A}$		20			40		mV/A
Vr	Ripple Voltage	I _{out} = 2 A		25			50		mV
Vn	Noise Voltage	I _{out} = 2 A		25			35		mV
Ir	Reflected I _{in}	V _i = 24 V I _o = 1 A		60			120		mA
T _{r1}	Line Transient recovery time	$I_0 = 1 \text{ A}$ $V_i = 16 \text{ to } 26 \text{ V}$		500			500		ms
T _{r2}	Load Transient recovery time	$V_i = 24 \text{ V}$ $V_i = 0.5 \text{ to } 1.5$		100			100		ms
R _{th.}	Thermal resistance			8			8		°C/W
t _{ss}	Soft start time	V _{in} = V _{out} + 10 V		15			25		ms
t _{CB}	Crow bar Delay Time			5			5		ms
V _{CB}	Crow bar Delay Threshold			6			14.5		V

 $^{^*}$ The maximum current can be delivered when $t_{case} < 85^{\circ}C$. Forced ventilation or additional heat-sink may be required to keep $T_{case} < 85^{\circ}C$.

MODULE OPERATION

The GSR400/2 series is a family of step down switching mode voltage regulators.

Unregulated DC input voltage must be higher than nominal output voltage by, at least, 4 V.

Minimum input voltage is therefore 9 V for GS-R405/2 and maximum input voltage is 40 V for all the types.

The output voltage is fixed and the maximum current delivered by the output pin is 4A. A minimum output current of 100 mA is required for proper module operation. In no-load condition, the module still works, but the electrical characteristics are slightly modified vs. specifications.

To prevent excessive over current at switch on, a soft start function is provided. Nominal output voltage is approached gradually in about 15 to 25 ms.

The switching frequency of the module is 100 KHz. To prevent EMI, the module is contained in a metal box that provides shielding and heat-sink.

MODULE PROTECTIONS

Thermal Protection

The module is provided with a thermal protection. When ambient temperature reaches prohibitive values, so that internal junction temperature of active components reaches 150 °C, the module is switched off. Normal operation is restored when internal junction temperature falls below 130 °C: this large hysteresis allows an extremely low frequency intermittent operation (ON - OFF) caused by thermal overload.

Short Circuit Protection

The module is protected against occasional and permanent short circuits of the output pin to ground or against output current overloads.

When the output current exceeds the maximun allowed value for safe operation, the output is automatically disabled. After a fixed time, the module starts again in a soft mode: if the overload is

still present, the module switches off and the cycle is repeated until the overload condition is removed. The average overload current is limited to a safe value for the module itself. Input current during output short circuit is always lower than in regular operation.

Load Protection

The module protects, by a crow bar circuit, the load connected to its output against overvoltages. This circuit senses continuously the output voltage: if, for any reason, the output voltage of the module exceeds by + 20 % the nominal value, the crow bar protection is activated and it short circuits the output pin to ground. This protection prevents also damages to the module if the output pin is wrongly connected to the supply voltage.

OPERATING AMBIENT TEMPERATURE RANGE

The GS-R400/2 modules are power devices, i.e. devices that deliver and dissipate power. The power dissipation is related to the delivered output power by

$$P_d = P_0 \left(\frac{1}{n} - 1 \right)$$

where

$$\eta = efficiency = \frac{Po}{P_{IN}}$$

The operating ambient temperature range cannot be simply defined by numbers because it depends on many conditions that must be previously defined.

On the contrary, the operating case temperature is well defined and it ranges from - 20 to + 85 °C. The two extremes are imposed by reliable operation of aluminium electrolytic capacitors that are housed inside the modules.

From these data, the maximun ambient temperature range can be easily calculated, as show in the following example:

$$V_{IN} = 24V \quad V_{OUT} = 5 V ; 12V \quad I_{OUT} = 3A.$$

The dissipated powers of GS-R405/2 and GS-R412/2 are respectively :

$$P_{d.5.V} = 3.75W$$
 $P_{d.12.V} = 6.4W$

By knowing the thermal resistance case to ambient $R_{TH} = 8^{\circ}C$ / W for natural convection condition, the maximun ambient temperature for a case maximum temperature of 85 $^{\circ}C$ will be

Tamb
$$_{max}$$
 = Tcase $_{max}$ - $P_d \cdot R_{TH}$

i.e.

$$T_{amb \ 5v} = 85 - 3.75 \cdot 8 = 55^{\circ}C \text{ max}$$

$$T_{amb\ 12V} = 85 - 8 \cdot 64 = 34^{\circ}C \text{ max}$$

This ambient temperature can be increased by lowering the thermal resistance case to ambient. Various methods can be adopted such as addition of external heat-sink on forced ventilation or both.

If an external heat-sink with $R_{TH} = 10^{\circ}C/W$ is used, the values are modified as follows.

The total thermal resistance case to ambient is the parallel of the two thermal resistances

RTH TOT =
$$\frac{\text{RTH CASE} \cdot \text{RTH HEAT-SINK}}{\text{RTH CASE} + \text{RTH HEAT-SINK}} = 4.5^{\circ}\text{C/W}$$


$$T_{amb \ 5V} = 68^{\circ}C \ max$$
 $T_{amb \ 12V} = 56^{\circ}C \ max$

TYPICAL APPLICATIONS

The high input voltage range allows both cost saving on 50/60 Hz transformer when the module is supplied from the mains, and the possibility to

supply the module with batteries that, according to their charge status, can show large spread on voltage.


Figure 1 - A Typical Application of GS-R400/2 Voltage Regulator



The module has, internally, an input filtering capacitor between pin V_1 and GND_1 . Therefore, at

the switching frequency the equivalent input circuit is as shown in fig. 2.


Figure 2 - Equivalent Input Circuit of GS-R400/2 Voltage Regulator



Since I_I is a high frequency alternating current, the inductance associated to long input connecting wire can cause a voltage ripple on point V_I that produces a ripple current across internal capacitor and a power dissipation on r.

When very long connecting wires are used, the input capacitor may be damaged by this power dissipation. For this reason it is suggested to keep input connecting wires as short as possible.

EFFECIENCY VS. INPUT VOLTAGE & OUTPUT CURRENT







GS-R51212

TRIPLE OUTPUT SWITCHING VOLTAGE REGULATOR MODULE

- MTBF IN EXCESS OF 200,000 HOURS
- NO EXTERNAL COMPONENTS REQUIRED
- PC CARD OR CHASSIS MOUNTABLE
- HIGH OUTPUT CURRENT (3.5 A on 5 V output)
- HIGH INPUT VOLTAGE (40 V)
- TWO 12 V; 0.15 A ISOLATED OUTPUTS
- HIGH EFFICIENCY
- SOFT START
- RESET OUTPUT
- NON-LATCHING SHORT CIRCUIT PROTEC-TION
- THERMAL PROTECTION
- CROW BAR PROTECTION FOR THE LOAD

DESCRIPTION


The GS-R51212 is a triple output HIGH CURRENT HIGH VOLTAGE SWITCHING VOLTAGE REGU-LATOR that provides +5 V and two isolated 12 V outputs.

This step down regulator shielded for EMI, provides local on-card regulation. The very large input voltage range allows flexibility in both professional and industrial applications.



ORDER CODE: GS-R51212


CONNECTION DIAGRAM (top view)



ABSOLUTE MAXIMUM RATINGS

Vi	DC input voltage	40 V	
I _{RT}	Reset output sink current	20 mA	
T _{stg}	Storage temperature range	- 40 to + 105°C	
T_{cop}	Operating case temperature range	– 20 to + 85°C	


MECHANICAL DATA (dimensions in mm)



PIN FUNCTIONS

PIN		FUNCTION
RT	Reset Output	Reset output is high when output voltage reaches nominal value (5.1 V) and it is generated with a fixed 100 ms delay. A proper resistor (270 Ω min) must be connected between this pin and Vo1
Vi	Input Voltage	Unregulated DC voltage input. Maximum voltage must not exceed 40 V.
GND _{IN}	Ground	Common ground for input voltage.
GND _{OUT}	Ground	Common ground of high current path. The case of the module is connected to this pin.
V _{O1}	5 V Output Voltage	Regulated and stabilized DC voltage is available on this pin. Max output current is 3.5 A. The device is protected against short circuit of this pin to ground or to supply.
V _{O2}	12 V Output Voltage	Regulated and stabilized 12 V DC output at 150 mA max. current referred to GND_2 . This output can float \pm 200 V in respect to GND_{OUT} and GND_3 .
GND ₂	Ground	Reference ground for V _{O2} output.
V _{O3}	12 V Output Voltage	Regulated and stabilized 12 V DC output at 150 mA max. current referred to GND_3 . This output can float \pm 200 V in respect to GND_{OUT} and GND_2 .
GND ₃	Ground	Reference ground for V _{O3} output.

MOTHER BOARD LAYOUT Printed Circuit Drilling (components side).



ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C unless otherwise specified)

PARAMETER		Test Conditions	Min	Тур	Max	Unit
V _{o1}	Output Voltage	V _i = 24 V I ₀₁ = 2.5 A	4.95	5.1	5.2	V
V_{o2}	Output Voltage	V _i = 24 V I _{o2} = 0.1 A *	11.5		12.5	V
V _{o3}	Output Voltage	V _i = 24 V I ₀₃ = 0.1 A *	11.5		12.5	V
Vo	Temperature Stability	All Outputs	-	0.2		mV/°C
Vi	Input Voltage		9.0	,	40	V
I _{o1}	Output Current	V _i = 24 V	0.5		3.5	Α
I ₀₂	Output Current	V _i = 24 V *			.15	Α
l _{o3}	Output Current	V _i = 24 V *			.15	Α
I _{sc}	Average Input Current	V _i = 40 V V _{out1} = 0 V		0.2		А
Isc	Average Input Current	Vi = 40 V Vout1/2/3 = 0 V		0.4		Α
lr	Reflected lin	$V_i = 24 \text{ V } I_{01} = 2.5 \text{ A}$ $I_{02} = 0.1 \text{ A} I_{03} = 0.1 \text{ A}$		160		mA
fs	Switching Frequency			100		KHz
η	Efficiency	$V_i = 24 V I_{01} = 2.5 A$ $I_{02} = 0.1 A I_{03} = 0.1 A$		75		%
ΔV_{o}	Line Regulation	I ₀₁ = 2.5 A V _I = 15 to 25 V I ₀₂ = 0.1 A I ₀₃ = 0.1 A		2		mV/V
ΔV_{o}	Load Regulation	$V_i = 24 \text{ V } I_{01} = .5 \text{ to } 2.5 \text{ A}$		20		mV/A
		$V_i = 24 \text{ V } I_{02} = .05 \text{ to } .1 \text{ A}$		1		mV/A
	,	$V_i = 24 \text{ V } l_{03} = .05 \text{ to } .1 \text{ A}$		1		mV/A
SVR	Supply Rejection	50/60Hz		4		mV/V
V_{r}	Ripple Voltage	$V_i = 24 \ V \ I_{01} = 2.5 \ A$		30		mV
V_{n}	Noise Voltage	$V_i = 24 \ V \ I_{01} = 2.5 \ A$		40		mV
I _{rh}	Reset leakage Current				100	μΑ
V_{rl}	Reset Low Level	I _{reset} = 5mA		0.2		V
T_{rd}	Reset Delay Time			100		ms
T _{r1}	Line Transient Recovery Time	$I_{01} = 2.5 \text{ A V}_i = 15 \text{ to } 35 \text{ V}$		500		μs
T _{r2}	Load Transient Recovery Time	$V_i = 24 \text{ V } I_o = .5 \text{ to } 2.5 \text{ A}$		200		μs
R _{th}	Thermal Resistance			5		°C/W

^{*} $I_{out1} = 0.5 A$.

MODULE OPERATION


The GS-R51212 is a triple output switching mode voltage regulator.

Unregulated DC input voltage must be higher than nominal output voltage by, at least, 4V. Minimum input voltage is therefore 9 V while maximum input voltage is 40 V.

The main output voltage is 5V and the maximum current delivered is 3.5 A. A minimum output current of 500 mA is required for proper module operation.

The current available on the 12 Volt outputs depends on the current delivered by the main output and the value of the input voltage.

Figure 1: Current available from 12 V output vs. input voltage and 5 V output current.



To prevent excessive over current at switch on, a soft start function is provided. Nominal output voltage is approached gradually in about 15 ms.

The switching frequency of the module is 100 KHz. To prevent EMI, the module is contained in a metal box that provides shielding and heat-sink.

The RESET output is an auxiliary function useful to reset or inhibit microprocessors when the output voltage, at switch on and off, reaches a prefixed value of 4.9 to 5.1 V or when the output voltage, for


any reason, drops below nominal value by more than 100 mV. In any case the minimum falling threshold value is 4.75 V or higher and the reset output voltage is generated with a fixed delay of 100 ms.

This is an open collector output to guarantee maximum flexibility.

Time delay of the reset function also rejects wrong information caused by occasional spikes generated during switch on and off.

MODULE OPERATION (continued)

Figure 2: Reset as a function of output voltage and time.



MODULE PROTECTIONS

Thermal protection

The module has inside a thermal protection. When ambient temperature reaches prohibitive values, so that internal junction temperature to active components reaches 150°C, the module is switched off. Normal operation is restored when internal junction temperature falls below 130°C: this large hysteresis allows an extremely low frequency intermittent operation (ON-OFF) caused by thermal overload

Short circuit protection

The module is protected against occasional and permanent short circuits of the output pins to their respective grounds or against output current overloads.

When the 5 V output current exceed the maximum allowed value for safe operation, the output is automatically disabled. After a fixed time, the module starts again in a soft mode: if the overload is still present, the module switches off and the cycle is repeated until the overload condition is removed. The average overload current is limited to a safe value for the module itself. Input current during output short circuit is always lower than in regular operation.

Load protection

The module protects, by a crow bar circuit, the load connected to the 5 V output against overvoltages. This circuit senses continuously the output voltage: if, for any reason, the output voltage of the module exceeds 6 V, the crow bar protection is activated and it short circuits the output pin to ground.

THERMAL DATA

The thermal resistance module to ambient is about 5°C/W. This means that if the internal power dissipation is 10 W, the temperature of the module surface is about 50°C over ambient temperature. According to ambient temperature and/or to power dissipation, an additional heat-sink may be required. Four holes are provided on the metal box of the module to allow this mounting of this optional external heat-sink.

TYPICAL APPLICATION

The high input voltage range allows both cost saving on 50/60 Hz transformer when the module is supplied from the main and the possibility to supply the module with batteries that, according to their charge status, can show large spread on voltage.

The module has, internally, an input filtering capacitor between pin $\rm V_1$ and $\rm GND_4$. At a high switching frequency the equivalent input circuit is as shown in Fig. 2.

Since I_1 is a high frequency alternating current, the inductance associated to long input connecting wire can cause a voltage ripple on point. V_1 that produces a ripple current across internal capacitor and a power dissipation on r.

When very long connecting wires are used, the input capacitor may be damaged by this power dissipation. For this reason it is suggested to keep input connecting wires as short as possible.

Figure 3: Equivalent input circuit of GS-R51212 voltage regulator.






Figure 4: GS-R51212 typical applications.



EFFICIENCY VS. INPUT VOLTAGE






4A LINEAR DRIVER

- HIGH OUTPUT CURRENT (4A peak)
- HIGH CURRENT GAIN (10.000 typ.)
- OPERATION UP TO ± 20 V
- THERMAL PROTECTION
- SHORT CIRCUIT PROTECTION
- OPERATION WITHIN SOA
- HIGH SLEW-RATE (30 V/ µs)

The L149 is a general purpose power booster in Pentawatt® package consisting of a quasi-complementary darlington output stage with the associated biasing system an inhibit facility.


The device is particularly suited for use with an operational amplifier inside a closed loop configuration to increase output current.




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	± 20	V
Vi	Input Voltage		Vs
$V_5 - V_4$	Upper Power Transistor V _{CE}	40	V
$V_4 - V_3$	Lower Power Transistor V _{CE}	40	V
I _o	DC Output Current	3	А
I _o	Peak Output Current (internally limited)	4	Α
V _{INH}	Input Inhibit Voltage	$-V_{s} + 5$ $-V_{s} - 1.5$	V
P _{tot}	Power Dissipation at T _{case} = 75 °C	25	W
T _{stq} , T _i	Storage and Junction Temperature	- 40 to 150	°C


TEST CIRCUIT



CONNECTION DIAGRAM (top view)



SCHEMATIC DIAGRAM



THERMAL DATA

Rth j-case	Thermal resistar	ce iunctior	n-case	max	3	°C/W
,		,				

ELECTRICAL CHARACTERISTICS $(T_j = 25^{\circ}C, V_s = \pm 16V)$

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage	1000			± 20	V
l _d	Quiescent drain current	$V_s = \pm 16V$		30		mA
l _{in}	Input current	$V_S = \pm 16V$ $V_i = OV$		200	400	μΑ
hFE	DC current gain	$V_{s} = \pm 16V$ $I_{o} = 3A$	6000	10000		_
Gv	Voltage gain	$V_S = \pm 16V$ $I_0 = 1.5A$		1		_
V _{CEsat}	Saturation voltage (for each transistor)	l _o = 3A			3.5	V
Vos	Input offset voltage	$V_S = \pm 16V$			0.3	V
VINH	Inhibit input voltage (pins 1-3)	ON condition			± 0.3	V
		OFF condition	± 1.8			'
RINH	Inhibit input resistance			2.0		ΚΩ
SR	Slew rate			30		V/ μs
В	Power bandwidth	$V_0 = \pm 10 V$, $d = 1 \%$, $R_L = 80$	2	200		KHz

APPLICATION INFORMATION

Figure 1 : High slew-rate power operational amplifier (SR = $13V/\mu s$).




Figure 2: Maximum saturation voltage vs. output current.




Figure 4: Supply voltage rejection vs. frequency.




Figure 6: Distortion vs. output power (f = 10 KHz).




Figure 3 : Current limiting characteristics..




Figure 5: Distortion vs. output power (f = 1 KHz).





Figure 7 : Output power vs. supply voltage.






3A POWER OPERATIONAL AMPLIFIER

- OUTPUT CURRENT UP TO 3A
- LARGE COMMON-MODE AND DIFFEREN-TIAL MODE RANGES
- SOA PROTECTION
- THERMAL PROTECTION
- ± 18V SUPPLY

The L165 is a monolithic integrated circuit in Pentawatt[®] package, intended for use as power operational amplifier in a wide range of applications, including servo amplifiers and power supplies. The high gain and high output power capability provide

superior performance wherever an operational amplifier/power booster combination is required.



ABSOLUTE MAXIMUM RATINGS

Vs	Supply voltage	± 18	V
$V_5 - V_4$	Upper power transistor V _{CE}	36	V
V ₄ - V ₃	Lower power transistor V _{CE}	36	V
Vi	Input voltage	Vs	
Vi	Differential input voltage	± 15	V
Io	Peak output current (internally limited)	3.5	Α
P _{tot}	Power dissipation at T _{case} = 90°C	20	W
T_{stg} , T_j	Storage and junction temperature	- 40 to 150	°C

APPLICATION CIRCUITS

Figure 1: Gain > 10.






Figure 2: Unity gain configuration.




CONNECTION DIAGRAM

(top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case		max	3	°C/W

ELECTRICAL CHARACTERISTICS (V $_{\text{S}}$ = \pm 15 V, T $_{\text{j}}$ = 25 $^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		± 6		± 18	V
ld	Quiescent Drain Current			40	60	mA
Ι _b	Input Bias Current	V _s = ± 18 V		0.2	1	μΑ
Vos	Input Offset Voltage	V _S = ± 10 V		± 2	± 10	mV
los	Input Offset Current			± 20	± 200	nA
SR	Slew-rate	G _v = 10		8		V/µs
		G _v = 1 (°)		6		ν /μ5
V _o	Output Voltage Swing	$f = 1 \text{ kH}_Z$ $I_p = 0.3 \text{ A}$ $I_p = 3 \text{ A}$		27 24		V _{pp}
		f = 10 kHz		27 23		V _{PP}
Ŗ	Input Resistance (pin 1)		100	500		KΩ
G _v	Voltage Gain (open loop)	f = 1 KHz		80		dB
e _N	Input Noise Voltage			2		μV
i _N	Input Noise Current	B = 10 to 10 000 Hz		100		рΑ
CMR	Common-mode Rejection	$R_g \le 10 \text{ K}\Omega$ $G_v = 30 \text{ dB}$		70		dB
SVR	Supply Voltage Rejection	$R_g = 22 \text{ K}\Omega$ $G_v = 10$		60	dB	dB
		$V_{ripple} = 0.5 V_{rms}$ $f_{ripple} = 100 Hz$ $dBG_v = 100$		40		dB
	Efficiency	f = 1 kHz I _p = 1.6 A; P _o = 5 W		70		%
		$R_L = 4 \Omega I_p = 3 A; P_o = 18 W$		60		%
T _{sd}	Thermal Shut-down Case	P _{tot} = 12 W		110		°C
	Temperature	P _{tot} = 6 W		130		

Figure 3: Open loop frequency response.




Figure 5 : Large signal frequency response.




Figure 7: Safe operating area and collector characteristics of the protected power transistor.




Figure 4 : Closed loop frequency response (circuit of figure 2).




Figure 6: Maximum output current vs. voltage [VCE] across each output transistor.




Figure 8: Maximum allowable power dissipation vs. ambient temperature.




Figure 9: Bidirectional DC motor control with TTL/CMOS/μP compatible inputs.




Figure 10: Motor current control circuit with external power transistors ($I_{motor} > 3.5A$).




Figure 11: High current tracking regulator.




Figure 12: Bidirectional speed control of DC motor (Compensation networks not shown).




Figure 13: Split power supply.






Figure 14: Power squarewave oscillator with independent adjustments for frequency and duty-cycle.








ADJUSTABLE VOLTAGE AND CURRENT REGULATOR

- ADJUSTABLE OUTPUT CURRENT UP TO 2 A (GUARANTEED UP TO T_i = 150 °C)
- ADJUSTABLE OUTPUT VOLTAGE DOWN TO 2.85 V
- INPUT OVERVOLTAGE PROTECTION (UP TO 60 V, 10 ms)
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR S.O.A. PROTECTION
- THERMAL OVERLOAD PROTECTION
- LOW BIAS CURRENT ON REGULATION PIN
- LOW STANDBY CURRENT DRAIN

metal case. Current limiting, power limiting, thermal shutdown and input overvoltage protection (up to 60 V) make the L200 virtually blow-out proof. The L200 can be used to replace fixed voltage regulators when high output voltage precision is required and eliminates the need to stock a range of fixed voltage regulators.



DESCRIPTION

The L200 is a monolithic integrated circuit for voltage and current programmable regulation. It is available in Pentawatt® package or 4-lead TO-3


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V i	DC Input Voltage	40	V
V i	Peak Input Voltage (10 ms)	60	V
ΔV_{i-o}	Dropout Voltage	32	V
I o	Output Current	internally limited	
Ptot	Power Dissipation	internally limited	
T _{stg}	Storage Temperature	- 55 to 150	°C
Тор	Operating Junction Temperature for L200C	- 25 to 150	°C
	for L200	- 55 to 150	°C

THERMAL DATA


	R _{thj-case} Thermal Resistance Junction-case		TO-3	Pentawatt [®]
R _{th j-case}	Thermal Resistance Junction-case	Max	4 °C/W	3 °C/W
R _{th} j-amb	Thermal Resistance Junction-ambient	Max	35 °C/W	50 °C/W

CONNECTION DIAGRAMS AND ORDER CODES (top views)



Туре	Pentawatt [®]	TO-3
L200		L200 T
L200 C	L200 CH L200 CV	L200 CT

BLOCK DIAGRAM



APPLICATION CIRCUITS

Figure 1 : Programmable Voltage Regulator with Current Limiting.






Figure 2 : Programmable Current Regulator.



SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C, unless otherwise specified)

Г		THE RESERVE OF THE PROPERTY OF	produce of the contract of the					
	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	

VOLTAGE REGULATION LOOP

Ιd	Quiescent Drain Current (pin 3)	V _i = 20 V			4.2	9.2	mA
e _N	Output Noise Voltage	$V_o = V_{ref}$ B = 1 MHz	I _o = 10 mA		80		μV
Vo	Output Voltage Range	I _o = 10 mA		2.85		36	V
ΔV_o	Voltage Load Regulation	$\Delta I_0 = 2 A$			0.15	1	%
Vo	(note 1)	$\Delta I_0 = 1.5 \text{ A}$			0.1	0.9	%
ΔV_i	Line Regulation	V _o = 5 V					
ΔV_o		$V_i = 8 \text{ to } 18 \text{ V}$		48	60		dB
SVR	Supply Voltage Rejection	$V_o = 5 \text{ V}$ $\Delta V_i = 10 \text{ V}_{pp}$ $f = 100 \text{ Hz (note)}$	l _o = 500 mA 2)	48	60		dB
ΔV_{i-o}	Droupout Voltage between Pins 1 and 5	I _o = 1.5 A	$\Delta V_o \le 2$ %		2	2.5	V
V _{ref}	Reference Voltage (pin 4)	V _i = 20 V	l _o = 10 mA	2.64	2.77	2.86	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ΔV_{ref}	Average Temperature Coefficient of Reference Voltage	$V_i = 20 \ V \qquad \begin{array}{c} I_o = 10 \ mA \\ \text{for} \ T_j = -25 \ \text{to} \ 125 \ ^{\circ}C \\ \text{for} \ T_j = \ 125 \ \text{to} \ 150 \ ^{\circ}C \end{array}$		- 0.25 - 1.5		mV/°C mV/°C
14	Bias Current at Pin 4			3	10	μА
$\frac{\Delta I_4}{\Delta T \cdot I_4}$	Average Temperature Coefficient (pin 4)			-0.5		%/°C
Zo	Output Impedance	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		1.5		mΩ

CURRENT REGULATION LOOP

V _{SC}	Current Limit Sense Voltage between Pins 5 and 2		0.38	0.45	0.52	V
$\frac{\Delta V_{SC}}{\Delta T \cdot V_{SC}}$	Average Temperature Coefficient of V _{SC}			0.03		%/°C
Δl _o	Current Load Regulation	$V_i = 10 \ V \\ I_o = 0.5 \ A \\ I_o = 1 \ A \\ I_o = 1.5 \ A$		1.4 1 0.9		% % %
I _{SC}	Peak Short Circuit Current	V _i - V _o = 14 V (pins 2 and 5 short circuited)			3.6	А

Note 1: A load step of 2 A can be applied provided that input-output differential voltage is lower than 20 V (see Figure 3).

Note 2: The same performance can be maintained at higher output levels if a bypassing capacitor is provided between pins 2 and 4.

Figure 3 : Typical Safe Operating Area Protection.




Figure 4 : Quiescent Current vs. Supply Voltage.




Figure 5 : Quiescent Current vs. Junction Voltage.




Figure 7 : Output Noise Voltage vs. Output Voltage.




Figure 9 : Reference Voltage vs. Junction Temperature.




Figure 6: Quiescent Current vs. Output Current.




Figure 8 : Output Noise Voltage vs. Frequency.




Figure 10: Voltage Load Regulation vs. Junction Temperature.




Figure 11 : Supply Voltage Rejection vs. Frequency.




Figure 13 : Output Impedance vs. Frequency.




Figure 15: Voltage Transient Response.




Figure 12 : Dropout Voltage vs. Junction Temperature.




Figure 14 : Output Impedance vs. Output Current.




Figure 16: Load Transient Response.




Figure 17: Load Transient Response.





Figure 18: Current Limit Sense Voltage vs. Junction Temperature.



APPLICATION CIRCUITS

Figure 19 : Programmable Voltage Regulator.




Figure 20 : P.C. Board and Components Layout of Figure 19.




Figure 21: High Current Voltage Regulator with Short Circuit Protection.




Figure 22 : Digitally Selected Regulator with Inhibit.





Figure 23: Programmable Voltage and Current Regulator.



Note: Connecting point A to a negative voltage (for example – 3 V/10 mA) it is possible to extend the output voltage range down to 0 V and to obtain the current limiting down to this level (output short-circuit condition).

Figure 24 : High Current Regulator with NPN Pass Transistor.




Figure 25 : High Current Tracking Regulator.




Figure 26: High Input and Output Voltage.




Figure 28:30 W Motor Speed Control.





Figure 27: Constant Current Battery Charger.



The resistors R_1 and R_2 determine the final charging voltage and R_{SC} the initial charging current. D_1 prevents discharge of the battery throught the regulator.

The resistor R_L limits the reverse currents through the regulator (which should be 100 mA max) when the battery is accidentally reverse connected. If R_L is in series with a bulb of 12 V/50 mA rating this will indicate incorrect connection.

Figure 29 : Low Turn on.






Figure 30: Light Controller.





DUAL POWER OPERATIONAL AMPLIFIERS

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-ENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN

The L272 and L272M are monolithic integrated circuits in powerdip and minidip packages intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies, compact disc, VCR, etc.

The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.





Powerdip (8 + 8)

Minidip Plastic

ORDERING NUMBERS:


L272

L272M


ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	28	V
Vi	Input voltage	V_s	
Vi	Differential input voltage	± V _s	
l _o	DC output current	1	Α
l _p	Peak output current (non repetitive)	1.5	Α
$\dot{P_{tot}}$	Power dissipation at $T_{amb} = 80^{\circ} C$ (L272), $T_{amb} = 50^{\circ} C$ (L272M)	1	W
	$T_{case} = 75^{\circ} C (L272)$	5	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM




L272




L272M


CONNECTION DIAGRAM

(Top view)





SCHEMATIC DIAGRAM (one only)



THERMAL	DATA		Powerdip	Minidip
R _{th j-case}	Thermal resistance junction-pins	max	15°C/W	* 70° C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	70°C/W	100° C/W

^{*} Thermal resistance junction-pin 4

$\textbf{ELECTRICAL CHARACTERISTICS} \ \, (V_s = 24 \text{V, T}_{amb} = 25^{\circ} \text{C unless otherwise specified)}$

Parameter		Test Conditions		Min.	Тур.	Max.	Unit
Vs	Supply voltage			4		28	V
Is	Quiescent drain current	$V_0 = \frac{V_s}{2}$	V _s = 24V		8	12	mA
		2	$V_s = 24V$ $V_s = 12V$		7.5	11	mA
I _b	Input bias current				0.3	2.5	μΑ
Vos	Input offset voltage				15	60	mV
1 _{os}	Input offset current				50	250	nA
SR	Slew rate				1		V/μs
В	Gain-bandwidth product				350		KHz
Rį	Input resistance			500			ΚΩ
G _v	O.L. voltage gain	f = 100Hz		60	70		dB
		f = 1KHz			50	-7	dB
eN	Input noise voltage	B = 20KHz			10		μ∨
IN	Input noise current	B = 20KHz			200		pA
CRR	Common Mode rejection	f = 1KHz		60	75		dB
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	V _s = 24V V _s = ±12V V _s = ± 6V	54	70 62 56		dB dB dB
Vo	Output voltage swing		I _p = 0.1A I _p = 0.5A	21	23 22.5		V
C _s	Channel separation	f= 1KHz; R _L =	10Ω; G _V = 30dB V _S = 24V V _S = ± 6V		60 60		dB dB
d	Distortion	f = 1KHz V _s = 24V	G _v = 30dB R _L = ∞		0.5		%
T _{sd}	Thermal shutdown junction temperature				145		°c

Fig. 1 - Quiescent current




Fig. 2 - Quiescent drain current vs. temperature




Fig. 3 - Open loop voltage




Fig. 4 - Output voltage swing vs. load current




Fig. 5 -- Output voltage swing vs. load current




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Channel separation vs. frequency





Fig. 8 - Common mode rejection vs. frequency



APPLICATION SUGGESTION


NOTE

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

- lavout accuracy;

- A 100nF capacitor corrected between supply pins and ground;
- boucherot cell (0.1 to $0.2\mu\text{F} + 1\Omega$ series) between outputs and ground or across the load.

Fig. 9 - Bidirectional DC motor control with μ P compatible inputs



 $V_{S1}=$ logic supply voltage Must be $V_{S2}>V_{S1}$ E1, E2 = logic inputs

Fig. 10 - Servocontrol for compact-disc




Fig. 11 - Capstan motor control in video recorders






Fig. 12 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 13 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_X > \frac{2R3 \circ R1}{R_M}$ where $R_M =$ internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2$ ($V_i - \frac{V_s}{2}$) + $|R_o|$. I_M where $|R_o| = \frac{2R3 \circ R1}{R_X}$ and I_M is the motor current.






DUAL POWER OPERATIONAL AMPLIFIER

ADVANCE DATA

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-ENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDWON

The L272D is a monolithic integrated circuit in SO-16 packages intended for use as power operational amplifier in a wide range of appli-


cations including servo amplifiers and power supplies, compact disc, VCR, etc. The high gain and high output power capability provide superior performance wheatever an operational amplifier/power booster combination is required.




ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	28	V
Vi	Input voltage	V _s	
V_{i}	Differential input voltage	± V _s	
I _o	DC Output current	1	Α
I _p	Peak output current (non repetitive)	1.5	Α
P _{tot}	Power dissipation at $T_{case} = 90^{\circ}C$	1.2	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAMS






June 1988

1/4

SCHEMATIC DIAGRAM (one only)



THERMAL DATA

R _{thj-alumina(*)}	Thermal resistance junction-alumina	max 50	°C/W

^(*) Thermal resistance junctions-pins with the chip soldered on the middle of an alumina supporting substrate measuring 15 x 20 mm; 0.65 mm thickness and infinite heathsink.

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter		Test Con	Test Conditions		Тур.	Max.	Unit
V _s	Supply voltage			4		28	V
Is	Quiescent drain current	$V_0 = \frac{V_s}{2}$	V _s = 24V		8	12	mA
		2	$V_s = 24V$ $V_s = 12V$		7.5	11	mA
I _b	Input bias current				0.3	2.5	μΑ
Vos	Input offset voltage				15	60	mV
los	Input offset current				50	250	nA
SR	Slew rate				1		V/μ:
В	Gain-bandwidth product				350		KH
Ri	Input resistance			500			ΚΩ
G _v	O.L. voltage gain	f = 100Hz		60	70		dB
		f = 1KHz			50		dB
eN	Input noise voltage	B = 20KHz			10		μV
IN	Input noise current	B = 20KHz			200		pA
CRR	Common Mode rejection	f = 1KHz		60	75		dB
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	V _s = 24V V _s = ±12V V _s = ± 6V	54	70 62 56		dB dB dB
Vo	Output voltage swing		$I_p = 0.1A$ $I_p = 0.5A$	21	23 22.5		V
Cs	Channel separation	f=1KHz; R _L =	10Ω ; $G_{v} = 30dB$ $V_{s} = 24V$ $V_{s} = \pm 6V$		60 60		dB dB
d	Distortion	f = 1KHz V _s = 24V	G _v = 30dB R _L = ∞		0.5		%
T _{sd}	Thermal shutdown junction temperature				145		°c

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Quiescent drain current vs. temperature




Fig. 3 - Open loop voltage gain




Fig. 4 - Output voltage swing vs. load current




Fig. 5 -- Output voltage swing vs. load current




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Channel separation vs. frequency





Fig. 8 - Common mode rejection vs. frequency






TACHOMETER CONVERTER

The L290, a monolithic LSI circuit in a 16-lead dual inline plastic package, is intended for use with the L291 and L292 which together from a complete **3-chip DC motor positioning system** for applications such as carriage/daisy-wheel position control in typewriters.

The L290/1/2 system can be directly controlled by a microprocessor. The L290 integrates the following functions :


- tacho voltage generator (F/V converter)
- _ reference voltage generator
- _ position pulse generator



ABSOLUTE MAXIMUM RATING


Symbol	Parameter	Value	Unit
Vs	Supply Voltage	± 15	V
/ _i (FTA, FTB, FTF)	Input Signals	± 7	V
P _{tot}	Total Power Dissipation T _{amb} = 70 °C	1	w
T _{stg} , T _j	Storage and Junction Temperature	- 40 to + 150	°C

SYSTEM BLOCK DIAGRAM




September 1988


CONNECTION DIAGRAM (top view)



BLOCK DIAGRAM



TEST CIRCUIT



THERMAL DATA

R _{th j-amb} Thermal Resistance junction-ambient	Max	80	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, S in (A), $V_s = \pm 12$ V, $T_{amb} = 25$ °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		± 10		± 15	V
Ι _d	Quiescent Drain Current	V _s = ± 15 V		13	20	mA

INPUT AMPLIFIERS (A₁ and A₂)

FTA, FTB	Input Signal from Encoder (pin 1, 16)	f _{max} = 20 KHz	± 0.4	1	± 0.6	Vp
Vos	Output Offset Voltage (pin 2, 15)	FTA = FTB = 0 V			± 55	mV
Ib	Input Bias Current (pin 1, 16)			0.15		μА
G_{v}	Voltage Gain	f = 10 KHz FTA = FTB = ± 0.6 V _p	22	23	24	dB
V ₀	Output Voltage Swing (pin 2, 15)	FTA = FTB = ± 1V _p	± 9.5			V

ELECTRICAL CHARACTERISTICS (continued)

			1			
Symbol	Parameter	Test conditions	Min.	Tvp.	Max.	Unit
Syllibol	raiailletei	rest conditions	IVIIII.	ıyρ.	IVIAX.	Unit

COMPARATORS WITH HYSTERESIS (C1, C2, and C3)

V _{THP} (°)	Positive Threshold Voltage	C ₁ and C ₂	550		850	mV
	(pin 2, 12, 15)	C ₃	700		900	mV
V_{THN} (°°)	Negative Threshold Voltage	C ₁ and C ₂	55		175	mV
(pin	nin 2, 12, 15)	C ₃	570		830	mV
ΔFTF	Threshold Hysteresis	C ₃	72		120	mV
VL	Output Voltage (low level) (pin 10, 13, 14)	I ₀ = 2 mA FTA = FTB = FTF = 0 V		0.2	0.4	V
l _{leak}	(pins 10, 13, 14)	FTA = FTB = 0.5 V V _{CE} = 5 V FTF = 1 V			1	μΑ

REFERENCE GENERATOR

V_{ref}	DC Reference Voltage (pin 3)	$FTA = FTB = \pm 0.5 V_p$ (*) $I_{ref} = 1 mA$	4.5	5	5.5	V	
I _{ref}	Output Current (pin 3)				1.4	mA	

"TACHO" AMPLIFIER (A₃)

V_{os}	Output Offset Voltage (pin 4)	FTA = :	± 15 mV - F	TB = 0.5 V			± 80	mV
Vo	DC Output Voltage (pin 4)	1 ,		(**) V ₀₁	5.4	6	6.6	V
		VMA = ± 1.25		(***) V ₀₂	- 5.4	- 6	- 6.6	V
ΔV_0		V ₀₁ + V	/ ₀₂		- 150		+ 150	mV
V_0	Output Voltage Swing (pin 4)		FTA = F1	ΓB = 0.5 V	9	: 		V
		Sin (B)	FTA = F1	$\Gamma B = -0.5 \text{ V}$	- 9	!		V
V _{MA} V _{MB}	Multiplier Input Voltage (pin 7, 8)					± 1.25	± 1.7	V _p
V _{bias}	Bias Voltage (pin 6)	FTA an	d FTB Floa	ating	- 6.5		- 8	٧

: FTA = FTB = FTF = 1V____0 (*) : FTA = FTB = FTF = 0 - 1V **Note** : Phase relationship between **Note**: Phase relationship between the signals:

FTB:90°

* FTA:0° ** FTA:0° FTB:-90° *** FTA:0°


FTB:90°

 $V_{MA}=90^{\circ}$

 $V_{MB}=0\,{^\circ}$ $V_{MB} = 180^{\circ}$

 $V_{MA} = 90^{\circ}$

WAVEFORMS (Neglecting threshold voltage level of the comparators).




SYSTEM DESCRIPTION: refer to the L292 data sheet.

Figure

. .

Complete application circuit.

184






5 BIT - D/A CONVERTER AND POSITION AMPLIFIER

- 5 BIT D/A CONVERTER (1/2 LSB MAX LINEA-BITY ERROR):
- ERROR AMPLIFIER;
- POSITION AMPLIFIER.

DESCRIPTION

The L291, a monolithic LSI circuit in a 16-lead dual in-line plastic package, is intended for use with the L290 and L292 to form a complete 3 chip DC motor positioning system for applications such as carriage/daisy-wheel position control in typewriters.


The L290/291/292 system can be directly controlled by a microprocessor.




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	± 15	٧
P _{tot}	Total Power Dissipation T _{amb} = 70°C	1	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 to 150	°C


SYSTEM BLOCK DIAGRAM




CONNECTION DIAGRAM (top view)



BLOCK DIAGRAM



TEST CIRCUIT



THERMAL DATA

				-,
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	80	°C/W

ELECTRICAL CHARACTERISTICS (refer to the circuit, S1 and S2 in (a), $V_s = \pm$ 12 V, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		± 10		± 15	V
l _d	Quiescient Drain Current		35.50	6.5	10	mA

POSITION AMPLIFIER

V _{strobe}	Enable Voltage Level	V _L (S in (a)) *	0	0.8	V
		V _H (S in (b)) *	2.4	+ V _s	V
Vos	Output Offset Voltage (pin 16)	$V_{\text{strobe}} = V_L$; $G_v = 20 \text{ dB}$		± 50	mV
lb	Input Bias Current (pin 15)	$V_{strobe} = V_{L}$		0.3	μА
Vo	Output Voltage Swing (pin 16)	$V_{\text{strobe}} = V_L$; S2 in(b); $V_s = \pm 10.8 \text{ V}$	± 9		V
VR	Residual Output Voltage (pin 16)	V _{strobe} = V _H		± 20	mV

^{*} See block diagram and the note for Position Amplifier.

ELECTRICAL CHARACTERISTICS (continued)

10	D	Tank and differen	RA:	T	B/1	Hola
Symbol	Parameter	Test conditions	Min.	Tvp.	Max.	Unit
7						

D/A CONVERTER

I ref	Current Reference Input Range (pin 9)			0.3		1.2	mA
Vos	Current Reference Offset Voltage (pin 9)	I _{ref} = 0.3 to 1.2 mA All Inputs High				± 20	mV
lo	Output Current Range (pin 12)					1.4	mA
lo	Output Current (pin 12)	I _{ref} = 0.722 mA SC1 to SC5 = L	SIGN = L(I _{o1})	- 1.358	- 1.4	- 1.442	- mA
		301 to 303 = L	SIGN = H(I ₀₂)	+ 1.358	+ 1.4	+ 1.442	IIIA
ΔI_0		l ₀₁ + l ₀₂		- 21		+ 21	μА
	Linearity Error	I _{ref} = 0.722 mA				1.61	%FS
los	Pin 12 Output Offset Current (including Error Amplifier bias current)	All Inputs High				± 0.4	μА
VL	Low Voltage Level (digital inputs)	SC1 = LSB		0		0.8	V
VH	High Voltage Level (digital inputs)	SC5 = MSB		2.4		+ Vs	V
L	Digital Inputs Current (low state)		V _L = 0.4V			- 50	μА
I _H	Digital Inputs Current (high state)		$V_H = + V_S$			1	μА

ERROR AMPLIFIER

Vos	Output Offset Voltage (pin 1)	$I_{ref} = 0.5 \text{ mA}$; All Inputs High $G_v = 40 \text{ dB}$		± 200	mV
I _o	Output Current (pin 1)			± 5	mA
Vo	Output Voltage Swing (pin 1)	All Inputs High S1 in (b) ; $R_L = 10 \text{ K}\Omega$	± 7.4	± 8.4	Vp

D/A CONVERTER

The L291 contains a 5-bit D/A converter accepting a binary code and generating a bipolar output current, the polarity of which depends on the SIGN input. The amplitude of the output current is a multiple of a reference current I_{ref}.

The maximum output current is

$$I_{FS} = \pm \frac{31}{16} I_{ref}$$

The following table shows the value of Io for different input codes. Note that the input bits are active low.

	D	Output Current				
SIGN	SC5 MSB	SC4	SC3	SC2	SC1 LSB	I _o
L	L	L	L	L	L	- 31 I _{ref}
L	н	н	н	н	L	$-\frac{1}{16}I_{ref}$
X	н	н	н	н	н	0
Н	н	н	н	н	L	+ 1/16 I _{ref}
Н	L	L	L	L	L	+ $\frac{31}{16}$ I _{ref}

X = indifferent

L = low

H = high

This D/A converter has a maximum linearity error equal to \pm 1/2 LSB (or \pm 1.61% Full Scale); that guarantees its monotonicity.

ERROR AMPLIFIER


In order to have a good stability, the Error Amplifier must work with a closed loop gain greater or equal than 20 dB.

POSITION AMPLIFIER

It is inserted by means of the strobe signal, TTL and microprocessor compatible. Its output is connected to pin 16 when $V_{\text{strobe}} = \text{Low}$; pin 16 is grounded for $V_{\text{strobe}} = \text{High}$.

SYSTEM DESCRIPTION: refer to the L292 data sheet.

Figure 1: Complete Application Circuit.






SWITCH-MODE DRIVER FOR DC MOTORS

- DRIVING CAPABILITY: 2 A. 36 V. 30 KHz
- 2 LOGIC CHIP ENABLE
- EXTERNAL LOOP GAIN ADJUSTEMENT
- SINGLE POWER SUPPLY (18 TO 36 V)
- INPUT SIGNAL SYMMETRIC TO GROUND
- THERMAL PROTECTION

DESCRIPTION

The L292 is a monolithic LSI circuit in 15-lead Multiwatt ® package. It is intended for use, together with L290 and L291, as a complete **3-chip motor positioning system** for applications such as carriage/daisy-wheel position control in typewrites.

The L290/1/2 system can be directly controlled by a microprocessor.




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Power Supply	36	V
Vi	Input Voltage	- 15 to + V _s	V
V _{inhibit}	Inhibit Voltage	0 to V _s	V
Io	Output Current	2.5	A
P _{tot}	Total Power Dissipation (T _{case} = 75 °C)	25	W
T _{stg}	Storage and Junction Temperature	- 40 to + 150	°C

TRUTH TABLE

Vin	hibit	
Pin 12	Pin 13	Output Stage Condition
L	L	Disabled
L	Н	Normal Operation
Н	L	Disabled
Н	Н	Disabled

CONNECTION DIAGRAM (top view)



September 1988 1/10


THERMAL DATA

1 1		4.4	_	00044
Hth i-case	Thermal Resistance Junction-case	Max I	:3	°C/W
i tili j-case	Thermal Hediciance dunction case	wax	•	0, 11

$\textbf{ELECTRICAL CHARACTERISTICS} \ (V_S = 36 \ V, \ T_{amb} = 25 \ ^{\circ}\text{C}, \ f_{OSC} = 20 \ KHz \ unless \ otherwise \ specified)$

	Parameter	Test conditio	ns	Min.	Typ.	Max.	Unit
Vs	Supply Voltage			18		36	V
I _d	Quiescent Drain Current	V _s = 20 V (offset null)			30	50	mA
Vos	Input Offset Voltage (pin 6)		$I_0 = 0$			± 350	mV
V _{inh} .	Inhibit Low Level (pin 12,13)					2	V
	Inhibit High Level (pin 12,13)			3.2			V
l _{inh} .	Low Voltage Condition	V _{inh} .(L) = 0.4 V				- 100	μΑ
	High Voltage Conditions	V _{inh} .(H) = 3.2 V				10	μА
li	Input Current (pin (6)	$V_i = -8.8 \text{ V}$	The second secon			- 1.8	mA
		$V_1 = + 8.8 \text{ V}$				0.5	mA
Vi	Input Voltage (pin 6)	D D 000	I ₀ = 2 A		9.1		V
		$R_{s1} = R_{s2} = 0.2 \Omega$	I _o = -2 A		- 9.1		V
lo	Output Current	$V_{I} = \pm 9.8 \text{ V } R_{s1} = R_{s2} =$	0.2 Ω	±2			Α
V _D .	Total Drop Out Voltage	(inluding sensing resistors)	I ₀ = 2 A			5	V
			$I_0 = 1 A$			3,5	V
V _{RS}	Sensing Resistor Voltage Drop	T _j = 150 °C	I ₀ = 2 A			0.44	V
- I _o Vi	Transconductance	$R_{S1} = R_{S2} = 0.2 \Omega$	THE PERSON NAMED AND ADDRESS OF THE PERSON NAMED AND ADDRESS O	205	220	235	mA / V
		$R_{s1} = R_{s2} = 0.4 \ \Omega$		·	120		mA / V
f _{osc}	Frequency Range (pin 10)			1		30	KHz

BLOCK DIAGRAM AND TEST CIRCUIT




SYSTEM DESCRIPTION

The L290, L291 and L292 are intended to be used as a 3-chip microprocessor controlled positioning system. The devices may be used separately - particularly the L292 motor driver - but since they will usually be used together, a description of a typical L290/1/2 system follows.

At that time, the microprocessor orders a switch to the position mode, (strobe signal at pin 8 of L291) and within 3 to 4 ms the L292 drives the motor to a null position, where it is held by electronic "detenting".

The mechanical/electrical interface consists of an

Figure 1: System Block Diagram.



The system operates in two modes to achieve high speed, high-accuracy positioning.

Speed commands for the system originate in the microprocessor. It is continuously updated on the motor position by means of pulses from the L290 tachometer chip, which in turn gets its information from the optical encoder. From this basic input, the microprocessor computes a 5-bit control word that sets the system speed dependent on the distance to travel.

When the motor is stopped and the microprocessor orders it to a new position, the system operates initially in an open-loop configuration as there is no feedback from the tachometer generator. Therefore maximum current is fed to the motor. As maximum speed is reached, the tachometer chip output backs off the processor signal thus reducing accelerating torque. The motor continues to run at top speed but under closed-loop control

As the target position is approached, the microprocessor lowers the value of the speed-demand word; this reduces the voltage at the main summing point, in effect braking the motor. The braking is applied progressively until the motor is running at minimum speed. optical encoder which generates two sinusoidal signals 90° out of phase (leading according to the motor direction) and proportional in frequency to the speed of rotation. The optical encoder also provides an output at one position on the disk which is used to set the initial position.

The opto encoder signals, FTA and FTB are filtered by the networks R_2 C_2 and R_3 C_3 (referring to Fig.4) and are supplied to the FTA/FTB inputs on the L290.

The main function of the L290 is to implement the following expression :

$$Output \ signal \ (TACHO) = \quad \frac{dV_{AB}}{dt} \cdot \frac{FTA}{|FTA|} - \frac{dV_{AA}}{dt} \cdot \frac{FTB}{|FTB|}$$

Thus the mean value of TACHO is proportional to the rotation speed and its polarity indicates the direction of rotation.

The above function is performed by amplifying the input signals in A_1 and A_2 to obtain V_{AA} and V_{AB} (typ.7 V_p). From V_{AA} and V_{AB} the external differentiator RC networks R_5 C_6 and R_4C_4 give the signals V_{MA} and V_{MB} which are fed to the multipliers.

The second input to each multiplier consists of the sign of the first input of the other multiplier before differentiation, these are obtained using the comparators C_{S1} and C_{S2} . The multiplier outputs, C_{SA} and C_{SB} , are summed by A_3 to give the final output signal TACHO. The peak-to-peak ripple signal of the TACHO can be found from the following expression:

$$V_{\text{ripple p-p}} = \frac{\pi}{4} (\sqrt{2} - 1)$$
. $V_{\text{thaco DC}}$

The max value of TACHO is:

$$V_{tacho max} = \frac{\pi}{4} \sqrt{2}$$
. $V_{thaco DC}$

Using the comparators C_1 and C_2 another two signals from V_{AA} and V_{AB} are derived — the logic signals STA and STB.

These signals are used by the microprocessor to determine the position by counting the pulses.

The L290 internal reference voltage is also derived from V_{AA} and V_{AB}:

$$V_{ref} = |V_{AA}| + |V_{AB}|$$

This reference is used by the D/A converter in the L291 to compensate for variations in input levels, temperature changes and ageing.

The "one pulse per rotation" opto encoder output is connected to pin 12 of the L290 (FTF) where it is squared to give the STF logic output for the microprocessor.

The TACHO signal and V_{ref} are sent to the L291 via filter networks R_8 C_8 R_9 and R_6 C_7 R_7 respectively. Pin 12 of this chip is the main summing point of the system where TACHO and the D/A converter output are compared.

The input to the D/A converter consists of 5 bit word plus a sign bit supplied by the microprocessor. The sign bit represents the direction of motor rotation. The (analogue) output of the D/A converter – DAC/OUT – is compared with the TACHO signal and the resulting error signal is amplified by the error amplifier, and subsequently appears on pin 1.

The ERRV signal (from pin 1, L291) is fed to pin 6 of the final chip, the L292 H-bridge motor-driver. This input signal is bidirectional so it must be converted to a positive signal because the L292 uses a single supply voltage. This is accomplished by the first stage - the level shifter, which uses an internally generated 8 V reference.

This same reference voltage supplies the triangle wave oscillator whose frequency is fixed by the external RC network (R20, C_{17} - pins 11 and 10) where :

$$1 f_{OSC} = \frac{1}{2RC}$$
 (with R $\ge 8.2 \text{ K}\Omega$)

The oscillator determines the switching frequency of the output stage and should be in the range 1 to 30 KHz.

Motor currrent is regulated by an internal loop in the L292 which is performed by the resistors R_{18} , R_{19} and the differential current sense amplifier, the output of which is filtered by an external RC network and fed back to the error amplifier.

The choice of the external components in these RC network (pins 5, 7, 9) is determined by the motor type and the bandwidth requirements. The values shown in the diagram are for a 5Ω , 5 mH motor. (See L292 Transfer Function Calculation in Application Information).

The error signal obtained by the addition of the input and the current feedback signals (pin 7) is used to pulse width modulate the oscillator signal by means of the comparator. The pulse width modulated signal controls the duty cycle of the H-bridge to give an output current corresponding to the L292 input signal.

The interval between one side of the bridge switching off and the other switching on, τ , is programmed by C_{17} in conjunction with an internal resistor $R\tau$.

This can be found from:

$$\tau = R\tau \cdot C_{pin 10} \cdot (C_{17} \text{ in the diagram})$$

Since $R\tau$ is approximately 1.5 $K\Omega$ and the recommended τ to avoid simultaneous conduction is 2.5 μ s $C_{pin~10}$ should be around 1.5 nF.

The current sense resistors R_{18} and R_{19} should be high precision types (maximum tolerance $\pm 2\%$) and the recommended value is given by :

$$R_{max}$$
 . $I_{o\ max} \le 0.44\ V$


It is possible to synchronize two L292's, if desired, using the network shown in fig. 2.

Finally, two enable inputs are provided on the L292 (pins 12 and 13-active low and high respectively).

Thus the output stage may be inhibited by taking pin 12 high or by taking pin 13 low. The output will also be inhibited if the supply voltage falls below 18 V.

The enable inputs were implemented in this way because they are intended to be driven directly by a microprocessor. Currently available microprocessors may generates spikes as high as

Figure 2.



1.5 V during power-up. These inputs may be used for a variety of applications such as motor inhibit during reset of the logical system and power-on reset (see fig. 3).

Figure 3.






Figure 4: Application Circuit.



APPLICATION INFORMATION


This section has been added in order to help the designer for the best choise of the values of external components.

Figure 5: L292 Block Diagram.



The schematic diagram used for the Laplace analysis of the system is shown in fig. 6.

Figure 6.



 $R_{S1} = R_{S2} = R_S$ (sensing resistors)

 $\frac{1}{R_{\odot}} = 2.5 \cdot 10^{-3} \,\Omega$ (current sensing amplifier transconductance)

 L_M = Motor inductance, R_M = Motor resistance, I_M = Motor current

 $G_{mo} = \frac{I_M}{I_{mo}} \Big|_{s=0}$ (DC transfer function from the input of the comparator (V_{TH}) to the motor current(I_M)).

Neglecting the V_{CEsat} of the bridge transistors and the V_{BE} of the diodes :

$$G_{mo} = \frac{1}{R_{M}} \frac{2 V_{s}}{V_{R}}$$
 where : Vs = supply voltage
$$V_{R} = 8 \text{ V (reference voltage)}$$
 (1)

DC TRANSFER FUNCTION

In order to be sure that the current loop is stable the following condition is imposed:

$$1 + sRC = 1 + s \frac{L_M}{R_M}$$
 (pole cancellation) (2)
from which RC = $\frac{L_M}{R_M}$ (Note that in practice R must greater than 5.6 K Ω)

The transfer function is then.

$$\frac{I_{M}}{V_{I}} (s) = \frac{R_{2} R_{4}}{R_{1} R_{3}} G_{mo} \frac{1 + s R_{F} C_{F}}{G_{mo} R_{s} + s R_{4} C + s^{2} R_{F} C_{F} R_{4} C}$$
(3)

In DC condition, this is reduced to

$$\frac{I_{M}}{V_{I}}(0) = \frac{R_{2}R_{4}}{R_{1}R_{3}} \cdot \frac{1}{R_{s}} = \frac{0.044}{R_{s}} \left[\frac{A}{V} \right]$$
 (4)

OPEN-LOOP GAIN AND STABILITY CRITERION

For RC = L_M / R_M, the open loop gain is:


$$A\beta = \frac{1}{sR_FC} \cdot G_{mo} \frac{R_s}{R_4} \frac{R_F}{1 + sR_FC_F} = \frac{G_{mo}R_s}{R_4C} \frac{1}{s(1 + sR_FC_F)}$$
(5)

In order to achieve good stability, the phase margin must be greater than 45° when $|A\beta| = 1$.

That means that, at $f_F = \frac{1}{2 \pi R_F C_F}$ must be | A β | < 1 (see fig .7), that is :

$$|A\beta|_{f} = \frac{1}{2\pi R_F C_F} = \frac{G_{mo} R_S}{R_4 C} = \frac{R_F C_F}{\sqrt{2}} < 1$$
 (6)

Figure 7: Open Loop Frequency Response.



CLOSED-LOOP SYSTEM STEP RESPONSE

a) Small- signals analysis.

The transfer function (3) can be written as follows:

$$\frac{I_{M}}{V_{I}} (s) = \frac{0.044}{R_{s}} \frac{1 + \frac{s}{2 \xi \omega_{o}}}{1 + \frac{2 \xi s}{\omega_{o}} \frac{s^{2}}{\omega_{o}^{2}}}$$
(7)

where
$$\omega_{\text{0}} = \sqrt{\frac{G_{\text{mo}} \; R_{\text{S}}}{R_{\text{4}} C \; R_{\text{F}} \; C_{\text{F}}}}$$
 is the cutoff frequency

$$\xi = \sqrt{\frac{R_4 C}{4 \; R_F C_F \; G_{m_0} \; R_s}} \; \text{is the dumping factor}$$

By choosing the ξ value, it is possible to determine the system response to an input step signal. Examples :

1) $\xi = 1$ from which


$$I_{M}(t) = \frac{0.044}{R_{e}} \left[1 - e^{-\frac{t}{2R_{F}C_{F}}(1 + \frac{t}{4R_{F}C_{F}})} \right] \cdot V_{i}$$

(where V_i is the amplitude of the input step).

2)
$$\xi = \frac{1}{\sqrt{2}}$$
 from which

$$I_M(t) = \frac{0.044}{R_s} (1 - \cos \frac{t}{2R_F C_F} e^{-\frac{t}{2R_F C_F}}) V_i$$

Figure 8 : Small Signal Step Response (normalized amplitude vs. t / RFCF).



 $V_7 = 200 \text{ mV/div}.$

 $I_M = 100 \text{ mA/div}.$

 $t = 100 \mu s/div.$

with $V_1 = 1.5 \text{ Vp}$.

It is possible to verify that the L292 works in "closed-loop" conditions during the entire motor current rise-time: the voltage at pin 7 (inverting input of the error amplifier) is locked to the reference voltage V_R, present at the non-inverting input of the same amplifier.

The previous linear analysis is correct for this example

Decreasing the ξ value, the rise-time of the current decreases. But for a good stability, from relationship (6), the minimum value of ξ is :

$$\xi_{min} = \begin{array}{c} 1 \\ 2\sqrt[4]{2} \end{array} \qquad \text{(phase margin = 45°)}$$

b) Large signal reponse

The large step signal response is limited by slewrate and inductive load.

In this case, during the rise-time of the motor current, the L292 works in open-loop condition.

CLOSED LOOP SYSTEM BANDWIDTH.

A good choice for ξ is the value $1/\sqrt{2}$. In this case:

$$\frac{I_{M}}{V_{I}}$$
 (s) = $\frac{0.044}{R_{s}}$

$$\frac{I_{M}}{V_{I}} (s) = \frac{0.044}{R_{s}} \frac{1 + s R_{F} C_{F}}{1 + 2s R_{F} C_{F} + 2s^{2} R_{F}^{2} C_{F}^{2}}$$
(8)

The module of the transfer function is:

$$\left|\frac{I_{M}}{V_{I}}\right| = \frac{0.044}{R_{s}} \frac{2\sqrt{1+\omega^{2}R_{F}^{2}C_{F}^{2}}}{\sqrt{\left[(1+2\omega R_{F}C_{F})^{2}+1\right]\cdot\left[(1-2\omega R_{F}C_{F})^{2}+1\right]}}$$
(9)

The cutoff frequency is derived by the expression (9) by putting $\frac{|M|}{V_1} = 0.707 \cdot \frac{0.044}{R_2} (-3 \text{ dB})$, from which:

$$\omega_T = \frac{0.9}{\text{Re Ce}}$$

$$f_T = \frac{0.9}{2\pi \, R_F \, C_F}$$

Example:

a) Data

- Motors charasteristics:

 $L_{M} = 5 \text{ mH}$

 $R_M = 5 \Omega$

 $L_M / R_M = 1 msec$

- Voltage and current charasteristics:

$$V_{s} = 20 \text{ V}$$

$$I_M = 2 A$$

$$V_1 = 9.1 \ V$$

- Closed loop bandwidth : 3 kHz.

b) Calculation

- From relationship (4):

$$R_S = \frac{0.044}{I_M} V_I = 0.2 \Omega$$

and from (1):

$$G_{mo} = \frac{2V_S}{R_M V_B} = 1 \Omega^{-1}$$

- RC = 1 msec [from expression (2)].

- Assuming $\xi = 1/\sqrt{2}$; from (7) follows :

$$\xi^2 = \frac{1}{2} = \frac{400 \text{ C}}{4R_F C_F \cdot 0.2}$$

- The cutoff frequency is:

$$f_T = \frac{143.10^{-3}}{R_F C_F} = 3 \text{ kHz}$$

c) Summarising

- RC =
$$1.10^{-3}$$
 sec
- $\frac{1000 \text{ C}}{1000 \text{ C}} = 1$

$$R_F C_F = 1$$

- $R_F C_F \cong 47 \mu s$

For RF = 510 $\Omega \rightarrow$ CF = 92 nF


PUSH-PULL FOUR CHANNEL DRIVERS

- OUTPUT CURRENT 1A PER CHANNEL
- PEAK OUTPUT CURRENT 2A PER CHAN-NEL (NON REPETITIVE)
- INHIBIT FACILITY
- HIGH NOISE IMMUNITY
- SEPARATE LOGIC SUPPLY
- OVERTEMPERATURE PROTECTION

The L293B and L293E are quad push-pull drivers capable of delivering output currents to 1A per channel. Each channel is controlled by a TTL-compatible logic input and each pair of drivers (a full bridge) is equipped with an inhibit input which turns off all four transistors. A separate supply input is provided for the logic so that it may be run off a lower voltage to reduce dissipation.

Additionally, the L293E has external connection of sensing resistors, for switchmode control.


The L293B and L293E are packaged in 16 and 20pin plastic DIPs respectively; both use the four center pins to conduct heat to the printed circuit board.




ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	36	٧
V_{ss}	Logic supply voltage	36	V
Vi	Input voltage	7	V
V _{inh}	Inhibit voltage	7	V
lout	Peak output current (non-repetitive t = 5ms)	2	Α
P_{tot}	Total power dissipation at T _{ground-pins} = 80°C	5	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

DC motor control





Bidirectional DC motor control



CONNECTION AND BLOCK DIAGRAM (L293)


(top view)






CONNECTION AND BLOCK DIAGRAM (L293E)

(top view)





() Pins of L293E

203

SGS-THOMSON MICROFLECTRONICS

^(*) In the L293 these points are not externally available. They are internally connected to the ground (substrate).

O Pins of L293

THERMAL DATA

		l			
R _{th i-case}	Thermal resistance junction-case	1 .	max	14	°C/W
· ·tn j-case		I			-,
Rth i-amb	Thermal resistance junction-ambient]	max	80	°C/W
ui j-aiiib	•	i			

ELECTRICAL CHARACTERISTICS (For each channel, V_S = 24V, V_{SS} = 5V, T_{amb} = 25°C, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		V _{ss}		36	v
V _{ss}	Logic supply voltage		4.5		36	V
I _s	Total quiescent supply	$V_i = L$ $I_o = 0$ $V_{inh} = H$		2	6	
	current	$V_i = H$ $I_o = 0$ $V_{inh} = H$		16	24	mA
		V _{inh} = L			4	
Iss	Total quiescent logic	$V_i = L$ $I_o = 0$ $V_{inh} = H$		44	60	
	supply current	$V_i = H$ $I_o = 0$ $V_{inh} = H$		16	22	mA
		V _{inh} = L		16	24	
V_{iL}	Input low voltage		-0.3		1.5	V
V _{iH}	Input high voltage	V _{ss} ≤ 7V	2.3		V _{ss}	
		V _{ss} > 7V	2.3		7	^
l _{iL} .	Low voltage input current	V _{IL} = 1.5V	-		-10	μΑ
l _{iH}	High voltage input current	2.3V ≤ V _{iH} ≤ V _{ss} -0.6V		30	100	μΑ
VinhL	Inhibit low voltage		-0.3		1.5	V
V _{inhH}	Inhibit high voltage	V _{ss} ≤ 7V	2.3		V _{ss}	
		V _{ss} > 7V	2.3		7	^
l _{inhL}	Low voltage inhibit current	V _{inhL} = 1.5V	1	-30	-100	μΑ
l _{inhH}	High voltage inhibit current	2.3V ≤ V _{inhH} ≤ V _{ss} -0.6V			± 10	μА
V _{CEsatH}	Source output saturation voltage	I _o = -1A		1.4	1.8	V
V _{CEsatL}	Sink output saturation voltage	I _o = 1A		1.2	1.8	V
V _{SENS}	Sensing Voltage (pins 4, 7, 14, 17) (**)	·			2	٧
t _r	Rise time	0.1 to 0.9 V _o (*)		250		ns
t _f	Fall time	0.9 to 0.1 V _o (*)		250		ns
ton	Turn-on delay	0.5 V _i to 0.5 V _o (*)		750		ns
toff	Turn-off delay	0.5 V _i to 0.5 V _o (*)		200		ns

^(*) See fig. 1.

^(**) Referred to L293E.

TRUTH TABLE

V _i (each channel)	v _o	V _{inh.} (°°)
н	Н	н
L	L	Н
Н	X (°)	L
L	X (°)	L

- (°) High output impedance.
- (°°) Relative to the considerate channel.

Fig. 1 - Switching times




Fig. 2 - Saturation voltage vs. output current




Fig. 3 - Source saturation voltage vs. ambient temperature




Fig. 4 - Sink saturation voltage vs. ambient temperature




Fig. 5 - Quiescent logic supply current vs. logic supply voltage




Fig. 6 - Output voltage vs. input voltage





Fig. 7 - Output voltage vs. inhibit voltage



APPLICATION INFORMATION

Fig. 8 - DC motor controls (with connection to ground and to the supply voltage)





Fig. 9 - Bidirectional DC motor control




$\dot{\mathbf{v}}_{inh}$	Α	М1	В	M2
Н	Н	Fast motor stop	н	Run
Н	L	Run	L	Fast motor stop
L	×	Free running motor stop	х	Free running motor stop

$$L = Low$$
 $H = High$ $X = Don't care$

INPUTS			FUNCTION
	C = H; D = L Turn righ		Turn right
V _{inh} = H	C = L;	D = H	Turn left
	C = D		Fast motor stop
V _{inh} = L	C = X;	D = X	Free running motor stop

L = Low H = High X = Don't care






 $\begin{cases} V_F \leqslant 1.2V @ I = 300 \text{ mA} \\ trr \leqslant 500 \text{ ns} \end{cases}$

APPLICATION INFORMATION (continued)

Fig. 11 - Stepping motor driver with phase current control and short circuit protection




D1 to D8 : $\begin{cases} V_F \le 1.2V @ I = 300 \text{ mA} \\ trr \le 200 \text{ ns} \end{cases}$

MOUNTING INSTRUCTIONS

The $R_{th\ j-amb}$ of the L293 and the L293E can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board as shown in figure 12 or to an external heatsink (figure 13).


Fig. 12 - Example of P.C. board copper area which is used as heatsink



During soldering the pins temperature must not exceed 260°C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Fig. 13 - External heatsink mounting example (R $_{th}\!=$ 30 $^{\circ}\text{C/W})$





PUSH-PULL FOUR CHANNEL/DUAL H-BRIDGE DRIVER


PRELIMINARY DATA

- 600mA OUTPUT CURRENT CAPABILITY PER CHANNEL
- 1.2A PEAK OUTPUT CURRENT (NON REPETITIVE) PER CHANNEL
- ENABLE FACILITY
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VOLTAGE UP TO 1.5V (HIGH NOISE IMMUNITY)
- SEPARATE HIGH VOLTAGE POWER SUP-PLY (UP TO 44V)


The L293C is a monolithic high voltage, high current integrated circuit four channel driver in a 20 pin DIP. It is designed to accept standard TTL or DTL input logic levels and drive inductive loads (such as relays, solenoids, DC and stepping motors) and switching power transistors.

The device may easily be used as a dual H-bridge driver: separate chip enable and high voltage power supply pins are provided for each H-bridge. In addition, a separate power supply is provided for the logic section of the device.

The L293C is assembled in a 20 lead plastic package which has 4 center pins connected together and used for heatsinking.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

٧¸	Supply voltage	50	V
V _{ss}	Logic supply voltage	7	V
Vi	Input voltage	7	V
V _{EN}	Enable voltage	7	V
lout	Peak output current (non-repetitive $t = 5ms$)	1.2	Α
P _{tot}	Total power dissipation at $T_{ground-pins} = 80^{\circ} C$	5	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAM

(Top view)




TRUTH TABLE

INPUT	ENABLE	ОИТРИТ		
Н	н	Н		
L	н	L		
×	· L	z		

Z = High output impedance

X = Don't care

SWITCHING TIMES



THERMAL DATA

R _{th i-case}	Thermal resistance junction-case	max	14	°C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	80	°C/W

ELECTRICAL CHARACTERISTICS (For each channel, $V_S = 24V$, $V_{SS} = 5V$, $T_{amb} = 25^{\circ}$ C, unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage (pin 9, 10)		Vss		44	٧
V _{SS}	Logic supply voltage (pin 20)		4.5		7	٧
Is	Total quiescent supply current (pin 9, 10)	V _i = L; I _o = 0; V _{EN} = H		2	6	
	(pin 9, 10)	V ₁ = H; I ₀ = 0; V _{EN} = H		16	24	mA
		V _{EN} = L			4	
I _{SS} .	Total quiescent logic supply current (pin 20)	$V_i = L; I_o = 0; V_{EN} = H$		44	60	
	current (pin 20)	V _i = H; I _o = 0; V _{EN} = H		16	22	mA
		V _{EN} = L		16	24	
VIL	Input low voltage (pin 2, 8, 12, 19)		-0.3		1.5	V
V _{IH}	Input high voltage (pin 2, 8, 12, 19)		2.3		Vss	٧
I _{IL}	Low voltage input current (pin 2, 8, 12, 19)	V _i = 1.5V			-10	μΑ
I _{IH}	High voltage input current (pin 2, 8, 12, 19)	2.3V \leq V ₁ \leq V _{SS} -0.6V		30	100	μΑ
VENL	Enable low voltage (pin 1, 11)		-0.3		1.5	٧
V _{ENH}	Enable high voltage (pin 1, 11)		2.3		V _{SS}	V
IENL	Low voltage enable current (pin 1, 11)	V _{ENL} = 1.5V		-30	-100	μΑ
I _{ENH}	High voltage enable current (pin 1, 11)	2.3V ≤ VENH ≤ V _{ss} -0.6			± 10	μΑ
V _{CE} (sat) H	Source output saturation voltage (pins 3, 7, 13, 18)	I _O = -0.6A		1.4	1.8	٧
V _{CE (sat)} L	Sink output saturation voltage (pins 3, 7, 13, 18)	i _o = +0.6A		1.2	1.8	٧
t _r	Rise time (*)	0.1 to 0.9 V _o		250		ns
t _f	Fall time (*)	0.9 to 0.1 V _o		250		ns
t _{on}	Turn-on delay (*)	0.5 V _i to 0.5 V _o		750		ns
t _{off}	Turn-off delay (*)	0.5 V _i to 0.5 V _o		200		ns

^(*) See switching times diagram





PUSH-PULL FOUR CHANNEL DRIVER WITH DIODES

PRELIMINARY DATA

- 600mA · OUTPUT CURRENT CAPABILITY PER CHANNEL
- 1.2A PEAK OUTPUT CURRENT (NON RE-PETITIVE) PER CHANNEL
- ENABLE FACILITY
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VILTAGE UP TO 1.5V (HIGH NOISE IMMUNITY)
- INTERNAL CLAMP DIODES

The L293D is a monolithic integrated high voltage, high current four channel driver designed to accept standard DTL or TTL logic levels and drive inductive loads (such as relays solenoides, DC and stepping motors) and switching power transistors.

To simplify use as two bridges each pair of channels is equipped with an enable input. A separate supply input is provided for the logic, allowing operation at a lower voltage and internal clamp diodes are included.

This device is suitable for use in switching applications at frequencies up to 5 kHz.


The L293D is assembled in a 16 lead plastic package which has 4 center pins connected together and used for heatsinking.



Powerdip 12+2+2

ORDERING NUMBER: L293D


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

V_{S}	Supply voltage	36	٧
V_{SS}	Logic supply voltage	36	V
V_{i}	Input voltage	7	V
V_{en}	Enable voltage	7	V
l _o	Peak output current (100µs non repetitive)	1.2	Α
P_{tot}	Total power dissipation at T _{ground-pins} = 80°C	5	W
T _{stg} , Tj	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAM



THERMAL DATA

$R_{th j-case}$	Thermal resistance junction-case	max	14	°C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	80	°C/W

ELECTRICAL CHARACTERISTICS (For each channel, $V_s=24V$, $V_{ss}=5V$, $T_{amb}=25^{\circ}C$, unless otherwise specified)

Parameter		Test condition	Min.	Тур.	Max.	Unit
V _s	Supply voltage (pin 8)		V _{ss}		36	V
V _{ss}	Logic supply voltage (pin 16)		4.5		36	V
Is	Total quiescent supply	$V_i = L$ $I_o = 0$ $V_{en} = H$		2	6	
	current (pin 8)	$V_i = H$ $I_o = 0$ $V_{en} = H$		16	24	mA
		V _{en} = L			4	}
I _{ss}	Total quiescent logic supply	$V_i = L$ $I_o = 0$ $V_{en} = H$		44	60	
	current (pin 16)	$V_i = H$ $I_o = 0$ $V_{en} = H$		16	22	mA
		V _{en} = L		16	24	1
VIL	Input low voltage (pin 2, 7, 10, 15)		-0.3		1.5	V
VIH	Input high voltage	V _{ss} ≤ 7V	2.3		V _{ss}	
	(pin 2, 7, 10, 15)	V _{ss} > 7V	2.3		7	\ V
I _{IL}	Low voltage input current (pin 2, 7, 10, 15)	V _{IL} = 1.5V			-10	μΑ
I _{IH}	High voltage input current (pin 2, 7, 10, 15)	2.3V ≤ V _{IH} ≤ V _{ss} -0.6V		30	100	μА
V _{enL}	Enable low voltage (pin 1, 9)		-0.3		1.5	V
V _{enH}	Enable high voltage (pin 1, 9)	V _{ss} ≤ 7V	2.3		V _{ss}	V
		V _{ss} > 7V	2.3		7	
I _{en∟}	Low voltage enable current current (pin 1, 9)	V _{enL} = 1.5V		-30	-100	μΑ
ⁱ enH	High voltage enable current (pin 1,9)	2.3V ≤ V _{enH} ≤ V _{ss} -0.6V			± 10	μА
V _{CEsatH}	Source output saturation voltage (pins 3, 6, 11, 14)	I _O = ~ 0.6A		1.4	1.8	V
V _{CEsat} L	Sink output saturation voltage (pins 3, 6, 11, 14)	I _o = + 0.6A		1.2	1.8	V
VF	Clamp diode forward voltage	I _o = 600 mA		1.3		V
t _r	Rise time (*)	0.1 to 0.9 V _o		250		ns
t _f	Fall time (*)	0.9 to 0.1 V _o		250		ns
t _{on}	Turn-on delay (*)	0.5 V _i to 0.5 V _o		750		ns
t _{off}	Turn-off delay (*)	0.5 V _i to 0.5·V _o		200		ns

^(*) See fig. 1


TRUTH TABLE (One channel)

INPUT	ENABLE (*)	ОИТРИТ
Н	Н	Н
L .	н	L
Н	L	· Z
L	L	Z

Z = High output impedance

(*) Relative to the considered channel

Fig. 1 - Switching Times





SWITCH-MODE SOLENOID DRIVER


- HIGH VOLTAGE OPERATION (UP TO 50V)
- HIGH OUPTPUT CURRRENT CAPABILITY (UP TO 4A)
- LOW SATURATION VOLTAGE
- TTL-COMPATIBLE INPUT
- OUTPUT SHORT CIRCUIT PROTECTION (TO GROUND, TO SUPPLY AND ACROSS THE LOAD)
- THERMAL SHUTDOWN
- OVERDRIVING PROTECTION
- LATCHED DIAGNOSTIC OUTPUT

DESCRIPTION


The L294 is a monolithic switchmode solenoid driver designed for fast, high-current applications such as hammer and needle driving in printers and elec-

tronic typewriters. Power dissipation is reduced by efficient switchmode operation. An extra feature of the L294 is a latched diagnostic output which indicates when the output is short circuited.

The L294 is supplied in a 11-lead Multiwatt $^{\circledR}$ plastic power package.




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
Vs	Power Supply Voltage	50	V
V_{ss}	Logic Supply Voltage	7	V
V _{EN}	Enable Voltage	7	V
Vi	Input Voltage	7	V
lp	Peak Output Current (repetitive)	4.5	Α
P _{tot}	Total Power Dissipation (at T _{case} = 75°C)	25	W
T_{stg},T_{j}	Storage and Junction Temperature	- 40 to 150	°C

CONNECTION DIAGRAM (top view)



THERMAL DATA

·				
R _{th j-case}	Thermal Resistance Junction-case	Max	3	°C/W

ELECTRICAL CHARACTERISTICS (refer to the test circuit, $V_s = 40 \, \text{V}$, $V_{ss} = 5 \, \text{V}$, $T_{amb} = 25 \, ^{\circ}\text{C}$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vs	Power Supply Voltage (pin 1)	Operative Condition	12		46	V
- / /		V _{ENABLE} = H		20	30	mA
		V _i ≥ 0.6V ; V _{ENABLE} = L		70		
V _{ss}	Logic Supply Voltage (pin 4)	and the second s	4.5		7	V
I _{ss}	Quiescent Logic Supply	scent Logic Supply V _{DIAG} = L		5	8	mA
Current	DIAG Output at High Impedance		10	100	μА	
V _i In	Input Voltage (pin 7)	Operating Output	0.6			V
		Non-operative Output			0.45	
l _i	Input Current (pin 7)	$V_i \ge 0.6V$		- 1		μА
		$V_i \leq 0.45V$		- 3		
V _{ENABLE}	Enable Input Voltage (pin 9)	Low Level	- 0.3		0.8	V
		High Level	2.4			
I _{ENABLE}	Enable Input Current (pin 9)	V _{ENABLE} = L			- 100	μА
		V _{ENABLE} = H			100	1
I _{load} /V _i	Transconductance	$R_s = 0.2\Omega$ $V_i = 1V$	0.95	1	1.05	A/V
		$V_i = 4V$	0.97	1	1.03	
V _{sat H}	Source Output Saturation Voltage	I _p = 4A		1.7		٧
V _{sat L}	Sink Output Saturation Voltage	$I_p = 4A$		2		V
V _{sat H} + V _{sat L}	Total Saturation Voltage	$I_p = 4A$			4.5	V
leakage	Output Leakage Current	$R_s = 0.2\Omega \; ; \; V_i \leq 0.45 V$		1		mA
K	On Time Limiter Constant (°)	V _{ENABLE} = L		120		
V_{DIAG}	Diagnostic Output Voltage (pin 5)	I _{DIAG} = 10 mA			0.4	V
I _{DIAG}	Diagnostic Leakage Current (pin 5)	$V_{DIAG} = 40V$			10	μА
V _{pin 8}	OP AMP and OTA DC Voltage	V _{pin 10} = 100 to 800 mV		5		
V _{pin 10}	Gain (°°)					
V_{SENS}	Sensing Voltage (pin 10) (***)				0.9	V

^(°) After a time interval $t_{max} = KC_2$, the output stages are disabled.

^(**) See the block diagram.

(**) Allowed range of V_{SENS} without the intervention of the short circuit protection.

CIRCUIT OPERATION

The L294 works as a transconductance amplifier: it can supply an output current directly proportional to an input voltage level (V_i). Furthermore, it allows complete switching control of the output current waveform (see fig.1).

The following explanation refers to the Block Diagram, to fig.1 and to the typical application circuit of fig.2.

The t_{on} time is fixed by the width of the Enable input signal (TTL compatible): it is active low and enables the output stages "source" and "sink". At the end of t_{on} , the load current t_{load} recirculates through D1 and D2, allowing fast current turn-off.

The rise time t_r depends on the load characteristics, on V_i and on the supply voltage value (V_s , pin 1). During the t_{on} time, l_{load} is converter into a voltage signal by means of the external sensing resistance R_s connected to pin 10. This signal, amplified by the op amp and converted by the transconductance amplifier OTA, charges the external RC network at pin 8 (R1, C1). The voltage at this pin is sensed by the inverting input of a comparator. The voltage on the non-inverting input of this one is fixed by the external voltage V_i (pin 7).

After t_r , the comparator switches and the output stage "source" is switched off. The comparator output is confirmed by the voltage on the non-inverting input, which decreases of a constant fraction of V_i (1/10), allowing hysteresis operation. The current in the load now flows through D1.

Two cases are possible: the time constant of the recirculation phase is higher than R1.C1; the time constant is lower than R1.C1. In the first case, the voltage sensed on the non-inverting input of the comparator is just the value proportional to I_{load} . In the second case, when the current decreases too quickly, the comparator senses the voltage signal stored in the R1 C1 network.

In the first case t_1 depends on the load characteristics, while in the second case it depends only on the value of R1.C1.

In other words, R1.C1 fixes the minimum value of t_1 ($t_1 \ge 1/10$ R1.C1. Note that C1 should be chosen in the range 2.7 to 10 nF for stability reasons of the OTA).

After t_1 , the comparator switches again : the output is confirmed by the voltage on the non-inverting input, which reaches V_i again (hysteresis).

Now the cycle starts again: t₂, t₄ and t₆ have the same characteristics as t_r, while t₃ and t₅ are simi-

lar to t_1 . The peak current I_p depends on V_i as shown in the typical transfer function of fig.3.

It can be seen that for V_i lower than 450 mV the device is not operating.

For V_i greater than 600 mV, the L294 has a transconductance of 1A/V with $R_{\text{S}}=0.2\Omega.$ For V_i included between 450 and 600 mV, the operation is not guaranteed.

The order parts of the device have protection and diagnostic functions. At pin 3 is connected an external capacitor C2, charged at constant current when the Enable is low.

After a time interval equal to K · C2 (K is defined in the table of Electrical Characteristics and has the dimensions of ohms) the output stages are switched off independently by the Input signal.

This avoids the load being driven in conduction for an excessive period of time (overdriving protection). The action of this protection is shown in fig.1b. Note that the voltage ramp at pin 3 starts whenever the Enable signal becomes active (low state), regardless of the Input signal. To reset pin 3 and to restore the normal conditions, pin 9 must return high.

This protection can be disabled by grounding pin 3.

The thermal protection included in the L294 has a hysteresis.

It switches off the output stages whenever the junction temperature increases too much. After a fall of about 20°C, the circuit starts again.

Finally, the device is protected against any type of short circuit at the outputs: to ground, to supply and across the load.

When the source stage current is higher than 5A and/or when the pin 10 voltage is higher then 1V (i.e. for a sink current greater than $1V/R_s$) the output stages are switched off and the device is inhibited.

This condition is indicated at the open-collector output DIAG (pin 5); the internal flip-flop F/F changes and forces the output transistor into saturation. The F/F must be supplied independently through $V_{\rm SS}$ (pin 4). The DIAG signal is reset and the output stages are still operative by switching off the supply voltage at pin 1 and then by switching the device on again. After that, two cases are possible: the reason for the "bad operation" is still present and the protection acts again; the reason has been removed and the device starts to work properly.



Figure 1 : Output Current Waveforms.




Figure 2: Test and Typical Application Circuit.




Figure 3 : Peak Output Current vs. Input Voltage.




Figure 4 : Output Saturation Voltages vs. Peak Output Current.




Figure 5: Safe Operating Areas.





Figure 6: Turn-off Phase.



CALCULATION OF THE SWITCHING TIMES

Referring to the block diagram and to the waveforms of fig.1, it is possible to calculate the switching times by means of the following relationships.

$$t_r = - \ \frac{L}{R_L} \ ln \ (1 - \frac{R_L}{V1} \ \cdot l_p)$$

$$t_f = - - \frac{L}{R_L} \quad \text{In} \quad \frac{V2}{V2 + R_L \cdot I_o}$$

where :
$$V1 = V_s - V_{sat L} - V_{sat H} - V_{R sens}$$

Where :
$$V2 = V_s + V_{D1} + V_{D2}$$

$$I_K \leq I_0 \leq I$$

 $I_K \leq I_0 \leq I_p$ I_0 is the value of the load current at the end of $t_{on}.$

$$t_1 = t_3 = t_5 = ... \qquad \qquad = \left\{ \begin{array}{cccc} & a) - \frac{L}{R_L} & \text{In} & \frac{0.9 \ \text{lp} \cdot \text{R}_L + \text{V3}}{\text{lp} \cdot \text{R}_L + \text{V3}} & \text{where} \\ & b) - \text{R1 C1 In } 0.9 \cong \frac{1}{10} & \text{R1 C1} \end{array} \right.$$

$$t_2 = t_4 = t_6 = ... \\ = -\frac{L}{R_L} \quad In \; (\frac{V1 - I_p \; R_L}{V1 - I_K \; R_L} \;)$$

Note that the time interval $t_1 = t_3 = t_5 = ...$ takes the longer value between case a) and case b). The switching frequency is always:

$$f_{\text{switching}} = \frac{1}{t_1 + t_2}$$

In the case a) the main regulation loop is always closed and it forces:

$$I_K = (0.9 \pm S) \; I_p$$
 where : S = 3 % @ V_i = 1 V
S= 1.5 % @ V_i = 4 V

In the case b), the same loop is open in the recirculation phase and I_K, which is always lower than 0.9 I_D, is obtained by means of the following relationship.

$$I_{K} = I_{p} e - \frac{t_{1} R_{L}}{L} - \frac{V3}{R_{L}} (1 - e - \frac{t_{1} R_{L}}{L})$$

With the typical application circuit, in the conditions $V_s = 40V$, $I_p = 4A$, the following switching times result:

$$t_r = 255 \text{ us}$$

$$t_f = 174 \,\mu s \, @ \, l_o = l_p$$

$$t_1 = {a \choose b} {70 \mu s \choose 16 \mu s}$$

$$t_2 = 29 \text{ us}$$



DUAL SWITCH-MODE SOLENOID DRIVER


PRELIMINARY DATA

- HIGH CURRENT CAPABILITY (up to 2.5A per channel)
- HIGH VOLTAGE OPERATION (up to 46V for power stage)
- HIGH EFFICIENCY SWITCHMODE OPERA-TION
- REGULATED OUTPUT CURRENT (adjustable)
- FEW EXTERNAL COMPONENTS
- SEPARATE LOGIC SUPPLY
- THERMAL PROTECTION

The L295 is a monolithic integrated circuit in a 15-lead Multiwatt ® package; it incorporates all the functions for direct interfacing between digital circuitry and inductive loads. The L295 is designed to accept standard microprocessor logic levels at the inputs and can drive 2 solenoids. The output current

is completely controlled by means of a switching technique allowing very efficient operation. Furthermore, it includes an enable input and dual supplies (for interfacing with peripherals running at a higher voltage than the logic).


The L295 is particularly suitable for applications such as hammer driving in matrix printers, step motor driving and electromagnet controllers.




ABSOLUTE MAXIMUM RATINGS

Vs	Supply voltage	50	V
V _{ss}	Logic supply voltage	12	V
V _{EN} ,V _i	Enable and input voltage	7	V
V _{ref}	Reference voltage	7	V
l _o	Peak output current (each channel)		
	- non repetitive (t = 100 µsec)	3	Α
	- repetitive (80 % on - 20 % off; T _{on} = 10 ms)	2.5	Α
	- DC operation	2	Α
P _{tot}	Total power dissipation (at T _{case} = 75 °C)	25	W
T _{stg} , T _i	Storage and junction temperature	- 40 to 150	°C


APPLICATION CIRCUIT



CONNECTION DIAGRAM (top view)



BLOCK DIAGRAM



THERMAL DATA


R _{th i-case}	Thermal resistance junction-case	max	3	°C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	35	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the application circuit, $V_{ss} = 5V$, $V_s = 36V$; $T_j = 25^{\circ}C$; L = low; H = high; unless otherwise specified)

Parameter		Parameter Test conditions		Min.	Тур.	Max.	Unit
Vs	Supply Voltage			12		46	V
V _{ss}	Logic Supply Voltage		The second section of the second section of the second section of the second section s	4.75	Marine to Miles all a control of the	10	V
la	Quiescent drain current (from VSS)	V _S = 46 V; V _{i1}	$=$ $V_{i2} = V_{EN} = L$			4	mA
I _{ss}	Quiescent drain current (from VS)	V _{SS} = 10 V				46	mA
V _{i1} , V _{i2}	Input Voltage		Low	- 0.3		0.8	v
	Input Voltage		High	2.2	<u> </u>	7	V
\/	Englis Innut Valtage	and all all all all all all all all all al	Low	-0.3		0.8	V
V _{EN}	Enable Input Voltage		High	2.2		7	
lis lie	Input Current		$V_{i1} = V_{i2} = L$			- 100	μΑ
li1, li2			$V_{i1} = V_{i2} = H$			10	
			V _{EN} = L			- 100	
len	Enable Input Current		V _{EN} = H		T	10	μA
V _{ref1} , V _{ref2}	Input Reference Voltage			0.2		2	V
I _{ref1} , I _{ref2} m	Input Reference Voltage					-5	μА
Fosc	Oscillation Frenquency	C = 3.9 nF;	R = 9.1 KΩ		25		KHz
I _p V _{ref}	Transconductance (each ch.)	V _{ref} = 1 V	$R_S = 0.5\Omega$	1.9	2	2.1	A/V
V _{drop}	Total output voltage drop (each channel) (*)	I ₀ = 2 A			2.8	3.6	V
V _{sens1} V _{sens2}	External sensing resistors voltage drop					2	V

^(*) $V_{drop} = V_{CEsat Q1} + V_{CEsat Q2}$.

APPLICATION CIRCUIT



D2, D4 = 2A High speed diodes

D1, D3 = 1A High speed diodes

) t_{rr} ≤ 200 ns

 $R1 = R2 = 2\Omega$ L1 = L2 = 5 mH

FUNCTIONAL DESCRIPTION

The L295 incorporates two independent driver channels with separate inputs and outputs, each capable of driving an inductive load (see block diagram).

The device is controlled by three microprocessor compatible digital inputs and two analog inputs. These inputs are :

ΕN

chip enable (digital input,active low), enables both channels when in the low

state.

Vin1, Vin2

channel inputs (digital inputs,active high), enable each channel independently. A channel is actived when both $\overline{\text{EN}}$ and the appropriate channel input are active.

Vref1, Vref2

reference voltages (analog inputs), used to program the peak load currents. Peak load current is proportional to $V_{\rm ref}$.

Since the two channels are identical, only channel one will be described.

The following description applies also the channel two, replacing FF2 for FF1, V_{ref2} for V_{ref1} etc.

When the channel is activated by a low level on the EN input and a high level on the channel input, V_{in2} ,

the output transistors Q1 and Q2 switch on and current flows in the load according to the exponential law:

$$I = \frac{V}{R1} \qquad (I - e \frac{-R1 t}{L1})$$

where:

R1 and L1 are the resistance and inductance of the load and V is the voltage available on the load ($V_s - V_{drop\,-} V_{sense}$).

The current increases until the voltage on the external sensing resistor, R_{S1} , reaches the reference voltage, V_{ref1} . This peak current, I_{p1} , is given by :

$$I_{p1} = \frac{V_{ref1}}{R_{S1}}$$

At this point the comparator output, Comp1, sets the RS flip—flop, FF1, that turns off the output transistor, Q1. The load current flowing through D2, Q2, R_{S1} , decreases according to the law:

$$I = \begin{pmatrix} V_A \\ R1 \end{pmatrix} + I_{p1} = \begin{pmatrix} -R1 & t \\ L1 \end{pmatrix} - \begin{pmatrix} V_A \\ R1 \end{pmatrix}$$

where

V_A = V_{CEsat Q2} + V_{sense 1} + V_{D2}

If the oscillator pin (9) is connected to ground the load current falls to zero as shown in fig. 1.

At the time t_2 the channel 1 is disabled, by taking the inputs V_{in1} low and/or $\overline{\text{EN}}$ high, and the output transistor Q2 is turned off. The load current flows through D2 and D1 according to the law :

$$I = \begin{pmatrix} V_{B} & -R1 & t \\ R1 & +I_{T2} \end{pmatrix} e & L1 & - \frac{V_{B}}{R1}$$

where

$$V_B = V_S + V_{D1} + V_{D2}$$

 I_{T2} = current value at the time t₂.

Fig. 2 in shows the current waveform obtained with an RC network connected between pin 9 and ground. From to t_1 the current increases as in fig. 1. A difference exists at the time t_2 because the current starts to increase again. At this time a pulse is produced by the oscillator circuit that resets the flip flipp, FF1, and switches on the outout transistor, Q1. The current increases until the drop on the sensing resistor R_{s1} is equal to V_{ref1} (t_3) and the cycle repeats.

The switching frequency depends on the values of R and C, as shown in fig. 4 and must be chosen in the range 10 to 30 KHz.

It is possible with external hardware to change the reference voltage V_{ref} in order to obtain a high peak current I_p and a lower holding current I_h (see fig.3).

The L295 is provided with a thermal protection that switches off all the output transistors when the junction temperature exceeds 150 °C. The presence of a hysteresis circuit makes the IC work again after a fall of the junction temperature of about 20 °C.

The analog input pins (V_{ref1} , V_{ref2}) can be left open or connected to V_{ss} ; in this case the circuit works with an internal reference voltage of about 2.5V and the peak current in the load is fixed only by the value of Rs:

SIGNAL WAVEFORMS

Figure 1 : Load current waveform with pin 9 connected to GND.





Figure 2: Load current waveform with external R-C network connected between pin 9 and ground.



SIGNAL WAVEFORMS (continued)

Figure 3: With V_{ref} changed by hardware.





Figure 4 : Switching frequency vs. values of R and C.





HIGH CURRENT SWITCHING REGULATORS

- 4 A OUTPUT CURRENT
- 5.1 V TO 40 V OUTPUT VOLTAGE RANGE
- 0 TO 100 % DUTY CYCLE RANGE
- PRECISE (±2 %) ON-CHIP REFERENCE
- SWITCHING FREQUENCY UP TO 200 KHz
- VERY HIGH EFFICIENCY (UP TO 90 %)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- RESET OUTPUT
- EXTERNAL PROGRAMMABLE LIMITING CURRENT (L296P)
- CONTROL CIRCUIT FOR CROWBAR SCR
- INPUT FOR REMOTE INHIBIT AND SYNCHRONUS PWM
- THERMAL SHUTDOWN

DESCRIPTION


The L296 and L296P are stepdown power switching regulators delivering 4 A at a voltage variable from 5.1 V to 40 V.

Features of the devices include soft start, remote inhibit, thermal protection, a reset output for microprocessors and a PWM comparator input for synchronization in multichip configurations.


The L296P incudes external programmable limiting current.

The L296 and L296P are mounted in a 15-lead Multiwatt® plastic power package and requires very few external components.

Efficient operation at switching frequencies up to 200 KHz allows a reduction in the size and cost of external filter components. A voltage sense input and SCR drive output are provided for optional crowbar overvoltage protection with an external SCR.



PIN CONNECTION (top view)




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vi	Input Voltage (pin 3)	50	V
$V_i - V_2$	Input to Output Voltage Difference	50	V
V_2	Output DC Voltage Output Peak Voltage at t = 0.1 μsec f = 200KHz	- 1 - 7	V
V ₁ , V ₁₂	Voltage at Pins 1, 12	10	V
V ₁₅	Voltage at Pin 15	15	V
V ₄ , V ₅ , V ₇ , V ₉ , V ₁₃	Voltage at Pins 4, 5, 7, 9 and 13	5.5	V
V ₁₀ , V ₆	Voltage at Pins 10 and 6	7	V
V ₁₄	Voltage at Pin 14 (I ₁₄ ≤ 1 mA)	Vi	
l ₉	Pin 9 Sink Current	T A COMMISSION OF THE PROPERTY	mA
I _{1.1}	Pin 11 Source Current	20	mA
I ₁₄	Pin 14 Sink Current (V ₁₄ < 5 V)	50	mA
P _{tot}	Power Dissipation at T _{case} ≤ 90 °C	20	w
T_j , T_{stg}	Junction and Storage Temperature	- 40 to 150	°C

THERMAL DATA

		The second contract and account to the Association of the Contract Contract of the	DE ANAMES DE MANAGEMENT DE L'ANGEMENT DE L'ANGEMENT DE L'ANGEMENT DE L'ANGEMENT DE L'ANGEMENT DE L'ANGEMENT DE	process on the contract of	
R _{th j-case}	Thermal Resistance Junction-case	Max	3	°C/W	
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	35	°C/W	

BLOCK DIAGRAM



PIN FUNCTIONS

N°	Name	Function
1	CROWBAR INPUT	Voltage Sense Input for Crowbar Overvoltage Protection. Normally connected to the feedback input thus triggering the SCR when V out exceeds nominal by 20 %. May also monitor the input and a voltage divider can be added to increase the threshold. Connected to ground when SCR not used.
2	OUTPUT	Regulator Output.
3	SUPPLY VOLTAGE	Unrergulated Voltage Input. An internal Regulator Powers the L296s Internal Logic.
4	CURRENT LIMIT	A resistor connected between this terminal and ground sets the current limiter threshold. If this terminal is left unconnected the threshold is internally set (see electrical characteristics).
5	SOFT START	Soft Start Time Constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
6	INHIBIT INPUT	TTL – Level Remote Inhibit. A logic high level on this input disables the device.
7	SYNC INPUT	Multiple L296s are synchronized by connecting the pin 7 inputs together and omitting the oscillator RC network on all but one device.
8	GROUND	Common Ground Terminal.
9	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
10	FEEDBACK INPUT	The Feedback Terminal on the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation; it is connected via a divider for higher voltages.
11	OSCILLATOR	A parallel RC networki connected to this terminal determines the switching frequency. This pin must be connected to pin 7 input when the internal oscillator is used.
12	RESET INPUT	Input of the Reset Circuit. The threshold is roughly 5 V. It may be connected to the feedback point or via a divider to the input.
13	RESET DELAY	A capacitor connected between this terminal and ground determines the reset signal delay time.
14	RESET OUTPUT	Open collector reset signal output. This output is high when the supply is safe.
15	CROWBAR OUTPUT	SCR gate drive output of the crowbar circuit.

CIRCUIT OPERATION (refer to the block diagram)

The L296 and L296P are monolithic stepdown switching regulators providing output voltages from 5.1 V to 40 V and delivering 4 A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1 V on-chip reference (zener zap trimmed to $\pm\,2$ %). This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which

drive the output stage. The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 9. Closing the loop directly gives an output voltage of 5.1 V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor Css and allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4 V. The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network.


The reset circuit generates an output signal when the supply voltage exceeds a threshold programmed by an external divider. The reset signal is generated with a delay time programmed by an external capacitor. When the supply falls below the threshold the reset output goes low immediately. The reset output is an open collector.

The scrowbar circuit senses the output voltage and the crowbar output can provide a current of 100 mA to switch on an external SCR. This SCR is triggered when the output voltage exceeds the nominal by 20 %. There is no internal connection between the output and crowbar sense input therefore the crowbar can monitor either the input or the output.

A TTL - level inhibit input is provided for applications such as remote on/off control. This input is activated by high logic level and disables circuit operation. After an inhibit the L296 restarts under control of the soft start network.

The thermal overload circuit disables circuit operation when the junction temperature reaches about 150 °C and has hysteresis to prevent unstable conditions

Figure 1: Reset Output Waveforms.



CIRCUIT OPERATION (continued)

Figure 2 : Soft Start Waveforms.





Figure 3: Current Limiter Waveforms.



ELECTRICAL CHARACTERISTICS (refer to the test circuits $T_j = 25$ °C, $V_i = 35$ V, unless otherwise specified)

			processors and a state of the state of the	entra i constituintentententen en	-	and the second contract products and the second
	B	T O	B. # 1	T	B	The tall The last
Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit Fig.

DYNAMIC CHARACTERISTICS (pin 6 to GND unless otherwise specified)

Vo	Output Voltage Range	V _i = 46 V	I _o = 1 A	V _{ref}		40	V	4
V_{i}	Input Voltage Range	$V_o = V_{ref}$ to 36 V	$I_o \leq 3 A$	9		46	V	4
Vi	Input Voltage Range	Note (1) V _o = V _{RE}	_F to 36 V I _o = 4 A			46	V	4
ΔV_o	Line Regulation	$V_i = 10 \text{ V to } 40 \text{ V}, \text{ V}$	$V_o = V_{ref}, I_o = 2 A$		15	50	mV	4
ΔV _o	Load Regulation		I _o = 2 A to 4 A		10	30	mV	4
		$V_o = V_{ref}$	I _o = 0.5 A to 4 A		15	45	mV	4
V _{ref}	Internal Reference Voltage (pin 10)	V _i = 9 V to 46 V I _o = 2 A		5	5.1	5.2	V	4
ΔV_{ref}	Average Temperature	$T_j = 0$ °C to 125 °C	$I_0 = 2 A$		0.4		mV/°C	
ΔΤ	Coefficient of Reference Voltage							
V_d	Dropout Voltage Between	I _o = 4 A			2	3.2	V	4
	Pin 2 and Pin 3	$I_0 = 2 A$			1.3	2.1	V	4
I _{2L}	Current Limiting Threshold (pin 2)	L296 $V_i = 9 \text{ V to } 40 \text{ V}$ $V_o = V_{ref} \text{ to } 36 \text{ V}$	Pin 4 Open	4.5		7.5	Д Д	4
		L296P	Pin 4 Open	5		7	Α	4
		$V_i = 9 V \text{ to } 40 V$ $V_o = V_{ref}$	$R_{lim} = 22 \text{ K}\Omega$	2.5		4.5	Α	4
I _{SH}	Input Average Current	$V_i = 46 \text{ V}$; Outpu	t Short-circuited		60	100	mA	4
η	Efficiency	I _o = 3 A	$V_o = V_{ref}$		75		%	4
			V _o = 12 V		85		%	4
SVR	Supply Voltage Ripple Rejection	$\Delta V_i = 2 V_{rms}$ $V_o = V_{ref}$	$f_{ripple} = 100 \text{ Hz}$ $I_o = 2 \text{ A}$	50	56		dB	4
f	Switching Frequency			85	100	115	KHz	4
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Switching Frequency	$V_i = 9 V \text{ to } 46 V$			0.5		%	4
Δf	Temperature Stability of	T _i = 0 °C to 125 °C	0		1		%	4
ΔT_i	Switching Frequency	,						
f _{max}	Maximum Operating Switching Frequency	$V_o = V_{ref}; I_o = 1 A$		200			KHz	-
T _{sd}	Thermal Shutdown Junction Temperature	Note (2)		135	145		°C	

DC CHARACTERISTICS

I _{3Q}	Quiescent Drain Current		V ₆ = 0 V	66	85	mA	6a
		S1 : B S2 : B	V ₆ = 3V	30	40	mA	6a
- I ₂ L	Output Leakage Current		.,		2	mA	6a
	<u>'</u>	S1 : B, S2 : A, $V_7 = 0$	V				l

Note (1): Using min. 7 A schottky diode.

^{(2) :} Guaranteed by design, not 100 % tested in production.

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.	
			l	I	1			

SOFT START

I _{5 so}	Source Current	$V_6 = 0 \text{ V}, V_5 = 3 \text{ V}$	80	130	150 μΑ	6b
I _{5 si}	Sink Current	$V_6 = 3 \text{ V}, V_5 = 3 \text{ V}$	50	70	120 μΑ	6b

INHIBIT

V _{6L}	Low Input Voltage	V _i = 9 V to 46 V	S1 : B	- 0.3	0.8	V	6a
V _{6H}	High Input Voltage	$V_7 = 0 V$	S2 : B	2	5.5	٧	6a
- I _{6L}	Input Current with Low Input Voltage	V _i = 9 V to 46 V	$V_6 = 0.8 \text{ V}$		10	μА	6a
- I _{6H}	Input Current with High Input Voltage	V ₇ = 0 V S1 : B S2 : B	V ₆ = 2 V		3	μΑ	6a

ERROR AMPLIFIER

V _{9H}	High Level Output Voltage	$V_{10} = 4.7 \text{ V}, I_9 = 100 \mu\text{A},$	S1 : A, S2 : A	3.5			٧	6c
V ₉ L	Low Level Output Voltage	$V_{10} = 5.3 \text{ V}, I_9 = 100 \mu\text{A},$	S1 : A, S2 : E			0.5	V	6c
l _{9 si}	Sink Output Current	$V_{10} = 5.3 \text{ V},$	S1 : A, S2 : B	100	150		μΑ	6c
- I _{9 so}	Source Output Current	$V_{10} = 4.7 V$,	S1: A, S2: D	100	150		μΑ	6c
I ₁₀	Input Bias Current	$V_{10} = 5.2 V$,	S1 : B		2	10	μΑ	6c
		$V_{10} = 6.4 \text{ V},$	S1 : B, L296P		2	10	μΑ	6c
G _v	DC Open Loop Gain	$V_9 = 1 \ V \text{ to 3 V},$	S1 : A, S2 : C	46	55		dB	6c

OSCILLATOR AND PWM COMPARATOR

- I ₇	Input Bias Current of PWM Comparator	$V_7 = 0.5 \text{ V to } 3.5 \text{ V}$	3 14 100 100 100 100 100 100 100 100 100		5	μA	6a	
- I ₁₁	Oscillator Source Current	$V_{11} = 2 V$,	S1: A S2: B	5			mA	

RESET

V _{12 R}	Rising Threshold Voltage	$V_i = 9 V \text{ to } 46 V,$	S1 : B, S2 : B	101	V _{ref} -100mV	V _{ref} -50mV	V	6d
V ₁₂ F	Falling Threshold Voltage			4.75	V _{ref} -150mV	V _{ref} -100mV	V	6d
V _{13 D}	Delay Thershold Voltage	$V_{12} = 5.3 \text{ V},$	S1 : A, S2 : B	4.3	4.5	4.7	٧	6d
V _{13 H}	Delay Threshold Voltage Hysteresis				100		mV	6d
V _{14 S}	Output Saturation Voltage	$I_{14} = 16 \text{ mA}; V_{12} = 4.7 \text{ V};$	S1, S2 : B			0.4	٧	6d
I ₁₂	Input Bias Current	$V_{12} = 0 V \text{ to } V_{\text{ref}},$	S1:B, S2:B		1	3	μΑ	6d
- I _{13 so}	Delay Source Current	$V_{13} = 3 V$	$V_{12} = 5.3 \text{ V}$	70	110	140	μΑ	6d
I _{13 si}	Delay Sink Current	S1 : A S2 : B	$V_{12} = 4.7 \text{ V}$	10			mA	6d
I ₁₄	Output Leakage Current	$V_i = 46 \text{ V}, V_{12} = 5.3 \text{ V},$	S1 : B, S2 : A			100	μΑ	6d

ELECTRICAL CHARACTERISTICS (continued)

Cumbal	Davamatav	Took Conditions	Min	Tvp.	Max.	III-iA E	
Symbol	Parameter	Test Conditions	Min.	ıyp.	wax.	Unit F	ig.

CROWBAR

V ₁	Input Threshold Voltage	S1 : B		5.5	6	6.4	V	6b
V ₁₅	Output Saturation Voltage	$V_i = 9 \text{ V to } 46 \text{ V},$ $I_{15} = 5 \text{ mA}$	V _i = 5.4 V S1 : A		0.2	0.4	V	6b
l ₁	Input Bias Current	$V_1 = 6 V$,	S1 : B			10	μΑ	6b
- I ₁₅	Output Source Current	$V_i = 9 V \text{ to } 46 V,$ $V_{15} = 2 V$	$V_1 = 6.5 \text{ V}$ S1 : B	70	100		mA	6b

Figure 4: Dynamic Test Circuit.




Figure 5: PC. Board and Component Layout of the Circuit of Figure 4 (1:1 scale).




Figure 6 : DC Test Circuits.

Figure 6a.




Figure 6b.




Figure 6c.




Figure 6d.




Figure 7: Quienscent Drain Current vs. Supply Voltage (0 % Duty Cycle - see fig. 6a).




Figure 9: Quiescent Drain Current vs. Junction Temperature (0 % Duty Cycle see fig. 6a).




Figure 11: Reference Voltage (pin 10) vs. V_I (see fig. 4).




Figure 8: Quienscent Drain Current vs. Supply Voltage (100 % Duty Cycle see fig. 6a).




Figure 10: Quiescent Drain Current vs. Junction Temperature (100 % Duty Cycle see fig. 6a).




Figure 12: Reference Voltage (pin 10) vs. Junction Temperature (see fig. 4).




Figure 13: Open Loop Frequency and Phase Response of Error Amplifier (see fig. 6c).




Figure 15 : Switching Frequency vs. Junction Temperature (see fig. 4).




Figure 17: Line Transient Response (see fig. 4).




Figure 14 : Switching Frequency vs. Input Voltage (see fig. 4).




Figure 16: Switching Frequency vs. R1 (see fig. 4).




Figure 18: Load Transient Response (see fig. 4).




Figure 19 : Supply Voltage Ripple Rejection vs. Frequency (see fig. 4).




Figure 21 : Dropout Voltage Between Pin 3 and Pin 2 vs. Junction Temperature.




Figure 23 : Power Dissipation (device only) vs. Input Voltage.




Figure 20: Dropout Voltage Between Pin 3 and Pin 2 vs. Current at Pin 2.




Figure 22: Power Dissipation Derating Curve.




Figure 24 : Power Dissipation (device only) vs. Input voltage.




Figure 25 : Power Dissipation (device only) vs. Output Voltage (see fig. 4).




Figure 27: Voltage and Current Waveforms at Pin 2 (see fig. 4).




Figure 29: Efficiency vs. Output Voltage.




Figure 26 : Power Dissipation (device only) vs. Output Voltage (see fig. 4).




Figure 28 : Efficiency vs. Output Current.




Figure 30: Efficiency vs. Output Voltage.




Figure 31 : Current Limiting Threshold vs. R_{pin 4} (L296P only).




Figure 33 : Current Limiting Threshold vs. Supply Voltage.






Figure 32 : Current Limiting Threshold vs. Junction Temperature.



APPLICATION INFORMATION

Figure 34: Typical Application Circuit.




(*) Minimum value (10 μF) to avoid oscillations ; ripple consideration leads to typical value of 1000 μF or higher L1 : 58930 - MPP COGEMA 946044 ; GUP 20 COGEMA 946045

SUGGESTED INDUCTOR (L1)

Core Type	No Turns	Wire Gauge	Air Gap
Magnetics 58930 - A2MPP	43	1.0 mm	_
Thomson GUP 20 x 16 x 7	65	0.8 mm	1 mm
Siemens EC 35/17/10 (B6633& - G0500 - X127)	40	2 x 0.8 mm	_

V	Do	D.7
V ₀	no	n/
12 V	4.7 KΩ	6.2 KΩ
15 V	4.7 KΩ	9.1 ΚΩ
18 V	4.7 KΩ	12 KΩ
24 V	4.7 ΚΩ	18 KΩ

Figure 35: P.C. Board and Component Layout of the Circuit of fig. 34 (1:1 scale).



SELECTION OF COMPONENT VALUES (see fig. 34)

Component	Recommended Value	Purpose	Allowe Min.	d Rage Max.	Notes
R1 R2	_ 100 kΩ	Set Input Voltage Threshold for Reset.	-	220 kΩ	R1/R2 = V _{i min}
R3	4.3 kΩ	Sets Switching Frequency	1 kΩ	100 kΩ	
R4	10 kΩ	Pull-down Resistor		22 kΩ	May be omitted and pin 6 grounded if inhibit not used.
R5	15 kΩ	Frequency Compensation	10 kΩ		
R6		Collector Load For Reset Output	V _o 0.05 A		Omitted if reset function not used.
R7 R8	– 4.7 kΩ	Divider to Set Output Voltage	- -	– 10 kΩ	$R7/R8 = \frac{V_o - V_{ref}}{V_{ref}} -$
R_{iim}	-	Sets Current Limit Level	7.5 kΩ		If R _{iim} is omitted and pin 4 left open the current limit is internally fixed.
C1	10 μF	Stability	2.2 μF		appears and the second
C2	2.2 μF	Sets Reset Delay	_	_	Omitted if reset function not used.
C3	2.2 nF	Sets Switching Frequency	1 nF	3.3 nF	
C4	2.2 μF	Soft Start	1 μF	_	Also determines average short circuit current.
C5	33 nF	Frequency Compensation		-	
C6	390 pF	High Frequency Compensation	_	_	Not required for 5 V operation.
C7, C8 L1	100 μF 300 μH	Output Filter	– 100 μH	_	
Q1		Crowbar Protection			The SCR must be able to withstand the peak discharge current of the output capacitor and the short circuit current of the device.
D1	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Recirculation Diode			7A Schottky or 35 ns t _{rr} Diode.

Figure 36: A Minimal 5.1 V Fixed Regulator. Very Few Components are Required.




Figure 37: 12 V/10 A Power Supply.




Figure 38: Programmable Power Supply.




Figure 39 : Preregulator for Distributed Supplies.




Figure 40: In Multiple Supplies Several L296s can be Synchronized As Shown.




Figure 41 : Voltage Sensing for Remote Load.




Figure 42: A 5.1 V/15 V/24 V Multiple Supply. Note the Synchronization of the Three L296s.





Figure 43 : 5.1 V/2 A Power Supply using External Limiting Current Resistor and Crowbar Protection on the Supply Voltage (L296P only).




SOFT-START AND REPETITIVE POWER-ON

When the device is repetitively powered-on, the soft-start capacitor, C_{ss} , must be discharged rapidly to ensure that each start is "soft". This can be achieved economically using the reset circuit, as shown in Fig. 44.

In this circuit the divider R1, R2 connected to pin 12 determines the minimum supply voltage, below which the open collector transistor at the pin 14 output discharges $C_{\rm SS}$.

Figure 44.




The approximate discharge times obtained with this circuit are :

Css	t _{DIS}
2.2 μF	200 μs
4.7 μF	300 μs
10 μF	600 μs

If these times are still too long, an external PNP transistor may be added, as shown in Fig. 45; with this circuit discharge times of a few microseconds may be obtained.

Figure 45.



HOW TO OBTAIN BOTH RESET AND POWER FAIL

Figure 46 illustrates how it is possible to obtain at the same time both the power fail and reset functions simply by adding one diode (D) and one resistor (R).

In this case the reset delay time (pin 13) can only start when the output voltage is $V_{o} \! \geq V_{REF}$ - 100 mV and the voltage across R2 is higher than 4.5 V.


With the hysteresis resistor it is possible to fix the in-

put pin 12 hysteresis in order to increase immunity to the 100 Hz ripple present on the supply voltage.

Moreover, the power fail and reset delay time are automatically locked to the soft start. Soft start and delayed reset are thus two sequential functions.

The hysteresis resistor should be in the range of about 100 K Ω and the pull-up resistor of 1 to 2.2 K Ω .

Figure 46.








STEPPER MOTOR CONTROLLERS

- NORMAL/WAWE DRIVE
- HALF/FULL STEP MODES
- CLOCKWISE/ANTICLOCKWISE DIRECTION
- SWITCHMODE LOAD CURRENT REGULA-TION
- PROGRAMMABLE LOAD CURRENT
- FEW EXTERNAL COMPONENTS
- RESET INPUT & HOME OUTPUT
- ENABLE INPUT
- STEP MULSE SOUBLER (1297a only)

The L297 Stepper Motor Controller IC generates four phase drive signals for two phase bipolar and four phase unipolar step motors in microcomputer-controlled applications. The motor can be driven in half step, normal and wawe drive modes and on-chip PWM chopper circuits permit switch-mode control of the current in the windings. A feature of this device is that it requires only clock, direction

and mode input signals. Since the phase are generated internally the burden on the microprocessor, and the programmer, is greatly reduced. Mounted in a 20-pin plastic package, the L297 can be used with monolithic bridge drives such as the L298N or L293E, or with discrete transistors and darlingtons. The L297A also includes a clock pulse doubler.




DIP-20 Plastic (0.25)

ORDER CODES: L297 - L297A


ABSOLUTE MAXIMUM RATINGS

Vs	Supply voltage	10	V
Vi	Input signals	7	V
P _{tot}	Total power dissipation (T _{amb} = 70°C)	1	w
T _{stg} , T _j	Storage and junction temperature	- 40 to + 150	°C


TWO PHASE BIPOLAR STEPPER MOTOR CONTROL CIRCUIT




PIN CONNECTION (L297)




BLOCK DIAGRAM (L297)



PIN CONNECTION (L297A)



BLOCK DIAGRAM (L297A)



THERMAL DATA

R _{th} j-amb	Thermal resistance junction-ambient	max	80 °C/V	N
	•	1		

PIN FUNCTIONS - L297

N°	NAME	FUNCTION			
1	SYNC	Output of the on-chip chopper oscillator. The SYNC connections of all L297s to be synchronized are connected together and the oscillator components are omitted on all but one. If an external clock source is used it is injected at this terminal.			
2	GND	Ground connection			
3	HOME	Open collector output that indicates when the L297 is in its initial state (ABCD = 0101). The transistor is open when this signal is active.			
4	Α	Motor phase A drive signal for power stage.			
5	ĪNH1	Active low inhibit control for driver stages of A and B phases. When a bipolar bridge is used this signal can be used to ensure fast decay of load current when a winding is de-energized. Also used by chopper to regulate load current if CONTROL input is low.			
6	В	Motor phase B drive signal for power stage.			
7	С	Motor phase C drive signal for power stage.			
8	ĪNH2	Active low inhibit control for drive stages of C and D phases. Same functions as INH1.			
9	D	Motor phase D drive signal for power stage.			
10	ENABLE	Chip enable input. When low (inactive) INH1, INH2, A, B, C and D are brought low.			
11	CONTROL	Control input that defines action of chopper. When low chopper acts on INH1 and INH2; when high chopper acts on phase lines ABCD.			
12	Vs	5V supply input.			
13	SENS ₂	Input for load current sense voltage from power stages of phases C and D.			
14	SENS ₁	Input for load current sense voltage from power stages of phases A and B.			
15	V_{ref}	Reference voltage for chopper circuit. A voltage applied to this pin determines the peak load current.			
16	osc	An RC network (R to V _{CC} , C to ground) connected to this terminal determines the chopper rate. This terminal is connected to ground on all but one device in synchronized multi - L297 configurations. f \cong 1/0.69 RC, R > 10k Ω .			
17	CW/CCW	Clockwise/counterclockwise direction control input. Physical direction of motor rotation also depends on connection of windings. Synchronized internally therefore direction can be changed at any time.			
18	CLOCK	Step clock. An active low pulse on this input advances the motor one increment. The step occurs on the rising edge of this signal.			

PIN FUNCTIONS - L297 (continued)

N°	NAME	FUNCTION
19	HALF/FULL	Half/full step select input. When high selects half step operation, when low selects full step operation. One-phase-on full step mode is obtained by selecting FULL when the L297's translator is at an even-numbered state. Two-phase-on full step mode is set by selecting FULL when the translator is at an odd numbered position. (The home position is designate state 1).
20	RESET	Reset input. An active low pulse on this input restores the translator to the home position (state 1, ABCD = 0101).

PIN FUNCTIONS - L297A

Pin function of the L297A are identical to those of the L297 except for pins 1 and 11.

N°	NAME	FUNCTIONS
1	DOUBLER	An RC network connected to this pin determines the delay be- tween an input clock pulse and the corresponding ghost pulse.
11	DIR-MEM	Direction Memory. Inverted output of the direction flip flop. Open collector output.

CIRCUIT OPERATION

The L297(A) is intended for use with a dual bridge driver, quad darlington array or discrete power devices in step motor driving applications. It receives step clock, direction and mode signals from the systems controller (usually a microcomputer chip) and generates control signals for the power stage.

The principal functions are a translator, which generates the motor phase sequences, and a dual PW/M chopper circuit which regulates the current in the motor windings. The translator generates three different sequences, selected by the HALF/FULL input. These are normal (two phases energised), wave drive (one phase energised) and half-step (alternately one phase energised/two phases energised). Two inhibit signals are also generated by the L297 in half step and wave drive modes. These signals, which connect directly to the L298's enable inputs, are intended to speed current decay when a winding is de-energised. When the L297 is used to drive a unipolar motor the chopper acts on these lines.

An input called CONTROL determines whether the chopper will act on the phase lines ABCD or the inhibit lines INH1 and INH2. When the phase lines are chopped the non-active phase line of each pair (AB or CD) is activated (rather than interrupting the line then active). In L297 + L298 configurations this technique reduces dissipation in the load current sense resistors.

A common on-chip oscillator drives the dual chopper. It supplies pulses at the chopper rate which set the two flip-flops FF1 and FF2. When the current in a winding reaches the programmed peak value the voltage across the sense resistor (connected to one of the sense inputs SENS1 or SENS2) equals $V_{\rm ref}$ and the corresponding comparator resets its flip flop, interrupting the drive current until the next oscillator pulse arrives. The peak current for both windings is programmed by a voltage divider on the $V_{\rm ref}$ input.

Ground noise problems in multiple configurations can be avoided by synchronising the chopper oscillators. This is done by connecting all the SYNC pins together, mounting the oscillator RC network on one device only and grounding the OSC pin on all other devices.

The L297A includes a pulse doubler on the step clock line which is intended to simplify the implementation of multiple stepping. A ghost pulse is generated automatically after each input pulse, delayed by the time 0.75 R_d C_d.

The RC network should be dimensioned to place the ghost pulse roughly halfway between clock pulses. If pin 1 (DOUBLER) is grounded the doubler function is disabled.


MOTOR DRIVING PHASE SEQUENCES

The L297's translator generates phase sequences for normal drive, wave drive and half step modes. The state sequences and output waveforms for these three modes are shown below. In all cases the translator advances on the low to high transistion of CLOCK.

Clockwise rotation is indicated ; for anticlockwise rotation the sequences are simply reversed $\overline{\text{RE-}}$ restores the translator to state 1, where ABCD = 0101.


HALF STEP MODE

Half step mode is selected by a high level on the HALF/FULL input.



NORMAL DRIVE MODE


Normal drive mode (also called "two-phase-on" drive) is selected by a low level on the HALF/FULL input when the translator is at an odd numbered state (1, 3, 5 or 7). In this mode the INH1 and INH2 outputs remain high throughout.



MOTOR DRIVING PHASE SEQUENCES (continued)

WAVE DRIVE MODE

Wave drive mode (also called "one-phase-on" drive) is selected by a low level on the HALF/FULL input when the translator is at an even numbered state (2, 4, 6 or 8).



ELECTRICAL CHARACTERISTICS (Refer to the block diagram $T_{amb} = 25$ °C, $V_s = 5V$ unless otherwise specified)


	Parameter	Test	conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage (pin 12)			4.75		7	V
ls	Quiescient supply current (pin 12)	Outputs floating	ng		50	80	mA
Vi	Input voltage		Low			0.8	٧
•	(pin 11, 17, 18, 19, 20)		High	2		Vs	V
l _i	Input current		$V_i = L$			- 100	μА
	(pin 11, 17, 18, 19, 20)		V _i = H			10	μΑ
V _{en}	Enable input voltage (pin 10)		Low			1.5	V
			High	2		V _s .	٧
l _{en}	Enable input current (pin 10)		V _{en} = L			- 100	μА
			V _{en} = H			10	μА
Vo	Phase output voltage	I _o = 10mA	V _{OL}			0.4	٧
(pins	(pins 4, 6, 7, 9)	I _o = 5mA	V _{OH}	3.9			V
V _{inh}	Inhibit output voltage (pins 5, 8)	I _o = 10mA	V _{inh L}			0.4	V
		I _o = 5mA	V _{inh H}	3.9			٧

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
l _{leak}	Leakage current (pin 3, 11*)	V _{CE} = 7 V			1	μΑ
V _{sat}	Saturation voltage (pins 3, 11*)	I = 5 mA			0.4	V
V _{off}	Comparators offset voltage (pins 13, 14, 15)	V _{ref} = 1 V			5	mV
lb	Comparator bias current (pins 13, 14, 15)		- 100		10	μА
V _{ref}	Input reference voltage (pin 15)		0		3	٧
t _{CLK}	Clock time		0.5			μs
ts	Set up time		1			μs
t _H	Hold time		4			μs
t _R	Reset time		1			μs
t _{RCLK}	Reset to clock delay		1			μs

^{*} L297A only

Figure 1.



APPLICATION INFORMATION

TWO PHASE BIPOLAR STEPPER MOTOR CONTROL CIRCUIT

This circuit drives bipolar stepper motors with winding currents up to 2A. The diodes are fast 2A types.

Figure 2.




Figure 3: Synchronising L297s





Figure 4: Pulse doubler (L297A)







DUAL FULL-BRIDGE DRIVER

tion of an external sensing resistor. An additional

supply input is provided so that the logic works at a


PRELIMINARY DATA

OPERATING SUPPLY VOLTAGE UP TO 46 V

- TOTAL DC CURRENT UP TO 4 A
- LOW SATURATION VOLTAGE
- OVERTEMPERATURE PROTECTION
- (HIGH NOISE IMMUNITY)

LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V


lower voltage.



DESCRIPTION

The L298N is an integrated monolithic circuit in a 15-lead Multiwatt® package. It is a high voltage, high current dual full-bridge driver designed to accept standard TTL logic levels and drive inductive loads such as relays, solenoids, DC and stepping motors. Two enable inputs are provided to enable or disable the device independently of the input signals. The emitters of the lower transistors of each bridge are connected together and the corresponding external terminal can be used for the connec-


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vs	Power Supply	50	V
V _{SS}	Logic Supply Voltage	7	V
V_{l}, V_{en}	Input and Enable Voltage	- 0.3 to 7	V
· lo	Peak Output Current (each channel) - Non Repetitive (t = 100 μs) - Repetitive (80 % on – 20 % off ; t _{on} = 10 ms) - DC Operation	3 2.5 2	A A A
V _{sens}	Sensing Voltage	- 1 to 2.3	V
P _{tot}	Total Power Dissipation (T _{case} = 75 °C)	25	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 to 150	°C

PIN CONNECTION (top view)



THERMAL DATA

R _{th j-case}	Thermal Resistance Junction-case	Max	3	° C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	35	° C/W

PIN FUNCTIONS (refer to the block diagram)

N°	Name	Function
1;15	Sense A ; Sense B	Between this pin and ground is connected the sense resistor to control the current of the load.
2;3	Out 1 ; Out 2	Outputs of the Bridge A; the current that flows through the load connected between these two pins is monitored at pin 1.
4	Vs	Supply Voltage for the Power Output Stages. A non-inductive 100 nF capacitor must be connected between this pin and ground.
5;7	Input 1 ; Input 2	TTL Compatible Inputs of the Bridge A.
6;11	Enable A ; Enable B	TTL Compatible Enable Input : the L state disables the bridge A (enable A) and/or the bridge B (enable B).
8	GND	Ground.
9	V _{SS}	Supply Voltage for the Logic Bloks. A 100 nF capacitor must be connected between this pin and ground.
10 ; 12	Input 3; Input 4	TTL Compatible Inputs of the Bridge B.
13 ; 14	Out 3; Out 4	Outputs of the Bridge B. The current that flows through the load connected between these two pins is monitored at pin 15.

ELECTRICAL CHARACTERISTICS (V $_{\text{S}}$ = 42 V ; V $_{\text{SS}}$ = 5 V, T $_{\text{j}}$ = 25 $^{\circ}\text{C}$; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
Vs	Supply Voltage (pin 4)	Operative Condition	V _{IH} + 2.5		46	V	
V _{SS}	Logic Supply Voltage (pin 9)		4.5	5 .	7	V	
Is	Quiescent Supply Current	V _{en} = H V _i = L		13	22		
	(pin 4)	I _L = 0 V _i = H		50	70	mA	
		$V_{en} = L$ $V_i = x$			4		
I _{SS}	Quiescent Current from V _{SS}	$V_{en} = H$ $V_i = L$		24	36		
	(pin 9)	$I_L = 0$ $V_i = H$		7	12	mA	
		$V_{en} = L$ $V_i = x$			6		
V _{iL}	Input Low Voltage (pins 5,7,10,12)		- 0.3		1.5		
V _{iH}	Input High Voltage (pins 5,7,10,12)		2.3		V _{SS}	V	
l _{iL}	Low Voltage Input Current (pins 5,7,10,12)	V _i = L			- 10		
łiн	High Voltage Input Current (pins 5,7,10,12)	$V_i = H \le V_{SS} - 0.6 V$		30	100	μА	
V _{en} = L	Enable Low Voltage (pins 6,11)		- 0.3		1.5	V	
V _{en} = H	Enable High Voltage (pins 6,11)		2.3		Vss	V	
I _{en} = L	Low Voltage Enable Current (pins 6,11)	V _{en} = L			- 10		
I _{en} = H	High Voltage Enable Current (pins 6,11)	$V_{en} = H \le V_{SS} - 0.6 \text{ V}$		30	100	μА	
V _{CE sat (H)}	Source Saturation Voltage	I _L = 1 A		1.35	1.7	1/	
		I _L = 2 A		2	2.7	V	

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CE sat (L)}	Sink Saturation Voltage	I _L = 1 A ⁽⁵⁾		1.2	1.6	V
		I _L = 2 A ⁽⁵⁾		1.7	2.3	V
V _{CE sat}	Total Drop	I _L = 1 A ⁽⁵⁾			3.2	V
		I _L = 2 A ⁽⁵⁾			4.9	V
V _{sens}	Sensing Voltage (pins 1, 15)		- 1 ⁽¹⁾		2	V
T ₁ (V _i)	Source Current Turn-off Delay	0.5 V_i to 0.9 $I_L^{(2)}$; $^{(4)}$		1.5		μs
$T_2(V_i)$	Source Current Fall Time	0.9 I _L to 0.1 I _L ⁽²⁾ ; ⁽⁴⁾		0.2		μs
T ₃ (V _i)	Source Current Turn-on Delay	0.5 V ₁ to 0.1 I _L ⁽²⁾ ; ⁽⁴⁾		2		μs
T ₄ (V _i)	Source Current Rise Time	0.1 I _L to 0.9 I _L ⁽²⁾ ; ⁽⁴⁾		0.7		μs
T ₅ (V _i)	Sink Current Turn-off Delay	0.5 V _i to 0.9 I _L ⁽³⁾ ; ⁽⁴⁾		0.7		μs
T ₆ (V _i)	Sink Current Fall Time	0.9 I _L to 0.1 I _L ⁽³⁾ ; ⁽⁴⁾		0.25		μs
T ₇ (V _i)	Sink Current Turn-on Delay	0.5 V _i to 0.9 I _L ⁽³⁾ ; ⁽⁴⁾		1.6		μs
T ₈ (V _i)	Sink Current Rise Time	0.1 I _L to 0.9 I _L ⁽³⁾ ; ⁽⁴⁾		0.2		μs
f _c (V _i)	Commutation Frequency	I _L = 2 A		25	40	KHz
T ₁ (V _{en})	Source Current Turn-off Delay	0.5 V_{en} to 0.9 $I_L^{(2)}$; $^{(4)}$		3		μs
T ₂ (V _{en})	Source Current Fall Time	0.9 I _L to 0.1 I _L ⁽²⁾ ; ⁽⁴⁾		1		μs
T ₃ (V _{en})	Source Current Turn-on Delay	0.5 V _{en} to 0.1 I _L ⁽²⁾ : (4)		0.3		μs
T ₄ (V _{en})	Source Current Rise Time	0.1 I _L to 0.9 I _L ⁽²⁾ ; ⁽⁴⁾		0.4		μs
T ₅ (V _{en})	Sink Current Turn-off Delay	0.5 V_{en} to 0.9 $I_L^{(3)}$; $^{(4)}$		2.2		μs
T ₆ (V _{en})	Sink Current Fall Time	0.9 I _L to 0.1 I _L ⁽³⁾ ; ⁽⁴⁾		0.35		μs
T ₇ (V _{en})	Sink Current Turn-on Delay	0.5 V_{en} to 0.1 $I_L^{(3)}$; $^{(4)}$		0.25		μs
T ₈ (V _{en})	Sink Current Rise Time	0.1 I _L to 0.9 I _L ⁽³⁾ ; ⁽⁴⁾		0.1		μs
f _c (V _{en})	Commutation Frequency	I _L = 2 A		1		KHz

¹⁾ Sensing voltage can be -1 V for $t \le 50$ µsec; in steady state V_{sens} min ≥ -0.5 V.

Figure 1 : Typical Saturation Voltage vs. Output Current.





Figure 2 : Switching Times Test Circuits.



Note: For INPUT Switching, set EN = H For ENABLE Switching, set IN = H

²⁾ See fig. 2.

³⁾ See fig. 4.

⁴⁾ The load must be a pure resistor.

⁵⁾ PIN 1 and PIN 15 connected to GND.

Figure,3: Source Current Delay Times vs. Input or Enable Switching.





Figure 4: Switching Times Test Circuits.



Note: For INPUT Switching, set EN = H For ENABLE Switching, set IN = L

Figure 5: Sink Current Delay Times vs. Input 0 V Enable Switching.




Figure 6: Bidirectional DC Motor Control.





Figure 7: For higher currents, outputs can be paralleled. Take care to parallel channel 1 with channel 4 and channel 2 with channel 3



APPLICATION INFORMATION (Refer to the block diagram)

1.1. POWER OUTPUT STAGE

The L298N integrates two power output stages (A ; B). The power output stage is a bridge configuration and its outputs can drive an inductive load in common or differenzial mode, depending on the state of the inputs. The current that flows through the load comes out from the bridge at the sense output : an external resistor (R_{SA}; R_{SB}.) allows to detect the intensity of this current.

1.2. INPUT STAGE

Each bridge is driven by means of four gates the input of which are In1; In2; EnA and In3; In4; EnB. The In inputs set the bridge state when The En input is high; a low state of the En input inhibits the bridge. All the inputs are TTL compatible.

2. SUGGESTIONS

A non inductive capacitor, usually of 100 nF, must be foreseen between both Vs and Vss, to ground, as near as possible to pin 8 (GND). When the large capacitor of the power supply is too far from the IC, a second smaller one must be foreseen near the L298N.

The sense resistor, not of a wire wound type, must be grounded near the negative pole of Vs that must be near the GND pin of the I.C.

Each input must be connected to the source of the driving signals by means of a very short path.

Turn-On and Turn-Off: Before to Turn-ON the Supply Voltage and before to Turn it OFF, the Enable input must be driven to the Low state.

3 APPLICATIONS

Fig 6 shows a bidirectional DC motor control Schematic Diagram for which only one bridge is needed. The external bridge of diodes D1 to D4 is made by four fast recovery elements ($trr \le 200$ nsec) that must be chosen of a VF as low as possible at the worst case of the load current.

The sense output voltage can be used to control the current amplitude by chopping the inputs, or to provide overcurrent protection by switching low the enable input.

The brake function (Fast motor stop) requires that the Absolute Maximum Rating of 2 Amps must never be overcome.

When the repetitive peak current needed from the load is higher than 2 Amps, a paralleled configuration can be chosen (See Fig.7).

An external bridge of diodes are required when inductive loads are driven and when the inputs of the

IC are chopped; Shottky diodes would be preferred.

This solution can drive until 3 Amps In DC operation and until 3.5 Amps of a repetitive peak current.


On Fig 8 it is shown the driving of a two phase bipolar stepper motor; the needed signals to drive the inputs of the L298N are generated, in this example, from the IC L297.

Fig 9 shows an example of P.C.B. designed for the application of Fig 8.

Fig 10 shows a second two phase bipolar stepper motor control circuit where the current is controlled by the I.C. L6506.

Figure 8: Two Phase Bipolar Stepper Motor Circuit.

This circuit drives bipolar stepper motors with winding currents up to 2 A. The diodes are fast 2 A types.




GND SYNC HOME ENABLE CONTROI CS-0273 L 298 N C2 **R**51 D 7 D 8 **D**1

Figure 9: Suggested Printer Circuit Board Layout for the Circuit of fig. 8 (1 : 1 scale)



03 04 VSS GND

GND V_s O₁








VERY LOW DROP 5V REGULATOR

- PRECISE OUTPUT VOLTAGE (5 V ± 4 %)
- VERY LOW DROPOUT VOLTAGE
- OUTPUT CURRENT IN EXCESS OF 500mA
- POWER-ON, POWER-OFF INFORMATION (RESET FUNCTION)
- HIGH NOISE IMMUNITY ON RESET DELAY CAPACITOR

L387A particularly suitable for microprocessor systems. This output provides a reset signal when power is applied (after an external programmable delay) and goes low when power is removed, inhibiting the microprocessor. An hysteresis on reset delay capacitor raises the immunity to the ground noise.

DESCRIPTION


The L387A is a very low drop voltage regulator in a Pentawatt[®] package specially designed to provide stabilized 5V supplies in consumer and industrial applications. Thanks to its very low input/output voltage drop this device is very useful in battery powered equipment, reducing consumption and prolonging battery life. A reset output makes the




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vi	Forward Input Voltage	35	V
Top	Operating Temperature Range	- 40 to + 125	°C
T _{stg} , T _J	Storage and Junction Temperature	- 40 to + 150	°C


APPLICATION CIRCUIT



CONNECTION DIAGRAM (top views)



BLOCK DIAGRAM



THERMAL DATA

	Rth j-case Thermal Resistance Junction	on-case	Max	4	°C/W
- 1	1				

ELECTRICAL CHARACTERISTICS (refer to the test circuit, V_i = 14.4 V, T_j = 25 °C, C_o = 100 μF ; unless otherwise specified)

Symbol	Parameter	Test Con	ditions	Min.	Typ.	Max.	Unit
Vo	Output Voltage	$I_o = 5$ mA to 500 mA	$T_j = 25 ^{\circ}\text{C}$ - $40 \le T_j \le 125 ^{\circ}\text{C}$	4.80 4.75	5.00 5.00	5.20 5.25	V
Vı	Operating Input Voltage	(*), Over Full T Range (see note **)	(- 40 to 125 °C)			26	V
ΔV_o	Line Regulation	$V_i = 6 V \text{ to } 26 V$	$I_o = 5 \text{ mA}$		5	50	mV
ΔV_o	Load Regulation	$I_o = 5$ mA to 500 mA			15	60	mV
$V_I - V_o$	Dropout Voltage	$I_0 = 350 \text{ mA}$ $I_0 = 500 \text{ mA}$ $V_0 =$	V _{O NOM} – 100 mV		0.40 0.60	0.65 0.8	V
Iq	Quiescent Current		I _o = 0 mA I _o = 150 mA I _o = 350 mA I _o = 500 mA		5 20 60 100	15 35 100 160	mA
		$V_i = 6.2 \text{ V}$	$I_0 = 500 \text{ mA}$		160	180	
$\frac{\Delta V_o}{\Delta T}$	Temperature Output Voltage Drift				- 0.5		mV/°C
SVR	Supply Voltage Rejection	$I_o = 350 \text{ mA}$ $C_o = 100 \mu\text{F}$	f = 120 Hz $V_i = 12 \text{ V} \pm 5 \text{ V}_{pp}$		60		dB
I _{SC}	Output Short Circuit Current				1.2	1.6	Α
V _R	Reset Output Voltage	$I_R = 3 \text{ mA}$ $I_R = 16 \text{ mA}$ Over Full T (- 40 °C ≤	$1 < V_o < 4.75 V$ $1.5 < V_o < 4.75 V$ $T_j \le 125 ^{\circ}\text{C})$			0.5 0.8	V
I _R	Reset Output Leakage Current	V₀ in Regulation Over Full T Range				50	μΑ
t _d	Delay Time for Reset Output	Cd = 100 nF Over Full T Range	and the second state and the second states are sec		25		ms
V _{RT (off)}		V₀ @ Reset out H to L Full T Range	Transition, Over	4.75	V _o - 0.15		V
I _{C4}	Charging Current (current generator)	V ₄ = 3 V		10	20	30	μА
V _{RT (on)}	Power on VoThreshold	V _o @ Reset out L to H Full T Range	Transition , Over	- American	V _{RT (off)} + 0.05 V	V _o – 0.04 V	V
V ₄	Comparator Threshold	V ₄ @ Reset out H to L	. Transition	3.2		3.9	V
	(pin 4)	V ₄ @ Reset out L to H	Transition	3.7		4.3	V
V _H	Hysteresis Voltage	Over Full T Range			450		mV

^(*) For a DC voltage 26 < Vi < 35 V the device is not operating.

(**) Design limits are guaranteed (but not 100 % production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Figure 1 : Dropout Voltage vs. Output Current.




Figure 3 : Output Voltage vs. Temperature.





Figure 2 : Quiescent Current vs. Output Current.





L601-L603 L602-L604

DARI INGTON ARRAYS

- EIGHT DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 400 mA PER DRIVER (500 mA PEAK)
- OUTPUT VOLTAGE 90 V (V_{CE (sus)} = 70 V)
- INTEGRAL SUPPRESSION DIODES FOR IN-DUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HI-GHER CURRENT
- TTL / CMOS / PMOS / DTL COMPATIBLE IN-PUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

DESCRIPTION

The L601, L602, L603 and L604 are high voltage, high current darlington arrays each containing eight open collector darlington pairs with common emitters. Each channel is rated at 400 mA and can with stand peak currents of 500 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.

The four versions interface to all common logic families:

L601	General purpose
L602	14 - 25 V PMOS
L603	5 V TTL, CMOS
L604	6 - 15 V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads, including solenoids, relays DC motors, LED displays, filament lamps, thermal printheads and high power buffers.

The L601, L602, L603 and L604 are supplied in 18 pin plastic DIP packages with a copper leadframe to reduce thermal resistance.



DIP-18 (Plastic)


ORDER CODES: L601C, L603B

L602B, L604B

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CEX}	Collector Emitter Voltage (input open)	90	V
lc	Collector Current	0.4	А
lc	Collector Peak Current	0.5	А
V i	Input Voltage (for L602, L603 and L604)	30	V
Li	Input Current (for L601 only)	25	mA
Ptot	Total Power Dissipation a T _{amb} = 25°C	1.8	W
Top	Operating Junction Temperature	- 25 to 150	°C

PIN CONNECTIONS (top view)




SCHEMATIC DIAGRAMS


L601




L602



L603



L604



THERMAL DATA

				
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	70	°C/W

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C, unless otherwise specified)

Symbol	Parameter	Test co	onditions	Min.	Тур.	Max.	Unit
I _{CEX}	Output Leakage Current	V _{CE} = 90 V				10	μΑ
V _{CE(s a t)}	Collector Emitter Saturation Voltage	I _C = 300 mA I _C = 200 mA I _C = 100 mA	I _B = 500 μA I _B = 350 μA I _B = 250 μA			2 1.7 1.2	V V V
h FE	DC Forward Current Gain (L601 only)	V _{CE} = 3 V	I _C = 300 mA	1000			_
Vi	Minimum Input Voltage (ON condition)	V _{CE} = 3 V for L602 for L603 for L604	I _C = 300 mA			11.5 2.5 5	V V V
V i	Maximum Input Voltage (OFF condition)	V _{CE} = 90 V for L601 for L602 for L603 for L604	Ι _C = 25 μΑ	0.55 7 0.75 1			V V V
I _R	Clamp Diode Reverse Current	V _R = 90 V				50	μА
VF	Clamp Diode Forward Voltage	I _F = 300 mA			2	2.4	V
ton	Turn-on Delay	0.5 V _i to 0.5 V _o			0.4		μs
toff	Turn-off Delay	0.5 V _i to 0.5 V _o			0.4		μs






2A QUAD DARLINGTON SWITCH

- SUSTAINING VOLTAGE: 70 V
- 2 A OUTPUT
- HIGH CURRENT GAIN
- IDEAL FOR DRIVING SOLENOIDS, DC MOTORS, STEPPER MOTORS, RELAYS, DISPLAYS, ETC.



Multiwatt-11



Powerdip 8 + 8

ORDER CODES:

L702B - Powerdip L702N - Multiwatt

DESCRIPTION


The L702 is a monolithic integrated circuit for high current and high voltage switching applications. It comprises four darlington transistors with common emitter and open collector suitable for current sinking applications mounted on the new POWERDIP and Multiwatt® packages.

This circuit reduces components, sizes and costs; it can provide direct interface between low level logic and a variety of high current applications.

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_{CEX}	Collector-emitter Voltage (input open)	90	V
V i	Input Voltage	30	V
10	Collector Current	3	А
Ptot	Total Power Dissipation at T _{pin} 9 to 16 ≤ 90 °C } Power	4	W
	Total Power Dissipation at $T_{amb} \le 70 ^{\circ}\text{C}$	1.1	W
	Total Power Dissipation at T _{case} ≤ 90 °C Multiwa	att 20	W
T _{stg}	Storage Temperature	- 55 to 150	°C
T j	Operating Junction Temperature	- 25 to 150	°C

STEPPING MOTOR BUFFER




CONNECTION DIAGRAMS (top view)


Powerdip



Multiwatt



SCHEMATIC DIAGRAM (each Darlington)



THERMAL DATA

R _{th j-amb}	Thermal Resistance Junction Ambient	} Powerdip	Max	70	°C/W
Rth j-pins 9/16	Thermal Resistance Junction Pins 9 to 16	J . oora.p	Max	14	°C/W
R _{th j-case}	Thermal Resistance Junction-case	Multiwatt	Max	3	.C\M

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

Symbol Para		Parameter Test conditions		nditions	Min.	Тур.	Max.	Unit
I _{CEX}	Output Leakage	Current	V _{CE} = 90 V			10	50	μА
V _{CE(s u s t)}	Collector Emitte Voltage	er (°) Sustaining	I _C = 100 mA		70			V
V _{CE(s a t)}	Collector Emitte Voltage	er Saturation	I _C = 1.25 A I _i = 2 mA			1.3	1.9	V
h _{FE}	DC Forward Cu	rrent Gain	I _C = 1 A V _{CE} = 3 V		1 000	4 000		
Li	Input Current		$\begin{aligned} V_i &= 3.75 \text{ V} \\ V_i &= 2.4 \text{ V} \\ \text{Open Collector} \end{aligned}$			7 3	11 6	mA mA
V i	Input Voltage	Off Condition	V _{CE} = 70 V	I _C ≤ 0.1 mA			0.4	V
		On Condition	V _{CE} = 3 V	I _C ≥ 1 A	2.4			V
Ton	Turn On Time		V _s = 12 V			0.3		μs
Toff	Turn Off Time		$R_L = 10 \Omega$			1		μs

Figure 1 : Switching Time.




Figure 2: ton and toff Test Circuit.




Figure 3: Peak Collector Current vs. Duty Cycle and Number of Outputs (L702B only).




Figure 5 : Collector Current vs. Input Voltage.




Figure 7: Safe Operating Areas (L702B).




Figure 4 : Collector Emitter Saturation Voltage vs. Collector Current.




Figure 6: Input Current vs. Input Voltage.





Figure 8: Safe Operating Areas (L702N).





LOW DROP DUAL POWER OPERATIONAL AMPLIFIERS


PRELIMINARY DATA

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-ENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE

The L2720, L2722 and L2724 are monolithic integrated circuits in powerdip, minidip and SIP-9 packages, intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.

They are particularly indicated for driving, inductive loads, as motor and finds applications in compact-disc VCR automotive, etc.


The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	28	V
V _s	Peak supply voltage (50ms)	50	V
V _i	Input voltage	V_s	
Vi	Differential input voltage	± V _s	
l _o	DC output current	1	Α
I _p	Peak output current (non repetitive)	1.5	Α
$\dot{P_{tot}}$	Power dissipation at $T_{amb} = 80^{\circ}C$ (L2720), $T_{amb} = 50^{\circ}C$ (L2722)	1	W
	$T_{case} = 75^{\circ}C (L2720)$	5	W
	$T_{case} = 50^{\circ}C (L2724)$	10	W
T_{stg}, T_{j}	Storage and junction temperature	-40 to 150	°C


BLOCK DIAGRAMS




June 1988

CONNECTION DIAGRAMS

(Top view)



SCHEMATIC DIAGRAM (one section)



THERMAL DATA				Powerdip	Minidip
R _{th j-case}	Thermal resistance junction-pins	max	10°C/W	15°C/W	*70°C/W
R _{th j-amb}	Thermal resistance junction-albient	max	70°C/W	70°C/W	100°C/W

^{*} Thermal resistance junction-pin 4.

SGS-THOMSON MICROELECTROMICS

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter		Test Conditions		Min.	Тур.	Max.	Unit	
V _s	Single supply voltage			4		28		
V _s	Split supply voltage			± 2		± 14	- v	
Is	Quiescent drain current	$V_0 = \frac{V_s}{2}$	V _s = 24V		10	15	mA	
			V _s = 8V		9	15		
1 _b	Input bias current				0.2	1	μА	
Vos	Input offset voltage					10	mV	
Ios	Input offset current					100	nA	
SR	Slew rate				2		V/µs	
В	Gain-bandwidth product				1.2		MHz	
R _i	Input resistance			500			ΚΩ	
G _v	O.L. voltage gain	f = 100Hz f = 1KHz		70	80		dB	
					60			
eN	Input noise voltage	B = 2211- +- 22K11-		· 10		μ∨		
I _N	Input noise current	B = 22Hz to 22KHz			200		pΑ	
CMR	Common Mode rejection	f = 1KHz		66	84		dB	
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	V _s = 24V V _s = ±12V V _s = ± 6V	60	70 75 80		dB dB dB	
VDROP (HIGH)		V _s = ±2.5V to ±12V	I _p = 100mA		0.7		V	
			I _p = 500mA		1.0	1.5		
V _{DROP} (LOW)			I _p = 100mA		0.3		V	
			I _p = 500mA		0.5	1.0		
Cs	Channel separation	$f = 1KHz$ $R_L = 10\Omega$ V_S	$V_s = 24V$ $V_s = 6V$		60		dB	
		$G_V = 30dB$ $V_S = 6V$			60			
T _{sd}	Thermal shutdown junction temperature				145		°c	

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Open loop gain vs. frequency




Fig. 3 - Common mode rejection vs. frequency




Fig. 4 - Output swing vs. load current $(V_s = \pm 5V)$




Fig. 5 - Output swing vs. load current $(V_s = \pm 12V)$




Fig. 6 - Supply voltage rejection vs. frequency





Fig. 7 - Channel separation vs. frequency



APPLICATION SUGGESTION

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

- layout accuracy;
- A 100nF capacitor connected between supply pins and ground;
- boucherot cell (0.1 to 0.2 μ F + 1 Ω series) between outputs and ground or across the load. With single supply operation, a resistor (1K Ω) between the output and supply pin can be necessary for stability.

Fig. 8 - Bidirectional DC motor control with μ P compatible inputs




Fig. 9 - Servocontrol for compact-disc




Fig. 10 - Capstan motor control in video recorders





Fig. 11 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 12 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_X > \frac{2R3 \circ R1}{R_M}$ where $R_M =$ internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2$ ($V_I - \frac{V_s}{2}$) + $|R_o|$. I_M where $|R_o| = \frac{2R \circ R1}{R_X}$ and I_M is the motor current.





Fig. 13 - VHS-VCR Motor control circuit







LOW DROP DUAL POWER OPERATIONAL AMPLIFIER


ADVANCE DATA

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-ENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE

The L2726 is a monolithic integrated circuit in SO-20 package intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.

It is particularly indicated for driving inductive loads, as motor and finds applications in compact-disc VCR automotive, etc.


The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	28	V
V_s	Peak supply voltage (50ms)	50	V
Vi	Input voltage	V _s	
Vi	Differential input voltage	± V _s	
l _o	DC output current	1	Α
I _p	Peak output current (non repetitive)	1.5	Α
P_{tot}	Power dissipation at $T_{amb} = 85^{\circ}C$	1	W
	$T_{case} = 75^{\circ}C$	5	W
T_{stq} , T_i	Storage and junction temperature	-40 to 150	°C


BLOCK DIAGRAM



June 1988


CONNECTION DIAGRAM

(Top view)



L2726-2:: DIS

SCHEMATIC DIAGRAM (one section)



THERMAL DATA

^(*) With 4 sq. cm copper area heatsink

2/4 SGS-THOMSON MICROELECTRONICS

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Condi	tions	Min.	Тур.	Max.	Unit
V_s	Single supply voltage			4		28	
V _s	Split supply voltage			± 2		± 14	- V
Is	Quiescent drain current	, V _s	V _s = 24V		10	15	
		$V_0 = \frac{V_s}{2}$	V _s = 8V		9	15	mA
Ib	Input bias current				0.2	1	μА
Vos	Input offset voltage					10	mV
Ios	Input offset current					100	nA
SR	Slew rate				2		V/µs
В	Gain-bandwidth product				1.2		MHz
Ri	Input resistance			500			ΚΩ
G _v	O.L. voltage gain	f = 100Hz		70	80		-ID
		f = 1KHz			60		dB
eN	Input noise voltage	B = 2211- +- 22K11-			10		μ∨
IN	Input noise current	B = 22Hz to 22KHz			200		рА
CMR	Common Mode rejection	f = 1KHz		66	84		dB
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	V _s = 24V V _s = ±12V V _s = ± 6V	60	70 75 80		dB dB dB
V _{DROP} (HIGH)			I _p = 100mA		0.7		
		V = 12.5V = 112V	I _p = 500mA		1.0	1.5	\ \
V _{DROP} (LOW)		$V_s = \pm 2.5V \text{ to } \pm 12V$	I _p = 100mA		0.3		V.
			I _p = 500mA		0.5	1.0] ·
C_s	Channel separation	f = 1KHz R _L = 10Ω	$V_s = 24V$ $V_s = 6V$		60		dB
		$G_v = 30dB$	V _s = 6V		60		
T_{sd}	Thermal shutdown junction temperature				145		°c

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Open loop gain vs. frequency




Fig. 3 - Common mode rejection vs. frequency




Fig. 4 - Output swing vs. load current $(V_s = \pm 5V)$




Fig. 5 - Output swing vs. load current $(V_s = \pm 12V)$




Fig. 6 - Supply voltage rejection vs. frequency





Fig. 7 - Channel separation vs. frequency







PRINTER SOLENOID DRIVER

The L3654S is a printer solenoid driver containing ten open-collector driver outputs and a ten-bit serial-in, parallel-out register.

Data is clocked into the shift register serially and transferred to the open-collector outputs by an enable input. Serial input data is loaded by the rising edge of the clock. A serial output from the tenth bit is provided which changes at the falling edge of the clock. This output is not controlled by the enable input and remains active at all time.

The L3654S is pin to pin compatible with the standard L3654, but can work with V_c down to 4.75V.

Each output is rated at 250mA (sink) and is

clamped to ground internally at 50V to dissipate stored energy in inductive loads.

The L3654S is supplied in a 16 lead dual in-line plastic package, and its main fields of application comprise thermal printers, cash registers and printing pocket calculators.




DIP-16 Plastic (0.25)

ORDERING NUMBER: L3654S

ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	9.5	V
V_{i}	Input voltage	9.5	V
VE	External supply voltage	45	V
l _o	Output current (single output)	0.4	Α
l _a	Ground current	4.0	Α
P_{tot}	Total power dissipation (T _{amb} = 70°C)	1	W
T_{stg} , T_{j}	Storage and junction temperature	-65 to 150	°C

BLOCK DIAGRAM



CONNECTION DIAGRAM

(top view)





Fig. 1 - Timing diagram



THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max	80	°C/W
2/4	SGS-THOMSON			

ELECTRICAL CHARACTERISTICS ($V_s = 5V$, $V_E = 30V$, $T_{amb} = 0^{\circ}$ to 70° C, unless otherwise specified)

	Parameter	Te	st conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage			4.75		9.5	V
I _S	Supply current	T _{amb} = 25°C	V _{EN} = 0V; V _{DO} = 0V		27	40	mA
		V _s = 9.5V	$V_{EN} = 2.6V$ I _o = 250 mA (each bit)		55	70	mA
VE	External operating supply voltage					40	V
l _{leak}	Output leakage current (each output)	V _E = 40V	V _{EN} = 0V			1	mA
Vz	Internal clamp voltage	I _z = 0.3A *	V _{EN} = 0V	45	50	65	V
V _{CE sat}	Output saturation voltage	I _o = 250 mA	V _{EN} = 2.6V			1.6	V
VDI	Input logic levels	Low State (L)				0.8	
V _{CLK} V _{EN}	(pins 1, 9, 10)	High state (H)	High state (H)				1
l _{DI}	Data input current	V _{DI} = 2.6V	T _{amb} = 70°C	0.3	0.57		mA.
			T _{amb} = 0°C		0.57	0.75] '''^
		V _{DI} = 1V	T _{amb} = 70°C		220		μА
I _{CLK}	Clock input current	V _{CLK} = 2.6V	T _{amb} = 70°C	0.2	0.33		mA
			T _{amb} = 0°C		0.33	0.5	1 '''^
		V _{CLK} = 1V	T _{amb} = 70°C		125		μΑ
I _{EN}	Enable input current	V _{EN} = 2.6V	T _{amb} = 70°C	0.2	0.33		mA
			T _{amb} = 0°C		0.33	0.5	1 ma
		V _{EN} = 1V	T _{amb} = 70°C		125		μА
R _{IN}	Input pull-down resistance Clock input	T _{amb} = 25°C	V _{CLK} < V _s		8		
	Enable input	T _{amb} = 25°C	$V_{EN} < V_{s}$		8		ΚΩ
	Data input	T _{amb} = 25°C	$V_{D1} < V_{s}$		4.5		1
V _{DO}	Output logic levels (pin 7)	Low state (L) V _{DI} = 0V	I _{DO} (pin 7)= 0		0.01	0.5	V
		High state (H V _{DI} = 2.6V I _{DO} (pin 7) =		2.6	3.4		V
R _{DO}	Output pull-down resistance (pin 7)	V _{DI} = 0V	V _{DO} = 1V		14		ΚΩ

^{*} Pulsed: pulse duration = 300μ s, duty cycle = 2%

ELECTRICAL CHARACTERISTICS (see fig. 1 and the section "definition of terms")

Parameter		Test conditions	Min.	Тур.	Max.	Unit
Clock, data and enable input						
	t _{CLK}		4			1
	t _{CLK}		5.5			μs
	t _{SET-UP}		1			
	t _{HOLD}		3			
Glock to enable delay	^t CLK EN		2 t _{BIT}			
Enable to clock delay	^t EN CLK		t _{BIT}			
Data output delay	t _{PDH} , t _{PDL}	$R_L = 5K\Omega$, $C_L \le 10 pF$		0.8	2.5	μs
Output delay	t _{PDEL}			3		μs
	t _{PDEH}			3.5		ا ا
Output rise time		$R_L = 100 \Omega$, $C_L < 100 pF$		1.2		μs
Output fall time		$R_L = 100 \Omega$, $C_L < 100 pF$		1.2		μs
V _{DO} rise time				0.4		μs
V _{DO} fall time				0.4		μs

DEFINITION OF TERMS

V_{ss} : External power supply voltage. The return for open-collector relay driver outputs.

 V_{DI} , V_{CLK} , V_{EN} : The voltages at the data, clock and enable inputs respectively.

V_{DO} : The voltage at data output.

t_{BIT} : Period of the incoming clock.

 t_{CLK} : The portion of t_{BIT} when $V_{CLK} \ge 2.6V$.

 $\overline{t_{CLK}}$: The portion of t_{BIT} when $V_{CLK} \leq 0.8V$.

 t_{HOLD} : The time following the start of t_{CLK} required to transfer data within the shift register.

 t_{SET-UP} : The time prior to the end of t_{CLK} required to insure valid data at the shift register input

for subsequent clock transitions.

L4901A



DUAL 5V REGULATOR WITH RESET


PRELIMINARY DATA

- OUTPUT CURRENTS: $I_{01} = 400 \text{mA}$ $I_{02} = 400 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4901A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.


Reset and data save functions during switch on/ off can be realized.




ABSOLUTE MAXIMUM RATINGS

V _{IN}	DC input voltage Transient input overvoltage (t = 40 ms)	24 60	V
l _o	Output current	internally limited	°C
T _j	Storage and junction temperature	-40 to 150	

BLOCK DIAGRAM




SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION		
1	INPUT 1	Low quiescent current 400mA regulator input.		
2	INPUT 2	400mA regulator input.		
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.		
4	GND	Common ground.		
5	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) = C_t (nF)		
6	OUTPUT 2	5V - 400mA regulator output. Enabled if V $_{\rm O}$ 1 $>$ V $_{\rm RT}$ and V $_{\rm IN}$ 2 $>$ V $_{\rm IT}$. If Reg. 2 is switched-OFF the C $_{\rm O2}$ capacitor is discharged.		
7	OUTPUT 1	5V - 400mA regulator output with low leakage (in switch-OFF condition).		

THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W
<u> </u>				

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS ($V_{IN1} = V_{IN2} = 14,4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				20	٧
V ₀₁	Output voltage 1	R load 1KΩ	4,95	5.05	5.15	V
V _{02H}	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	٧
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		>
I ₀₁	Output current 1	△V ₀₁ = -100mV	400			mA
I _{L01}	Leakage output 1 current	$V_{1N} = 0 \\ V_{01} \le 3V$			1	μΑ
102	Output current 2	ΔV ₀₂ = -100mV	400			mA
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 100mA I ₀₁ = 300mA		0.7 0.8 1.1	0.8 1 1.4	V V
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ + 1.7	V
VITH	Input threshold voltage hyst.			250		mV
ΔV ₀₁	Line regulation 1	7V < V _{IN} < 18V I ₀₁ = 5mA	4	5	50	mV
∆V ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
ΔV ₀₁	Load regulation 1	5mA < I ₀₁ < 400mA		50	100	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 400mA	·	50	100	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
I _{Q1}	Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{01} \le 5mA$ $I_{02} = 0$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Condition	s	Min.	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage			V ₀₂ -0.15	4.9	V ₀₂ -0.05	V
V _{RTH}	Reset threshold hysteresis			30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA		V ₀₂ -1	4.12	V ₀₂	V
VRL	Reset output voltage LOW	I _R = -5mA			0.25	0.4	V
t _{RD}	Reset pulse delay	C _t = 10nF		3	5	11	ms
t _d	Timing capacitor discharge time	C _t = 10nF				20	μs
∆V ₀₁ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C	;		0.3 -0.8		mV/°C
∆V ₀₂ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C	:		0.3		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V _R	= 0.5V 100mA	50	84		dB
SVR2	Supply voltage rejection			50	80		dB
T _{JSD}	Thermal shut down				150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4901A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{1T} and the output 1 is higher than V_{RT} the output 2 (V_{02}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

 V_{02} and V_{R} are switched together at low level when one of the following conditions occurs:

an input overvoltage

- an overload on the output 1 (V_{01} < V_{RT});
- a switch off ($V_{IN} < V_{IT} V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{01}

CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μ P system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory. Reg. 2 may be switched OFF when the system is inactive.

Fig. 4 shows the L4901A with a back up battery on the V_{01} output to maintain a CMOS time-of-day clock and a stand by type N-MOS $\mu P.$ The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

The L4901A is also ideal for microcomputer systems using battery backup CMOS static RAMs. As shown in fig. 5 the reset output is used both to disable the μP and, through the address decoder M74HC138, to ensure that the RAMS are disabled as soon as the main supply starts to fall.

Another interesting application of the L4901A is in μ P system with shadow memories. (see fig. 6)

When the input voltage goes below $V_{\rm IT}$, the reset output enables the execution of a routine that saves the machine's state in the shadow RAM (xicor x 2201 for example).

Thanks to the low consumption of the Reg. 1 a $680\mu\text{F}$ capacitor on its input is sufficient to provide enough energy to complete the operation. The diode on the input guarantees the supply of the equipment even if a short circuit on V_1 occurs.

Fig. 2




Fig. 3 - P.C. board component layout of fig. 2 (1: 1 scale)




Fig. 4




Fig. 5




Fig. 6




Fig. 7 - Quiescent current (Reg. 1) vs. output current




Fig. 8 - Quiescent current (Reg. 1) vs. input voltage




Fig. 9 - Total quiescent current vs. input voltage




Fig. 10 - Regulator 1 output current and short circuit current vs. input voltage




Fig. 11 - Regulator 2 output current and short circuit current vs. input voltage






Fig. 12 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence







DUAL 5V REGULATOR WITH RESET AND DISABLE


PRELIMINARY DATA

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: $I_{01} = 300 \text{mA}$ $I_{02} = 300 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- RESET OUTPUT NORMALLY HIGH

- INPUT OVERVOLTAGE PROTECTION UP TO 60V
- OUTPUT TRANSISTORS SOA PROTECTION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4902A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.


Reset and data save functions and remote switch on/off control can be realized.



ORDERING NUMBER: L4902A


ABSOLUTE MAXIMUM RATINGS

V _{IN}	DC input voltage	28	V
- 114	Transient input overvoltage (t = 40 ms)	60	V
l _o	Output current	internally limited	
T_{stq} , T_i	Storage and junction temperature	-40 to 150	°C




June 1988

SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION		
1	INPUT 1	Regulators common input.		
2	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $5\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.		
3	V ₀₂ DISABLE INPUT	A high level (> V _{DT}) disable output Reg. 2.		
4	GND	Common ground.		
5	RESET OUTPUT	When pin 2 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) = C_t (nF).		
6	OUTPUT 2	5V - 300mA regulator output. Enabled if V _O 1 $>$ V _{RT} DISABLE INPUT $<$ V _{DT} and V _{IN} $>$ V _{IT} . If Reg. 2 switched-OFF the C ₀₂ capacitor is discharged.		
7	OUTPUT 1	5V - 300mA. Low leakage (in switch-OFF condition) output.		

THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W
	SGS-THOMSON WICKOBLECTRONICS			3/9

TEST CIRCUIT



$\textbf{ELECTRICAL CHARACTERISTICS} \; (\text{V}_{\text{IN}} = 14.4 \text{V}, \text{T}_{\text{amb}} = 25^{\circ} \text{C unless otherwise specified})$

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				24	٧
V ₀₁	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	V
V _{02 H}	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	V
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		V
I ₀₁	Output current 1 max.	ΔV ₀₁ = -100mV	300			mA
I _{L01}	Leakage output 1 current	V _{IN} = 0 V ₀₁ ≤ 3V			1	μΑ
102	Output current 2 max.	ΔV ₀₂ = -100mV	300			mA
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 100mA I ₀₁ = 300mA		0.7 0.8 1.1	0.8 1 1.4	>>>
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ +1.7	٧
V _{iTH}	Input threshold voltage hysteresis			250		mV
ΔV ₀₁	Line regulation 1	$7V < V_{1N} < 24V I_{01} = 5mA$		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
ΔV ₀₁	Load regulation 1	5mA < I ₀₁ < 300mA		40	80	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 300mA		50	80	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ V_{02} LOW $7V < V_{IN} < 13V$ V_{02} HIGH $I_{01} = I_{02} \le 5$ mA		4.5 2.7 1.6	6.5 4.5 3.5	mA mA mA
V_{RT}	Reset threshold voltage		V ₀₂ -0.15	4.9	V ₀₂ -0.05	٧
V_{RTH}	Reset threshold hysteresis		30	50	80	mV

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{RH}	Reset output voltage HIGH	I _R = 500μA	V ₀₂ -1	4.12	V ₀₂	V
V _{RL}	Reset output voltage LOW	I _R = -1mA		0.25	0.4	V
t _{RD}	Reset pulse delay	C _t = 10nF	3	5	11	ms
t _d	Timing capacitor discharge time	C _t = 10nF			20	μs
V _{DT}	V ₀₂ disable threshold voltage			1.25	2.4	V
ID	V ₀₂ disable input current	$V_D \le 0.4V$ $V_D \ge 2.4V$		-150 -30		μA μA
∆V ₀₁ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C		0.3 -0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	$f = 100 \text{Hz} \text{ V}_{R} = 0.5 \text{V I}_{o} = 100 \text{mA}$	50	84		dB
SVR2	Supply voltage rejection		50	80		dB
T _{JSD}	Thermal shut down			150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4902A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with common inputs plus a reset output for the data save function and a Reg. 2 disable input.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{02}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

 V_{02} and V_R are switched together at low level when one of the following conditions occurs: — a high level ($> V_{DT}$) is applied on pin 3;

- an input overvoltage;
- an overload on the output 1 ($V_{01} < V_{RT}$);
- a switch off (V_{IN} < V_{IT} V_{ITH});

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.


CIRCUIT OPERATION (continued)

The Vo2 output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

The disable function can be used for remote on/off control of circuits connected to the V₀₂ output.

Fig. 1



APPLICATION SUGGESTION

Fig. 2 illustrate how the L4902A's disable input may be used in a CMOS μ Computer application.

The V₀₁ regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS µcomputer chip with volatile memory. V₀₂ output, supplying non-essential circuits, is turned OFF under control of a μ P unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the OFF state.

Another application for the L4902A is supplying a shadow-ram microcomputer chip (SGS M38SH72 for exemple) where a fast NV memory is backed up on chip by a EEPROM when a low level on the reset output occurs.

By adding two CMOS-SCHMIDT-TRIGGER and few external components, also a watch dog function may be realized (see fig. 5). During normal operation the microsystem supplies a periodical pulse waveform; if an anomalous condition occours (in the program or in the system), the pulses will be absent and the disable input will be activated after a settling time determined by R1 C1. In this condition all the circuitry connected to V_{02} will be disabled, the system will be restarted with a new reset front.

The disable of V_{02} prevent spurious operation during microprocessor malfunctioning.

Fig. 2




Fig. 3 - P.C. board and component layout of the circuit of Fig. 2 (1:1 scale)




Fig. 4




Fig. 5




Fig. 6 - Quiescent current vs. output current




Fig. 7 - Quiescent current vs. input voltage





Fig. 8 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence





DUAL 5V REGULATOR WITH RESET AND DISABLE FUNCTIONS

PRELIMINARY DATA

- OUTPUT CURRENTS: $I_{01} = 50 \text{mA}$ $I_{02} = 100 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY LOW
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4903 is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset, data save functions and remote switch on/off control can be realized.




Minidip Plastic

ORDERING NUMBER: L4903

ABSOLUTE MAXIMUM RATINGS


24	V
60	V
1	W
-40 to 150	°C
	1



SCHEMATIC


DIAGRAM

2/7



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION	
1	INPUT 1	Low quiescent current 50mA regulator input.	
2	INPUT 2	100mA regulator input.	
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.	
4	GND	Common ground.	
5	V ₀₂ DISABLE INPUT	A high level (> V _{DT}) disables output Reg. 2.	
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched low Therefore $t_{RD}=C_t~(\frac{5V}{10\mu A});~t_{RD}~(ms)=C_t~(nF).$	
7	OUTPUT 2	5V - 100mA regulator output. Enabled if $V_{\rm O}$ 1 > $V_{\rm RT}$. DISABLE INPUT < $V_{\rm DT}$ and $V_{\rm IN~2}$ > $V_{\rm IT}$. If Reg. 2 is switched OFF the $C_{\rm O2}$ capacitor is discharged.	
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch-OFF condition.	


THERMAL DATA

R _{th j-pin}	Thermal resistance junction-pin 4 Thermal resistance junction-ambient	max	70	°C/W
R _{th j-amb}		max	100	°C/W

TEST CIRCUIT



P.C. board and components layout of the test circuit (1: 1 scale)



ELECTRICAL CHARACTERISTICS ($V_{IN} = 14,4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				20	V
V ₀₁	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	V
V _{02 H}	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	V
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		V
101	Output current 1 max. (*)	∆V ₀₁ = -100mV	50			mA
I _{L01}	Leakage output 1 current	V _{IN} = 0 V ₀₁ ≤ 3V			1	μΑ
102	Output current 2 max. (*)	ΔV ₀₂ = -100mV	100			mA
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 50mA		0.7 0.75	0.8 0.9	V V
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ + 1.7	V
V _{ITH}	Input threshold voltage hysteresis	-		250		mV
ΔV ₀₁	Line regulation 1	7V < V _{IN} < 18V I ₀₁ = 5mA		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
△V ₀₁	Load regulation 1	V _{IN1} = 8V 5mA < I ₀₁ < 50mA		5	20	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 100mA		10	50	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ V_{02} LOW $7V < V_{IN} < 13V$ V_{02} HIGH $I_{01} = I_{02} \le 5 \text{mA}$		4.5 2.7 1.6	6.5 4.5 3.5	mA mA mA
I _{Q1}	Quiescent current 1	$6.3V < V_{IN1} < 13V$ $V_{IN2} = 0$ $I_{01} < 5mA$ $I_{02} = 0$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min,	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage		V ₀₂ -0.4	4.7	V ₀₂ -0.2	٧
V _{RTH}	Reset threshold hysteresis		30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA	V ₀₂ -1	4.12	V ₀₂	V
V _{RL}	Reset output voltage LOW	I _R = -5mA		0.25	0.4	V
t _{RD}	Reset pulse delay	C _t = 10nF	3	5	11	ms
t _d	Timing capacitor discharge time	C _t = 10nF			20	μs
V _D T	V ₀₂ disable threshold voltage			1.25	2.4	V
ID	V ₀₂ disable input current	$V_D \le 0.4V$ $V_D \ge 2.4V$		-150 30		μA μA
∆V ₀₁ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C		0.3 -0.8		mV/°C
∆V ₀₂ ∆T	Thermal drift	-20° C ≤ T _{amb} ≤ 125° C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V _R = 0.5V I _o = 50mA	50	84		dB
SVR2	Supply voltage rejection	I _o = 100mA	50	80		dB
T _{JSD}	Thermal shut down			150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current conditions.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4903 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function and Reg. 2 disable input.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{02} and V_{R}) switches on and the reset output (V_{R}) goes low after a programmable time T_{RD} (timing capacitor). V_{02} is switched at low level and V_{R} at high level when one of the following conditions occurs:

- a high level (> V_{DT}) is applied on pin 5;
- an input overvoltage;
- an overload on the output 1 ($V_{01} < V_{RT}$);
- a switch off $(V_{IN} < V_{IT} V_{ITH})$;

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.

CIRCUIT OPERATION (continued)


The V_{02} output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access

only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

The disable function can be used for remote on/off control of circuits connected to the V_{02} output.

Fig. 1



APPLICATION SUGGESTION


Fig. 2 illustrates how the L4903's disable input may be used in a CMOS μ Computer application.

The V_{01} regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS μ computer chip with volatile memory. V_{02} output, supplying non-essential circuits, is

turned OFF under control of a μ P unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the OFF state.

Fig. 2



APPLICATION SUGGESTIONS (continued)

Fig. 3 - Quiescent current (Reg. 1) vs. output current




Fig. 5 -- Total quiescent current vs. input voltage




Fig. 4 - Quiescent current (Reg. 1) vs. input voltage





Fig. 6 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence







DUAL 5V REGULATOR WITH RESET


PRELIMINARY DATA

- OUTPUT CURRENTS: I₀₁ = 50mA $I_{02} = 100 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO **OUTPUT 2**
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT. LESS THAN 1µA AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION


The L4904A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset and data save functions during switch on/ off can be realized.




ABSOLUTE MAXIMUM RATINGS

V _{IN}	DC input voltage	24	V
	Transient input overvoltage ($t = 40 \text{ ms}$)	60	V
I _o	Output current	internally limited	
P_{tot}	Power dissipation at $T_{amb} = 50^{\circ}C$	1	W
Ti	Storage and junction temperature	-40 to 150	°C




SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION		
1	INPUT 1	Low quiescent current 50mA regulator input.		
2	INPUT 2	100mA regulator input.		
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.		
4	GND	Common ground.		
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) = C_t (nF).		
7	OUTPUT 2	5V - 100mA regulator output. Enabled if V _O 1 $>$ V _{RT} and V _{IN 2} $>$ V _{IT} . If Reg. 2 is switched-OFF the C ₀₂ capacitor is discharged.		
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch- OFF condition.		


THERMAL DATA

R _{th J-amb}	R _{th J-amb} Thermal resistance junction-ambient		100	°C/W
	SGS-THOMSON — SGS-THOMSON — MINCROTELECTRONNICS			3/8

TEST CIRCUIT



P.C. board and components layout of the test circuit (1:1 scale)



ELECTRICAL CHARACTERISTICS ($V_{IN} = 14,4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				20	V
V ₀₁	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	V
V ₀₂ H	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	V
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		V
101	Output current 1	$\Delta V_{01} = -100 \text{mV}$	50			mA
I _{L01}	Leakage output 1 current	V _{IN} = 0 V ₀₁ ≤ 3V			1	μΑ
102	Output current 2	$\Delta V_{02} = -100 \text{mV}$	100			mA
V ₁₀₁	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 50mA		0.7 0.75	0.8 0.9	> >
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ +1.7	٧
V _{ITH}	Input threshold voltage hyst.			250		mV
ΔV ₀₁	Line regulation	$7V < V_{1N} < 18V I_{01} = 5mA$		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mv
ΔV ₀₁	Load regulation 1	V _{IN} = 8V 5mA < I ₀₁ < 50mA		5	20	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 100mA		10	50	mv
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
I _{Q1}	Quiescent current 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	·	0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Cond	ditions	Min.	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage			V ₀₂ -0.15	4.9	V ₀₂ -0.05	V
V _{RTH}	Reset threshold hysteresis			30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA		V ₀₂ -1	4.12	V ₀₂	V
V _{RL}	Reset output voltage LOW	I _R = -5mA			0.25	0.4	V
t _{RD}	Reset pulse delay	C _t = 10nF		3		11	ms
^t d	Timing capacitor discharge time	C _t = 10nF				20	μs
$\frac{\Delta V_{01}}{\Delta T}$	Thermal drift	-20°C ≤ T _{amb} ≤	≨ 125° C		0.3 - 0.8		mV/°C
∆V ₀₂ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤	≨ 125° C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz	I _o = 50mA	50	84		dB
SVR2	Supply voltage rejection	V _R = 0.5V	I _o = 100mA	50	80		dB
T _{JSD}	Thermal shut down				150		°C

The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4904A makes it very easy to supply such equipments; it provides two voltage regulators (booth 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{1T} and the output 1 is higher than V_{RT} the output 2 (V_{02}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

 V_{02} and V_{R} are switched together at low level when one of the following conditions occurs:

an input overvoltage

- an overload on the output 1 ($V_{01} < V_{RT}$);
- a switch off $(V_{IN} < V_{IT} V_{ITH})$;

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{01} regulator also features low consumption (0.6mA

CIRCUIT OPERATION (continued)


typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply

voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μP system.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory.

Reg. 2 may be switched OFF when the system is inactive.

Fig. 3 shows the L4904A with a back up battery

on the $\rm V_{01}$ output to maintain a CMOS time-of-day clock and a stand by type C-MOS μP . The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

APPLICATION SUGGESTIONS (continued)

Application Circuits of a Microprocessor system (Fig. 2) or with data save battery (Fig. 3). The reset output provide delayed rising front at the turn-off of the regulator 2.

Fig. 2





Fig. 3



APPLICATION SUGGESTIONS (continued)

Fig. 4 - Quiescent current (Reg. 1) vs. output current




Fig. 5 - Quiescent current (Reg. 1) vs. input voltage




Fig. 6 - Total quiescent current vs. input voltage





Fig. 7 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence





DUAL 5V REGULATOR WITH RESET

ADVANCE DATA

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: $I_{01} = 200 \text{mA}$ $I_{02} = 300 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 1%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLETIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCIENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4905 is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset and data save functions during switch on/ off can be realized.




ORDERING NUMBER: L4905

ABSOLUTE MAXIMUM RATINGS


V_{IN}	DC input voltage	28	V
	Transient input overvoltage ($t = 40 \text{ ms}$)	60	V
l _o	Output current	internally limited	
T_{j}	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM




June 1988

SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION		
1	INPUT 1	Low quiescent current 200mA regulator input.		
2	INPUT 2	300mA regulator input.		
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.		
4	GND	Common ground.		
5	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) $=C_t$ (nF)		
6	OUTPUT 2	5V - 300mA regulator output. Enabled if V _O 1 > V _{RT} and V _{IN 2} > V _{IT} . If Reg. 2 is switched-OFF the C_{02} capacitor is discharged.		
7	OUTPUT 1	5V - 200mA regulator output with low leakage (in switch-OFF condition).		

THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W
	SGS-THOMSON MICROELECTRONICS			3/8
	-/Z- MICROELECTRONICS			339

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS $(V_{IN1} = V_{IN2} = 14,4V, T_{amb} = 25^{\circ}$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				24	V
V ₀₁	Output voltage 1	R load 1KΩ	5.0	5.05	5.1	v
V _{02H}	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	٧
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		٧
I ₀₁	Output current 1	$\Delta V_{01} = -100 \text{mV}$	200			mA
I _{L01}	Leakage output 1 current	$V_{1N} = 0 \\ V_{01} \le 3V$			1	μΑ
102	Output current 2	∆V ₀₂ = -100mV	300			mA
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 100mA I ₀₁ = 200mA		0.7 0.8 1.05	0.8 1 1.3	V V
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ +1.7	V
V_{ITH}	Input threshold voltage hyst.			250		mV
ΔV ₀₁	Line regulation 1	7V < V _{IN} < 24V I ₀₁ = 5mA		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
ΔV ₀₁	Load regulation 1	5mA < I ₀₁ < 200mA		40	80	mŲ
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 300mA		50	100	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
I _{Q1}	Quiescent current 1	6.3V < V _{IN1} < 13V V _{IN2} = 0 I ₀₁ ≤ 5mA		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage			V ₀₂ -0.15	4.9	V ₀₂ -0.05	V
V _{RTH}	Reset threshold hysteresis			30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA		V ₀₂ -1	4.12	V ₀₂	٧
V _{RL}	Reset output voltage LOW	I _R = -5mA			0.25	0.4	V
^t RD	Reset pulse delay	C _t = 10nF		3	5	11	ms
t _d	Timing capacitor discharge time	C _t = 10nF				20	μs
ΔV ₀₁ ΔT	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C			0.3 - 0.8		mV/°C
∆V ₀₂ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C			0.3 - 0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V _R = I _o	0.5V 100mA	54 50	84		dB
SVR2	Supply voltage rejection]		50	80		dB
T _{JSD}	Thermal shut down				150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4905 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{02}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

 V_{02} and V_{R} are switched together at low level when one of the following conditions occurs:

an input overvoltage

- an overload on the output 1 ($V_{01} < V_{RT}$);
- a switch off $(V_{IN} < V_{IT} V_{ITH})$;

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;
- permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{01}

CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μ P system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory. Reg. 2 may be switched OFF when the system is inactive.

Fig. 4 shows the L4905 with a back up battery on the V_{01} output to maintain a CMOS time-of-day clock and a stand by type N-MOS μ P. The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

APPLICATION SUGGESTION (continued)

Fig. 2





Fig. 3 - P.C. board component layout of fig. 2 (1: 1 scale)



APPLICATION SUGGESTION (continued)

Fig. 4




Fig. 5 - Quiescent current (Reg. 1) vs. output current




Fig. 6 - Quiescent current (Reg. 1) vs. input voltage





Fig. 7 - Total quiescent current vs. input voltage





VERY LOW DROP ADJUSTABLE REGULATORS

PRELIMINARY DATA

- VERY LOW DROP VOLTAGE
- ADJUSTABLE OUTPUT VOLTAGE FROM 1.25 V TO 20 V
- 400 mA OUTPUT CURRENT
- LOW QUIESCENT CURRENT
- OVERVOLTAGE AND REVERSE VOLTAGE PROTECTION
- + 60/ 60 V TRANSIENT PEAK VOLTAGE
- SHORT CIRCUIT PROTECTION WITH FOLD-BACK CHARACTERISTICS
- THERMAL SHUT-DOWN

DESCRIPTION

The L4920 and L4921 are adjustable voltage regulators with a very low voltage drop (0.4 V typ. at 0.4 A $T_j = 25$ °C), low quiescent current and comprehensive on-chip protection.


These devices are protected against load dump transients of $\pm\,60$ V, input overvoltage, polarity reversal and over heating.

A foldback current limiter protects against load short circuits.


The output voltage is adjustable through an external divider from 1.25 V to 20 V. The minimum operating input voltage is 5.2 V (T_J = $25 \, ^{\circ}\text{C}$).

These regulators are designed for automotive, industrial and consumer applications where low consumption is particularly important.

In battery backup and standby applications the low consumption of these devices extends battery life.




BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vi	DC Input Operating Voltage	35	٧
V _t	Positive Transient Peak Voltage (t = 300 ms 1 % duty cycle)	+ 60	V
Vt	Negative Transient Peak Voltage (t = 100 ms 1 % duty cycle)	- 60	. V
Vi	Reverse Input Voltage	- 18	V
T _j , T _{stg}	Junction and Storage Temperature Range	- 55 to 150	°C

PIN CONNECTIONS (top view)



TEST AND APPLICATION CIRCUIT



THERMAL DATA

			Minidip (4 + 4)	Pentawatt
R _{th i-amb}	Thermal Resistance Junction-ambient	Max	80 °C/W	60 °C/W
R _{th j-pins}	Thermal Resistance Junction-pins	Max	15 °C/W	-
R _{th j-case}	Thermal Resistance Junction-case	Max	· -	3 °C/W

ELECTRICAL CHARACTERISTICS (for V_I = 14.4 V; $-40 \le T_j \le 125$ °C (note 1), V_o = 5 V; C_o = 100 μ F, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	Operating Input Voltage	$V_o \ge 4.5 \text{ V}$ $I_o = 400 \text{ mA}$	V _o + 0.9		26	V
		$V_{REF} \le V_o < 4.5 \text{ V}$ $I_o = 400 \text{ mA}$	5.4		26	٧
V_{REF}	Reference Voltage	5.4 V < V _i < 26 V	1.17	1.25	1.33	V
ΔV _o	Line Regulation	$V_{o} + 1.2 \text{ V} < V_{i} < 26 \text{ V}$ $V_{o} \ge 4.5 \text{ V}$ $I_{o} = 5 \text{ mA}$		2	15	mV/V
ΔV _o .	Load Regulation	$5 \text{ mA} < I_o < 400 \text{ mA} (*) V_o \ge 4.5 \text{ V}$		5	25	mV/V
V _D	Dropout Voltage	l _o = 150 mA l _o = 400 mA		0.25 0.5	0.5 0.9	V
I _D	Quiescent Current	$I_0 = 0 \text{ mA}$ $V_0 + 1.2 \text{ V} < V_i < 26 \text{ V}$		1.2	3	mA
		$I_o = 400 \text{ mA (*)}$ $V_o + 1.2 \text{ V} < V_i < 26 \text{ V}$		80	140	mA
I _o	Maximal Output Current			870		mA
losc	Short Circuit Output Current (*)			230		mA

(*) Foldback protection.

Note: 1. Design limits are guaranteed (but not 100 % production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

ELECTRICAL CHARACTERISTICS (for V_I = 14.4 V, T_j = 25 $^{\circ}$ C, V_o = 5 V, C_o = 100 μ F, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	Operating Input Voltage	$V_o \ge 4.5 \text{ V}$ $I_o = 400 \text{ mA}$	V _o + 0.7		26	V
		$V_{REF} \le V_o < 4.5 \text{ V}$ $I_o = 400 \text{ mA}$	5.2		26	V
V _{REF}	Reference Voltage	$5.2 \text{ V} < \text{V}_i < 26 \text{ V}$ $5 \text{ mA} \le \text{I}_o \le 400 \text{ mA} (*)$	1.20	1.25	1.30	V
ΔV _o	Line Regulation	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		1	10	mV/V
ΔV_o	Load Regulation	$5 \text{ mA} < I_o < 400 \text{ mA} (*) V_o \ge 4.5 \text{ V}$		3	15	mV/V
V _D	Dropout Voltage	I _o = 10 mA I _o = 150 mA I _o = 400 mA		0.05 0.2 0.4	0.4 0.9	V V V
I _D	Quiescent Current	$I_o = 0 \text{ mA}$ $V_o + 1 \text{ V} < V_i < 26 \text{ V}$		0.8	. 2	mA
		I _o = 400 mA (*) V _o + 1 V < V _i < 26 V		65	90	mA
Io	Maximal Output Current			800		mA
losc	Short Circuit Output Current (*)			350	500	mA

(*) Foldback protection.

Figure 1: Output Voltage vs. Temperature.






Figure 3 : Quiescent Current vs. Output Current $(V_0 = 5 \text{ V}).$



APPLICATION INFORMATION

- 1) The L4920 and L4921 have $V_{REF}\cong 1.25$ V. Then the output voltage can be set down to V_{REF} but V_i must be greater than 5.2 V ($T_j=25$ °C).
- As the regulator reference voltage source works in closed loop, the reference voltage may change in foldback condition.
- 3) For applications with high V_I, the total power dissipation of the device with respect to the ther-

Figure 2: Foldback Current Limiting.



mal resistance of the package may be limiting the application. The total power dissipation is:

$$P_{tot} = V_i I_q + (V_i - V_o) I_o$$


A typical curve giving the quiescent current I_q as a function of the output current I_0 is shown in fig. 3.

L4940 Series

VERY LOW DROP 1.5A REGULATORS

PRELIMINARY DATA

- PRECISE 5V, 8.5V, 10V, 12V OUTPUTS
- LOW DROPOUT VOLTAGE (500mV TYP AT 1.5A)
- VERY LOW QUIESCENT CURRENT
- THERMAL SHUTDOWN
- SHORT CIRCUIT PROTECTION
- REVERSE POLARITY PROTECTION




INTRODUCTION

The L4940 series of three terminal positive regulators is available in TO-220 package and with several fixed output voltages, making it useful in a wide range of industrial and consumer applications. Thanks to its very low input/output voltages.


age drop, these devices are particularly suitable for battery powered equipments, reducing consumption and prolonging battery life. Each type employs internal current limiting, antisaturation circuit, thermal shut-down and safe area protection.

BLOCK DIAGRAM



CONNECTION DIAGRAM AND ORDERING NUMBERS

(Top view)



ORDERING NUMBERS	OUTPUT VOLTAGE
L4940V5	5V
L4940V85	8.5V
L4940V10	10V
L4940V12	12V

ABSOLUTE MAXIMUM RATINGS

V _i	Forward input voltage	30	٧
V _{iR}	Reverse input voltage $(V_O = 5V R_O = (V_O = 8.5V R_O = (V_O = 10V R_O = (V_O = 12V R_O = 6))$	180Ω) 200Ω)	V
$egin{aligned} & I_{O} & & & & \\ & P_{tot} & & & & & \\ & T_{j}, & T_{stg} & & & & & \end{aligned}$	Output current Power dissipation Junction and storage temperature	Internally limited Internally limited -40 to 150	°C

THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	3	°C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	50	°C/W

TEST CIRCUITS

Fig. 1 – DC Parameters




Fig. 2 - Load Regulation





Fig. 3 - Ripple Rejection



ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^{\circ}C$, $C_i = 0.1 \mu F$, $C_o = 22 \mu F$, unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
OUT	OUTPUT VOLTAGE			5		8.5			V
INPL	JT VOLTAGE (un	less otherwise specified)		7			10.5		٧
Vo	Output voltage	I _o = 0.5A	4.9	5	5.1	8.3	8.5	8.7	
		I _o = 5 mA to 1.5A	4.8 (V _i =	5 6.5 to	5.2 16V)		8.5 10.2 to	8.85 16V)	V
Vi	Operating input voltage	I _o = 5 mA			17			17	V
۵Vo	Line regulation	I _o = 5 mA	(V _i =	4 6V to	10 17V)	(V _i =	4 9.5 to	9 17V)	mV
$\Delta V_{\mathbf{o}}$	Load regulation	I _o = 5 mA to 1.5A		8	25		12	30	mV
		I _o = 0.5A to 1A		5	15		8	16	111 V
$I_{\mathbf{Q}}$	Quiescent current	I _o = 5 mA		5	8		4	8	
L		I _o = 1.5 A	(∨	30 i = 6.5	₅₀ V)	(∨	30 ' _i = 10.2	50 2V)	mA
ΔIQ	Quiescent current	I _o = 5 mA			3			2.5	
	change	I _O = 1.5 A	(V _i =	6.5 to	15 16V)	(V _i =	10.2 to	15 16V)	mA
V _d	Dropout voltage	I _o = 0.5A		200	400		200	400	
		I _O = 1.5A		500	900		500	900	mV
$\frac{\Delta V_o}{\Delta T}$	Output voltage drift			0.5			0.8		mV/°C
SVR	Supply voltage rejection	f = 120 Hz I _o = 1A	58	68		58	66		dB
I _{sc}	Short circuit	V _i = 14V		2	2.7		2	2.7	
	current limit		(V	2.2 = 6.5	2.9 V)	(Vi	2.2 = 10.2		А
Zo	Output impedance	f = 1 KHz I _O = 0.5A		30			32		mΩ
eN	Output noise	B = 100 Hz to 100 KHz		30			30		μV/V _O

ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^{\circ}C$, $C_i = 0.1 \mu F$, $C_o = 22 \mu F$, unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
OUT	PUT VOLTAGE			10			12		V	
INPL	JT VOLTAGE (un	less otherwise specified)		12			14		V	
Vo	Output voltage	I _O = 0.5A	9.8	10	10.2	11.75	12	12.25	,,	
		I _o = 5 mA to 1.5A		10 11.7 to	10.4 16V)	11.5 (V _i =	12 13.8 to			
V.	Operating input voltage	I _O = 5 mA			17			17	V	
۵Vo	Line regulation	I _O = 5 mA	(V _i =	3 = 11 to	8 17V	(V _i =	3 13 to	7 14V)	mV	
$\vartriangle V_{\mathbf{o}}$	Load regulation	I _o = 5 mA to 1.5A		15	35		15	35	mV	
		I _o = 0.5A to 1A		10	20		10	25	IIIV	
$I_{\mathbf{Q}}$	Quiescent current	I _o = 5 mA		4	8		4	8		
		I _o = 1.5A	(V	30 = 11.7	50 V)	(V	30 = 13.8	50 3V)	mA	
ΔlQ	Quiescent current	I _o = 5 mA			2			1.5		
	change	I _O = 1.5A	(V _i =	11.7 to	13 16V)	(Vi	= 13.8	10 3V)	mA	
V _d	Dropout voltage	I _o = 0.5A		200	400		200	400		
		I _o = 1.5A		500	900		500	900	mV	
$\frac{\Delta V_o}{\Delta T}$	Output voltage drift			1			1.2		mV/°C	
SVR	Supply voltage rejection	f = 120 Hz I _o = 1A	56	62		55	61		dB	
I _{sc}	Short circuit	V _i = 14V		2	2.7		2	2.7		
	current limit	V _i = 11.7V		2.2	2.9		_	_	Α	
Zo	Output impedance	f = 1KHz I _O = 0.5A		36			40		mΩ	
еN	Output noise voltage	B = 100 Hz to 100 KHz		30	,		30		μ \ /\ _O	

Fig. 4 - Dropout voltage vs. output current




Fig. 5 - Dropout voltage vs. temperature




Fig. 6 - Output voltage vs. temperature (L4940V5)




Fig. 7 - Output voltage vs. temperature (L4940V85)




Fig. 8 - Output voltage vs. temperature (L4040V10)




Fig. 9 - Output voltage vs. temperature (L4940V12)




Fig. 10 - Quiescent current vs. temperature (L4940V5)




Fig. 11 - Quiescent current vs. input voltage (L4940V5)





Fig. 12 - Quiescent current vs. output current (L4940V5)



SGS-THOMSON MICROELECTRONICS

5/8

Fig. 13 - Short circuit current vs. temperature (1.4940V5)




Fig. 14 - Peak output current vs. input/output differential voltage (L4940V5)




Fig. 15 - Low voltage behavior (L4940V5)




Fig. 16 - Low voltage behavior (L4940V85)




Fig. 17 - Low voltage behavior (L4940V10)




Fig. 18 - Low voltage behavior (L4940V12)




Fig. 19 - Supply voltage rejection vs. frequency




Fig. 20 - Supply voltage rejection vs. output current





Fig. 21 – Load dump characteristics (L4940V5)



6/8

SGS-THOMSON




Fig. 25 - Distributed supply with on-card L4940 and L4941 low-drop regulators






Fig. 26 - Distributed supply with on-card L4940 and L4941 low-drop regulators



ADVANTAGES OF THESE APPLICATIONS ARE:

- On card regulation with short circuit and thermal protection on each output.
- Very high total system efficiency due to the switching preregulation and very low-drop postregulations.

Fig. 27



ADVANTAGES OF THIS CONFIGURATION ARE:

- Very high regulation (line and load) on both the output voltages.
- 12V output short-circuit and thermally protected.
- Very high efficiency on the 12V output due to the very low drop regulator.




L4941X (SOT-82)



VERY LOW DROP 1A REGULATOR

PRELIMINARY DATA

- LOW DROPOUT VOLTAGE (450mV TYP AT 1A)
- VERY LOW QUIESCENT CURRENT
- THERMAL SHUTDOWN
- SHORT CIRCUIT PROTECTION
- REVERSE POLARITY PROTECTION




INTRODUCTION


The L4941/X is a three terminal 5V positive regulator available in TO-220 and SOT-82 packages; making it useful in a wide range of the industrial and consumer applications. Thanks to its very low input/output voltage drop, this devi-


ce is particularly suitable for battery powered equipment, reducing consumption and prolonging battery life. It employes internal current limiting, antisaturation circuit, thermal shutdown and safe area protection.

BLOCK DIAGRAM



PIN CONNECTIONS





TO-220

SOT-82

ABSOLUTE MAXIMUM RATINGS

Vi	Forward input voltage	30	V
ViR	Reverse input voltage ($R_O = 100\Omega$)	-15	V
I _O	Output current	Internally limited	
P_{tot}	Power dissipation	Internally limited	
T_j , T_{stg}	Junction and storage temperature	-40 to 150	°C

THERMAL	DATA		SOT-82	TO-220
R _{th j-case}	Thermal resistance junction-case	max	8 °C/W	3 °C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	100 °C/W	50 °C/W

TEST CIRCUITS

Fig. 1 - DC Parameters




Fig. 2 - Load Regulation





Fig. 3 - Ripple Rejection



ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^{\circ}C$, $C_i = 0.1 \mu F$, $C_o = 22 \mu F$, unless otherwise specified)

	Parameter	Test Cond	itions	Min.	Тур.	Max.	Unit	
OUTPUT VOLTAGE 5								
INPUT	VOLTAGE (unless other	rwise specified)			7			
Vo	Output voltage	I _o = 5mA to 1A V _i = 6V to 14V		4.8	5	5.2	٧	
Vi	Operating input voltage	I ₀ = 5mA				16	V	
ΔV _o	Line regulation	V _i = 6V to 16V I _o = 5mA			5	20	mV	
ΔV _o	Load regulation	I _o = 5mA to 1A I _o = 0.5A to 1A			8 5	20 15	mV	
IQ	Quiescent current	V = 6V	I _o = 5mA		4	8	^	
		V _i = 6V	I _o = 1A		20	40	m A	
ΔIQ	Quiescent current change	V _i = 6V to 14V	I _o = 5mA			3	mA.	
	criange	V; - 6V to 14V	I ₀ = 1A			-10		
V _d	Dropout voltage	I _o = 0.5A			250	450	mV	
		I ₀ = 1A			450	700	""V	
$\frac{\Delta V_o}{\Delta T}$	Output voltage drift				0.6		mV/°C	
SVR	Supply voltage rejection	f = 120Hz I _O = 0.5A		58	68		dB	
I _{sc}	Short circuit current	V _i = 14V			1.6	2.0		
	limit	V _i = 6V			1.8	2.2	Α	
Z _o	Output impedance	f = 1KHz I _O = 0.5A			30		mΩ	
eN	Output noise voltage	B = 100Hz to 100k	(Hz		30		μV/V _o	

Fig. 4 - Dropout voltage vs. output current




Fig. 5 - Dropout voltage vs. temperature




Fig. 6 - Output voltage vs. temperature




Fig. 7 - Quiescent current vs. temperature




Fig. 8 - Quiescent current vs. input voltage




Fig. 9 - Quiescent current vs. output current




Fig. 10 - Short circuit current vs. temperature




Fig. 11 - Peak output current vs. input/output differential voltage




Fig. 12 - Low voltage behavior




Fig. 13 - Supply voltage rejection vs. frequency




Fig. 14 - Supply voltage rejection vs. output current




Fig. 15 - Load dump characteristics




Fig. 16 - Line transient response




Fig. 17 - Load transunt




Fig. 18 - Totale power dissipation (TO-220)





Fig. 19 - Distributed supply with on-card L4940 and L4941 low-drop regulators


5-9461/1



ADVANTAGES OF THESE APPLICATIONS ARE:

- On card regulation with short circuit and thermal protection on each output.
- Very high total system efficiency due to the switching preregulation and very low-drop postregulations.

Fig. 20 - Distributed supply with on-card L4940 and L4941 low-drop regulators





2.5A POWER SWITCHING REGULATOR

PRELIMINARY DATA

- 2.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE (± 2%) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN

The L4960 is a monolithic power switching regulator delivering 2.5A at a voltage variable from 5V to 40V in step down configuration.

Features of the device include current limiting,

soft start, thermal protection and 0 to 100% duty cycle for continuous operation mode.

The L4960 is mounted in a Heptawatt plastic power package and requires very few external components.

Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.



Heptawatt


ORDERING NUMBER: L4960 (Vertical)

L4960H (Horizontal)


ABSOLUTE MAXIMUM RATINGS

V_1	Input voltage	50	V
$V_{1}^{-} - V_{7}$	Input to output voltage difference	50	V
V ₇	Negative output DC voltage	-1	V
•	Negative output peak voltage at $t = 0.1 \mu s$; $f = 100 \text{KHz}$	-5	V
V_3, V_6	Voltage at pin 3 and 6	5.5	V
V_2	Voltage at pin 2	7	V
l ₃	Pin 3 sink current	1	mΑ
I ₅	Pin 5 source current	20	mΑ
P _{tot}	Power dissipation at $T_{case} \leq 90^{\circ}C$	15	W
T_j , T_{stg}	Junction and storage temperature	-40 to 150	°C
P _{tot} _	Power dissipation at $T_{case} \leq 90^{\circ}C$	15	

BLOCK DIAGRAM



CONNECTION DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	50	°C/W

PIN FUNCTIONS

N°	NAME FUNCTION			
1	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.		
2	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.		
3	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.		
4	GROUND	Common ground terminal.		
5	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency.		
6	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.		
7	ОИТРИТ	Regulator output.		

SGS-THOMSON MICROELECTRONICS

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25^{\circ}C$, $V_i = 35V$, unless otherwise specified)

Parameter		Test Conditions		Min.	Тур.	Max.	Unit
YNAV	IIC CHARACTERISTICS	-		*		*	
Vo	Output voltage range	V ₁ = 46V	I ₀ = 1A	V _{ref}		40	V
Vi	Input voltage range	V _o = V _{ref} to 36V	I _o = 2.5A	9		46	٧
ΔV _o	Line regulation	V _i = 10V to 40V	$V_0 = V_{ref}$ $I_0 = 1A$		15	50	mV
ΔV _o	Load regulation	Vo = Vref	I _o = 0.5A to 2A		10	30	mV
V _{ref}	Internal reference voltage (pin 2)	V _i = 9V to 46V	I _O = 1A	5	5.1	5.2	V
ΔV _{ref} ΔT	Average temperature coefficient of refer, voltage	$T_j = 0^{\circ} \text{C to } 125^{\circ} \text{C}$ $I_0 = 1 \text{A}$			0.4		mV/°C
V _d	Dropout voltage	I _o = 2A			1.4	3	٧
l _{om}	Maximum operating load current	V _I = 9V to 46V V _O = V _{ref} to 36V		2.5			А
I _{7L}	Current limiting threshold (pin 7)	V _I = 9V to 46V V _o = V _{ref} to 36V		3		4.5	Α
I _{SH}	Input average current	V _i = 46V; outpu	t short-circuit		30	60	mA
η	Efficiency	f = 100KHz	V _o = V _{ref}		75		%
		I _o = 2A	V _o = 12V		85		%
SVR	Supply voltage ripple rejection	$\Delta V_i = 2V_{rms}$ $f_{ripple} = 100Hz$ $V_0 = V_{ref}$	I ₀ = 1A	50	56		dB
f	Switching frequency			85	100	115	KHz
∆f ∆V _i	Voltage stability of switching frequency	V _i = 9V to 46V			0.5		%
∆f ∆T _j	Temperature stability of switching frequency	$T_j = 0^{\circ} C \text{ to } 125^{\circ} C$			1		%
f _{max}	Maximum operating switching frequency	V _o = V _{ref}	I ₀ = 2A	120	150		KHz
T _{sd}	Thermal shutdown junction temperature				150		°C

ELECTRICAL CHARACTERISTICS (continued)

Parameter

DC CHARACTERISTICS											
I _{1Q}	Quiescent drain current	100% duty cycle pins 5 and 7 open			30	40	mA				
		0% duty cycle	V ₁ = 46V		15	20	mA				
-1 ₇ L	Output leakage current	0% duty cycle				1	mA				

Test Conditions

Min.

Typ.

Max.

Unit

SOFT START

I _{6SO}	Source current	100	130	150	μΑ
I _{6SI}	Sink current	50	70	120	μΑ

ERROR AMPLIFIER

V _{3H}	High level output voltage	V ₂ = 4.7V	$I_3 = 100 \mu A$	3.5			٧
V _{3L}	Low level output voltage	V ₂ = 5.3V	$I_3 = 100 \mu A$			0.5	٧
1351	Sink output current	V ₂ = 5.3V		100	150		μΑ
-l ₃₅₀	Source output current	V ₂ = 4.7V		100	150		μΑ
l ₂	Input bias current	V ₂ = 5.2V			2	10	μΑ
G _v	DC open loop gain	V ₃ = 1V to 3V		46	55		dB

OSCILLATOR

-1 ₅	Oscillator source current	5		mA	l

CIRCUIT OPERATION (refer to the block diagram)

The L4960 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 2.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to $\pm 2\%$).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 3. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor C_{ss} and allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

Fig. 1 - Soft start waveforms




Fig. 2 - Current limiter waveforms





Fig. 3 - Test and application circuit



C6, C7: EKR (ROE) L1 = 150µH at 5A (COGEMA 946042) CORE TYPE: MAGNETICS 58206-A2 MPP N° TURNS 45, WIRE GAUGE: 0.8mm (20 AWG)

Fig. 4 - Quiescent drain current vs. supply voltage (0% duty cycle)




Fig. 5 - Quiescent drain current vs. supply voltage (100% duty cycle)




Fig. 6 - Quiescent drain current vs. junction temperature (0% duty cycle)




Fig. 7 - Quiescent drain current vs. junction temperature (100% duty cycle)




Fig. 8 - Reference voltage (pin 2) vs. V_i




Fig. 9 - Reference voltage vs. junction temperature (pin 2)




Fig. 10 - Open loop frequency and phase responde of error amplifier




Fig. 11 - Switching frequency vs. input voltage




Fig. 12 -- Switching frequency vs. junction temperature




Fig. 13 - Switching frequency vs. R2 (see test circuit)




Fig. 14 -- Line transient response




Fig. 15 - Load transient




Fig. 16 - Supply voltage ripple rejection vs. frequency




Fig. 17 - Dropout voltage between pin 1 and pin 7




Fig. 18 - Dropout voltage between pin 1 and 7 vs. junction temperature




Fig. 19 - Power dissipation derating curve




Fig. 20 - Efficiency vs. output current




Fig. 21 - Efficiency vs. output current




Fig. 22 - Efficiency vs.






Fig. 23 - Efficiency vs.




APPLICATION INFORMATION

Fig. 24 - Typical application circuit



 $\begin{array}{c} C_1, C_6, C_7 \colon \mathsf{EKR} \; (\mathsf{ROE}) \\ D_1 \colon \mathsf{BYW80} \; \mathsf{OR} \; \mathsf{5A} \; \mathsf{SCHOTTKY} \; \mathsf{DIODE} \\ \mathsf{SUGGESTED} \; \mathsf{INDUCTOR} \colon L_1 = 150 \mu \mathsf{H} \; \mathsf{at} \; \mathsf{5A} \\ \mathsf{CORE} \; \mathsf{TYPE} \colon \; \; \mathsf{MAGNETICS} \; \mathsf{58206} \; - \; \mathsf{A2} \; - \; \mathsf{MPP} \\ \mathsf{N}^\circ \; \mathsf{TURNS} \colon \mathsf{45}, \; \; \mathsf{WIRE} \; \mathsf{GAUGE} \colon \mathsf{0.8mm} \; (\mathsf{20} \; \mathsf{AWG}), & \mathsf{COGEMA} \; \mathsf{946042} \\ \mathsf{U15/GUP15} \colon \; \mathsf{N}^\circ \; \mathsf{TURNS} \colon \mathsf{60}, \; \; \mathsf{WIRE} \; \mathsf{GAUGE} \colon \mathsf{0.8mm} \; (\mathsf{20} \; \mathsf{AWG}), & \mathsf{AIR} \; \mathsf{GAP} \colon \mathsf{1mm}, & \mathsf{COGEMA} \; \mathsf{969051}. \end{array}$

Fig. 25 - P.C. board and component layout of the Fig. 24 (1:1 scale)



Resistor values for standard output voltages							
V _o	R3	R4					
12V	4.7ΚΩ	6.2ΚΩ					
15V 18V	4.7KΩ 4.7KΩ	9.1KΩ 12KΩ					
24V	4,7ΚΩ	18ΚΩ					

Fig. 26 - A minimal 5.1V fixed regulator; Very few component are required





Fig. 27 - Programmable power supply



Load regulation (1A to 2A) = 10mV (V_0 = 5.1V) Line regulation (220V ± 15% and to I_0 = 1A) = 15mV (V_0 = 5.1V)

10/13

Fig. 28 - Microcomputer supply with + 5.1V, -5V, +12V and -12V outputs





Fig. 29 - DC-DC converter 5.1V/4A, ± 12V/2.5A; a suggestion how to synchronize a negative output



L1, L3 = COGEMA 946042 (969051) L2 = COGEMA 946044 (946045) D₁, D₂, D3 = BYW80

Fig. 30 - In multiple supplies several L4960s can be synchronized as shown





Fig. 31 - Regulator for distributed supplies




MOUNTING INSTRUCTION

The power dissipated in the circuit must be removed by adding an external heatsink. Thanks to the Heptawatt package attaching the heatsink is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink

and the package it is better to insert a layer of silicon grease, to optimize the thermal contact, no electrical isolation is needed between the two surfaces.

Fig. 32 - Mounting example



	·		



1.5A POWER SWITHING REGULATOR

PRELIMINARY DATA

- 1.5A OUTPUT CURRENT
- 5.1V TO 40V OUTPUT VOLTAGE RANGE
- PRECISE (± 2 %) ON-CHIP REFERENCE
- HIGH SWITCHING FREQUENCY
- VERY HIGH EFFICIENCY (UP TO 90%)
- VERY FEW EXTERNAL COMPONENTS
- SOFT-START
- INTERNAL LIMITING CURRENT
- THERMAL SHUTDOWN


The L4962 is a monolithic power switching regulator delivering 1.5A at a voltage veriable from 5V to 40V in step down configuration.

Features of device include current limiting, soft start, thermal protection and 0 to 100% duty cycle for continuous operating mode.

The L4962 is mounted in a 16-lead Powerdip

plastic package and Heptawatt package and requires very few external components.


Efficient operation at switching frequencies up to 150KHz allows a reduction in the size and cost of external filter components.




L4962 (12 + 2 + 2 Powerdip) L4962E (Heptawatt) L4962EH (Horizontal Heptawatt)


ABSOLUTE MAXIMUM RATINGS


V ₇	Input voltage	50	V
$V_7 - V_2$	Input to output voltage difference	50	V
V_2	Negative output DC voltage	-1	V
_	Output peak voltage at $t = 0.1 \mu s$, $f = 100 \text{KHz}$	-5	V
V_{11}, V_{15}	Voltage at pin 11, 15	5.5	V
V ₁₀	Voltage at pin 10	7	V
l ₁₁	Pin 11 sink current	1	mΑ
l ₁₄	Pin 14 source current	20	mΑ
P_{tot}	Power dissipation at $T_{pins} \le 90^{\circ}C$ (Powerdip)	4.3	W
	$T_{case} \leq 90^{\circ} C$ (Heptawatt)	15	W
T_j , T_stg	Junction and storage temperature	-40 to 150	°C





CONNECTION DIAGRAMS





THERMA	AL DATA	Heptawatt	Powerdip	
R _{th j} -case R _{th j} -pins R _{th j} -amb	Thermal resistance junction-case Thermal resistance junction-pins Thermal resistance junction-ambient	max max max	4°C/W - 50°C/W	14°C/W 80°C/W*

^{*} Obtained with the GND pins soldered to printed circuit with minimized copper area.

PIN FUNCTIONS

HEPTAWATT	POWERDIP	NAME	FUNCTION
1	7	SUPPLY VOLTAGE	Unregulated voltage input. An internal regulator powers the internal logic.
2	10	FEEDBACK INPUT	The feedback terminal of the regulation loop. The output is connected directly to this terminal for 5.1V operation; it is connected via a divider for higher voltages.
3	11	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
4	4, 5, 12, 13	GROUND	Common ground terminal.
5	14	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency. This pin must be connected to pin 7 input when the internal oscillator is used.
6	15	SOFT START	Soft start time constant. A capacitor is connected between this terminal and ground to define the soft start time constant. The capacitor also determines the average short circuit output current.
7	2	OUTPUT	Regulator output.
	1, 3, 6, 8, 9, 16		N.C.

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_j = 25^{\circ}\text{C}$, $V_i = 35\text{V}$, unless otherwise specified)

	Parameter	Test C	Conditions	Min.	Тур.	Max.	Unit
DYNAN	IIC CHARACTERISTICS						
Vo	Output voltage range	V _i = 46V	I _o = 1A	V_{ref}		40	V
v _i	Input voltage range	$V_0 = V_{ref}$ to 36V	I _o = 1.5A	9		46	V
ΔV _o	Line regulation	V _i = 10V to 40V	$V_o = V_{ref}$ $I_o = 1A$		15	50	mV
ΔV _o	Load regulation	V _o = V _{ref}	I _o = 0.5A to 1.5A		8	20	mV
V _{ref}	Internal reference voltage (pin 10)	V _i = 9V to 46V	I ₀ = 1A	5	5.1	5.2	\ \
∆V _{ref} ∆T	Average temperature coefficient of refer. voltage	$T_j = 0^{\circ} \text{C to } 125^{\circ} \text{C}$ $I_0 = 1 \text{A}$;		0.4		mV/°C
V _d	Dropout voltage	I _o = 1.5A			1.5	2	\ \
I _{om}	Maximum operating load current	V _i = 9V to 46V V _o = V _{ref} to 36V		1.5			А
I ₂ L	Current limiting threshold (pin 2)	V _i = 9V to 46V V _o = V _{ref} to 36V		2		3.3	А
I _{SH}	Input average current	V _i = 46V; outpu	t short-circuit		15	30	mA
η	Efficiency	f = 100KHz	Vo = Vref		70		%
		I _o = 1A	V _o = 12V		80		%
SVR	Supply voltage ripple rejection	$\Delta V_i = 2V_{rms}$ $f_{ripple} = 100Hz$ $V_0 = V_{ref}$	I ₀ = 1A	50	56		dB
f	Switching frequency			85	100	115	KHz
∆f ∆V₁	Voltage stability of switching frequency	V _i = 9V to 46V			0.5		%
$\frac{\Delta f}{\Delta T_j}$	Temperature stability of switching frequency	$T_j = 0^{\circ} \text{C to } 125^{\circ} \text{C}$;		1		%
fmax	Maximum operating switching frequency	V _o = V _{ref}	I ₀ = 1A	120	150		KHz
T _{sd}	Thermal shutdown junction temperature				150		°c

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
С СНА	RACTERISTICS						
I _{7Q}	Quiescent drain current	100% duty cycle pins 2 and 14 open			30	40	mA
		0% duty cycle	V _i = 46V		15	20	mA
-1 ₂ L	Output leakage current	0% duty cycle				1	mA
OFT S	ΓART						
I _{15 SO}	Source current			100	130	160	μΑ
I ₁₅ SI	Sink current			50	70	120	μΑ
RROR	AMPLIFIER						
V _{11 H}	High level output voltage	V ₁₀ = 4.7V	I ₁₁ = 100μA	3.5			٧
V ₁₁ L	Low level output voltage	V ₁₀ = 5.3V	I ₁₁ = 100μA			0.5	٧
I _{11SI}	Sink output current	V ₁₀ = 5.3V		100	150		μΑ
-I ₁₁₅₀	Source output current	V ₁₀ = 4.7V		100	150		μΑ
I ₁₀	Input bias current	V ₁₀ = 5.2V			2	10	μΑ
G _v	DC open loop gain	V ₁₁ = 1V to 3V		46	55		dB

mΑ

-114

Oscillator source current

CIRCUIT OPERATION (refer to the block diagram)

The L4962 is a monolithic stepdown switching regulator providing output voltages from 5.1V to 40V and delivering 1.5A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1V on-chip reference (zener zap trimmed to $\pm 2\%$).

This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage.

The gain and frequency stability of the loop can be adjusted by an external RC network connected to pin 11. Closing the loop directly gives an output voltage of 5.1V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor C_{ss} and allowed to rise, linearly, as this capacitor is charged by a constant current source. Output overload protection is provided in the form of a current limiter. The load current is sensed by a internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4V.

The output stage is thus re-enabled and the output voltage rises under control of the soft start network. If the overload condition is still present the limiter will trigger again when the threshold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network. The thermal overload circuit disables circuit operation when the junction temperature reaches about 150°C and has hysteresis to prevent unstable conditions.

Fig. 1 - Soft start waveforms




Fig. 2 - Current limiter waveforms





Fig. 3 - Test and application circuit (Powerdip)



- 1) D1: BYW98 or 3A Schottky diode, 45V of VRRM;
- 2) L1: CORE TYPE MAGNETICS 58120 A2 MPP N° TURNS 45, WIRE GAUGE: 0.8mm (20 AWG)
- 3) C₆, C₇: ROE, EKR 220µF 40V

Fig. 4 - Quiescent drain current vs. supply voltage (0% duty cycle)




Fig. 5 - Quiescent drain current vs. supply voltage (100% duty cycle)




Fig. 6 - Quiescent drain current vs. junction temperature (0% duty cycle)




Fig. 7 - Quiescent drain current vs. junction temperature (100% duty cycle)




Fig. 8 - Reference voltage (pin 10) vs. V_i rdip) vs. V_i




Fig. 9 - Reference voltage (pin 10) vs. junction temperature




Fig. 10 - Open loop frequency and phase response of error amplifier




Fig. 11 -- Switching frequency vs. input voltage




Fig. 12 -- Switching frequency vs. junction temperature




Fig. 13 - Switching frequency vs. R2 (see test




Fig. 14 - Line transient response




Fig. 15 - Load transient response




Fig. 16 - Supply voltage ripple rejection vs. frequency




Fig. 17 - Dropout voltage between pin 7 and pin 2 vs.




Fig. 18 - Dropout voltage between pin 7 and 2 vs.




Fig. 19 - Efficiency vs. output current




Fig. 20 - Efficiency vs. output current




Fig. 21 - Efficiency vs. output current




Fig. 22 - Efficiency vs. output voltage




Fig. 23 - Efficiency vs. output voltage





Fig. 24 - Maximum allowable power dissipation vs. ambient temperature (Powerdip)




8/12

SGS-THOMSON MICROFLECTRONICS


APPLICATION INFORMATION

Fig. 25 - Typical application circuit



 C_1 , C_6 , C_7 : EKR (ROE) D_1 : BYW98 OR VISK340 (SCHOTTKY) SUGGESTED INDUCTORS (L_1): MAGNETICS 58120 - A2MPP - 45 TURNS - WIRE GAUGE 0.8mm (20AWG) - COGEMA 946043 OR U15, GUP15, 60 TURNS 1mm, AIR GAP 0.8mm (20AWG) - COGEMA 969051

Fig. 26 - P.C. board and component layout of the circuit of Fig. 25 (1: 1 scale)



Resistor values for standard output 7 voltages							
v _o	V _o R3 R4						
12V	4.7ΚΩ	6.2KΩ					
15V	4.7ΚΩ	9.1ΚΩ					
18V	4.7ΚΩ	12ΚΩ					
24V	4.7ΚΩ	18ΚΩ					

SGS-THOMSON

Fig. 27 - A minimal 5.1V fixed regulator; very few components are required






Fig. 28 - Programmable power supply



 V_o = 5.1V to 15V I_o = 1.5A max Load regulation (0.5A to 1.5A) = 10mV (V_o = 5.1V) Line regulation (220V ± 15% and to I_o = 1A) = 15mV (V_o = 5.1V)

Fig. 29 - DC-DC converter 5.1V/4A, ± 12V/1A. A suggestion how to synchronize a negative output



L2 = COGEMA 946044 (946045)

Fig. 30 - In multiple supplies several L4962s can be synchronized as shown





Fig. 31 - Preregulator for distributed supplies



* L2 and C2 are necessary to reduce the switching frequency spikes when linear regulators are remote from L4962

MOUNTING INSTRUCTION

The $R_{th\ J-amb}$ of the L4962 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 32).

The diagram of figure 33 shows the $R_{th\ j-amb}$ as a function of the side " ℓ " of two equal square copper areas having the thickness of 35μ (1.4

mils). During soldering the pins temperature must not exceed 260°C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Fig. 32 - Example of P.C. board copper area which is used as heatsink





Fig. 33 - Maximum dissipable power and junction to ambient thermal resistance vs. side "\mathcal{L}"





HIGH CURRENT SWITCHING REGULATOR

- 4 A OUTPUT CURRENT
- 5.1 V TO 28 V OUTPUT VOLTAGE RANGE
- 0 TO 100 % DUTY CYCLE RANGE
- PRECISE (± 3 %) ON-CHIP REFERENCE
- SWITCHING FREQUENCY UP TO 120 KHz
- VERY HIGH EFFICIENCY (UP TO 90 %)
- VERY FEW EXTERNAL COMPONENTS
- SOFT START
- RESET OUTPUT
- **CURRENT LIMITING**
- INPUT FOR REMOTE INHIBIT AND SYN-CHRONUS PWM
- THERMAL SHUTDOWN

DESCRIPTION


The L4964 is a stepdown power switching regulator delivering 4 A at a voltage variable from 5.1 V to 28 V.

Features of the device include overload protection, soft start, remote inhibit, thermal protection, a reset


output for microprocessors and a PWM comparator input for synchronization in multichip configurations.

The L4964 is mounted in a 15-lead Multiwatt® plastic power package and requires very few external components.

Efficient operation at switching frequencies up to 120 KHz allows a reduction in the size and cost of external filter components.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vi	Input Voltage (pin 3)	36	V
$V_i - V_2$	Input to Output Voltage Difference	38	V
V ₂	Output DC Voltage Output Peak Voltage at t = 0.1 μsec f = 100 kHz	-1 -7	V
V ₁₂	Voltage at Pin 12	10	V
V_5, V_7, V_9	Voltage at Pins 5, 7 and 9	5.5	V
V_{10}, V_6, V_{13}	Voltage at Pins 10, 6 and 13	7	V
V ₁₄	Voltage at Pin 14 (I ₁₄ ≤ 1 mA)	Vi	
l ₉	Pin 9 Sink Current	1	mA
. I ₁₁	Pin 11 Source Current	20	mA
114	Pin 14 Sink Current (V ₁₄ < 5 V)	50	mA
P _{tot}	Power Dissipation at T _{case} ≤ 90 °C	20	W
T _j , T _{stg}	Junction and Storage Temperature	- 40 to 150	°C

THERMAL DATA

R _{th i-case}	Thermal Resistance Junction-case	Max	3	°C/W	
R _{th i-amb}	Thermal Resistance Junction-ambient	Max	35	°C/W	

CONNECTION DIAGRAM (top view)



Note: Pins 1, 4, 15 must not be connected. Leave open circuit.

PIN FUNCTIONS

N°	Name	Function
1	N.C.	Must not be connected. Leave open circuit.
2	OUTPUT	Regulator Output.
3	SUPPLY VOLTAGE	Unregulated Voltage Input. An internal regulator powers the L4964's internal logic.
4	N.C.	Must not be connected. Leave open circuit.
5	SOFT START	Soft Start Time Constant. A capacitor is connected between this terminal and ground to define the soft start time constant. This capacitor also determines the average short circuit output current.
6	INHIBIT INPUT	TTL - Level Remote Inhibit. A logic high level on this input disables the L4964.
7	SYNC INPUT	Multiple L4964's are synchronized by connecting the pin 7 inputs together and omitting the oscillator RC network on all but one device.
8	GROUND	Common Ground Terminal.
9	FREQUENCY COMPENSATION	A series RC network connected between this terminal and ground determines the regulation loop gain characteristics.
10	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation; it is connected via a divider for higher voltages.
11	OSCILLATOR	A parallel RC network connected to this terminal determines the switching frequency. The pin must be connected to pin 7 input when the internal oscillator is used.
.12	RESET INPUT	Input of the Reset Circuit. The threshold is roughly 5 V. It may be connected to the beedback point or via a divider to the input.
13	RESET DELAY	A capacitor connected between this terminal and ground determines the reset signal delay time.
14	RESET OUTPUT	Open Collector Reset Signal Output. This output is high when the supply is safe.
15	N.C.	Must not be connected. Leave open circuit.

CIRCUIT OPERATION (refer to the block diagram)

The L4964 is a monolithic stepdown switching regulator providing output voltages from 5.1 V to 28 V and delivering 4A.

The regulation loop consists of a sawtooth oscillator, error amplifier, comparator and the output stage. An error signal is produced by comparing the output voltage with a precise 5.1 V on-chip reference (zener zap trimmed to \pm 3 %). This error signal is then compared with the sawtooth signal to generate the fixed frequency pulse width modulated pulses which drive the output stage. The gain and frequency stability of the loop can be ajusted by an external RC network connected to pin 9. Closing the loop directly gives an output voltage of 5.1 V. Higher voltages are obtained by inserting a voltage divider.

Output overcurrents at switch on are prevented by the soft start function. The error amplifier output is initially clamped by the external capacitor C_{SS} and

allowed to rise, linearly, as this capacitor is charged by a constant current source.

Output overload protection is provided in the form of a current limiter. The load current is sensed by an internal metal resistor connected to a comparator. When the load current exceeds a preset threshold this comparator sets a flip flop which disables the output stage and discharges the soft start capacitor. A second comparator resets the flip flop when the voltage across the soft start capacitor has fallen to 0.4 V. The output stage is thus re-enable and the output voltage rises under contro of the soft start network. If the overload condition is still present the limiter will trigger again when the thershold current is reached. The average short circuit current is limited to a safe value by the dead time introduced by the soft start network.

The reset circuit generates an output signal when the supply voltage exceeds a threshold programmed by an external divider. The reset signal is generated with a delay time programmed by an external capacitor. When the supply falls below the threshold the reset output goes low immediately. The reset output is an open collector.

A TTL - level input is provided for applications such

as remote on/off control. This input is activated by high level and disables circuit operation. After an inhibit the L4964 restarts under control of the soft start network

The thermal overload circuit disables circuit operation when the junction temperature reaches about 150 and has hysteresis to prevent unstable conditions.

Figure 1: Reset Output Waveforms.




Figure 2: Soft Start Waveforms.





Figure 3: Current Limiter Waveforms.



ELECTRICAL CHARACTERISTICS (refer to the test circuits $T_j = 25$ °C, $V_i = 25$ V, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.

DYNAMIC CHARACTERISTICS (pin 6 to GND unless otherwise specified)

Vo	Output Voltage Range	V _i = 36 V	I _o = 1 A	V_{ref}		28	V	4
V _i	Input Voltage Range	$V_o = V_{ref}$ to 28 V	I _o = 3 A	9		36	V	4
ΔV_o	Line Regulation	$V_i = 10 \text{ V to } 30 \text{ V}, \text{ V}$	$_{o} = V_{ref}, I_{o} = 2 A$		15	70	mV	4
ΔVo	Load Regulation		I _o = 1 A to 2 A		10	30	mV	4
		$V_o = V_{ref}$	I _o = 0.5 A to 3 A		15	50	mV	4
V _{ref}	Internal Reference Voltage (pin 10)	$V_i = 9 V \text{ to } 36 V$ $I_o = 2 A$		4.95	5.1	5.25	٧	4
$\frac{\Delta V_{ref}}{\Delta T}$	Average Temperature Coefficient of Reference Voltage	$T_j = 0$ °C to 125 °C	I _o = 2 A		0.4		mV/°C	
V _d	Dropout Voltage between Pin 2 and Pin 3	I _o = 3 A			2	3.2	V	4
		I _o = 2 A			1.5	2.4	V	4
lom	Maximum Operating Load Current	$V_1 = 9 V \text{ to } 36 V,$	$V_o = V_{ref}$ to 28 V	4			А	4
I _{2L}	Current Limiting Threshold (pin 2)	$V_i = 9 \text{ V to } 36 \text{ V}$ $V_o = V_{re} f \text{ to } 28 \text{ V}$		4.5		8	А	4
I _{SH}	Input Average Current	V _i = 36 V ; Output SI	nort-circuited		80	140	mA	4

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.

DYNAMIC CHARACTERISTICS (continued)

η	Effiency		$V_o = V_{ref}$		75		%	4
		I _o = 3 A	V _o = 12 V		85		%	4
SVR	Supply Voltage Ripple Rejection	$\Delta V_I = 2 V_{rms}$ $V_o = V_{ref}$	$f_{ripple} = 100 \text{ Hz}$ $I_o = 2 \text{ A}$	46	56	-	dB	4
f	Switching Frequency			40	50	60	kHz	4
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Switching Frequency	V _i = 9 V to 36 V			0.5		%	4
$\frac{\Delta f}{\Delta T_j}$	Temperature Stability of Switching Frequency	$T_j = 0$ °C to 125 °C			1	1	%	4
f _{max}	Maximum Operating Switching Frequency	$V_o = V_{ref}$ $I_o = 1$ A		120			kHz	-
T _{sd}	Thermal Shutdown Junction Temperature			135	145		°C	-

DC CHARACTERISTICS

I _{3Q}	Quiescent Drain	V _i = 36 V V ₇ = 0 V	V ₆ = 0	66	100	mA	6a
	Current	S1 : B S2 : B	V ₆ = 3 V	30	50	mA	6a
-I _{2L}	Output Leakage Current	V _i = 36 V, V6 = 3 V, S2 : A, V ₇ = 0 V	S1 : B,		2	mA	6a

SOFT START

I _{5so}	Source Current	$V_6 = 0 V,$	V ₅ = 3 V	80	130	180	μΑ	6b
I _{5si}	Sink Current	$V_6 = 3 V$,	$V_5 = 3 V$	40	70	140	μΑ	6b

INHIBIT

V _{6L}	Low Input Voltage	$V_i = 9 V \text{ to } 36 V$	S1 : B	- 0.3	0.8	V	6a
V _{6H}	High Input Voltage	$V_7 = 0 V$	S2 : B	2	5.5	٧	6a
- I ₆ L	Input Current with Low Input Voltage	$V_i = 9 \text{ V to } 36 \text{ V}$ $V_7 = 0 \text{ V}$	V ₆ = 0.8 V		20	μА	6a
-l _{6H}	Input Current with High Input Voltage	S1 : B S2 : B	V ₆ = 2 V		10	μА	6a

ELECTRICAL CHARACTERISTICS (continued)

0	D 1	Tarak Orandisiana		-			
Svmbol	Parameter	Test Conditions	Min.	Tvp.	Max.	Unit	Fig.
				71			

ERROR AMPLIFIER

V _{9H}	High Level Output Voltage	$V_{10} = 4.7 \text{ V}, I_9 =$	100 μA, S1 : A,	S2 : A	3.4			V	6c
V _{9L}	Low Level Output Voltage	$V_{10} = 5.3 \text{ V}, I_9 =$	100 μA, S1 : A,	S2 : E			0.6	V	6c
l _{9 si}	Sink Output Current	$V_{10} = 5.3 \text{ V},$	S1 : A,	S2 : B	100	150		μΑ	6c
-l _{9 so}	Source Output Current	$V_{10} = 4.7 V$,	S1 : A,	S2 : D	100	150		μΑ	6c
110	Input Bias Current	$V_{10} = 5.2 \text{ V}$	S1 : B			2	20	μΑ	6c
G _v	DC Open Loop Gain	$V_9 = 1 \ V \text{ to 3 V},$	S1 : A,	S2 : C	40	55		dB	6c

OSCILLATOR AND PWM COMPARATOR

-I ₇	Input Bias Current of PWM Comparator	$V_7 = 0.5 \text{ V to}$	3.5 V			10	μА	6a
-l ₁₁	Oscillator Source Current	$V_{11} = 2 V$,	S1 : A,	S2 : B	4	-	mA	6a

RESET

V _{12R}	Rising Threshold Voltage	$V_i = 9 V \text{ to } 36 V,$	S1 : B,	S2 : B,		V _{ref} -100mV	V _{ref} –50mV	V	6d
V _{12F}	Falling Threshold Voltage				4.75	V _{ref} -150mV	V _{ref} –100mV	٧	6d
V _{13D}	Delay Threshold Voltage	$V_{12} = 5.3 \text{ V},$	S1 : A,	S2 : B	4.3	4.5 100	4.7	V mV	6d 6d
V _{13H}	Delay Threshold Voltage Hysteresis					100		111 V	l ou
V _{14S}	Output Saturation Volt.	$I_{14} = 5 \text{ mA}$; V_{12}	= 4.7 V ; S1	, S2 : B			0.4	٧	6d
I ₁₂	Input Bias Current	$V_{12} = 0 \text{ V to } V_{\text{ref}},$	S1 : B	, S2 : B		1	10	μΑ	6d
-l _{13 so}	Delay Source Current	$V_{13} = 3 V$	$V_{12} = 5.3 \text{ V}$,	60	110	150	μΑ	6d
I _{13 si}	Delay Sink Current	S1 : A S2 : B	$V_{12} = 4.7 \text{ V}$,	8			mA	6d
I ₁₄	Output Leakage Current	$V_i = 36 \text{ V}, V_{12} =$	5.3 V, S1 : E	3, S2 : A			100	μА	6d

Figure 4: Dynamic Test Circuit.




Figure 5: PC. Board and Component Layout of the Circuit of Fig. 4 (1:1 scale).




Figure 6 : DC Test Circuits.

Figure 6a.




Figure 6b.




Figure 6c.




Figure 6d.




Figure 7: Switching Frequency vs. R1 (see fig. 4).




Figure 9 : Reference Voltage (pin 10) vs. Junction Temperature (see fig. 4).




Figure 11: Efficiency vs. Output Voltage.




Figure 8: Open Loop Frequency and Phase Response of Error Amplifier (see fig. 6c).




Figure 10 : Power Dissipation (L4964 only) vs. Input Voltage.





Figure 12: Power Dissipation Derrating Curve.



APPLICATION INFORMATION

CHOOSING THE INDUCTOR AND CAPACITOR

The input and output capacitors of the L4964 must have a low ESR and low inductance at high current ripple.

Preferably, the inductor should be a toroidal type or wound on a Moly-Permalloy nucleus. Saturation must not occur at current levels below 1.5 times the current limiter level. MPP nuclei have very soft saturation characteristics.

$$L = \frac{(V_i - V_o) V_o}{V_i f \Delta I_i}$$


$$C = \frac{(V_i - V_o) V_o}{8L f_2 \Delta V_o}$$

F = frequency

 ΔI_L = Inductance current ripple

 ΔV_0 = Output ripple voltage

Figure 13: Typical Application Circuit.




SUGGESTED INDUCTOR (L1)

No Turns	Wire Gauge	Air Gap
43	1.0 mm	_
50	0.8 mm	0.7 mm
40	2 x 0.8 mm	_
	43 50	43 1.0 mm 50 0.8 mm

Resistor Values for Standard Output Voltages							
V ₀	R8	R7					
12 V	4.7 kΩ	6.2 kΩ					
15 V	4.7 kΩ	9.1 kΩ					
18 V	4.7 kΩ	12 kΩ					

Figure 14: P.C. Board and Component Layout of the Circuit of Fig. 13 (1:1 scale).





10 A SWITCHING REGULATOR

ADVANCE DATA


- 10 A OUTPUT CURRENT
- 5.1 V TO 40 V OUTPUT VOLTAGE RANGE
- 0 TO 90 % DUTY CYCLE RANGE
- INTERNAL FEED-FORWARD LINE REGULA-TION
- INTERNAL CURRENT LIMITING
- PRECISE 5.1 V +/- 2 % ON CHIP REFERENCE
- RESET AND P. FAIL FUNCTIONS
- SOFT START
- INPUT/OUTPUT SYNC PIN
- UNDER VOLTAGE LOCK OUT WITH HYSTE-**RETIC TURN-ON**
- PWM LATCH FOR SINGLE PULSE PER PE-RIOD
- VERY HIGH EFFICIENCY
- SWITCHING FREQUENCY UP TO 500 KHz
- THERMAL SHUTDOWN

DESCRIPTION


The L4970 is a stepdown monolithic power switching regulator delivering 10 A at a voltage variable from 5.1 to 40 V

Realized with BCD mixed technology, the device uses a DMOS output transistor to obtain very high efficiency and very fast switching times. Features of the L4970 include reset and power fail for microprocessors, feed forward line regulation, soft start, limiting current and thermal protection. The device is mounted in a 15-lead multiwatt plastic power package and requires few external components. Efficient operation at switching frequencies up to 500 KHz allows reduction in the size and cost of external filter components.

MultiPower BCD Technology



BLOCK DIAGRAM




September 1988

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V ₉	Input Voltage	55	V
V ₉	Input Operating Voltage	50	V
V ₇	V ₇ Output DC Voltage		
V ₆	Bootstrap Voltage Bootstrap Operating Voltage	65 V ₉ + 15	V
V_3, V_{11}, V_{12}	Input Voltage at Pins 3, 11, 12	12	V
V ₄	Reset Output Voltage	50	٧
14	Reset Output Sink Current	50	mA
V ₅ , V ₁₀ , V ₁₃	Input Voltage at Pin 5, 10, 13	7	V
15	Reset Delay Sink Current	30	mA
I ₁₀	Error Amplifier Output Sink Current	10	mA
112	Soft Start Sink Current	30	mA
P _{tot}	Total Power Dissipation at T _{case} < 120 °C	30	W
T _j , T _{stg}	Junction and Storage Temperature	- 40 to 150	°C

PIN CONNECTION (top views)



THERMAL DATA

Rth j-case	Thermal Resistance Junction-case	Max	1	°C/W
Rth j-amb	Thermal Resistance Junction-ambient	Max	35	

PIN FUNCTIONS

N°	Name	Function
1	OSCILLATOR	$R_{\text{osc}}.$ External resistor connected to ground determines the constant charging current of $C_{\text{osc}}.$
2	OSCILLATOR	$C_{\text{osc}}.$ External capacitor connected to ground determines (with $R_{\text{osc}})$ the switching frequency.
3	RESET INPUT	Input of Power Fail Circuit. The threshold is 5.1 V. It may be connected via a divider to the input for power fail function. It must be connected to the pin 15 with an external resistor when not used.
4	RESET OUT	Open Collector Reset/Power Fail Signal Output. This output is high when the supply and the output voltages are safe.
5	RESET DELAY	A C_{d} capacitor connected between this terminal and ground determines the reset signal delay time.
6	BOOTSTRAP	A C _{boot} capacitor connected between this terminal and the output allows to drive properly the internal D–MOS transistor.
7	OUTPUT	Regulator Output.
8	GROUND	Common Ground Terminal.
9	SUPPLY VOLTAGE	Unregulated Voltage Input.
10	FREQUENCY COMPENSATION	A serie RC network connected between this terminal and ground determines the regulation loop gain characteristics.
11	FEEDBACK INPUT	The Feedback Terminal of the Regulation Loop. The output is connected directly to this terminal for 5.1 V operation; it is connected via a divider for higher voltages.
12	SOFT START	Soft Start Time Constant. A capacitor is connected between this terminal and ground to define the soft start time constant.
13	SYNC INPUT	Multiple L4970's are synchronized by connecting pin 13 inputs togheter or via an external syncr. pulse.
14	V _{ref}	5.1 V _{ref} Device Reference Voltage.
15	V _{start}	Internal Start-up Circuit to Drive the Power Stage.

Figure 1 : Feedforward Waveform.




Figure 2: Soft Start Function.




Figure 3: Limiting Current Function.






Figure 4: Reset and Power Fall Functions.









ELECTRICAL CHARACTERISTICS (refer to the test circuit, $T_j = 25$ °C, $V_i = 35$ V, f = 200 kHz, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
		<u> </u>	L				

DYNAMIC CHARACTERISTICS

Vi	Input Volt. Range (pin 9)	$V_o = V_{ref}$ to 40 V $I_o = 10$ A	15		50	V	5
Vo	Output Voltage	$V_i = 15 \text{ V to } 50 \text{ V}$ $I_o = 5 \text{ A } ; V_o = V_{ref}$	5	5.1	5.2	V	5
ΔV _o	Line Regulation	$V_i = 15 \text{ V to } 50 \text{ V}$ $I_o = 2 \text{ A } ; V_o = V_{ref}$		12	30	mV	5
ΔV _o	Load Regulation	$V_o = V_{ref}$ $I_o = 3 \text{ A to 6 A}$ $I_o = 2 \text{ A to 10 A}$		10 20	30 50	mV mV	5

V_{REF} SECTION (pin 14)

V _{REF}	Reference Voltage		5	5.1	5.2	V	7
ΔV_{REF}	Line Regulation	$V_i = 15 \text{ V to } 50 \text{ V}$ $V_{12} = 0$		10	25	mV	7
ΔV_{REF}	Load Regulation	I _{REF} = 0 to 3 mA		20	40	mV	7
$\Delta V_{REF}/\Delta T$	Average Temp. Coeff. Ref. Voltage	$T_j = 0$ °C to 125 °c		0.4		mV/C	7
I _{REF}	Short Circuit Curr. Limit	V _{REF} = 0		70		mA	7

V_{START} SECTION (pin 15)

V _{ref}	Reference Voltage	$P_{12} = 0 V$	11.4	12	12.6	V	7
ΔV_{ref}	Line Regulation	$P_{12} = 0 V ;$ $V_i = 15 \text{ to } 50 V$		0.4	1	V	7
ΔV_{ref}	Load Regulation	$I_{ref} = 0$ to 1 mA $P_{12} = 0$ V		50	200	mV	7
I _{ref}	Short Circuit Current Limit	$P_{12} = 0 \ V \ ; P_{15} = 0 \ V$		80		mA	7
V _d	Dropout Voltage between Pin 9 and 7	$I_o = 5 A$ $I_o = 10 A$		0.55 1.1	0.8 1.6	V V	5
I _{7L}	Max Limiting Current	$V_i = 15 \text{ V to } 50 \text{ V}$ $V_o = V_{ref} \text{ to } 40 \text{ V}$	11	12.5	14	Α	5
	T40-1	$I_o = 5 A$ $V_o = V_{ref}$ $V_o = 12 V$	80	85 92		% %	5
	Efficiency	$I_o = 10 A$ $V_o = V_{ref}$ $V_o = 12 V$	75	80 87		%	5

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
SVR	Supply Voltage Ripple Reject.	$V_i = 2 \text{ VRMS}$; $I_o = 5 \text{ A}$ f = 100 Hz; $V_o = \text{Vref}$	56	60		dB	5
f	Switching Freq.	$R = 15 \text{ K}\Omega$; $C = 2.2 \text{ nF}$	180	200	220	KHz	5
$\Delta f/_{\Delta Vi}$	Volt. Stability of Switching Freq.	V _i = 15 V to 45 V		2	6	%	5
$\Delta f/T_j$	Temp. Stability of Switch. Freq.	T _j = 0 to 125 °C		1		%	5
f _{max}	Max. Operating Switch. Freq.	$V_o = V_{ref}$ $I_o = 10 A$	500			KHz	5

DC CHARACTERISTICS

V _{9on}	Turn-on Thresh.		10	11	12	V	7 A
V _{9Hyst}	Turn-off Hyster.			1		V	7 A
I _{9Q}	Quiescent Current	$V_{12} = 0$; $S1 = D$; $S2 = C$; $S4 = A$		10	16	mA	7 A
I _{9OQ}	Operating Quiescent Curr.	$V_{12} = 0$ f = 200 KHz		16	20	mA	7 A
I _{7L}	Out Leak Current	$V_1 = 55 \text{ V} ; \text{S3} = \text{A} ;$ $V_{12} = 0 \text{ V} ; \text{f} = 200 \text{ KHz}$			2	mA	7 A

SOFT START (pin 12)

112	Soft Start Source Current	$V_{12} = 3 V ; V_{11} = 0 V$	70	100	130	μА	7B
V _{12s}	Output Saturation Voltage	$I_{12s} = 20 \text{ mA}$; $V_9 = 10 \text{ V}$			0.7	V	7B

ERROR AMPLIFIER

V _{10H}	High Level out Voltage	$I_{10} = -50\mu A$; S2 = A $P_{11} = 0 V$; S1 = C	6			V	7C
V _{10L}	Low Level out Voltage	$I_{10} = 50\mu A$; $S2 = A$ $P_{11} = 6 V$; $S1 = C$			0.7	V	7C
I ₁₁	Input Bias Current	V ₁₁ = 5 ; S1 = B ; R _S = 10 K		2	10	uA	7C
VOS	Input off Voltage	$P_{11} = Vos;$ $R_s = 50 \Omega; S1 = A$		2	10	mV	7C
Gv	DC Open Loop Gain	$P_{VCM} = 4 \text{ V};$ $R_S = 50 \Omega; S1 = A$	60			dB	7C
SVR	Supply Volt. Rej.	15 < Vi < 50 V	60	80		dB	7C

RAMP GENERATOR (pin 2)

Ramp Valley			1.5		V	7A
Ramp Peak	V _i = 15 V V _i = 45 V		2.5 5.5		V V	7 A
Min Ramp Current	S1 = A ; I1 = 100 μA		270	300	μА	7A
Max Ramp Current	S1 = A ; I1 = 1 mA	2.4	2.7		mA	7 A

SYNC FUNCTION (pin 13)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
SYNC	Low Input Voltage	V _i = 15 V to 50 V	- 0.3		0.9	٧	
SYNC	High Input Voltage	$V_{12} = 0$	3.5		5.5	V	
- I _{13L}	Sync Input Current with Low Input Voltage	$V_{13} = 0.9 \text{ V}$			0.4	mA	
– I _{13Н}	Input Current with High Input Voltage	V ₁₃ = 3.5 V			1.5	mA	
SYNC	Delay			50		ns	
	Output Amplitude			5		V	
	Output Pulse Width			0.5		μsec.	

RESET AND P. FAIL FUNCTIONS

V _{11R}	Rising Threshold Voltage (pin 11)	V _i = 15 to 50 V S1 = B	Vref - 150	Vref - 100	Vref - 50	V mV	7D
Hysteresis		S1 = B	80	100	120	mV	7D
V _{5H} Delay High Threshold Voltage		S1 = B	5	5.1	5.2	V	7D
V _{5L}	Delay Low Threshold Voltage	S1 = B	1	1.1	1.2	V	7D
- I _{5SO}	Delay Source Current	$V_3 = 5.3 \text{ V}$; $V_5 = 3 \text{ V}$ S1 = A	40	55	70	μΑ	7D
I _{5SI}	Delay Sink Current	$V_3 = 4.7 \text{ V} ; V_5 = 3 \text{ V} $ S1 = A	10			mA	7D
V _{4S}	Out Saturation Voltage	I ₄ = 15 mA ; S2 = B			0.4	V	7D
14	Output Leak Current	V ₄ = 50 V ; S2 = A			100	μА	7D
V _{3R}	Rising Threshold Voltage		5	5.1	5.2	V	7D
	Hysteresis		0.4	0.5	0.6	V	7D
13	Input Bias Current			1	3	μА	7D

L4970




Figure 6: Mockup of the Circuit of Fig. 5 (1.1 scale).




Figure 7: DC Test Circuits.




Figure 7A.




Figure 7B.




Figure 7C.




Figure 7D.




Figure 8: Quiescent Drain Current vs. Supply Voltage (0 % duty cycle - see fig. 7A).




Figure 10 : Quiescent Drain Current vs. Duty Cycle.




Figure 12 : Reference Voltage (pin 14) vs. Junction Temperature (see fig. 7).




Figure 9: Quiescent Drain Current vs. Junction Temperature (0 % duty cycle).




Figure 11 : Reference Voltage (pin 14) vs. V_i (see fig. 7).




Figure 13 : Reference Voltage (pin 15) vs. V_i (see fig. 7).




Figure 14 : Reference Voltage (pin 15) vs. Junction Temperature (see fig. 7).




Figure 16 : Switching Frequency vs. Junction Temperature (see fig. 5).




Figure 18: Line Transient Response (see fig. 5).




Figure 15 : Switching Frequency vs. Input Voltage (see fig. 5).




Figure 17 : Switching Frequency vs. R4 (see fig. 5).




Figure 19: Load Transient Response (see fig. 5).




Figure 20: Dropout Voltage between Pin 9 and Pin 7 vs. Current at Pin 7.




Figure 22 : Power Dissipation (device only) vs. Input Voltage.




Figure 24: Efficiency vs. Output Current.




Figure 21 : Dropout Voltage between Pin 9 and Pin 7 vs. Junction Temperature.




Figure 23 : Power Dissipation (device only) vs. Output Voltage.




Figure 25: Efficiency vs. Output Voltage.




Figure 26: Power Dissipation Derating Curve.





Figure 27: 10 A - 5.1 V Application Circuit.



TYPICAL PERFORMANCES:

 $n=83~\%~(V_i=35~V~;~V_o=V_{REF}~;~I_o=10~A~;~f_{SW}=200~KHz)$

 $V_{o RIPPLE} = 30 \text{ mV} \text{ (at 10 A)}$

Line regulator = $5 \text{ mV} (V_i = 15 \text{ to } 50 \text{ V})$

Load regulator = 15 mV (I_0 = 2 to 10 A)



SOLENOID CONTROLLER

- DRIVES ONE OR TWO EXTERNAL DARLING-TONS
- DUAL AND SINGLE LEVEL CURRENT CONTROL
- SWITCHMODE CURRENT REGULATION
- ADJUSTABLE PEAK DURATION
- WIDE SUPPLY RANGE (4.75-46 V)
- TTL-COMPATIBLE LOGIC INPUTS
- THERMAL PROTECTION

It can be used with a variety of darlingtons to match the requirements of the load and it allows both simple and two level current control Moreover, the drive waveshape can be adjusted by external components. Other features of the device include thermal shutdown, a supply voltage range of 4.75-46 V and TLL-compatible inputs.

The L5832 is supplied in a 12 + 2 + 2 - lead Power-dip package which use the four center pins to conduct heat to the PC board copper.




DESCRIPTION

The L5832 Solenoid Controller is designed for use with one or two external darlington transistors in solenoid and relay driving applications. The device is controlled by two logic inputs and features switchmode regulation of the load current. A key feature of the L5832 is flexibility.

THERMAL DATA

					1
R _{th j-case}	Thermal Resistance Junction-case	Max.	. 14	°C/W	
R _{th j-amb}	Thermal Resistance Junction-ambient	Max.	80	°C/W	


APPLICATION CIRCUIT USING ONE DARLINGTON




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	46	٧
- V ₈	Positive Transient Voltage at Pin 8	60	V
V _{en}	Enable Input Voltage (pin 11)	7	٧
Vi	Input Voltage (pin 10)	7	٧
V _R	External Reference Voltage (pin 2)	2	V
Pd	Power Dissipation (T _{case} = 80 °C)	5	W
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

CONNECTION DIAGRAM



BLOCK DIAGRAM



PIN FUNCTIONS

N°	Name	Function
1	NC	Not Connected. Must be left open circuit.
2	HOLDING CURRENT CONTROL	A voltage applied to this pin sets the holding current level. If left open circuit an internal 75 mV reference is used and $I_h=I_p/6$.
3	SENSING	Connection for Load Current Sense Resistor. Value sets the maximum load current. I $_{p}=0.45/R_{s}.$
4	GROUND	Ground Connection. With pins 5, 12 and 13 conducts heat to printed circuit board copper.
5	GROUND	See Pin 4
6	C1	A capacitor connected between this pin and ground sets the duration of the current peak (t2 in fig.3). If left open, the switchmode control of the peak is suppressed. If grounded, the current does not fall to the holding level.
7	DISCHARGE TIME CONSTANT	A capacitor connected between this pin and ground sets the duration of $t_{\rm off}$ (fig.3). If grounded, switchmode control is suppressed.
8	PNP DRIVING OUTPUT	Current Drive Output for External PNP Darlington (for recirculation). I = $35 I_{\text{ref.}}$
9	REFERENCE VOLTAGE	A resistor connected between this pin and ground sets the internal current reference, $I_{\rm ref}.$ The recommended value is 1.2k $\Omega,$ giving $I_{\rm Ref}=1$ mA.
10	INPUT	TTL - Compatible Input. A high level on this pin activates the output, driving the load.
11	INHIBIT	TTL - Compatible Inhibit Input. A high level on this input disables the output stages and logic circuitry, irrespective of the state of pin 10.
12	GROUND	See Pin 4
13	GROUND	See Pin 4
14	SUPPLY VOLTAGE	Supply Voltage Input
15	NPN DRIVING OUTPUT	Current Drive for External NPN Darlington (in series with the load). I = 100 I_{ref} .
16	INTERNAL CLAMPING	Internal Zener Clamp Avaible for Fast Turnoff.

ELECTRICAL CHARACTERISTICS ($V_{S\,(pin\,14)}=14\,V$, $T_{amb}=25\,^{\circ}C$, $R_{ref}=1.2\,K\Omega$, unless otherwise specified. Refer to Fig.2)

Symbol	Parameter Test Conditions		Test Conditions		Тур.	Max.	Unit
Vs	Operating Supply Voltage (pin 14)			4.75		46	V
Is	Quiescent Current (pin 14)	V _{pin 10} = V _{pin 11} = Low State			21	40	mA
Vin	Input Voltage (pin 10)	Low State				0.8	V
V _{en}	Enable Input Voltage (pin 11)	High State		2.4			V
I _{in}	Input Current (pin 10)	Low State				100	μА
l _{en}	Enable Input Current (pin 11)	High State				10	μА
V _{ref}	Internal Reference Voltage (pin 9)			1.2	1.25	1.3	V
I _{ref}	Reference Current (pin 9)	$I_{ref} = V_{re} f/R_{ref}$ $R_{ref} = 1.2 \text{ K}\Omega$				1 300	μА
I _{pd}	Peak Duration Control Current (pin 6)	I _{pd} = I _{ref} /8		110	130	180	μА
t _{pd}	Peak Duration Time (pin 6)	$t_{pd} = C1 \ V_{Th}/I_{pd}$ $V_{th} = 1.4 V$	C ₁ = 4.7 nF		500		μs
l _{od}	Off Duration Control Current (pin 7)	$I_{od} = I_{ref} / 8$		110	130	180	μА
t _{off}	Off Duration Time (pin 7)	$t_{od} = C2 V_{th} / I_{od}$ $V_{th} = 1.4V$ $C2 = 4.7 \text{ nF}$			50		μs
l _{d1}	NPN Driving Current (pin 15)	l _{d1} = 100 l _{ref} (only present during charging phase)		80	100	130	mA
l _{d2}	PNP Driving Current (pin 8)	I _{d2} = 35 I _{ref}		28	35	48	mA
l _p	Peak Current (emitter of NPN Darlington)	$I_p = 450 \text{ mV/R}_{sens}$ $R_{sens} = 0.1 \Omega$	s	4.2	4.5	4.8	А
V _h	Holding Current Control Voltage	V _h = R _{sens} I _h I _h = Emitter Current of NPN	Pin 2 Floating	70	75	85	mV
		Darlington	Pin 2 Externally Biased			2	V
Rin	Holding Current Control Input Impedance (Pin 2)			100	150	200	Ω
r	Peak to Hold Current Ratio	Pin 2 Floating		5.8	6	6.2	
			Pin 6 Shorted	0.97	1	1.03	
lΒ	Sense Input Bias Current (Pin 3)					100	μА
V _{clamp}	Internal Clamping (Pin 16 to 15)	Ι = 200 μΑ		14	16	18	V
V _{dt}	Dump Protection Threshold Voltage (Pin 1)			28	32	34	V
R _{dt}	Dump Protection Threshold Input Impedance (Pin 1)			22	32	42	ΚΩ
-	Thermal Drift of Reference Voltage				0.5		mV/°C

APPLICATION INFORMATION

The L5832 solenoid controller is intended for use with one or two external darlington transistors to drive inductive loads such as solenoids, relays, electric valves and DC motors.

Controlled by a logic input and an inhibit input (both TTL compatible), the device drives the external darlington (s) to produce a load current waveform as shown in figure 3. This basic waveform shows that the device produces an initial current peak followed by a lower holding current. Both the peak and hol-

ding current levels are regulated by the L5832's switchmode circuitry.

The duration of the peak, the peak current level and holding current level can all be adjusted by external components.

Moreover, by omitting C1, C2 or both it is possible to realize single-level current control, a transitory peak followed by a regulated holding current or a simple peak (figure 1).

Figure 1: Components Connected to Pins 6 and 7 Determine the Load Current Waveshape.

COMPONENTS ON PINS 6 AND 7	LOAD CURRENT WAVEFORM
C1	5-6007
6 7 C2	5-6005
6 7 C2	S-6003
5~600 8	5-6009

The peak current level I_p , is set by the sensing resistor, R_{sens} , and is found from :

$$I_p = \frac{0.45}{R_{sens}}$$

The holding current level, I_h, is set by a voltage applied to pin 2. If this pin is left open circuit an internal reference of 75 mV supervenes and the holding current is given by :

$$I_h = \frac{I_p}{6}$$

Alternatively, this level may be varied by adding a divider to pin 2 (R1, R2) and suitable values are found from

$$\frac{I_{h \; max}}{I_p} \; = \; \frac{1}{0.45 \; V} \; \left(\frac{R2 \, / \, R_{lin}}{R1 \, + R2 \, / \, R_{lin}} \; Vext \, + \, \frac{R2 \; / \, R_{lin}}{Rx \, = R2 \; / \, R_{lin}} \; Vx \right)$$

where Vx=3V, $Rx=5850\Omega$. $R_{in}=150\Omega$ (R_{in} of pin 2) and V_{ext} is the external voltage applied to the divider.

Figure 2: Application Circuit Showing all the Optional Components. In Particular it Illustrates how the Holding Current Level is Adjusted Independently of the Peak Current (with R1, R2, V_{ext}) and how the Internal Zener Clamp is Connected. This Circuit Produces the Waveforms Shown in Fig.3.

o (A)	Q1	Q2
4	BDX54	BDX53
8	BDW94	BDW93
12	BDV64	BDV65

The drive currents for the two darlingtons and the waveform time constants are all defined by a reference current, I_{ref}, which is defined in turn by a resistor between pin 9 and ground.

The recommended value for I_{ref} is 1 mA which is obtained with a 1.2 k Ω resistor. From I_{ref} the darlington drive currents are given by :

The duration of the high current level (t2 in figure 3) is set by a capacitor connected between pin 6 and ground. This capacitor, C1, is related to the duration, T, by:

$$C1 = \frac{I_{ref} T}{12}$$




Figure 3: Waveforms of the Typical Application Circuit of Fig. 2.

The discharge time constant (t_{off} in figure 3) is set by a capacitor between pin 7 and ground and is found from:

$$t_{\text{off}} = \frac{12C2}{I_{\text{ref}}}$$

The t_{off} and t_{on} times are also related to the current ripple , ΔI :

$$t_{\text{off}} = \begin{array}{c} -\frac{L\Delta I}{} \\ \hline V_{\text{off}} \end{array} \quad \text{and} \ t_{\text{on}} = \begin{array}{c} -\frac{L\Delta I}{} \\ \hline V_{\text{on}} \end{array}$$

where

$$V_{on} = V_s - V_{CEQ2} - V_{RS} - R_L I_L$$

$$R_L$$
 = load resistance

$$\Delta I = load current ripple.$$

Note that toff is the same for both the peak and holding currents.

Figure 4: When Pin 6 in Grounded, as Shown here, the Load Current is Regulated at a Single Level.




Figure 5 : In this Application Circuit, Pin 6 is Left Open to Give a Single Peak Followed by a Regulated Holding Current.




Figure 6: Switchmode Control of the Current can be Suppressed Entirely by Leaving Pin 6
Open and Grounding Pin 7. The Peak Current is still Controlled.

		J	
I _o (A)	Q1	Q2	
4	BDX54	BDX53	
8	BDW94	BDW93	vcc Car
10	BDV64	BDV65	
D D RENT		5-5993	INPUT 0 10 L 5832 15 R8 IK

For fast turnoff an internal zener clamp is available on pin 16.

This is used with an external divider, R8 R9, as shown in figure 2. Suitable values can be found from:

$$V_{pin~16} \cong 15V + V_{BEQ2} + VRsense$$

$$V_{CQ2} \cong V_{pin16} \quad . \quad \frac{R9 + R8}{P3}$$

(V_{CQ2} is the voltage at the collector of Q2).


To ensure stability, a small capacitor (about 200 pF) must be connected between the base and collector of Q2 when pin 16 is used.

For the application circuit of figure 7 toff = 12C2/I_{ref}, as before, and the current ripple is given by:

$$t_{\text{off}} = - \frac{L}{R} \frac{\ln(I_{LP} - \Delta I) \cdot R_{L} + V_{L}}{\ln P \cdot R_{L} + V_{L}}$$

where V_L is the voltage across the inductor during recirculation.

Note that if the load is a motor $V_L = Eg + V_D$.



Normally Δ I is a design parameter therefore C2 can be calculated directly from :

C2 =
$$\frac{-I_{ref} \cdot L}{12 R_L} \cdot \frac{In(I_{LP} - \Delta I) R_L + V_L}{I_{LP} \cdot R_L + V_L}$$

This application is particularly important because it allows the use of inductive loads with the lowest possible series resistance (compatible with constructional requirements) and therefore reduces notably the power dissipation.

For example, an electric valve driven from 24V which draws 2A has a series resistance of 12 Ω and dissipates 48W . Using this circuit a valve with a 2 Ω series resistance can be used and the power dissipation is :

$$Pd = R_L I_L^2 + V_D I_L (1 - \delta) + V_{sat} \cdot I_L \delta + R_S I_L 2\delta$$

where R_L = resistance of valve = 2Ω

 V_D = drop across diode, $V_D \cong 1V$ V_{sat} = saturation voltage of Q2, $\cong 1V$

 $R_S = R11 = 220 \text{ m}\Omega$ $\delta = \text{duty cycle} = 20 \%$


therefore:

$$Pd = 8 + 1.6 + 0.4 + 0.16 = 10.16W$$

This given two advantages: the size (and cost) of the valve is reduced and the drive current is reduced from 2A to about 0.4A.

The same consideration is also true for DC motors.

Figure 7: Application Circuit Using Only one Darlington. The Resistor and Zener Shown Dotted Activate the Load when Power is Applied.



C S-0178

D 2

G C C Q

R 2

L 5 832

R 10

R 5


R 5

P P P P P P P

Figure 8: P.C. Board and Component Layout of the Circuit of Fig. 7 (1:1 Scale)

Figure 9: Application Circuit Showing how two Separate Supplies can be Used.

GND



v_cc

The application circuit of figure 9 is very similar to figure 2 except that it shows the use of two supplies-one for the control circuit, one for the power stage.

Chose R6 so that the voltage on pin 8 does not exceed 46V DC. This can be done simply bearing in mind that the pin 8 current is 35 $I_{\rm ref}$.

R6 must not be too high if a very low supply voltage is used because:

LOAD

$$V_{smin} = R6 \cdot 16 + 4.75$$
 $V_{smin} = 750 \cdot 35 \cdot 10^{-3} + 4.75 = 31V$

The zener diode DZ can not exceed 62V because when Q1 is off and DZ triggered – the fast recirculation – the voltage on pin 8 may not exceed 60 V.





QUAD 100 V, DMOS SWITCH


- OUTPUT VOLTAGE TO 100 V
- 0.7 Ω R_{DS(ON)}
- SUPPLY VOLTAGE UP TO 60 V
- LOW INPUT CURRENT
- TTL/CMOS COMPATIBLE INPUTS
- HIGH SWITCHING FREQUENCY (200 KHz)

DESCRIPTION

Realized with the Multipower-BCD mixed bipolar/CMOS/DMOS process, the L6114/15 monolithic quad DMOS switch is designed for high current, high voltage switching applications. Each of the four switches is controlled by a logic input and all four are controlled by a common enable input. All inputs are TTL/CMOS compatible for direct connection to logic circuits. Each source is available for the insertion of the sense resistors in current control applications.

Two versions are available: the L6114 mounted in a Powerdip 14+3+3 package and the L6115 in a 15lead Multiwatt package.

MultiPower BCD Technology






Multiwatt-15

ORDER CODES: L6114 (Powerdip) L6115 (Multiwatt-15)

CONNECTION DIAGRAMS (top view)




ABSOLUTE MAXIMUM RATINGS

Symbol	Para	meter		Value	Unit
V _{DS}	Drain-source Voltage			100	V
V _{CC}	Supply Voltage			60	٧
I _D	Continuous Drain Current	@ $T_{pins} = 90 ^{\circ}C$ @ $T_{case} = 90 ^{\circ}C$		1.5 3	A A
I _{DM} (*)	Pulsed Drain Current		Powerdip Multiwatt –15	5 8	A A
I _{SD}	Continuous Source-drain Diode Current	@ $T_{pins} = 90 ^{\circ}C$ @ $T_{case} = 90 ^{\circ}C$		1.5 3	A A
I _{SDM}	Pulsed Source Drain Diode Current		Powerdip Multiwatt –15	5 8	A A
V _{IN}	Input Voltage			7	٧
V _{EN}	Enable Voltage			7	٧
Vs	Source Voltage			- 1 to + 4	V
P _{tot}	Total Power Dissipation	@ $T_{pins} = 90 ^{\circ}C$ @ $T_{case} = 90 ^{\circ}C$ @ $T_{amb} = 70 ^{\circ}C$ @ $T_{amb} = 70 ^{\circ}C$	Multiwatt –15 Powerdip	4.3 20 1.3 2.3	W W W
T _{stg} , T _j	Storage and Junction Temperat	ure Range		- 40 to + 150	°C

(*) Pulse width \leq 300 μ s, duty cycle \leq 10 %.

Note: ID, IDM, ISD, ISDM are given per channel.

BLOCK DIAGRAM



THERMAL DATA

R _{th j-pins} Thermal Resistance Junction-pins Max 14 °C/W –				Powerdip	Multiwatt-15
	R _{th i-pins}	Thermal Resistance Junction-pins	Max	14 °C/W	_
	Rth i-case	Thermal Resistance Junction-case	Max	_	3 °C/W
Rth j-amb Thermal Resistance Junction-ambient Max 65 °C/W 35 °C/W	R _{th j-amb}	Thermal Resistance Junction-ambient	Max	65 °C/W	35 °C/W

ELECTRICAL CHARACTERISTICS ($T_j = 25 \, ^{\circ}\text{C}$, $V_{\text{CC}} = 40 \, \text{V}$, unless otherwise specified)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage			14		48	٧
I _{CC}	Supply Current	All $V_{IN} = H$ $V_{EN} = Square Wave$ (200 KHz, 50 % DC)			9		mA
ΙQ	Quiescent Current	V _{EN} = L			2	3	mA
BV _{DSS}	Drain Source Breakdown Voltage	I _D = 1 mA V _{EN} = L		100			٧
I _{DSS}	Output Leakage Current	V _{EN} = L	V _{DS} = 100 V			1	mA
			V _{DS} = 80 V T _j = 125 °C		1		mA
R _{DS (on)} (*)	Static Drain-source on Resistance	$V_{CC} \ge 14 \text{ V}$ $V_{EN}, V_{IN} = H$	I _D = 1.5 A		0.7		Ω
V _{IN L} , V _{EN L}	Input Low Voltage			- 0.3		0.8	٧
V _{IN H} , V _{EN H}	Input High Voltage			2		7	V
I _{INL} , I _{ENL}	Input Low Current	V _{IN} , V _{EN} = L		·		- 100	μΑ
I _{IN H} , I _{EN H}	Input High Current	$V_{IN}, V_{EN} = H$				10	μА
t _{d (on)}	Turn on Delay Time				300		ns
t _r	Rise Time	I _D = 1.5 A			100		ns
t _{d (off)}	Turn off Delay Time	See Test Circuit and			400		ns
t _f	Fall Time	Waveforms			100		ns
V _{SD} (*)	Source Drain Diode Forward Voltage	I _{SD} = 1.5 A V _{EN} = L				1.5	٧
V _{SD (on)} (*)	Source Drain Forward Voltage	I _{SD} = 1.5 A V _{IN} , V _{EN} = H				1.2	٧

^(*) Pulse test : pulse width = 300 μ s, duty cycle = 2 %.

SWITCHING TIMES RESISTIVE LOAD

Figure 1 : Test Circuit

(Pins x = Powerdip; Pins (x) = Multiwatt).





Figure 2: Waveforms.



TEST CIRCUIT (Pins x = Powerdip; Pins (x) = Multiwatt)

Figure 3 : Quiescent Current and Output Leakage Current..




Figure 5: R_{DS (on)}.




Figure 4: Supply Current.





Figure 6: Source-drain Diode Forward Voltage.



- Set $V_{EN}=2$ V for $V_{SD\;(on)}$ (taken during the time in which $I_{SD}=1.5\;A)$

Figure 7: Input Logic Levels




Figure 8: Static Drain-source on Resistance.




Figure 9 : Normalized Break-down Voltage vs. Temperature.




Figure 10 : Normalized on Resistance vs. Temperature.




Figure 11 : Typical Source-drain Diode Forward Voltage.





Figure 12: Rth j-amb vs. Dissipated Power(Multiwatt).



(*) $R_{th} \approx 9 \, ^{\circ}C/W$.

Figure 13: Transient Thermal Resistance for Single Pulses (Multiwatt).





Figure 14: Peak Transient Thermal Resistance vs.Pulse width and duty cycle (Multiwatt).





100 V DMOS SWITCHES

ADVANCE DATA

■ OUTPUT VOLTAGE TO 100 V


- 0,5 Ω R_{DS} (on)
- SUPPLY VOLTAGE UP TO 60 V
- LOW INPUT CURRENT
- TTL/CMOS COMPATIBLE INPUTS
- HIGH SWITCHING FREQUENCY (200 KHz)

DESCRIPTION


Realized with the Multipower-BCD mixed bipolar/CMOS/DMOS process, the L6122/23 monolithic three DMOS switch is designed for high current, high voltage switching applications. Each of the three switches is controlled by a logic input and all three are controlled by a common enable input. All inputs are TTL/CMOS compatible for direct connection to logic circuits. Each source is available for the insertion of the sense resistors in current control applications.

Two versions are available: the L6122 mounted in a Powerdip 14 + 3 + 3 package and the L6123 in a 15-lead Multiwatt package.

MultiPower BCD Technology



BLOCK DIAGRAM



September 1988

1/6


ABSOLUTE MAXIMUM RATINGS

Symbol	Pa	Value	Unit	
V _{DS}	Drain-source Voltage		100	V
V _{CC}	Supply Voltage		60	V
I _D	Continuous Drain Current	@ T _{pins} = 90 °C Powerdip @ T _{case} = 90 °C Multiwatt -15	1.5	A
I _{DM} (*)	Pulsed Drain Current	Powerdip Multiwatt –15	5 8	A
I _{SD}	Continuous Source-drain Diode Current	@ T _{pins} = 90 °C Powerdip @ T _{case} = 90 °C Multiwatt -15	1.5 3	A A
I _{SDM}	Pulsed Source Drain Diode Current	Powerdip Multiwatt –15	5 8	A
V _{IN}	Input Voltage		7	V
VEN	Enable Voltage		7	V
Vs	Source Voltage		- 1 to + 4	V
P _{tot}	Total Power Dissipation	@ T pins = 90 °C Powerdip @ T case = 90 °C Multiwatt -15 @ T amb = 70 °C Powerdip @ T amb = 70 °C Multiwatt -15	4.3 20 1.3 2.3	W W W
T _{stg} , T _j	Storage and Junction Temperature Range		- 40 to + 150	°C

^(*) Pulse width $\leq 300~\mu s,\,duty~cycle \leq 10~\%.$

NOTE: ID, IDM, ISD, ISDM are given per channel.

CONNECTION DIAGRAMS (top view)



THERMAL DATA

		Powerdip	Multiwatt –15
Rth j-case	Thermal Resistance Junction-pins Max Thermal Resistance Junction-case Max Thermal Resistance Junction-ambient Max	-	3 °C/W 35 °C/W

ELECTRICAL CHARACTERISTICS (T_j = 25 °C, V_{CC} = 40 V, unless otherwise specified)

Symbol	Parameter	Test Co	nditions	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage			14		48	V
lcc	Supply Current	All V _{IN} = H V _{EN} = Square Wave (200 KHz, 50 % DC)			9		mA
lα	Quiescent Current	V _{EN} = L			2	3	mA
BV _{DSS}	Drain Source Breakdown Voltage	I _D = 1 mA V _{EN} = L		100			V
I _{DSS}	Output Leakage Current		V _{DS} = 100 V			1	mA
		V _{EN} = L	V _{DS} = 80 V T _j = 125 °C		1		mA
R _{DS (on)} (*)	Static Drain-source on Resistance	$\begin{array}{l} V_{CC} \geq 14 \ V \\ V_{EN}, \ V_{IN} = H \end{array}$	I _D = 1.5 A		0.7		Ω
V _{INL} , V _{ENL}	Input Low Voltage			- 0.3	1	0.8	٧
V _{INH} , V _{ENH}	Input High Voltage			2	İ	7	V
I _{INL} , I _{ENL}	Input Low Current	$V_{IN}, V_{EN} = L$				- 100	μΑ
I _{INH} , I _{ENH}	Input High Current	$V_{IN}, V_{EN} = H$		-	1	10	μΑ
t _{d (on)}	Turn on Delay Time				300		ns
t _r	Rise Time	$I_D = 1.5 A$			100		ns
t _{d (off)}	Turn off Delay Time	See Test Circ	uit and		400		ns
t _f	Fall Time	Waveforms			100		ns
V _{SD} (*)	Source Drain Diode Forward Voltage	I _{SD} = 1.5 A	V _{EN} = L			1.5	٧
V _{SD (on)} (*)	Source Drain Forward Voltage	I _{SD} = 1.5 A V _{IN} , V _{EN} = H				1.2	٧

^(*) Pulse test : pulse width = 300 μ s, duty cycle = 2 %.

SWITCHING TIMES RESISTIVE LOAD

Figure 1 : Test Circuit.




Figure 2: Waveforms.




Figure 3: Static Drain-source on Resistance.




Figure 5 : Normalized on Resistance vs. Temperature.




Figure 4 : Normalized Breakdown Voltage vs. Temperature.




Figure 6 : Typical Source-drain Diode Forward Voltage.





Figure 7: Rth j-amb vs. Dissipated Power (Multiwatt).



(*) Rth ≈ 9°C/W

Figure 8: Transient Thermal Resistance for Single Pulses (Multiwatt).





Figure 9: Peak Transient Thermal Resistance vs. Pulse Width and Duty Cycle (Multiwatt).







0.3Ω DMOS FULL BRIDGE DRIVER

ADVANCE DATA


- SUPPLY VOLTAGE UP TO 48V
- 2A MAX PEAK CURRENT
- TOTAL RMS CURRENT UP TO 1.0A (limited by power dissipation)
- RD_{DS (ON)} 0.3Ω (TYPICAL VALUE AT 25°C)
- CROSS CONDUCTION PROTECTION
- TTL COMPATIBLE DRIVE
- OPERATING FREQUENCY UP TO 100KHz
- THERMAL SHUTDOWN
- INTERNAL LOGIC SUPPLY
- HIGH EFFICIENCY (TYPICAL 90%)


DESCRIPTION

The L6201 is a full bridge driver for motor control applications realized in Multipower-BCD technology which combines isolated DMOS power transistors with CMOS and Bipolar circuits on the same chip. By using mixed technology it has been possible to optimize the logic circuitry and the power stage to achieve the best possible performance. The DMOS output transistors can deliver 1.0A RMS at motor supply voltages up

to 48V and efficiently at high switching speeds. All the logic inputs are TTL, CMOS and μC compatible. Each channel (half-bridge) of the device is controlled by a separate logic input, while a common enable controls both channels. The L6201 is mounted in an SO.20 package. Even at the full rated current and voltage no external heatsink is required at normal operating temperatures.

MultiPower BCD Technology






ABSOLUTE MAXIMUM RATINGS

V _s	Power supply	52	V
V_{IN}, V_{EN}	Input or Enable voltage	-0.3 to 7	V
I _o	DC output current (note 1)	1	Α
	- non repetitive (< 1ms)	5	Α
V _{sense}	Sensing voltage	-1 to 4	V
V _b	Boostrap peak voltage	60	V
P_{tot}	Total power dissipation $(T_{pins} = 90^{\circ}C)$	4	W
	$(T_{amb} = 70^{\circ}C \text{ no copper area on PCB})$	0.9	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

Note 1: Pulse width limited only by junction temperature and the transient thermal impedance.

CONNECTION DIAGRAM

(Top view)



THERMAL DATA

R _{th j-pins}	Thermal resistance junction-pins			°C/W
2/12	SGS-THOMSON MICROELECTRONICS			

PIN FUNCTIONS

PIN	NAME	FUNCTION
1	SENSE	A resistance R_{sense} connected to this pin provides feedback for motor current control
2	ENABLE	When a logic high is present on this pin the DMOS POWER transistors are enabled to be selectively driven by IN1 and IN2.
3	NO CONNECTION	
4, 5, 6, 7	GND	Common ground terminal.
8	NO CONNECTION	
9	OUT2	Output of the half bridge.
10	Vs	Supply voltage.
11	OUT1	Output of the half bridge.
12	BOOT1	A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor at high switching frequencies.
13	IN1	Digital input from the motor controller.
14,15,16,17	GND	Common ground terminal.
18	IN2	Digital input from the motor controller.
19	воот2	A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor at high switching frequencies.
20	V _{ref}	Internal voltage reference, a capacitor from this pin to GND increases stability of the POWER DMOS logic drive circuit.

ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^{\circ}C$, $V_s = 36V$, unless otherwise stated)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage		12	36	48	٧
V _{ref}	Reference voltage			13.5		٧
I _s	Quiescent supply current	EN = H V _{IN} = L EN = H V _{IN} = H I _L = 0 EN = L Fig. 10		10 10 8		mA mA mA
f _c	Commutation frequency (*)			30	100	KHz
Tj	Thermal shutdown			150		°c
T _d	Dead time protection			100		ns

TRANSISTORS

OFF							
I _{DSS}	Leakage current	Fig. 11			100		μΑ
ON							
R _{DS}	On resistance				0.3		Ω
V _{DS(ON)}	Drain source voltage	I _{DS} = 1.0A	Fig. 9		0.3		>
V _{sens}	Sensing voltage			-1		4	٧

SOURCE DRAIN DIODE

V_{sd}	Forward ON voltage	I _{SD} = 1.0A	EN = L	0.9(**)	V
t _{rr}	Reverse recovery time	$I_F = 1.0A \frac{dif}{dt}$	- = 25A/μs	300	ns
t _{fr}	Forward recovery time			200	ns

LOGIC LEVELS

VINL, VENL	Input Low voltage		-0.3		8.0	V
VINL, VENH	Input High voltage		2		7	٧
In L, IEN L	Input Low current	VIN, VEN = L			-10	μА
INH, ENH	Input High current	VIN, VEN = H		30		μΑ

LOGIC CONTROL TO POWER DRIVE TIMING

t ₁ (V _i)	Source current turn-off delay	Fig. 12	300	ns
t ₂ (V _i)	Source current fall time	Fig. 12	200	ns
t ₃ (V _i)	Source current turn-on delay	Fig. 12	400	ns
t ₄ (V _i)	Source current rise time	Fig. 12	200	ns
t ₅ (V _i)	Sink current turn-off delay	Fig. 13	300	ns
t ₆ (V _i)	Sink current fall time	Fig. 13	200	ns
t ₇ (V _i)	Sink current turn-on delay	Fig. 13	400	ns
t ₈ (V _i)	Sink current rise time	Fig. 13	200	ns

^(*) Limited by power dissipation

^(**) In synchronous rectification the drain - source voltage is of 0.3V typ.

Fig. 1 - Typical Is normalized vs. T_i




Fig. 2 - Quiescent current vs. frequency




Fig. 3 - Typical Is normalized vs. V_s




Fig. 4 - Typical diode behaviour in synchronous rectification




Fig. 5 - Typical R_{DS (ON)} vs. $V_s \cong V_{ref}$




Fig. 6 - $R_{DS\ (ON)}$ normalized at 25°C vs. temperature typical values




Fig. 7 - R_{DS (ON)} vs. DMOS transistor current




Fig. 8 - Typical power dissipation vs. IL




Fig. 8a - Two phase chopping




Fig. 8b - One phase chopping






Fig. 8c - Enable chopping



TEST CIRCUITS

Fig. 9 - Saturation voltage

a) Source outputs




For IN1 source output saturation : $\begin{array}{c} V_1 = \text{''} \\ S_1 = A \\ S_L = A \end{array}$

For IN2 source output saturation : $\begin{array}{ccc} V_1 = \text{"H"} \\ S_1 = B \\ S_L = B \end{array} \right\} \ \ V_2 = \text{"H"}$

$$S_1 = B$$

 $S_L = B$ $V_2 = "H"$

b) Sink outputs



For IN1 sink output saturation:

$$V_1 = "H"$$
 $S_1 = A$
 $S_L = A$
 $V_2 = "L"$

For IN2 sink output saturation:

$$S_1 = B$$

 $S_L = B$ $V_2 = "L"$

TEST CIRCUITS (continued)

Fig. 10 - Quiescent current





Fig. 11 - Leakage current


a) Source outputs

b) Sink outputs



SWITCHING TIMES

Fig. 12 - Source current delay times vs. input








Fig. 13 - Sink current delay times vs. input





CIRCUIT DESCRIPTION

The L6201 is a monolithic full bridge switching motor driver realized in the new Multipower-BCD technology which allows the integration of multiple, isolated DMOS power transistors plus mixed CMOS/bipolar control circuits. In this way it has been possible to make all the control inputs TTL, CMOS and μ C compatible and eliminate the necessity of external MOS drive components.

LOGIC DRIVE

INP	UTS		OUTPUT MOSFETS (*)
	IN1	IN2	OUTPOT MOSPETS (")
	L	L	Sink 1, Sink 2
	L	Н	Sink 1, Source 2
V _{EN} = H	Н	L	Source 1, Sink 2
	Н	Н	Source 1, Source 2
V _{EN} = L	×	X	All transistors turned OFF


L = Low H = High X = Don't care (*) Numbers referred to INPUT 1 or INPUT2 controlled

CROSS CONDUCTION

outputs stages


Although the device guarantees the absence of cross-conduction, the presence of the intrinsic diodes in the POWER DMOS structure causes the generation of current spikes on the sensing terminals. This is due to charge-discharge phenomena in the capacitors C1 & C2 associated with the drain source junctions (Fig. 14). When the output switches from high to low, a current spike is generated associated with the capacitor C1. On

Fig. 14 - Intrinsic structures in the POWER. DMOS transistors



the low-to-high transition a spike of the same polarity is generated by C2, preceded by a spike of the opposite polarity due to the charging of the input capacity of the lower POWER DMOS transistor. (Fig. 15)

Fig. 15 - Current typical spikes on the sensing pin



TRANSISTOR OPERATION

ON STATE

When one of the POWER DMOS transistor is ON it can be considered as a resistor $R_{DS\ (ON)}$ (= $0.3\Omega)$ throughout the recommended operating range. In this condition the dissipated power is given by :

$$P_{ON} = R_{DS(ON)} \cdot I_{DS}^2$$

The low R_{DS (ON)} of the Multipower-BCD process can provide high currents with low power dissipation.

OFF STATE

When one of the POWER DMOS transistor is OFF the $V_{\rm DS}$ voltage is equal to the supply voltage and only the leakage current $I_{\rm DSS}$ flows. The power dissipation during this period is given by:

$$P_{OFF} = V_s \cdot I_{DSS}$$

The power dissipation is in the order of pW and is negligible in comparison to that dissipated in the ON STATE.

TRANSITIONS

Like all MOS power transistors the DMOS POWER transistors have as intrinsic diode between their source and drain that can operate as a fast freewheeling diode in switched mode

applications. During recirculation with the ENABLE input high, the voltage drop across the transistor is $R_{DS\ (ON)} \cdot I_D$ and when the voltage reaches the diode voltage it is clamped to its characteristic. When the ENABLE input is low, the POWER MOS is OFF and the diode carries all of the recirculation current. The power dissipated in the transitional times in the cycle depends upon the voltage and current waveforms in the application.

$$P_{trans} = I_{DS}(t) \cdot V_{DS}(t)$$

BOOSTRAP CAPACITORS

To ensure that the POWER DMOS transistors are driven correctly gate source voltage of about 10V must be guaranteed for all of the N-channel DMOS transistors. This is no problem for the lower POWER DMOS transistors as their sources are refered to ground but a gate voltage greater than the supply voltage is necessary to drive the upper transistors. In the L6201 this achieved by an internal charge pump circuit that guarantees correct DC drive in combination with the boostrap circuit charges the external CB capacitors when the source transistor is OFF and the sink transistor is ON giving lower commutation losses in switched mode operation. For efficient charging the value of the boostrap capacitor should be greater than the input capacitance of the power transistor which is around 1nF. It is recommended that a capacitance of at least 10nF is used for the bootstrap. If a smaller capacitor is used there is a risk that the POWER transistors will not be fully turned on and they will show a higher RDS (ON). On the other hand if a elevated value is used it is possible that a current spike may be produced in the sense resistor.

REFERENCE

To stabilise the internal drive circuit it is recommended that a capacitor be placed between this pin and ground. A value of $0.22\mu F$ should be sufficient for most applications.

This pin is also protected against a short circuit to ground.

DEAD TIME

To protect the device against simultaneous conduction in both arms of the bridge and the

resulting rail to rail short, the logic control circuit provides a dead time greater than 40ns.

THERMAL PROTECTION

A thermal protection circuit has been included that will disable the device if the junction temperature e reaches 150°C. When the temperature has fallen to a safe level the device restarts under the control of the input and enable signals.

APPLICATION INFORMATION

RECIRCULATION

During recirculation with the ENABLE input high, the voltage drop across the transistor is $R_{DS\ (ON)}$. I_{L} for voltages less than 0.7V and is clamped at a voltage depending on the characteristics of the source-drain diode for greater voltages. Although the device is protected against cross conduction, current spikes can appear on the current sense pin due to charge/discharge phenomena in the intrinsic source drain capacitances. In the application this does not cause any problems because the voltage created across the sense resistor is usually much less than the peak value, although a small RC filter can be added if necessary.

POWER DISSIPATION

In order to achieve the high performance provided by the L6201 some attention must be paid to ensure that it has an adequate PCB area to dissipate the heat. The first stage of any thermal design is to calculate the dissipated power in the application, for this example the half step operation shown in figure 16 is considered.

RISE TIME T.

When an arm of the half bridge is turned on current begins to flow in the inductive load until the maximum current I_L is reached after a time T_r . The dissipated energy $E_{OFF/ON}$ is in this case:

$$\mathsf{E}_{\mathsf{OFF}/\mathsf{ON}} = [\,\mathsf{R}_{\mathsf{DS}\,(\mathsf{ON})} \cdot \mathsf{I}_{\mathsf{L}}^{\,2} \cdot \mathsf{T}_{\mathsf{r}}\,] \cdot 2/3$$

ON TIME TON

During this time the energy dissipated is due to the ON resistance of the transistors EON and the commutation E_{COM}. As two of the POWER DMOS transistors are ON EON is given by:

$$E_{ON} = I_L^2 \cdot R_{DS(ON)} \cdot 2 \cdot T_{ON}$$

In the commutation the energy dissipated is:

$$E_{COM} = V_s \cdot I_L \cdot T_{COM} \cdot f_{SWITCH} \cdot T_{ON}$$

Where:

 $T_{COM} = Commutation Time and it is assumed$

$$T_{COM} = T_{TURN-ON} = T_{TURN-OFF} = 100ns$$

 $f_{SWITCH} = Chopper frequency$

FALL TIME T

For this example it is assumed that the energy dissipated in this part of the cycle takes the same form as that shown for the rise time:

$$\mathsf{E}_{\mathsf{ON}/\mathsf{OFF}} = [\,\mathsf{R}_{\mathsf{DS}\,(\mathsf{ON})} \cdot \mathsf{I}_{\mathsf{L}}^{\,\,2} \cdot \mathsf{T}_{\mathsf{f}}\,] \cdot 2/3$$

QUIESCENT ENERGY

The last contribution to the energy dissipation is due to the quiescent supply current and is given by:

TOTAL ENERGY PER CYCLE

$$E_{TOT} = E_{OFF/ON} + E_{ON} + E_{COM} + E_{ON/OFF} + E_{QUIESCENT}$$

The Total Power Dissipation PDIS is simply:

$$P_{DIS} = E_{TOT}/T$$

= Rise time $T_{ON} = ON time$ = Fall time = Dead time = Period

$$T = T_r + T_{ON} + T_f + T_d$$

Fig. 16 - Load current in half step operation




Fig. 17 shows a two phase Bipolar Stepper Motor Control circuit where the current is controlled by the IC L297.

Between the sense resistors and each sense input of the L297 a resistor must be foreseen; if the connections between the outputs of the L297 and the inputs of the L6201 need a long path, a resistor must be connected between each input of the L6201 and ground.

When the Supply Voltage is higher than 26V or if the motor is driven through long wires, a snubber network made by the series of R and C must be foreseen very near to the output pins of the L6201.

The following formulas can be used:

 $R \simeq V_s/I_p$ $C = I_p / (dv/dt)$ where

V_s is the max supply voltage foreseen on the application:

In is the peak of the lood current: dv/dt is the needed rise time of the output voltage $(200V/\mu sec$ is generally used).

Fig. 17 - Two phase Bipolar stepper motor control circuit with chopper current control and translator





Fig. 18 - Rth junction to ambient vs. "on board" heat sink area





0.3Ω DMOS FULL BRIDGE DRIVER


PRELIMINARY DATA

- SUPPLY VOLTAGE UP TO 48V
- 5A MAX PEAK CURRENT
- TOTAL RMS CURRENT UP TO 1.5A
- $R_{DS}(ON)$ 0.3 Ω (TYPICAL VALUE AT 25°C)
- CROSS CONDUCTION PROTECTION
- TTL COMPATIBLE DRIVE
- OPERATING FREQUENCY UP TO 100KHz
- THERMAL SHUTDOWN
- INTERNAL LOGIC SUPPLY
- HIGH EFFICIENCY (TYPICAL 90%)


The L6202 is a full bridge driver for motor control applications realized in Multipower-BCD technology which combines isolated DMOS power transistors with CMOS and Bipolar circuits on the same chip. By using mixed technology it has been possible to optimize the logic circuitry and the power stage to achieve the best possible performance. The DMOS output transistors can deliver 1.5A RMS at motor supply voltages up to 48V and efficiently at high switching speeds. All the logic inputs are TTL, CMOS and μC compatible. Each channel (half-bridge) of the

device is controlled by a separate logic input, while a common enable controls both channels. The L6202 is mounted in an 18-lead powerdip package and the six center pins are used to conduct heat to the PCB. Even at the full rated current and voltage no external heatsink is required at normal operating temperatures.

MultiPower BCD Technology



BLOCK DIAGRAM



September 1988


ABSOLUTE MAXIMUM RATINGS

V.	Power supply	52	V
V _{OD}	Differential output voltage (Between pins 10 and 8)	60	V
VIN, VEN	Input or Enable voltage	-0.3 to 7	V
I _o	Pulsed output current (note 1)	5	Α
-	- non repetitive (< 1ms)	10	Α
V_{sense}	Sensing voltage	-1 to 4	V
V _b	Boostrap peak voltage	60	V
P _{tot}	Total power dissipation ($T_{pins} = 90^{\circ}C$)	5	W
	$(T_{amb}^{rmb} = 70^{\circ}C \text{ no copper area on PCB})$	1.3	W
	$(T_{amb} = 70^{\circ}C 4 cm^2 \text{ copper area on PCB})$	2	W
$T_{stg},\;T_{j}$	Storage and junction temperature	-40 to 150	°C

Note 1: Pulse width limited only by junction temperature and the transient thermal impedance.

CONNECTION DIAGRAM

(Top view)



THERMAL DATA

R _{th j-pins}	Thermal resistance junction-pins	max	12	°C/W
R _{th j-amb}	Thermal resistance junction-ambient (Fig. 21)	max	60	°C/W

PIN FUNCTIONS

PIN	NAME	FUNCTION
1	SENSE	A resistance R_{sense} connected to this pin provides feedback for motor current control.
2	ENABLE	When a logic high is present on this pin the DMOS POWER transistors are enabled to be selectively driven by IN1 and IN2.
3	NO CONNECTION	
4	GND	Common ground terminal.
5	GND	Common ground terminal.
6	GND	Common ground terminal.
7	NO CONNECTION	
8	OUT2	Output of the half bridge.
9	V _s .	Supply voltage.
10	OUT1	Output of the half bridge.
11	BOOT1	A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor at high switching frequencies.
12	IN1	Digital input from the motor controller.
13	GND	Common ground terminal.
14	GND	Common ground terminal.
15	GND	Common ground terminal.
16	IN2	Digital input from the motor controller.
17	воот2	A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor at high switching frequencies.
18	V_{ref}	Internal voltage reference, a capacitor from this pin to GND increases stability of the POWER DMOS logic drive circuit.

ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25$ °C, $V_s = 42V$, unless otherwise stated)

Parameter		Test Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		12	36	48	>
V _{ref}	Reference voltage			13.5		V
I _{REF}	Output current				2	mA
Is	Quiescent supply current	EN = H V _{IN} = L EN = H V _{IN} = H I _L = 0 EN = L Fig. 10		10 10 8		mA mA mA
f _c	Commutation frequency (*)			30	100	KHz
Tj	Thermal shutdown			150		°C
T _d	Dead time protection			100		ns

TRANSISTORS

OFF				,			
I _{DSS}	Leakage current	Fig. 11 V _s = 52	V			1	mA
ON		•					
R _{DS}	On resistance				0.3		Ω
R _{DS (ON)}	Drain source voltage	I _{DS} = 1.2 A	Fig. 9		0.36		٧
V _{sens}	Sensing voltage			-1		4	٧

SOURCE DRAIN DIODE

V _{sd}	Forward ON voltage	I _{SD} = 1.2A EN = L	0.9(**)	٧
t _{rr}	Reverse recovery time	$I_F = 1.2A$ $\frac{dif}{dt} = 25A/\mu s$.300	ns
t _{fr}	Forward recovery time		200	ns

LOGIC LEVELS

VINL, VENL	Input Low voltage		-0.3		8.0	V
VINL, VENH	Input High voltage		2		7	V
Inc, Ienc	Input Low current	V _{IN} , V _{EN} = L			-10	μΑ
INH, IENH	Input High current	V _{IN} , V _{EN} = H		30		μΑ

LOGIC CONTROL TO POWER DRIVE TIMING

LOGIC CON	Date continue to rower brive riming				
t ₁ (V _i) Source current turn-off delay		rent turn-off delay Fig. 12		ns	
t ₂ (V _i)	Source current fall time	Fig. 12	200	ns	
t ₃ (V _i)	Source current turn-on delay	Fig. 12	400	ns	
t ₄ (V _i)	Source current rise time	Fig. 12	200	ns	
t ₅ (V _i)	Sink current turn-off delay	Fig. 13	300	ns	
t ₆ (V _i) Sink current fall time		Fig. 13	200	ns	
t ₇ (V _i) Sink current turn-on delay		Fig. 13	400	ns .	
to (V:)	Sink current rise time	Fig. 13	200	ns	

^(*) Limited by power dissipation

^(**) In synchronous rectification the drain-source voltage drop V_{DS} is shown in fig. 4.

Fig. 1 - Typical I_s normalized vs. I_i




Fig. 2 - Quiescent current vs. frequency




Fig. 3 - Typical I_s normalized vs. V_s




Fig. 4 - Typical diode behaviour in synchronous rectification




Fig. 5 - Typical $R_{DS (ON)}$ vs. $V_s \cong V_{ref}$




Fig. 6 - R_{DS (ON)} normalized at 25°C vs. temperature typical values




Fig. 7 - R_{DS (ON)} vs. DMOS transistor current




Fig. 8 - Typical power dissipation vs. IL




Fig. 8a - Two phase chopping




Fig. 8b - One phase chopping






Fig. 8c - Enable chopping



TEST CIRCUITS

Fig. 9 - Saturation voltage

a) Source outputs




For IN1 source output saturation : $\begin{array}{c} V_1 = \text{"H"} \\ S_1 = A \\ S_L = A \end{array}$

$$S_1 = A \ S_1 = A \ V_2 = "H"$$

For IN2 source output saturation :
$$V_1$$
 = "H" S_1 = B S_L = B V_2 = "H"

b) Sink outputs



For IN1 sink output saturation:

$$V_1 = H''$$
 $S_1 = A$
 $S_1 = A$
 $V_2 = L''$

For IN2 sink output saturation:

$$V_1 = B$$

 $S_1 = B$ $V_2 = "L"$

TEST CIRCUITS (continued)

Fig. 10 - Quiescent current






Fig. 11 - Leakage current

a) Source outputs




5-9766/1

b) Sink outputs



SWITCHING TIMES

Fig. 12 - Source current delay times vs. input chopper








Fig. 13 - Sink current delay times vs. input chopper





CIRCUIT DESCRIPTION

The L6202 is a monolithic full bridge switching motor driver realized in the new Multipower-BCD technology which allows the integration of multiple, isolated DMOS power transistors plus mixed CMOS/bipolar control circuits. In this way it has been possible to make all the control inputs TTL, CMOS and μ C compatible and eliminate the necessity of external MOS drive components.

LOGIC DRIVE


INP	UTS		OUTDUT MOSESTS (*)	
IN1 IN2		IN2	OUTPUT MOSFETS (*)	
V _{EN} = H	L H H	L H L	Sink 1, Sink 2 Sink 1, Source 2 Source 1, Sink 2 Source 1, Source 2	
V _{EN} = L	×	х	All transistors turned OFF	

L = Low H = High X = Don't care
(*) Numbers referred to INPUT 1 or INPUT2 controlled outputs stages

CROSS CONDUCTION


Although the device guarantees the absence of cross-conduction, the presence of the intrinsic diodes in the POWER DMOS structure causes the generation of current spikes on the sensing terminals. This is due to charge-discharge phenomena in the capacitors C1 & C2 associated with the drain source junctions (Fig. 14). When the output switches from high to low, a current spike is generated associated with the capacitor C1. On

Fig. 14 - Intrinsic structures in the POWER DMOS transistors



the low-to-high transition a spike of the same polarity is generated by C2, preceded by a spike of the opposite polarity due to the charging of the input capacity of the lower POWER DMOS transistor. (Fig. 15)

Fig. 15 - Current typical spikes on the sensing pin



TRANSISTOR OPERATION

ON STATE

When one of the POWER DMOS transistor is ON it can be considered as a resistor $R_{DS\,(ON)}\,(=\,0.3\Omega)$ throughout the recommended operating range. In this condition the dissipated power is given by:

$$P_{ON} = R_{DS(ON)} \cdot I_{DS}^2$$

The low $R_{DS\,(ON)}$ of the Multipower-BCD process can provide high currents with low power dissipation.

OFF STATE

When one of the POWER DMOS transistor is OFF the V_{DS} voltage is equal to the supply voltage and only the leakage current I_{DSS} flows. The power dissipation during this period is given by:

$$P_{OFF} = V_s \cdot I_{DSS}$$

The power dissipation is in the order of pW and is negligible in comparison to that dissipated in the ON STATE.

TRANSITIONS

Like all MOS power transistors the DMOS POWER transistors have as intrinsic diode between their source and drain that can operate as a fast freewheeling diode in switched mode

applications. During recirculation with the ENABLE input high, the voltage drop across the transistor is $R_{DS\ (ON)} \cdot I_D$ and when the voltage reaches the diode voltage it is clamped to its characteristic. When the ENABLE input is low, the POWER MOS is OFF and the diode carries all of the recirculation current. The power dissipated in the transitional times in the cycle depends upon the voltage and current waveforms in the application.

$$P_{trans} = I_{DS}(t) \cdot V_{DS}(t)$$

BOOSTRAP CAPACITORS

To ensure that the POWER DMOS transistors are driven correctly gate source voltage of about 10V must be guaranteed for all of the N-channel DMOS transistors. This is no problem for the lower POWER DMOS transistors as their sources are refered to ground but a gate voltage greater than the supply voltage is necessary to drive the upper transistors. In the L6202 this achieved by an internal charge pump circuit that guarantees correct DC drive in combination with the boostrap circuit charges the external CB capacitors when the source transistor is OFF and the sink transistor is ON giving lower commutation losses in switched mode operation. For efficient charging the value of the boostrap capacitor should be greater than the input capacitance of the power transistor which is around 1nF. It is recommended that a capacitance of at least 10nF is used for the bootstrap. If a smaller capacitor is used there is a risk that the POWER transistors will not be fully turned on and they will show a higher RDS (ON). On the other hand if a elevated value is used it is possible that a current spike may be produced in the sense resistor.

REFERENCE

To stabilise the internal drive circuit it is recommended that a capacitor be placed between this pin and ground. A value of $0.22\mu F$ should be sufficient for most applications.

This pin is also protected against a short circuit to ground.

DEAD TIME

To protect the device against simultaneous conduction in both arms of the bridge and the

resulting rail to rail short, the logic control circuit provides a dead time greater than 40ns.

THERMAL PROTECTION

A thermal protection circuit has been included that will disable the device if the junction temperature e reaches 150°C. When the temperature has fallen to a safe level the device restarts under the control of the input and enable signals.

APPLICATION INFORMATION

RECIRCULATION

During recirculation with the ENABLE input high, the voltage drop across the transistor is R_{DS (ON)}. I_L for voltages less than 0.7V and is clamped at a voltage depending on the characteristics of the source-drain diode for greater voltages. Although the device is protected against cross conduction, current spikes can appear on the current sense pin due to charge/discharge phenomena in the intrinsic source drain capacitances. In the application this does not cause any problems because the voltage created across the sense resistor is usually much less than the peak value, although a small RC filter can be added if necessary.

POWER DISSIPATION

In order to achieve the high performance provided by the L6202 some attention must be paid to ensure that it has an adequate PCB area to dissipate the heat. The first stage of any thermal design is to calculate the dissipated power in the application, for this example the half step operation shown in figure 16 is considered.

RISE TIME T,

When an arm of the half bridge is turned on current begins to flow in the inductive load until the maximum current I_L is reached after a time T_r . The dissipated energy $E_{OFF/ON}$ is in this case:

$$E_{OFF/ON} = [R_{DS(ON)} \cdot I_{L}^{2} \cdot T_{r}] \cdot 2/3$$

ON TIME TON

During this time the energy dissipated is due to the ON resistance of the transistors E_{ON} and the commutation E_{COM} . As two of the POWER DMOS transistors are ON E_{ON} is given by :

$$E_{ON} = I_L^2 \cdot R_{DS(ON)} \cdot 2 \cdot T_{ON}$$

In the commutation the energy dissipated is:

$$E_{COM} = V_s \cdot I_L \cdot T_{COM} \cdot f_{SWITCH} \cdot T_{ON}$$

Where:

 $T_{COM} = Commutation Time and it is assumed that:$

 $T_{COM} = T_{TURN-ON} = T_{TURN-OFF} = 100ns$ $f_{SWITCH} = Chopper frequency$

FALL TIME Tf

For this example it is assumed that the energy dissipated in this part of the cycle takes the same form as that shown for the rise time:

$$E_{ON/OFF} = [R_{DS}(ON) \cdot I_{L}^{2} \cdot T_{f}] \cdot 2/3$$

QUIESCENT ENERGY

The last contribution to the energy dissipation is due to the quiescent supply current and is given by:

TOTAL ENERGY PER CYCLE

$$E_{TOT} = E_{OFF/ON} + E_{ON} + E_{COM} + E_{ON/OFF} + E_{QUIESCENT}$$


The Total Power Dissipation PDIS is simply:

$$P_{DIS} = E_{TOT}/T$$

 $\begin{array}{lll} T_r & = & \text{Rise time} \\ T_{ON} & = & \text{ON time} \\ T_f & = & \text{Fall time} \\ T_d & = & \text{Dead time} \\ T & = & \text{Period} \\ \end{array}$

$$T = T_r + T_{ON} + T_f + T_d$$

Fig. 16



DC MOTOR SPEED CONTROL

Since the L6202 integrates a full H-Bridge in a single package it is idealy suited for controlling small DC motors. When used for DC motor control the L6202 provides the power stage required for both speed and direction control. The L6202 can be combined with a current regulator like the L6506 to implement a transconductance amplifier for speed control, as shown in figure 17.

In this configuration the L6506 sense the voltage across the sense resistor, R_{SENSE}, to monitor the motor current. The L6506 then compares the sensed voltage to control the speed or during the brake of the L6202.

Between the sense resistor and each sense input of the L6506 a resistor must be foreseen; if the connections between the outputs of the L6506 and the inputs of the L6202 need a long path, a resistor must be connected between each input of the L6202 and ground.

When the Supply Voltage is higher than 26V or if the motor is driven through long wires, a snubber network made by the series of R and C must be foreseen very near to the output pins of the L6202.

The following formulas can be used:

 $R \simeq Vs/I_p$

 $C = I_D / (dv/dt)$ where

V_S is the max Supply Voltage foreseen on the application;

In is the peak of the load current;


dv/dt is the needed rise time of the output voltage (200V/ μ sec is generally used).

Higher voltages than 26V of V_s require that a diode (BYW98) is connected between each power output pin and ground as well.

If the Power Supply Cannot Sink Current, a suitable large capacitance must be used and connected near the supply pin of the L6202.

Sometimes a capacitor at pin 17 of the L6506 let the application better work.

Fig. 17 - Bidirectional DC motor control



BIPOLAR STEPPER MOTORS APPLICATIONS

Bipolar stepper motors can be driven with an L297 or L6506, two L6202 bridge BCD drivers and very few external components. Together these three chips form a complete microprocessor-to-stepper motor interface.

As shown in Fig. 18 and Fig. 19, the controller connect directly to the two bridge BCD drivers. External component requirements are minimal: an RC network to set the chopper frequency and a resistive divider to establish the comparator reference voltage (pin 15 for L297, pin 10 and 15 for L6506). These solutions have a very high efficiency because of low power dissipation.

A snubber network at the output of the L6202 and resistors between the inputs of the some IC and GND cound be foreseen (see DC Motor Speed Control).

HIGH CURRENT MICROSTEP DRIVE FOR STEPPER MOTORS

The L6202 can by used in conjunction with the L6217 to (figure 20) implement a high current microstepping controller for stepper motors. In this application the L6217 is used as a control

circuit and its outputs are used only to drive the inputs of the L6202. The application allows easy interface to a microprocessor since the L6217 may be connected directly to the microprocessor bus.

In the circuit shown in Figure 20, the L6217 senses the motor current by monitoring the voltage across the sense resistors, R_{SENSE}, and compares this value to the output of a 6 bit (7 bit if the L6217A is used) D to A Converter. The L6217 controls the current using a frequency modulated, constant off time, switching controller. The off time of each coil may be set using and external resistor and capacitor connected to PTA and PTB.

In this configuration the microprocessor simply loads the appropriate value for the direction of current flow through the coil and the data for the DAC into the L6217. The L6217 and L6202 then forms the complete interface between the micro and the motor.

When the pins 3 and 4 of the L6217 (Test A and B) are low, the bridges must be in tri-state condition.

For this reason two LM339 comparators must be used. The outputs of the comparators act on the enable inputs of the L6202 ICs.

A bilevel operation can be used for decreasing the minimum controllable load current. The minimum current that can be controlled is given by the following expression:

$$I_{L} \text{ (avg.)} = \frac{V_s}{R_{sense} + (2R_{DSon} + R_{LOAD})/DC}$$

where $R_{L\,O\,A\,D}$ is the equivalent resistance of the load DC is the duty cycles given by

$$\frac{T_{on}}{T_{on} + T_{off}}$$

If 12V is forced on pin 18 (Reference voltage) and the supply voltage V_s is reduced below 12V the on resistance tends to increase above the normal guaranteed 0.3ohm.

Consequently the minimum current will also be reduced, as given in the above expression. When a minimum current operation is required, a high signal at point (A) can disable the pnp transistors in fig. 20. So it's possible to operate at a V_s of $(7V-V_{BE})$.

Fig. 18 - Two phase Bipolar stepper motor control circuit with chopper current control




Fig. 19 - Two phase Bipolar stepper motor control circuit with chopper current control and translator





Fig. 20 - High current microstepping controller for stepper motors



THERMAL CHARACTERISTICS

Fig. 21 - R_{th} with two "on board" square heatsink vs. side ℓ




Fig. 22 - Transient thermal resistance for single pulses





Fig. 23 - Peak transient $R_{th}\ vs.$ pulse width and duty cycle





0.3Ω DMOS FULL BRIDGE DRIVER


PRELIMINARY DATA

- SUPPLY VOLTAGE UP TO 48V
- 5A MAX PEAK CURRENT
- TOTAL RMS CURRENT UP TO 4A
- $R_{DS(ON)} 0.3\Omega$ (TYPICAL VALUE AT 25°C)
- CROSS CONDUCTION PROTECTION
- TTL COMPATIBLE DRIVE
- OPERATING FREQUENCY UP TO 100KHz
- THERMAL SHUTDOWN
- INTERNAL LOGIC SUPPLY
- HIGH EFFICIENCY (TYPICAL 90%)


The L6203 is a full bridge driver for motor control applications realized in Multipower-BCD technology which combines isolated DMOS power transistors with CMOS and Bipolar circuits on the same chip. By using mixed technology it has been possible to optimize the logic circuitry and the power stage to achieve the best possible performance. The DMOS output transistors can

deliver 4A RMS at motor supply voltages up to 48V and efficiently at high switch speeds. All the logic inputs are TTL, CMOS and μC compatible. Each channel (half-bridge) of the device is controlled by a separate logic input while a common enable controls both channels. The L6203 is mounted in a 11-lead Multiwatt package.

MultiPower BCD Technology



BLOCK DIAGRAM



(*) Suggested value for $C_{\mbox{\footnotesize{BOOT}}\,1}$ and $C_{\mbox{\footnotesize{BOOT}}\,2}\colon 10\mbox{nF}$


ABSOLUTE MAXIMUM RATINGS

V_s	Power supply	52	٧
Vod	Differential output voltage (Between pins 1 and 3)	60	V
V_{IN}, V_{EN}	Input or Enable voltage	-0.3 to 7	V
l _o	Pulsed output current (note 1)	5	Α
	- non repetitive (< 1ms)	10	Α
V_{sense}	Sensing voltage	-1 to 4	V
V_{b}	Boostrap peak voltage	60	V
P_{tot}	Total power dissipation ($T_{case} = 90^{\circ}C$)	20	W
	$(T_{amb} = 70^{\circ}C \text{ free air})$	2.3	W
T_{stg}, T_{j}	Storage and junction temperature	-40 to 150	°C

Note 1: Pulse width limited only by junction temperature and the transient thermal impedance.

CONNECTION DIAGRAM

(Top view)



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case Thermal resistance junction-ambient	max	3	°C/W
R _{th j-amb}		max	35	°C/W

2/16 SGS-THOMS MICEROLEI GEOTISC

PIN FUNCTIONS

PIN	NAME	FUNCTION
1	OUT2	Output of the half bridge.
2	V _s	Supply voltage.
3	OUT1	Output of the half bridge.
4	BOOT1	A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor at high switching frequencies.
5	IN1	Digital input from the motor controller.
6	GND	Common ground terminal.
7	IN2	Digital input from the motor controller.
8	воот2	A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor at high switching frequencies.
9	V _{ref}	Internal voltage reference, a capacitor from this pin to GND increases stability of the POWER DMOS logic drive cricuit.
10	SENSE	A resistance R _{sense} connected to this pin provides feedback for motor current control.
11	ENABLE	When a logic high is present on this pin the DMOS POWER transistors are enabled to be selectively driven by IN1 and IN2.

ELECTRICAL CHARACTERISTICS (Refer to the test circuits $T_j = 25^{\circ}\text{C}$, $V_s = 42\text{V}$, unless otherwise stated)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		12	36	48	V
V _{ref}	Reference voltage			13.5		V
I _{REF}	Output current				2	mA
Is	Quiescent supply current	EN = H V _{IN} = L EN = H V _{IN} = H I _L = 0 EN = L Fig. 10		10 10 8		mA mA mA
f _c	Commutation frequency (*)			30	100	KHz
Tj	Thermal shutdown			150		°C
T _d	Dead time protection			100		ns
TRANSISTO	RS					N
OFF						
I _{DSS}	Leakage current	Fig. 11 V _s = 52V			1	mA
ON						
R _{DS}	On resistance			0.3		Ω
V _{DS} (ON)	Drain source voltage	I _{DS} = 3A		0.9		V
V _{sens}	Sensing voltage		-1		4	V
SOURCE DR	AIN DIODE					
V _{sd}	Forward ON voltage	I _{SD} = 3A EN = L		1,35(**)		V
t _{rr}	Reverse recovery time	$I_F = 3A \frac{dif}{dt} = 25A/\mu s$		300		ns
t _{fr}	Forward recovery time			200		ns

LOGIC LEVELS

VINL, VENL	Input Low voltage		-0.3		8.0	V
V _{INH} , V _{ENH}	Input High voltage		2		7	V
In L, IEN L	Input Low current	V _{IN} , V _{EN} = L			-10	μΑ
INH, ENH	Input High current	V _{IN} , V _{EN} = H		30		μΑ

LOGIC CONTROL TO POWER DRIVE TIMING

t ₁ (V _i)	Source current turn-off delay	Fig. 12	300	ns
t ₂ (V _i)	Source current fall time	Fig. 12	200	ns
t ₃ (V _i)	Source current turn-on delay	Fig. 12	400	ns
t ₄ (V _i)	Source current rise time	Fig. 12	200	ns
t ₅ (V _i)	Sink current turn-off delay	Fig. 13	300	ns
t ₆ (V _i)	Sink current fall time	Fig. 13	200	ns
t ₇ (V _i)	Sink current turn-on delay	Fig. 13	400	ns
t ₈ (V _i)	Sink current rise time	Fig. 13	200	ns

^(*) Limited by power dissipation

^(**) In synchronous rectification the drain-source voltage drops V_{DS} is shown in Fig. 4.

Fig. 1 - Typical I_s normalized vs. T_i




Fig. 2 - Quiescent current vs. frequency




Fig. 3 - Typical I_s normalized vs. V_s




Fig. 4 - Typical diode behaviour in synchronous rectification




Fig. 5 - Typical $R_{DS (ON)}$ vs. $V_s \cong V_{ref}$




Fig. 6 - R_{DS (ON)} normalized at 25°C vs. temperature




Fig. 7 - R_{DS (ON)} vs. DMOS transistor current




Fig. 8 - Typical power dissipation vs. IL




Fig. 8a - Two phase chopping




Fig. 8b - One phase chopping






Fig. 8c - Enable chopping



TEST CIRCUITS

Fig. 9 - Saturation voltage

a) Source outputs




For IN1 source output saturation : $V_1 = "H" S_1 = A S_L = A$

$$S_1 = A$$
 $V_2 = "H"$

For IN2 source output saturation : $\begin{array}{c} V_1 = {}^{\prime\prime} F_1 \\ S_1 = B \\ S_L = B \end{array}$

$$S_1 = B$$
 $V_2 = "H"$

b) Sink outputs



For IN1 sink output saturation :

$$V_1 = "H"$$

 $S_1 = A$ $V_2 = "L$

For IN2 sink output saturation:

$$S_1 = B$$

 $S_L = B$ $V_2 = "L"$

TEST CIRCUITS (continued)

Fig. 10 - Quiescent current




Fig. 11 - Leakage current

a) Source outputs b) Sink outputs L6203

L6203

6-10

5-9774

SWITCHING TIMES

Fig. 12 - Source current delay times vs. input chopper





Fig. 13 - Sink current delay times vs. input chopper



CIRCUIT DESCRIPTION

The L6203 is a monolithic full bridge switching motor driver realized in the new Multipower-BCD technology which allows the integration of multiple, isolated DMOS power transistors plus mixed CMOS/bipolar control circuits. In this way it has been possible to make all the control inputs TTL, CMOS and μC compatible and eliminate the necessity of external MOS drive components.

LOGIC DRIVE

INPUTS			OUTPUT MOSESTS (*)		
	IN1	IN2	OUTPUT MOSFETS (*		
V _{EN} = H	L H H	L H L	Sink 1, Sink 2 Sink 1, Source 2 Source 1, Sink 2 Source 1, Source 2		
V _{EN} = L	×	х	All transistors turned OFF		


L = Low H = High X = Don't care

(*) Members referred to INPUT 1 or INPUT2 controlled outputs stages

CROSS CONDUCTION


Although the device guarantees the absence of cross-conduction, the presence of the intrinsic diodes in the POWER DMOS structure causes the generation of current spikes on the sensing terminals. This is due to charge-discharge phenomena in the capacitors C1 & C2 associated with the drain source junctions (Fig. 14). When the output switches from high to low, a current spike is generated associated with the capacitor C1. On

Fig. 14 - Intrinsic structures in the POWER MOS transistors



the low-to-high transition a spike of the same polarity is generated by C2, preceded by a spike of the opposite polarity due to the charging of the input capacity of the lower POWER DMOS transistor. (Fig. 15)

Fig. 15 - Current typical spikes on the sensing pin



TRANSISTOR OPERATION

ON STATE

When one of the POWER DMOS transistor is ON it can be considered as a resistor $R_{DS\,(ON)}\,(=\,0.3\Omega)$ throughout the recommended operating range. In this condition the dissipated power is given by :

$$P_{ON} = R_{DS(ON)} \cdot I_{DS}^2$$

The low R_{DS (ON)} of the Multipower-BCD process can provide high currents with low power dissipation.

OFF STATE

When one of the POWER DMOS transistor is OFF the V_{DS} voltage is equal to the supply voltage and only the leakage current I_{DSS} flows. The power dissipation during this period is given by:

$$P_{OFF} = V_s \cdot I_{DSS}$$

The power dissipation is in the order of pW and is negligible in comparison to that dissipated in the ON STATE.

TRANSITIONS

Like all MOS power transistors the DMOS POWER transistors have as intrinsic diode between their source and drain that can operate as a fast freewheeling diode in switched mode

applications. During recirculation with the ENABLE input high, the voltage drop across the transistor is $R_{DS\ (ON)}$ I_D and when the voltage reaches the diode voltage it is clamped to its characteristic. When the ENABLE input is low, the POWER MOS is OFF and the diode carries all of the recirculation current. The power dissipated in the transitional times in the cycle depends upon the voltage and current waveforms in the application.

$$P_{trans} = I_{DS}(t) \cdot V_{DS}(t)$$

BOOSTRAP CAPACITORS

To ensure that the POWER DMOS transistors are driven correctly gate source voltage of about 10V must be guaranteed for all of the N-channel DMOS transistors. This is no problem for the lower POWER DMOS transistors as their sources are refered to ground but a gate voltage greater than the supply voltage is necessary to drive the upper transistors. In the L6203 this achieved by an internal charge pump circuit that guarantees correct DC drive in combination with the boostrap circuit charges the external CB capacitors when the source transistor is OFF and the sink transistor is ON giving lower commutation losses in switched mode operation. For efficient charging the value of the boostrap capacitor should be greater than the input capacitance of the power transistor which is around 1nF. It is recommended that a capacitance of at least 10nF is used for the bootstrap. If a smaller capacitor is used there is a risk that the POWER transistors will not be fully turned on and they will show a higher R_{DS} (ON). On the other hand if a elevated value is used it is possible that a current spike may be produced in the sense resistor.

REFERENCE

To stabilise the internal drive circuit it is recommended that a capacitor be placed between this pin and ground. A value of $0.22\mu F$ should be sufficient for most applications.

This pin is also protected against a short circuit to ground.

DEAD TIME

To protect the device against simultaneous conduction in both arms of the bridge and the

resulting rail to rail short, the logic control circuit provides a dead time greater than 40ns.

THERMAL PROTECTION

A thermal protection circuit has been included that will disable the device if the junction temperature e reaches 150°C. When the temperature has fallen to a safe level the device restarts under the control of the input and enable signals.

APPLICATION INFORMATION

RECIRCULATION

During recirculation with the ENABLE input high, the voltage drop across the transistor is R_{DS (ON)} • I_L for voltages less than 0.7V and is clamped at a voltage depending on the characteristics of the source-drain diode for greater voltages. Although the device is protected against cross conduction, current spikes can appear on the current sense pin due to charge/discharge phenomena in the intrinsic source drain capacitances. In the application this does not cause any problems because the voltage created across the sense resistor is usually much less than the peak value, although a small RC filter can be added if necessary.

POWER DISSIPATION

In order to achieve the high performance provided by the L6203 some attention must be paid to ensure that it has an adequate PCB area to dissipate the heat. The first stage of any thermal design is to calculate the dissipated power in the application, for this example the half step operation shown in figure 16 is considered.

RISE TIME T_r

When an arm of the half bridge is turned on current begins to flow in the inductive load until the maximum current I_{L} is reached after a time T_{r} . The dissipated energy $E_{OFF/ON}$ is in this case:

$$\mathsf{E}_{\mathsf{OFF}/\mathsf{ON}} = [\mathsf{R}_{\mathsf{DS}\,(\mathsf{ON})} \cdot \mathsf{I}_{\mathsf{L}}^{2} \cdot \mathsf{T}_{\mathsf{r}}] \cdot 2/3$$

ON TIME TON

During this time the energy dissipated is due to the ON resistance of the transistors E_{ON} and the commutation E_{COM} . As two of the POWER DMOS transistors are ON E_{ON} is given by :

$$E_{ON} = I_L^2 \cdot R_{DS(ON)} \cdot 2 \cdot T_{ON}$$

In the commutation the energy dissipated is:

$$E_{COM} = V_s \cdot I_L \cdot T_{COM} \cdot f_{SWITCH} \cdot T_{ON}$$

Where:

 $T_{COM} = Commutation Time and it is assumed that:$

 $T_{COM} = T_{TURN-ON} = T_{TURN-OFF} = 100ns$ $f_{SWITCH} = Chopper frequency$

FALL TIME T_f

For this example it is assumed that the energy dissipated in this part of the cycle takes the same form as that shown for the rise time:

$$E_{ON/OFF} = [R_{DS}(ON) \cdot I_{L}^{2} \cdot T_{f}] \cdot 2/3$$

QUIESCENT ENERGY

The last contribution to the energy dissipation is due to the quiescent supply current and is given by:

TOTAL ENERGY PER CYCLE

$$E_{TOT} = E_{OFF/ON} + E_{ON} + E_{COM} + E_{ON/OFF} + E_{QUIESCENT}$$


The Total Power Dissipation $P_{\mbox{\scriptsize DIS}}$ is simply :

$$P_{DIS} = E_{TOT}/T$$

 $\begin{array}{lll} T_r & = & \text{Rise time} \\ T_{ON} & = & \text{ON time} \\ T_f & = & \text{Fall time} \\ T_d & = & \text{Dead time} \\ T & = & \text{Period} \\ \end{array}$

$$T = T_r + T_{ON} + T_f + T_d$$

Fig. 16



DC MOTOR SPEED CONTROL

Since the L6203 integrates a full H-Bridge in a single package it si idealy suited for controlling small DC motors. When used for DC motor control the L6203 provides the power stage required for both speed and direction control. The L6203 can be combined with a current regulator like the L6506 to implement a transconductance amplifier for speed control, as shown in figure 17.

In this configuration the L6506 sense the voltage across the sense resistor, R_{SENSE}, to monitor the motor current. The L6506 then compares the sensed voltage to control the speed or during the input signals to the L6203.

Between the sense resistor and each sense input of the L6506 a resistor must be foreseen; if the connections between the outputs of the L6506 and the inputs of the L6202 need a long path, a resistor must be connected between each input of the L6202 and ground.

A snubber network made by the series of R and C must be foreseen very near to the outputs pins of the L6203.

The following formulas can be used:

 $R \cong V_s/I_p$

 $C = I_p / (dv/dt)$ where

 V_{s} is the max supply voltage foreseen on the application;

Ip is the peak of the load current;


dv/dt is the needed rise time of the output voltage (200V/ μ sec is generally used).

A diode (BYW98) is connected between each power output pin and ground as well.

If the power supply cannot sink current, a suitable large capacitance must be used and connected near the supply pin of the L6202.

Sometimes a capacitor at pin 17 of the L6506 let application better work.

Fig. 17 - Bidirectional DC motor control



BIPOLAR STEPPER MOTORS APPLICATIONS

Bipolar stepper motors can be driven with an L297 or L6506, two L6203 bridge BCD drivers and very few external components. Together these three chips form a complete microprocessor-to-stepper motor interface.

As shown in Fig. 18 and Fig. 19, the controller connect directly to the two bridge BCD drivers. External component requirements are minimal: an RC network to set the chopper frequency, a resistive divider to establish the comparator reference voltage (pin 15 for L297, pin 10 and 15 for L6506) and a snubber network made by R and C in series.

The following formulas can be used:

 $R \simeq V_s/I_p$

 C = I_p/(dv/dt) where V_s is the max. Supply Voltage foreseen on the application;

In is the peak of the load current;

of the peak of the load current; dv/dt is the needed rise time of the output voltage (200V/μs is generally used). Depending on the Printed Circuit Board design, a resistor between each input of the L6203 and ground could be requested. These solutions have a very high efficiency because of low power dissipation.

HIGH CURRENT MICROSTEP DRIVE FOR STEPPER MOTORS

The L6203 can be used in conjunction with the L6217 to (figure 20) implement a high current microstepping controller for stepper motors.

In this application the L6217 is used as a control circuit and its outputs are used only to drive the inputs of the L6203. The application allows easy interface to a microprocessor since the L6217 may be connected directly to the microprocessor bus.

In the circuit shown in Figure 20, the L6217 senses the motor current by monitoring the voltage across the sense resistors, R_{SENSE}, and compares this value to the output of a 6 bit (7 bit if the L6217A is used) D to A Converter. The L6217 controls the current using a frequency modulated, constant off time, switching controller. The off time of each coil may be set using and external resistor and capacitor connected to PTA and PTB.

In this configuration the microprocessor simply loads the appropriate value for the direction of current flow through the coil and the data for the DAC into the L6217. The L6217 and L6203 then forms the complete interface between the micro and the motor.

When the pins 3 and 4 of the L6217 (Test A and B) are low, the bridges must be in tri-state condition.

For this reason two LM339 comparators must be used. The outputs of the comparators act on the enable inputs of the L6203 ICs.

A bilevel operation can be used for decreasing the minimum controllable load current. The mi-

nimum current that can be controlled is given by the following expression:

$$I_{L} \text{ (avg.)} = \frac{V_s}{R_{sense} + (2R_{DSon} + R_{LOAD})/DC}$$


where R_{LOAD} is the equivalent resistance of the load DC is the duty cycle given by


$$\frac{T_{on}}{T_{on} + T_{off}}$$


If 12V is forced on pin (Reference voltage) a the supply voltage V_s is reduced below 12V ton resistance tends to increase above the norm quaranteed 0.3ohm.

Consequently the minimum current will also reduced, as given in the above expression. When minimum current operation is required, a high gnal at point (A) can disable the pnp transists in fig. 20. So it's possible to operate at a V_s (7V – V_{BE}).


Fig. 18 - Two phase Bipolar stepper motor control circuit with chopper current control








gh current microstepping controller for stepper motors



THERMAL CHARACTERISTICS








Fig. 22 - Comparison of transient $R_{\mbox{\scriptsize th}}$ for single pulses with and without heatsink



(*) $R_{th} \approx 9^{\circ}C/W$

g. 23 - Peak transient R_{th} vs. pulse width and duty cycle





DUAL SCHOTTKY DIODE BRIDGE

- MONOLITHIC ARRAY OF EIGHT SCHOTTKY DIODES
- HIGH EFFICIENCY
- 4A PEAK CURRENT
- LOW FORWARD VOLTAGE
- FAST RECOVERY TIME
- TWO SEPARATED DIODE BRIDGES

The L6210 is a monolithic IC containing eight Schottky diodes arranged as two separated diode bridges.

This diodes connection makes this device versatile in many applications.

They are used particular in bipolar stepper motor applications, where high efficient operation,

due to low forward voltage drop and fast reverse recovery time, are required.

The L6210 is available in a 16 Pin Powerdip Package (12+2+2) designed for the 0 to 70°C ambient temperature range.




Powerdip 12+2+2

ORDERING NUMBER: 16210

ABSOLUTE MAXIMUM RATINGS

l _f	Repetitive forward current peak	2	Α
V_r	Peak reverse voltage (per diode)	50	V
T _{amb}	Operating ambient temperature	70	°C
T_{stg}	Storage temperature range	-55 to 150	°C

BLOCK DIAGRAM




THERMAL DATA

R _{th j-case}	Thermal impedance junction-case	max	14	°C/W
R _{th j-amb}	Thermal impedance junction-ambient without external heatsink	max	65	°C/W

CONNECTION DIAGRAM


(Top view)




ELECTRICAL CHARACTERISTICS (T_i = 25°C unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vf	Forward voltage drop	I _f = 100mA		0.65	0.8	
		I _f = 500mA		0.8	1	v
		I _f = 1A		1	1.2	
١L	Leakage current	V _R = 40V T _{amb} = 25°C			1	mA

NOTE: At forward currents of greater than 1A, a parasitic current of approximately 10 mA may be collected by adiacent diodes.






MOUNTING INSTRUCTIONS


The R_{th j-amb} of the L6210 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board as shown in figure 3 or to an external heatsink (Figure 4).

Fig. 3 - Example of P.C. board copper area which is used as heatsink



During soldering the pin temperature must not exceed 260°C and the soldering time must not be longer then 12s. The external heatsink or printed circuit copper area must be connected to electrical ground.

Fig. 4 - Example of an external heatsink





HIGH CURRENT SOLENOID DRIVER

PRELIMINARY DATA

- HIGH VOLTAGE OPERATION (UP TO 50 V)
- HIGH OUTPUT CURRENT CAPABILITY (UP TO 6 A)
- LOW SATURATION VOLTAGE
- TTL-COMPATIBLE INPUT
- OUTPUT SHORT CIRCUIT PROTECTION (TO GROUND, TO SUPPLY AND ACROSS THE LOAD)
- THERMAL SHUTDOWN
- OVERDRIVING PROTECTION
- LATCHED DIAGNOSTIC OUTPUT

DESCRIPTION


The L6212 is a monolithic switch-mode solenoid driver designed for fast, high-current applications such as hammer driving in printers and electronic typewriters. Power dissipation is reduced by efficient

switch-mode operation. An extra feature of the L6212 is a latched diagnostic output which indicates when the output is short circuit.


The L6212 is supplied in an 15-lead Multiwatt plastic power package.



CONNECTION DIAGRAM (top view)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Power Supply Voltage	50	V
V _{ss}	Logic Supply Voltage	7	V
V _{EN}	Enable Voltage	7	V
V _I	Input Voltage	7	V
Ιp	Peak Output Current (repetitive)	6.5	А
P _{tot}	Total Power Dissipation (at T _{case} = 75 °C)	25	W
T _{sta} , T _i	Storage and Junction Temperature	- 40 to + 150	°C

THERMAL DATA

R _{th j-case}	Thermal Resistance Junction-case	Max	3	°C/W
R _{th j-amb}	Themal Resistance Junction-ambient	Max	35	°C/W

ELECTRICAL CHARACTERISTICS (refer to the test circuit, $V_s = 37$ V, $V_{ss} = 5$ V, $T_{amb} = 25$ °C, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_s	Power Supply Voltage (pin 1)	'	12	1	46	V
Id	Quiescent Drain Current	V _{EN} = H		20	30	mA
		$V_i \ge 0.6 \text{ V}$ $V_{EN} = L$		70	1	mA
V_{ss}	Logic Supply Voltage (pin 6)	,	4.5		7	V
Iss	Quiescent Logic Supply Current	V _{DIAG} = L		5	8	mA
		DIAG Output at High Impedance		10	100	μА
V_i	Input Voltage (pin 9)	Operating Output	0.6			V
		Non-operative Output		1	0.45	V
I _i	Input Current (pin 9)	$\begin{array}{l} V_i \geq 0.6 \ V \\ V_i \leq 0.45 \ V \end{array}$			-2 -5	μ Α μ Α
V _{ENABLE}	Enable Input Current (pin 12)	Low Level High Level	-0.3 2.4	1	0.8	V
IENABLE	Enable Input Current	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-100 100	μΑ
V _{sat H}	Source Output Saturation Volt.	I _p = 5.5 A			2.5	V
V _{sat L}	Sink Output Saturation Volt.	I _{out} = 5.5 A			2.5	V
V _{sat H} + V _{sat I}	Total Saturation Voltage	I _{out} = 5.5 A			4.5	V
leakage	Output Leakage Current Source PNP	$V_s = 45 \text{ V} \\ V_i \le 0.45 \text{ V}$		1	2	mA
leakage	Output Leakage Current Sink NPN	$V_s = 45 \text{ V} $ $V_i \le 0.45 \text{ V}$			2	mA
K	On Time Limiter Constant (*)	V _{EN} = L		120		
V _{DIAG}	Diagnostic Saturation Voltage (pin 7)	I _{DIAG} = 10 mA		!	0.4	V
I _{DIAG}	Diagnostic Leakage Current (pin 7)	V _{DIAG} = 40 V			10	μΑ
V _{pin 10}	OP AMP DC Voltage Gain	V _{pin 13} = 100 to 800 mV		5		
V _{pin 13}				:		
V _{pin 10}		I _{pin 10} = 1 mA	4.5			٧
I _{pin 10}		$\begin{array}{c} V_{pin\;10}=4\;V\;V_9=V_{13}=0\\ V_{pin\;10}=2\;V\;V_{13}=0.9\;V \end{array}$	1		10 1.5	μA mA
I _{sense}	Input Bias Current (pin 13)			-1		μА
V _{sense}	Sensing Voltage (pin 14) (**)				0.9	٧

^(*) After a time interval $t_{max} = KC_2$, the output stages are disabled. (**) Allowed range of V_{sense} without the intervention of the short circuit protection.

Figure 1 : Output Current Waveforms.





Figure 2: Test and Typical Application Circuit.



CIRCUIT OPERATION

The L6212 works as a transconductance amplifier: it can supply an output current directly proportional to an input voltage level (Vi). Furthermore, it allows complete switching control of the output current waveform (see Fig. 1).

The following explanation refers to the Block Diagram, to Fig. 1 and to the typical application circuit of Fig. 2.

The t_{on} time is fixed by the width of the Enable input signal (TTL compatible): it is active low and enables the output stages "source" and "sink". At the end of t_{on} , the load current t_{load} recirculates through D1 and D2, allowing fast current turn-off.

The rise time t_r depends on the load characteristics, on V_l and on the supply voltage value (V_s , pin 1).

During the t_{on} time l_{load} is converter into a voltage signal by means of the external sensing resistance R_s connected to pin 13. This signal, amplified by the op amp charges the external RC network at pin 10 (R1, C1). The voltage at this pin is sensed by the inverting input of a comparator. The voltage on the non-inverting input of this one is fixed by the external voltage V_i (pin 9).

After, t_r , the comparator switches and the output stage "source" is switched off. The comparator output is confirmed by the voltage on the non-inverting input, which decreases of a constant fraction of V_i (1/10), allowing hysteresis operation. The current in the load now flows through D2.

Two cases are possible: the time constant of the recirculation phase is higher than R1, C1; the time constant is lower than R1, C1. In the first case, the voltage sended on the non-inverting input of the comparator is just the value proportional to I_{load} . In the second case, when the current decreases too quickly, the comparator senses the voltage signal stored in the R1, C1 network.

In the first case t_1 depends on the load characteristics, while in the second case it depends only on the value of R1, C1.

In the other word, R1, C1 fixed the minimum value of t_1 ($t_1 \ge 1/10$ R1 x C1. Note that C1 should be chosen in the range 2.7 to 10 nF for stability reasons of the op amp).

After t_1 , the comparator switches again : the output is confirmed by the voltage on the non-inverting input, which reaches V_i again (hysteresis).

Now the cycle starts again : t_2 , t_4 and t_6 have the same characteristics as t_r , while t_3 and t_5 are similar

to t_1 . The peak current l_p depends on V_i as shown in the typical transfer function of Fig. 3.

It can be seen that for $V_{\rm i}$ lower than 450 mV the device is not operating.

For V_i included between 450 and 600 mV, the operation is not guaranteed.

The other parts of the device have protection and diagnostic functions. At pin 4 is connected an external capacitor C2, charged at constant current when the Enable is low.

After time interval equal to $K \cdot C1$ (K is defined in the table of Electrical Characteristics and has the dimensions of Ω) the output stages are switched off independently by the Input signal.

This avoids the load being driven in construction for an excessive period of time (overdriving protection).

The action of this protection is shown in Fig. 1b. Note that the voltage ramp at pin 4 starts whenever the Enable signal becomes active (low state), regardless of the Input signal. To reset pin 4 and to restore the normal conditions, pin 12 must return high. This protection can be disabled by grounding pin 4.

In order to keep constant the energy delivered to the load, when the supply voltage changes, it's possible to modify the output maximum peak current (I_p) by means the external voltage divider R2 and R3 which "senses" the supply voltage.

Ip is given by:

$$I_{p} = \frac{V_{i} (R_{s} + R2 + R3) - 5 V_{s} (R2 + R_{s})}{5 R3 R_{s}}$$

so the variation of I_p versus V_s is :

$$\Delta I_p = -\frac{R2 + R_s}{R3 R_s}$$

The thermal protection included in the L6212 has hysteresis.

It switches off the output stages whenever the junction temperature increases too much. After a fall of about 20°C, the circuit starts again.

Finally, the device is protected against any type of short circuit at the outputs: to ground, to supply and across the load.

When the source stage current is higher than 7A and/or when the pin 13 voltage is higher then 1 V (i.e. for a sink current greater than 1 V/R_s) the output stages are switched off and the device is inhibited.

This condition is indicated at the open-collector output DIAG (pin 7); internal flip-flop F/F changes and forces the output transistor into saturation. The F/F

must be supplied independently through V_{ss} (pin 6). The DIAG signal is reset and the output stages made operative by switching off the supply voltage at pin 1 and then by switching the device on again.

After that, two cases are possible: the reason for the "bad operation" is till present and the protection acts again; the reason has been removed and the device starts to work properly.

Figure 3: Peak Output Current vs. Input Voltage.




Figure 5: Peak Output Current vs. Supply Voltage.





Figure 4: Peak Output Current vs. Input Voltage.





STEPPER MOTOR DRIVER

- MICROSTEPPING
- BIPOLAR OUTPUT CURRENT UP TO 400 mA
- LOW SATURATION VOLTAGE
- BUILT-IN FAST RECOVERY DIODES
- OUTPUT CURRENT DIGITALLY PROGRAM-MABLE
- 6 BIT D/A CONVERTERS SET OUTPUT CUR-RENT
- THERMAL SHUTDOWN

DESCRIPTION


The L6217 is a monolithic IC that controls and drives both phases of a Bipolar Stepper Motor with PWM control of the phase current. The output current level of each phase is programmed by a 6 bit D/A converter so that the device may be used in full-step half-step and micro-step applications. The inputs for the D/A converters and the phase inputs to select the direction of current flow are latched to minimize the interface to a microprocessor.

The power section of the device is a dual H-Bridge drive with internal clamp diodes for current recirculation. To maintain the degree of accuracy required


for micro-stepping the motor current is internally sensed and compared to the output of the D/A converter.

A monostable, programmed by an RC network sets the motor current decay time.

The L6217 is supplied in a 44 pin PLCC with 11 of the 44 pins used for heatsinking.




PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{si}	Logic Supply Voltage	7	V
V _{sp}	Motor Supply Voltage	18	V
Vı	Logic Input Voltage	6	V
V _{ref}	Reference Input Voltage	V _{si}	V
Io	Output Peak Current	500	mA
Tj	Operating Junction Temperature	150	°C
T _{stg}	Storage Temperature	- 55 to + 150	°C

BLOCK DIAGRAM



THERMAL DATA

	T			,
R _{th i - case}	Thermal Impedance Junction-Case	Max.	10	°C/W
R _{th j - amb}	Thermal Impedance Junction-Ambient	Max.	80	°C/W

PIN FUNCTION DESCRIPTION

N°	Name	Function
1	R _{st}	Active low input resets the D/A latches to 0 and disables the output.
38,39	D0 - D5	Data inputs for the D/A converter (D0 = LSB). For a data input of 00, the corresponding outputs are held in the off state.
44	A/B	Channel select for input data. Pin A/B selects channel A when high.
33	PH	Logic input selects direction of current flow in output bridge from A1 (B1) to A2 (B2) for PH = 1.
42	Strobe	Active low input latches input data (D0-D5 and PH) into input latch.
9	MRST DL	The capacitor on this pin programs the power on reset delay according to the formula : $T_{DR} = (0.35) (C) 10^6$
8	MRST	Power-on reset circuit output. (micro reset signal). This output remains low from power on until the delay capacitor has charged past the delay threshold.
10	P_tA	Pulse time A, an external parallel RC network tied to ground defines T_{off} time for channel A. (T_{off} = 0.69 R2C2).
11	P _t B	Pulse time B, an external parallel RC network tied to ground defines toll time for channel B. ($T_{\rm off}$ = 0.69 R3C3).
5	V _{ref In}	Voltage applied to this point sets the reference for the D/A converter and threfore sets the maximum output current. (see equation 1, next two pages).
18 to 28	Gnd	Ground connection and also conducts heat to the P.C. board.
40	Gnd 0	Pin must be connected to ground.
2	V _s ı	Logic Supply Voltage
32	V_{sp}	Motor Supply Voltage
16,15 31,30	Out A1 - A2 B1 - B2	H - Bridge outputs.
43,41	CS0, CS1	Chip select inputs CS0 is active high, CS1 is active low.
17,29	R _s A - R _s B	Sense resistor from this pin to ground set the peak output current.
13,12	$V_sA - V_sB$	Analog inputs for sensing motor current, separate inputs are provides to allow filtering of the sense voltage if required.
3,4	Test A & B	These pins are for testing of D/A outputs.
6	V _{refout}	2.5 V band gap reference.
7	V _{th}	Reset Threshold Voltage
14	DIGF	Can be used to modify the internal comparator lockout time. In microstepping typical application a 1.8 K Ω resistor must be connected between this pin and ground.

ELECTRICAL CHARACTERISTICS (V_{cc} = 5.0 V, T_j = 25 °C unless otherwise specified noted) .

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{sp}	Motor Supply Voltage		8		16	٧
V _{si}	Logic Supply Voltage		4.75		5.25	V

LOGIC INPUTS (D0-D6, CS0, $\overline{CS1}$, PH, \overline{RST} and A/\overline{B})

VIL	Input Low Voltage			0.8	V
V_{IH}	Input High Voltage		2	V _{si}	ν.
I _{IL}	Input Low Current	V _I = 0.4 V		- 400	μА
LiH	Input High Current	V _I = 2.4 V		10	μΑ

CURRENT CONTROL AND D TO A SECTION

V _{ref}	Reference Voltage	V _{CC} = 5.0 V	2.45	2.50	2.55	V
V_{rin}	Reference Input Range		. 2.0		3.0	٧
	Monotonicity of D to A		- 0.5		+ 0.5	LSB
	Linearity of D to A		– 1		+ 1	LSB
lop	Peak Output Current (gain of current loop)	V_{ref} = 2.40 V R_{sense} = 2 Ω Data = 7 F (Hex)	225	252	277	mA
l _o	Output Matching	V _{ref} = 2.38 V			5	%

MONOSTABLE

Toff	Cutoff Time	$R_t = 56 \text{ K}\Omega$ $C_t = 820 \text{ pF}$	28		36	με
Τ _d	Turn-off Delay			1		μs
loff	Output Leakage Current	Data = 00 (Hex)			100	μА

RESET CIRCUITRY

V_{th}	Reset Threshold Voltage		3.9	4.1	4.3	٧
	Reset Threshold Hysteresis		70	100		mV
Iso	Delay Capacitor Charging Current	V _C = 2.5 V	7	10	14	μА
I _{si}	Delay Capacitor Discharge Current	V _C = 2.5 V	10			mA
V_{dth}	Delay Threshold Voltage		3.25	3.5	3.75	V
V _{dhys}	Hysteresis Voltage on Delay Threshold		70	100		, mV
Iol	Output Leakage Current	V _O = 5 V			200	μА
V _{sat}	Output Saturation of Reset Out	I _O = 2 mA			0.4	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Tvp.	Max.	Unit
				. 7 17 .		

SOURCE DIODE - TRANSISTOR PAIRS

V_{sat}	Saturation Voltage	I _O = 400 mA	1.3	1.8	V
Vf	Diode Forward Voltage	I _O = 400 mA	0.8	1.2	V

SINK DIODE - TRANSISTOR PAIRS

V_{sat}	Saturation Voltage	$I_O = 400 \text{ mA}$	1.1	1.5	V
V_{f}	Diode Forward Voltage	I _O = 400 mA	0.6	1.0	V

AC CHARACTERISTICS

T _s DI(ST)	DI to Strobe ↓ Setup Time	100	ns
T _h DI(ST)	DI to Strobe ↓ Hold Time	500	ns
T _w PI	Pulse Width Low	600	ns
T _c ST .	Strobe Setup Time	2.5	μs
$T_sAV\overline{B}(ST)$	A/B to Strobe ↓ Setup Time	100	ns
T _s PH(ST)	PH to Strobe ↓ Setup Time	100	ns

CIRCUIT OPERATION

The current control section of the L6217A is a pulse width modulated control that senses the motor current. When the motor current reaches the peak programmed current the comparator will trigger the monostable turning off the upper transistors. After the toff time equal to 0.69 RC the upper drivers are enabled again.

The peak current is given by the equation:

$$l_{op} = \frac{V_{ref}}{4.69 \text{ ,Rsense}} \cdot \frac{D}{64}$$

$$D = Input data (0 - 63)$$

When the input data is 00, the output stages are disabled by internal logic so that the output current decays rapidly to zero.

An internal generated lockout time avoids the use of an external RC network between the sensing resistor (RsA, RsB) and the corresponding input (VsA, VsB), by disabling the comparator sensing during the lockout time. This time is typically 2.5 μs .

Figure 1: Microstepping (typical application).




Figure 2: Microcomputer Interface Timing.




Figure 3: T_d, T_{off} and T_{lock out.}





Figure 4: Reset Waveforms.







STEPPER MOTOR DRIVER

- MICROSTEPPING
- BIPOLAR OUTPUT CURRENT UP TO 400 mA
- LOW SATURATION VOLTAGE
- BUILT-IN FAST RECOVERY DIODES
- OUTPUT CURRENT DIGITALLY PROGRAM-MABI F
- 7 BIT D/A CONVERTERS SET OUTPUT CUR-RENT
- THERMAL SHUTDOWN


DESCRIPTION

The L6217A is a monolithic IC that controls and drivers both phases of a Bipolar Stepper Motor with PWM control of the phase current. The output current level of each phase is programmed by a 7 bit D/A converter so that the device may be used in full-step, half-step and micro-step applications. The inputs for the D/A converters and the phase inputs to select the direction of current flow are latched to minimize the interface to a microprocessor.


The power section of the device is a dual H-Bridge drive with internal clamp diodes for current circulation. To maintain the degree of accuracy required for microprostepping, the motor current is internally sensed and compared to the output of the D/A converter.

A monostable, programmed by and RC network sets the motor current decay time.

The L6217A is supplied in a 44 pin in PLCC with 11 of the 44 pins used for heatsinking.




CONNECTION DIAGRAM (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{si}	Logic Supply Voltage	7	٧
V _{sp}	Motor Supply Voltage	18	٧
Vı	Logic Input Voltage	6	V
V _{ref}	Reference Input Voltage	V _{si}	٧
Io	Ouptut Peak Current	500	mA
T _j	Operating Junction Temperature	150	.€
T _{stg}	Storage Temperature	- 55 to + 15	°C

BLOCK DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal Impedance Junction-case	Max	10	°C/W
R _{th j-amb}	Thermal Impedance Junction-ambient	Max	80	°C/W

PIN FUNCTION DESCRIPTION

N°	Name	Function
1	R _{st}	Active low input resets the D/A latches to 0 and disables the output.
40, 34	D0-D6	Data inputs for the D/A converter. (D0 = LSB) For a data input of 00, the corresponding outputs are held in the off state.
44	A/B	Channel select for input data. Pin A/B selects channel A when high.
33	PH	Logic input selects direction of current flow in output bridge from A1 (B1) to A2 (B2) for PH = 1.
42	Strobe	Active low input latches input data (D0, D6 and PH) into input latch.
9	MRST DL	The capacitor on this pin programs the power on reset delay according to the formula : $T_{DR} = (0.35) \; (C) \; 10^6$
8	MRST	Power-on reset circuit output. (micro reset signal). This output remains low from power on until the delay capacitor has charged past the delay threshold.
10	P _t A	Pulse time A, an external parallel RC network tied to ground defines t_{off} time for channel A. (T_{off} = 0.69 RC).
11	P _t B	Pulse time B, an external parallel RC network tied to ground defines t_{off} time for channel B. (T_{off} = 0.69 RC).
5	V_{refin}	Voltage applied to this points sets the reference for the D/A converter and threfore sets the maximum output current.
18 to 28	Gnd	Ground connection and also conduct heat to the P.C. board.
2	V _{si}	Logic Supply Voltage
32	V_{sp}	Motor Supply Voltage
16, 15 31, 30	Out A1-A2 B1-B2	H-Bridge Outputs.
43, 41	CS0, CS1	Chip select inputs CS0 is active high, CS1 is active low.
17, 29	R _s A – R _s B	Sense resistor from this pin to ground set the peak output current.
13, 12	$V_sA - V_sB$	Analog inputs for sensing the motor current, separate inputs are provides to allow filtering of the sense voltage if required.
3,4	Test A & B	These pins are for testing of D/A outputs.
6	V _{refout}	2.5 V Band Gap Reference
7	V _{th}	Reset Threshold Voltage
14	DIGF	Can be used to modify the internal comparator lockout time. In microstepping typical application a 1.8 K Ω resistor must be connected between this pin and ground.



ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, T_j = 25 $^{\circ}$ C unless otherwise specified noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{sp}	Motor Supply Voltage		8		16	V
V _{si}	Logic Supply Voltage		4.75		5.25	V

LOGIC INPUTS (D0-D6, CS0, $\overline{CS1}$, PH, \overline{RST} and A/ \overline{B})

V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage		2	V _{si}	V
I _{IL}	Input Low Current	V _I = 0.4 V		- 400	μΑ
LiH	Input High Current	V ₁ = 2.4 V		10	μА

CURRENT CONTROL AND D TO A SECTION

V _{ref}	Reference Voltage	V _{CC} = 5.0 V	2.45	2.50	2.55	V
V_{rin}	Reference Input Range		2.0		3.0	V
	Monotonicity of D to A		- 0.5		+ 0.5	LSB
	Linearity of D to A		- 1		+ 1	LSB
I _{op}	Peak Output Current (gain of current loop)	V_{ref} = 2.38 V R_{sense} = 2 Ω Data = 7 F (Hex)	225	252	277	mA
I _o	Ouptut Matching	V _{ref} = 2.38 V			5	%

MONOSTABLE

Toff	Cutoff Time	$R_t = 56 \text{ K}\Omega$ $C_t = 820 \text{ pF}$	28		36	μs
T _d	Turn-off Delay			1		μs
loff	Ouptut Leakage Current	Data = 00 (Hex)			100	μΑ

RESET CIRCUITY

V_{th}	Reset Threshold Voltage		3.9	4.1	4.3	V ·
	Reset Threshold Hysteresis		70	100		mV
Iso	Delay Capacitor Charging Current	V _C = 2.5 V	7	10	14	μА
Isi	Delay Capacitor Discharge Current	V _C = 2.5 V	10			mA
V _{dth}	Delay Threshold Voltage		3.25	3.5	3.75	٧
V _{dhys}	Hysteresis Voltage on Delay Threshold		70	100		mV
I _{o1}	Output Leakage Current	V _O = 5 V			200	μА
V _{sat}	Output Saturation of Reset Out	I _O = 2 mA			0.4	V

SOURCE DIODE - TRANSISTOR PAIRS

V _{sat}	Saturation Voltage	I _O = 400 mA	·	1.3	1.8	V
V _f	Diode Forward Voltage	I _O = 400 mA		0.8	1.2	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Tvp.	Max.	Unit
Cymbol	1 diameter	Tost conditions		· , p.	max.	Oiiit

SINK DIODE - TRANSISTOR PAIRS

-	V _{sat}	Saturation Voltage	I _O = 400 mA	1.1	1.5	V
	V _f	Diode Forward Voltage	I _O = 400 mA	0.6	1.0	٧

AC CHARACTERISTICS

T _s DI(ST)	DI to Strobe ↓ Setup Time	100		ns
T _h DI(ST)	DI to Strobe ↓ Hold Time	500		ns
T _w PI	Pulse Width Low	600		ns
TcST	Strobe Setup Time	2.5		μs
$T_sAV\overline{B}(ST)$	A/B to Strobe ↓ Setup Time	100		ns
T _s PH(ST)	PH to Strobe ↓ Setup Time	100		ns

CIRCUIT OPERATION

The current control section of the L6217A is a pulse width modulated control that senses the motor current. When the motor current reaches the peak programmed current the comparator will trigger the monostable turning off the upper transistors. After the toff time equal to 0.69 RC the upper drivers are enabled again.

The peak current is given by the equation:

$$I_{op} = \frac{V_{ref}}{4.69 \cdot R_{sense}} \cdot \frac{D}{128.}$$

$$D = Input data (0 - 7F H)$$

When the input data is 00, the output stages are disabled by internal logic so that the output current decays rapidly to zero.

An internal generated lockout time avoids the use of an external RC network between the sensing resistor (R_sA , R_sB) and the corresponding input (V_sA , V_sB), by disabling the comparator sensing during the lockout time. This time is typically 2.5 us.

Figure 1: Microstepping Typical Application.




Figure 2: Microcomputer Interface Timing.




Figure 3 : T_d , T_{OFF} and $T_{lock\ out}$.





Figure 4: Reset Waveforms.





QUAD DARLINGTON SWITCHES

- TWO NON INVERTING + TWO INVERTING IN-PUTS WITH INHIBIT
- OUTPUT VOLTAGE UP TO 50 V
- OUTPUT CURRENT UP TO 1.8 A
- VERY LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUTS
- INTEGRAL FAST RECIRCULATION DIODES


DESCRIPTION

The L6220 monolithic quad darlington switch is designed for high current, high voltage switching applications. Each of the four switches is controlled by a logic input and all four are controlled by a common inhibit input. All inputs are TTL-compatible for direct connection to logic circuits.


Each switch consists of an open-collector darlington transistor plus a fast diode for switching applications with inductive loads. The emitters of the four

switches are commoned. Any number of inputs and outputs of the same device may be paralleled.

Two versions are available: the L6220 mounted in a Powerdip 12 + 2 + 2 package and the L6220N mounted in a 15-lead Multiwatt package.




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vo	Ouput Voltage	50	V
Vs	Logic Supply Voltage	7	V
V _{IN} , V _{INH}	Input Voltage, Inhibit Voltage	Vs	
Ic	Continuous Collector Current (for each channel)	1.8	Α
Ic	Collector Peak Current (repetitive, duty cycle = 10 % ton = 5 ms)	2.5	Α
Ic	Collector Peak Current (non repetitive, t = 10 μs)	3.2	Α
Top	Operating Temperature Range (junction)	- 40 to + 150	°C
T _{stg}	Storage Temperature Range	- 55 to + 150	°C
I _{sub}	Output Substrate Current	350	mA
P _{tot}	Total Power Dissipation at T _{pins} = 90 °C (Powerdip)	4.3	W
	at T _{case} = 90 °C (Multiwatt)	20	W
	at T _{amb} = 70 °C (Powerdip)	1	W
	at T _{amb} = 70 °C (Multiwatt)	2.3	W

CONNECTION DIAGRAMS (top views)



THERMAL DATA

		Powerdip	Multiwatt-15
R _{th j-pins}	Thermal Resistance Junction-pins Max	14 °C/W	-
R _{th j-case}	Thermal Resistance Junction-case Max	-	3 °C/W
R _{th j-amb}	Thermal Resistance Junction-ambient Max	80 °C/W	35 °C/W

TRUTH TABLE

Inhibit	Input 1, 4	Power Out	Inhibit	Inputs 2, 3	Power Out
L	Н	ON	L	L	ON
L	L	OFF	. L	Н	OFF
Н	X	OFF	Н	X	OFF

For each input: H = High level

L = Low level X = Don't care

PIN FUNCTIONS (see block diagram)

Name	Function
IN 1	Input to Driver 1
IN 2	Input to Driver 2
OUT 1	Output of Driver 1
OUT 2	Output of Driver 2
CLAMP A	Diode Clamp to Driver 1 and Driver 2
IN 3	Input to Driver 3
IN 4	Input to Driver 4
OUT 3	Output of Driver 3
OUT 4	Output of Driver 4
CLAMP B	Diode Clamp to Driver 3 and Driver 4
INHIBIT	Inhibit Input to all Drivers
V _s	Logic Supply Voltage
GND	Common Ground

ELECTRICAL CHARACTERISTICS Refer to the test circuits Fig. 1 to Fig. 9 ($V_S = 5V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Logic Supply Voltage	*	4.5		5.5	٧
Is	Logic Supply Current	All Outputs ON I _C = 0.7 A			20	mA
		All Outputs OFF	=		20	mA
V _{CE (sus)}	Output Sustaining Voltage	I _C =100 mA V _{INH} = V _{INH} H	46			V
I _{CEX}	Output Leakage Current	V _{CE} = 50 V V _{IN 1.4} = V _{IN} F	4		1	mA
V _{CE (sat)}	Collector Emitter	I _C = 0.6 A			1	V
	Saturation Voltage	$V_s = 4.5 \text{ V}$ $V_{IN \ 2.3} = V_{IN} L$ $I_C = 1 \text{ A}$			1.2	V
	(one output on ; all others off.)	$V_{\text{INH}} = V_{\text{INH}} L$ $I_{\text{C}} = 1.8 \text{ A}$			1.6	V
V _{IN} L, V _{INH} L	Input Low Voltage				0.8	V
I _{IN} L, I _{INH} L	Input Low Current	$V_{IN} = V_{IN}L$ $V_{INH} = V_{INH}L$			- 100	μΑ
V _{IN} H, V _{INH} H	Input High Voltage		2.0			V
I _{IN} H, I _{INH} H	Input High Current	V _{IN} = V _{IN} H V _{INH} = V _{INH} H			± 10	μА
I _R	Clamp Diode Leakage Current	$V_R = 50 \text{ V}$ $V_{INH} = V_{INH}H$			100	μА
V _F	Clamp Diode Forward	I _F = 1 A			1.6	V
	Voltage	I _F = 1.8 A			2.0	V
t _{d (on)}	Turn on Delay Time	$V_p = 5 \text{ V}$ $R_L = 10 \Omega$			2	μs
t _{d (off)}	Turn off Delay Time	$V_p = 5 \text{ V}$ $R_L = 10 \Omega$			5	μs
ΔI _s	Logic Supply Current Variation	$V_{IN} = 5 \text{ V}$ $V_{EN} = 5 \text{ V}$			150	mA
		I _{out} = - 500 mA for each Channel			,	

TEST CIRCUITS

(X) = Referred to Multiwatt package

X = Referred to Powerdip package

Figure 1: Logic Supply Current.



Set V $_1$ = 4.5V, V $_2$ = 0.8V, V $_{INH}$ = 4.5V or V $_1$ = 0.8V, V $_2$ = 4.5V, V $_{INH}$ = 0.8 for Is (all outputs off). Set V $_1$ = 2V, V $_2$ = 0.8V, V $_{INH}$ = 0.8V for Is (all outputs on).

Figure 2: Output Sustaining Voltage.




Figure 3: Output Leakage Current.




Figure 4 : Collector-emitter Saturation Voltage.




Figure 6: Clamp Diode Leakage Current.





Figure 5: Logic Input Characteristics.



 $\begin{array}{lll} Set \;\; S_1, \; S_2 \; open, \; V_{1N_1}, \; V_{1NH} = 0.8V \; for \; I_{1N} \; L, \; I_{1NH} \; L \\ Set \;\; S_1, \; S_2 \; open, \; V_{1N_1}, \; V_{1NH} = 2V \; for \; I_{1N} \; H, \; I_{1NH} \; H \\ Set \;\; S_1, \; S_2 \; close, \; V_{1N_1}, \; V_{1NH} = 2V \; for \; V_{1N} \; L, \; V_{1NH} \; L \\ Set \;\; S_1, \; S_2 \; close, \; V_{1N_1}, \; V_{1NH} = 2V \; for \; V_{1N} \; H, \; V_{1NH} \; H. \end{array}$

Figure 7: Clamp Diode Forward Voltage.




Figure 8: Switching Times Test Circuit.




Figure 10 : Collector Saturation Voltage vs. Collector Current.




Figure 9: Switching Times Waveforms.




Figure 11 : Free- wheeling Diode Forward Voltage vs. Diode Current.




Figure 12 : Collector Saturation Voltage vs. Junction Temperature at Ic = 1 A.




Figure 14 : Collector Saturation Voltage vs. Junction Temperature at I_C = 1.8A.




Figure 16.




Figure 13: Free-wheeling Diode Forward Voltage vs. Junction Temperature at I_f = 1A.




Figure 15: Free-wheeling Diode Forward Voltage vs. Junction Temperature at IF = 1.8A.





Figure 17: Unipolar Stepper Motor Driver.




APPLICATION INFORMATION

When inductive loads are driven by L6220/N, a zener diode in series with the integral free-wheeling diodes increases the voltage across which energy stored in the load is discharged and therefore speeds the current decay (Fig. 16). For reliability it is suggested that the zener is chosen so that $V_{\rm p} + V_{\rm Z} < 35$ V.

The reasons for this are two fold:

 The zener voltage changes in temperature and current.

Figure 18: Allowed Peak Collector-current vs. Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6220).



MOUNTING INSTRUCTION

The R_{th j-amb} of the L6220 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 20) or to an external heat-sink (Fig. 21).

The diagram of figure 22 shows the maximum dissipable power P_{tot} and the $R_{th j-amb}$ as a function of the side " α " of two equal square copper areas ha-

2) The instantaneous power must be limited to avoid the reverse second breakdown.

The particular internal logic allows an easier full step driving using only two input signals.





Figure 19: Allowed Peak Collector Current vs. Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6220N).



ving a thickness of 35μ (1.4 mils). During soldering the pins temperature must not exceed 260 $^{\circ}\text{C}$ and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 20: Example of P.C. Board Copper area which is used as Heatsink.




Figure 22 : Maximum Dissipable Power and Junction to Ambient Thermal Resistance vs. Side "α".




Figure 21 : External Heatsink Mounting Example.





Figure 23 : Maximum Allowable Power Dissipation vs.
Ambient Temperature.





QUAD DARLINGTON SWITCH

- FOUR NON INVERTING INPUTS WITH ENABLE
- OUTPUT VOLTAGE UP TO 50 V
- OUTPUT CURRENT UP TO 1.8 A
- VERY LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUTS
- INTEGRAL FAST RECIRCULATION DIODES


DESCRIPTION

The L6221 monolithic quad darlington switch is designed for high current, high voltage switching applications. Each of the four switches is controlled by a logic input and all four are controlled by a common enable input. All inputs are TTL-compatible for direct connection to logic circuits.


Each switch consists of an open-collector darlington transistor plus a fast diode for switching applications with inductive device loads. The emitters of the four

switches are commoned. Any number of inputs and outputs of the same device may be paralleled.

Two versions are available: the L6221A mounted in a Powerdip 12 + 2 + 2 package and the L6221N mounted in a 15--lead Multiwatt package.




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Vo	Output Voltage	50	V
Vs	Logic Supply Voltage	7	V
V _{IN} , V _{EN}	Input Voltage, Enable Voltage	Vs	
Ic	Continuous Collector Current (for each channel)	1.8	Α
Ic	Collector Peak Current (repetitive, duty cycle = 10 % ton = 5 ms)	2.5	Α
Ic	Collector Peak Current (non repetitive, t = 10 µs)	3.2	Α
Top	Operating Temperature Range (junction)	- 40 to + 150	°C
T _{stg}	Storage Temperature Range	- 55 to + 150	°C
I _{sub}	Output Substrate Current	350	mA
P _{tot}	Total Power Dissipation at $T_{pins} = 90$ °C (powerdip) at $T_{case} = 90$ °C (multiwatt) at $T_{amb} = 70$ °C (powerdip)	4.3 20 1	W W W
	at T _{amb} = 70 °C (multiwatt)	2.3	W

PIN CONNECTIONS (top views)



THERMAL DATA

			Powerdip	Multiwatt-15
R _{th i-pins}	Thermal Resistance Junction-pins	Max	14 °C/W	_
R _{th j-case}	Thermal Resistance Junction-case	Max	-	3 °C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	80 °C/W	35 °C/W

TRUTH TABLE

Enable	Input	Power Out
Н	Н	ON
Н	L	OFF
L	X	OFF

For each input : H = High level

L = Low level X = Don't care

PIN FUNCTIONS (see block diagram)

Name	Function
IN 1	Input to Driver 1
IN 2	Input to Driver 2
OUT 1	Output of Driver 1
OUT 2	Output of Driver 2
CLAMP A	Diode Clamp to Driver 1 and Driver 2
IN 3	Input to Driver 3
IN 4	Input to Driver 4
OUT 3	Output of Driver 3
OUT 4	Output of Driver 4
CLAMP B	Diode Clamp to Driver 3 and Driver 4
ENABLE	Enable Input to All Drivers
Vs	Logic Supply Voltage
GND	Common Ground

ELECTRICAL CHARACTERISTICS Refer to the test circuit to Fig. 1 to Fig. 9 (VS = 5V, Tamb = 25 $^{\circ}$ C unless otherwise specified)


Symbol	Parameter	Test Cond	ditions	Min .	Тур.	Max.	Unit
Vs	Logic Supply Voltage			4.5		5.5	٧
Is	Logic Supply Current		Outputs ON			20	m A
		All C	Outputs OFF			20	m A
V _{CE(sus)}	Output Sustaining Voltage	$V_{IN} = V_{IN}L V_{E}$ $I_{C} = 100$ mA	N = VENH	46			V
I _{CEX}	Output Leakage Current	$V_{CE} = 50V V_{E}$ $V_{IN} = V_{IN}L$	N = V _{EN} H			1	mA
V _{CE(sat)}	Collector Emitter Saturation	$V_s = 4.5V$	$_{\rm C} = 0.6 {\rm A}$			1	٧
	Voltage	$V_{IN} = V_{IN}H$ $V_{EN} = V_{EN}H$	C = 1 A			1.2	٧
		VEN = VENH	C = 1.8 A			1.6	٧
	(one input on ; all others inputs off.)						
V _{IN} L, V _{EN} L	Input Low Voltage					0.8	٧
I _{IN} L, I _{EN} L	Input Low Current	$V_{IN} = V_{IN}L$	V _{EN} = V _{EN} L			- 100	μΑ
V _{IN} L, V _{EN} H	Input High Voltage			2.0			·V
I _{IN} H , I _{EN} H	Input High Current	$V_{IN} = V_{IN}H$	V _{EN} = V _{EN} H			± 10	μΑ
I _R	Clamp Diode Leakage Current	$V_R = 50 \text{ V}$ $V_{IN} = V_{IN}L$	V _{EN} = V _{EN} H			100	μА
V _F	Clamp Diode Forward Voltage	I _F = 1 A				1.6	٧
	`	I _F = 1.8 A				2.0	٧
t _{d (on)}	Turn on Delay Time	V _p = 5V F	$R_L = 10\Omega$			2	μs
t _{d (off)}	Turn off Delay Time	V _p = 5V	$R_L = 10\Omega$			5	μs
Δl _s	Logic Supply Current Variation	$V_{IN} = 5V$ $I_{out} = -500 \text{ m}$ Channel				150	m A

TEST CIRCUITS

(X) = Referred to Multiwatt package

X = Referred to Powerdip package

Figure 1: Logic supply current.



 S_{et} V $_{IN}=4.5$ V, V $_{EN}=0.8$ V, or V $_{IN}=0.8$ V, V $_{EN}=4.5$ V, for I $_S$ (all outputs off) S_{et} V $_{IN}=2$ V, V $_{EN}=2$ V, for I $_S$ (all outputs on)

Figure 2: Output Sustaining Voltage.




Figure 3: Output Leakage Current.




Figure 4 : Collector-emitter Saturation Voltage.




Figure 6 : Clamp Diode Leakage Current.





Figure 5: Logic Input Characteristics.



 $\begin{array}{lll} S_{et} & S_1, \, S_2 \, \text{open, V}_{\text{IN}}, \, V_{\text{EN}} = 0.8 \, \text{V for I}_{\text{IN}} \, \text{L, I}_{\text{EN}} \, \text{L} \\ S_{et} & S_1, \, S_2 \, \text{open, V}_{\text{IN}}, \, V_{\text{EN}} = 2 \, \text{V for I}_{\text{IN}} \, \text{H, I}_{\text{EN}} \, \text{H} \\ S_{et} & S_1, \, S_2 \, \text{close, V}_{\text{IN}}, \, V_{\text{EN}} = 0.8 \, \text{V for V}_{\text{IN}} \, \text{L, V}_{\text{EN}} \, \text{L} \\ S_{et} & S_1, \, S_2 \, \text{close, V}_{\text{IN}}, \, \text{V}_{\text{EN}} = 2 \, \text{V for V}_{\text{IN}} \, \text{H, V}_{\text{EN}} \, \text{H} \end{array}$

Figure 7: Clamp Diode Forward Voltage.




Figure 8: Switching Times Test Circuit.




Figure 10 : Allowed Peak Collector Current vs. Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6221A).




Figure 9: Switching Tlmes Waveforms.




Figure 11: Allowed Peak Collector Current vs. Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6221N).




Figure 12 : Collector Saturation Voltage vs. Collector Current.




Figure 14 : Collector Saturation Voltage vs. Junction Temperature at I_C = 1A.




Figure 16: Saturation Voltage vs. Junction Temperature at IC = 1.8A.




Figure 13: Free-wheeling Diode Forward Voltage vs. Diode Current.




Figure 15: Free-wheeling Diode Forward Voltage vs. Junction Temperature at IF = 1A.




Figure 17: Free-wheeling Diode Forward
Voltage vs. Junction Temperature at If = 1.8A.





Figure 18.



APPLICATION INFORMATION


When inductive loads are driven by L6221 A/N, a zener diode in series with the integral free-wheeling diodes increases the voltage across which energy stored in the load is discharged and therefore speeds the current decay (fig. 18).

For reliability it is suggested that the zener is chosen so that $V_0 + V_Z < 35 \text{ V}$.

The reasons for this are two fold:

- The zener voltage changes in temperature and current.
- 2) The instantaneous power must be limited to avoid the reverse second breakdown.

Figure 19: Driver for Solenoids up to 3A.



Some care must be taken to ensure that the collectors are placed close together to avoid different current partitioning at turn-off.

We suggest to put in parallel channel 1 and 4 and channel 2 and 3 as shown in figure 19 for the simi-

lar electrical characteristics of the logic section (turnon and turn-off delay time) and the power stages (collector saturation voltage, free-wheeling diode forward voltage).

Figure 20 : Saturation Voltage vs.
Collector Current.




Figure 22: Peak Collector Current vs.
Duty Cycle for 1 or 2 Paralleled
Outputs Driven (L6221N).





Figure 21 : Peak Collector Current vs.
Duty Cycle for 1 or 2 Paralleled
Outputs Driven (L6221A).



MOUNTING INSTRUCTION

The $R_{th,j-amb}$ of the L6221A can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 23) or to an external heat-sink (Fig. 24).

The diagram of figure 25 shows the maximum dissipable power P_{tot} and the $R_{th\ j\text{-}amb}$ as a function of the side " α " of two equal square copper areas ha-

Figure 23: Example of P.C. Board Copper Area Which is Used as Heatsink.





Figure 25: Maximum Dissipable Power and Junction to Ambient Thermal Resistance vs. Side " α".



ving a thickness of 35μ (1.4 mils). During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 24 : External Heatsink Mounting Example.





Figure 26: Maximum Allowable Power Dissipation vs. Ambient Temperature.





QUAD TRANSISTOR SWITCH

- OUTPUT VOLTAGE TO 50 V
- OUTPUT CURRENT TO 1.2 A
- VERY LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUTS
- INTEGRAL SUPPRESSION DIODE

DESCRIPTION

The L6222 monolithic quad transistor switch is designed for high current, high voltage switching applications.

Each of the four switches is controlled by a logic input and all four are controlled by a common enable input. All inputs are TTL-compatible for direct connection to logic circuits. Each switch consists of an open-collector transistor plus a clamp diode for applications with inductive loads.

The emitters of the four switches are commoned. Any number of inputs and outputs of the same device may be paralleled.

This device is intended to drive coils such as relays, solenoids, unipolar stepper motors, LED, etc.






Figure 1: Unipolar Stepper Motor Drive.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Output Voltage	50	V
V _{ss}	Logic Supply Voltage	7	V
V _{IN}	Input Voltage	15	V
Ic	Collector Current (PEAK)	1.2	Α
Тор	Operating Temperature Range (junction)	- 40 to + 150	°C
T _{stg}	Storage Temperature Range	- 55 to + 150	°C

CONNECTION DIAGRAM (top view)



TRUTH TABLE

Enable	Input	Power Out
Н	Н	ON
Н	L	OFF
L	X	OFF

For each input : H = High level

L = Low level X = Don't care

THERMAL DATA

R _{th j-amb}	Thermal Resistance Junction-ambient	Max.	80	° C / W
R _{th i-case}	Thermal Resistance Junction-case	Max.	14	
	<u> </u>			

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C, unless specified)

Symbol	Parameter	Test Conditions	Min.	Unit	Max.	Typ.
V _{SS}	Logic Supply Voltage		4.50		7	V
V _{CE (sus)}	Output Sustaining Voltage	V _{IN} = 0.8 V I _C = 100 mA	46			V
I _{CEX}	Output Leakage Current	V _{CE} = 50 V V _{IN} = 0.8 V			1	mA
V _{CE} (sat)	Collector Emitter Saturation Voltage	$V_{1N} \ge 2.0V I_{C} = 0.1 A$			0.2	
		I _C = 0.4 A			0.5	V
		$I_{\rm C} = 0.7 \text{A}$			0.9	
V _{IL}	Input low Voltage				0.8	V
l _{IL}	Input Low Current	V _{IN} = 0.4 V			- 100	μА
V _{IH}	Input High Voltage		2.0			V
I _{1H}	Input High Current	$V_{IN} \ge 2.0 \text{ V}$			± 10	μΑ
I _S	Logic Supply Current	$V_{SS} = 5 \text{ V}$ All Outputs ON $I_C = 0.7 \text{ A}$	J	50	85	mA
		All Outputs OFF		8		mA
I _R	Clamp Diode Leakage Current	V _R = 50 V			100	μА
V _F	Clamp Diode Forward Voltage	I _F = 0.7 A			1.6	.,
		I _F =1.2 A			2.0	- v







BIDIRECTIONAL THREE-PHASE BRUSHLESS DC MOTOR DRIVER

PRELIMINARY DATA

- 3A OUTPUT CURRENT, CONTROLLED IN LINEAR MODE
- SUPPLY VOLTAGE UP TO 18 V
- COMPATIBLE WITH ANI F-TO-V CONVERTER AND PLL SPEED CONTROL SYSTEM
- SLEW RATE LIMITING FOR EMI REDUCTION
- CONNECTS DIRECTLY TO HALL EFFECT CELLS
- THERMAL SHUTDOWN WITH HYSTERESIS
- THREE-STATE OPERATION ALLOWS NEGLI-GIBLE POWER DISSIPATION DURING 1/3 f CYCLE
- INTERNAL PROTECTION DIODES
- FEW EXTERNAL COMPONENTS

DESCRIPTION


The L6230 is a single-chip driver for three-phase brushless DC motors capable of delivering 3A output current with supply voltages to 18 V. Designed to accept differential input from the Hall effect sensors, the device drives the three phases of a brushless DC motor and includes all the commutation logic required for a three phase bidirectional drive. Both delta and wye configurations may be used

To limit EMI esmission the L6230 operates in a linear mode and controls the rise and fall times of the output stage. In addition the device is designed to limit power dissipation: during recirculation the out-


put stage is switched to an off state, reducing dissipation to a very low value and minimizing torque ripple.

A speed control input controls the base current to the lower transistors to limit the motor current and hence control the speed. Any type of speed control system, including F to V and PLL systems, may be used with the L6230 by providing an analog signal at this input. The motor current may be sensed by an external resistor connected to a sensing pin on the device.


The power stage of the device is designed to eliminate the possibility of simultaneous conduction of the upper and lower power transistors of one output driver, when operating in the right loop.



CONNECTION DIAGRAM (top view)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vs	Supply Voltage	1	20	V
l _o	Peak Output Current Each Channel - Non Repetitive (100 μs) - Repetitive (t = 10 ms) - DC Operation		4 3.5 3	A A A
Vi	Logic and Analogic Inputs		Vs	
P _{tot}	Total Power Dissipation T _{case} = 75 °C		25	W
Top	Operating Temperature Range		0 to 70	°C
T _i , T _{stg}	Storage and Junction Temperature		- 40 to 150	∘C

THERMAL DATA

R _{th j-case}	Thermal Resistance Junction-case	Max	3	°C/W

PIN FUNCTIONS

N°	Name	I/O	Function
1	FWD/REV	l	Direction Control. When this pin is low, the motor will run in the forward direction. A high will drive the motor in the reverse direction. Direction is defined by the position of the sensors in the motor.
2	INDEX	0	Signal pulse proportional to the motor speed. In PLL speed control applications, this is the feedback to the PLL. One pulse per electrical rotation. This is an open collector output.
3	H1 (+)	l	Positive input of differential amplifier on channel 1. Interfaces with Hall Effect sensor, S1, from motor.
4	H1 (–)	I	Negative input of differential amplifier on channel 1. Interfaces with Hall Effect sensor, S1, from motor.
5	H2 (+)	I	Same as Pin 3 for Channel 2
6	H2 (–)	I	Same as Pin 4 for Channel 2
7	H3 (+)	1	Same as Pin 3 for Channel 3
8	GND		Ground Connection
9	H3 (–)	I	Same as Pin 4 for Channel 3
10	V _c	1	Speed control input. Connected to output of PLL in PLL speed control applications.
11	OUT3	0	Output motor drive for phase 3.
12	SENSE	1	Current Sensing. Input for load current sense voltage for output stage.
13	OUT2	0	Output motor drive for phase 2.
14	V _s		Motor Supply Voltage
15	OUT1	0	Output motor drive for phase 1.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25 \, ^{\circ}\text{C}$; $V_s = 12 \, \text{V}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min .	Тур.	Max.	Unit
Vs	Supply Voltage		10	12	18	V
Is	Quiescent Supply Current			60	100	mA

HALL AMPLIFIERS

V _{CM}	Common Mode Voltage Range		0		10	V
Vio	Input Offset Voltage	V _i = 6 V		2	10	mV
lib	Input Bias Current	V _i = 6 V		2	10	μΑ
lio	Input Offset Current	V _i = 6 V		0.1		μА

SPEED CONTROL INPUT (VC)

Vi	Input Voltage Range		0		5	V
l _{ib}	Input Bias Current	V _C < V _{sens}		1	5	μΑ
Vic	Input Clamping Voltage			5.9		V

Symbol

ELECTRICAL CHARACTERISTICS (continued)

Parameter

FWD/REVERSE INPUT							
V _{IH}	Input High Voltage	2		Vs	V		
VIL	Input Low Voltage	0		8.0	V		
I _{IH}	Input High Current			10	μΑ		
I _{IL}	Input Low Current		- 5	- 50	μА		

Test Conditions

Min.

Typ.

Unit

Max.

HALL LOGIC OUTPUT

V _{LO}	Low Output Voltage	I = 5 mA	0.8	V	
Iι	Leakage Current	V _{CE} = 12 V	10	μΑ	

OUTPUT POWER STAGE

V _{sat}	Total Saturation Voltage	$I_o = 1 A$		2.7	3.7	V
		I ₀ = 2 A		3.6	4.5	1
		$I_0 = 3 A$		4.2		
Vosa	Ouput Voltage Slew-rate			100		V/ms
V _{sens}	Sens Voltage Range		0		0.7	V

THERMAL SHUTDOWN

T _j	Junction Temperature	 150		°C
T _H	Hysteresis		30	°C

DESCRIPTION

The L6230 is a three-phase brushless motor driver IC containing all the power stages and commutation logic required for a three-phase bidirectional drive.

Logic signals from the motor's Hall effect sensors are decoded to generate the correct driving sequence according to the truth-table of Fig. 1.

The direction of rotation is controlled by the forward/reverse input (pin 1). When this pin is at a low level the motor rotates in the forward direction.

When one of the push-pull output drivers is activated the upper transistor is always in saturation while the lower transistor is controlled in linear mode to set the desired speed in steady state conditions.

In PLL speed control applications the device provides a signal proportional to the motor speed at pin 2 (it is buffered H1 input). The output of the PLL is connected to the speed control input on the device at pin 10, V_C.

In addition, a 1 V offset is added to the speed demand voltage to match the minimum output of the PLL.

An external resistor, R_s , senses the ouptut stage current. The sensing voltage across this resistor is amplified in the device by a factor of 7 to allow a reduction in the voltage drop in the resistor.

The amplified sensing voltage is then compared with the speed demand signal from the PLL and the resulting error signal sets the amplifier output accordingly.

The output current is related to the speed control voltage by:

$$I_0 = (V_C - 1) / 7 R_S$$

The value of the sensing resistor is given by :

$$R_s = (V_X - 1) / (7 I_{max})$$

where V_X is the full scale voltage of V_C (see fig.2).

In this way the V_C / I_{out} characteristics can be modified as shown in Fig. 2. Note that V_X max is clamped at 5.9 V.

The most important feature of the L6230 is slew rate control. With this device a typical value of $0.1~V/\mu s$ is achieved, reducing EMI to a very low value.

In a delta configuration a key feature is three-state operation; when the current is recirculating the corresponding phase driver is switched off and power dissipation in negligible. Current recirculates

through the integrated free-wheeling diodes in the acceleration phase and through the motor in steady-state conditions. Torque ripple is also minimized.

The L6230 can also operate with a brushless motor connected in a star configuration, leaving the center floating.

The Hall inputs are ground compatible comparators and can work with direct active digital Hall signals in three terminals (of the same polarity) and a TTL level on the other three terminals.

Figure 1: Truth Table for Forward Rotation.

Hall	Hall Effect Diff. Input			Upper Driver Status		Low	er Driver St	atus
:	1 = Positive 2 = Negativ			1 = On 2 = Off		ł	1 = On 2 = Off	
H1	H2	Н3	UD1	UD2	UD3	LD1	LD2	LD3
1	0	0	1	0	0	0	0	1
1	1	0	0	1	0	0	0	1
1	1	1	0	1	0	1	0	0
0	1	1	0	0	1	1	0	0
0	0	1	0	0	1	0	1	0
0	0	0	1	0	0	0	1	0

Figure 2: Output Current vs. Control Voltage.





Figure 3: Timing Diagram.



DETERMINING HALL EFFECT SENSOR CODING


The L6230 assumes that the positioning of the Hall Effect sensors in a three-phase brushless DC bipolar motor are at 30 intervals. One can imagine two "windows" on the rotor each of which is 90 wide and 180 apart, see fig. 4. As a window passes over a sensor, the sensor output goes high. The timing diagram, fig.3, shows the waveforms produced. These waveforms must appear at the Hall Effect Inputs of the L6230. Note that the rotation in fig. 4 must be counter-clockwise for forward rotation of the motor in whatever manner that is defined for the motor.

Fig. 4 is a stylized concept for the determining the Hall Effect code pattern and does not reflect the actual direction of rotation of the motor in a physical sense. If a motor is chosen whose sensor outputs do not match the L6230 desired input pattern, a signal set conversion must be determined. It is helpful to visualize this by developing a diagram similar to that of fig. 4.

For example, let us ecamine the output pattern of a different type of motor (fig. 5). Assuming 90 windows

at 180 intervals, then with respect to fig. 4, a similar diagram, fig. 6, results in sensors 60 apart with the windows rotating clockwise. This situation results in a "forward" rotation of the motor.

Figure 4.



Since S3 is the first sensor encountered by the window in fig. 6, this should be used for the L6230 Hall Effect Input, H1. After 30 of rotation CW, the H2 input of the L6230 must go high. The inverse of S1 from the motor would satisfy this. After an additional 30 of rotation, the H3 input must go high. The S2 sensor is encountered by the window. Thus, S2 is applied to this input, H3. By continuing around the diagram, one can develop a pattern which matches that for the L6230.

Figure 5.





Figure 6.




Thus, the conversion table for this particular motor is :

Motor Sensors	L6230 Input
S3 .	H1
S1	H2
S2	H3

Note, for the inverted signal from S1 an actual inverter gate is not necessary with the L6230. Since the L6230 has differential inputs, the negative input pin may be used. Therefore, with TTL compatible Hall Effect sensors, the positive input is connected to a reference point along with the other negative inputs.

APPLICATION INFORMATION

Figure 7: Brushless Motor Control without Hall Sensors.



L6230 can be adapted to a brushless motor without Hall sensors.


The circuit detects after filtering the back EMF of the motor and use this signal for commutation. This application needs a μP to start up the motor with a rotating clock pulse on the outputs until the back EMF is present.

The μ P can also provide the speed regulation loop by software. For a quick performance test of application, it's possible to interconnect the comparator outputs directly to the L6230 inputs. In this case a manual start up is needed.

By using S6 μP with a dedicated ADC or comparator inputs, only passive external components are required.

A discussion with a motor producer give us the information, the cost of 3 phase hall sensors including assembly are in the range of 3 to 4 DM.

Figure 8: Brushless Motor Control with Dedicated μP.





THREE-PHASE BRUSHLESS DC MOTOR DRIVER

PRELIMINARY DATA

- 3A OUTPUT CURRENT, CONTROLLED IN LI-NEAR MODE
- SUPPLY VOLTAGE UP TO 18 V
- COMPATIBLE WITH ANI f-TO-V CONVERTER AND PLL SPEED CONTROL SYSTEM
- INHIBIT FUNCTION
- SLEW RATE LIMITING FOR EMI REDUCTION
- CONNECTS DIRECTLY TO HALL EFFECT CELLS
- THERMAL SHUTDOWN WITH HYSTERESIS
- THREE-STATE OPERATION ALLOWS NEGLI-GIBLE POWER DISSIPATION DURING 1/3 f
- INTERNAL PROTECTION DIODES
- FEW EXTERNAL COMPONENTS

DESCRIPTION

The L6231 is a single-chip driver for three-phase brushless DC motors capable of delivering 3A output current with supply voltages to 18 V. Designed to accept differential input from the Hall effect sensors, the device drives the three phases of a brushless DC motor and includes all the commutation logic required for a three phase drive.

To limit EMI emission the L6231 controls the rise and fall times of the output stage. In addition the device is designed to limit power dissipation: during


recirculation the ouptut stage is switched to an off state, reducing dissipation to a very low value and minimizing torque ripple.

A speed control input controls the base current to the lower transistors to limit the motor current and hence control the speed. Any type of speed control system, including f to V and PLL systems, may be used with the L6231 by providing an analog signal at this input. The motor current may be sensed by an external resistor connected to a sensing pin on the device.


The power stage of the device is designed to eliminate the possibility of simultaneous conduction of the upper and lower power transistors of one output driver, when operating in the right loop.



PIN CONNECTION (top view)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	. 20	V
l _o	Peak Output Current Each Channel - Non Repetitive (100 μs) - Repetitive (t = 10 ms) - DC Operation	4 3.5 3	A A A
Vı	Logic and Analogic Inputs	V _s	
P _{tot}	Total Power Dissipation T _{case} = 75 °C	25	W
Top	Operating Temperature Range	0 to 70	°C
T _j , T _{sgt}	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

R _{th i-case}	Thermal Resistance Junction-case	Max	3	°C/W

PIN FUNCTIONS

N°	Name	I/O	Function
1	INHIBIT	I	Output Stage Inhibit. When this pin is high all three output stages are in a high impedance state.
2	INDEX	0	Signal Pulse Proportional to the Motor Speed. In PPL speed control applications, this is the feedback to the PLL. One pulse per electrical rotation. This is an open collector output.
3	H1 (+)	I	Positive Input of Differential Amplifier on Channel 1. Interfaces with Hall Effect sensor, S1, from motor.
4	H1 (–)		Negative Input of Differential Amplifier on Channel 1. Interfaces with Hall Effect sensor, S1, from motor.
5	H2 (+)	I	Same as Pin 3 for Channel 2.
6	H2 (-)	ı	Same as Pin 4 for Channel 2.
7	H3 (+)	1	Same as Pin 3 for Channel 3.
8	GND		Ground Connection.
9	H3 (-)	ı	Same as Pin 4 for Channel 3.
10	V _C	I	Speed Control Input. Connected to output of PLL in PLL speed control applications.
11	Out 3,	0	Output Motor Drive for Phase 3.
12	Sense	ı	Current Sensing. Input for load current sense voltage for output stage.
13	Out 2	0	Output Motor Drive for Phase 2.
14	Vs		Motor Supply Voltage.
15	Out 1	0	Output Motor Drive for Phase 1.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25 \text{ }^{\circ}\text{C}$; $V_S = 12V$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		10	12	18	V
Is	Quiescent Supply Current			60	100	mA

HALL AMPLIFIERS

V _{CM}	Common Mode Voltage Range		0		10	٧
V_{io}	Input Offset Voltage	V ₁ = 6 V		2	10	mV
V_{lb}	Input Bias Current	V ₁ = 6 V		2	10	μΑ
lio	Input Offset Current	V ₁ = 6 V		0.1		μА

SPEED CONTROL INPUT (Vc)

Vı	Input Voltage Range		0		5	V
I _{lb}	Input Bias Current	V _C < V _{sens}		1	5	μА
V _{Ic}	Input Clamping Voltage			5.9		V



Symbol

ELECTRICAL CHARACTERISTICS (continued)

Parameter

INHIBIT	INPUT					
V _{IH}	Input High Voltage	2		Vs	V	
VIL	Input Low Voltage	0		0.8	V	
I _{IL}	Input High Current			10	μА	
I _{IL}	Input Low Current		- 5	- 50	μΑ	

Test Conditions

Min.

Max.

Unit

HALL LOGIC OUTPUT

V_{LO}	Low Output Voltage	I = 5 mA		1	0.8	V	
ار	Leakage Current	V _{CE} = 12 V		!	10	μΑ	İ

OUTPUT POWER STAGE

- [V _{sat}	Total Saturation Voltage	I _o = 1A		2.7	3.7		
i			$I_0 = 2A$	1	3.6	4.5	V	
Ì			I _o = 3A		4.2			
	Vosa	Output Voltage Slew-rate	V Males		100		V/ms	
	V_{sens}	Sens Voltage Range		0		0.7	V	

THERMAL SHUTDOWN

			 		,
Ti	Junction Temperature	150		°C	
ΤĤ	Hysteresis		30	°C	

DESCRIPTION

The L6231 is a three-phase brushless motor driver IC containing all the power stages and commutation logic required for a three-phase drive. When the IN-HIBIT INPUT is high all three OUTPUT ARE PLACED in a high - IMPEDANCE STATE.

Logic signals from the motor's Hall effect sensors are decoded to generate the correct driving sequence according to the truth-table of Fig. 1.

When one of the push-pull output drivers is activated the upper transistor is always in saturation while the lower transistor is controlled in linear mode to set the desired speed in steady state conditions.

In PLL speed control applications the device provides a signal proportional to the motor speed at pin 2 (it is buffered H1 input). The output of the PLL is connected to the speed control input on the device at pin 10, Vc.

In addition, a 1 V offset is added to the speed demand voltage to match the minimum output of the PLL.

An external resistor, $R_{\rm s}$, senses the ouptut stage current. The sensing voltage across this resistor is amplified in the device by a factor of 7 to allow a reduction in the voltage drop the resistor.

The amplified sensing voltage is then compared with the speed demand signal from the PLL and the resulting error signal sets the amplifier output accordingly.

The output current is related to the speed control voltage by :

$$I_0 = \frac{(V_C - 1)}{7 \text{ Rs}}$$

The value of the sensing resistor is given by :

$$R_s = (V_X - 1) / (7 I_{max})$$

where V_X is the full scale voltage of $V_{\mathbb{C}}$ (see fig.2).

In this way the $V_C\,/\,l_{out}$ characteristics can be modified as shown in Fig. 2. Note that V_X max is clamped at 5.9 V.

The most important feature of the L6231 is slew rate control. With this device a typical value of 0.1 $V/\mu s$ is achieved, reducing EMI to a very low value.

Another key feature is three-state operation; when the current is recirculating the corresponding phase driver is switched off and power dissipation in negligible. Current recirculates through the free-wheeling diodes in the acceleration phase and through the motor in steady-state conditions. Torque ripple is also minimized

The L6231 can also operate with a brushless motor connected in a star configuration, leaving the center floating.

The Hall inputs are ground compatible comparators and can work with direct active digital Hall signals on three terminals (of the same polarity) and a TTL level on the other three terminals.

Figure 1: Truth Table.

	Hall Effect Diff. Input			Upper Drive Status	er	1	Lower Drive Status	er
1 = Positive 0 = Negative			1 = On 0 = Off				1 = On 0 = Off	
H1	H2	Н3	UD1	UD2	UD3	LD1	LD2	LD3
1	0	0	0	0	1	1	0	0
1	1 1	0	0	0	. 1	0	, 1	0
1	1	1	1	0	0	0	1	0
0	1	1	1	0	0	0	0	1
0	0	1	0	1	0	0	0	1
0	0	0	0	1	0	1	0	0

Figure 2: Output Current vs. Input Voltage.





Figure 3: Timing Diagram.



DETERMINING HALL EFFECT SENSOR CODING


The L6231 assumes that the positioning of the Hall Effect sensors in a three-phase brushless DC bipolar motor are at 30 intervals. One can imagine two "windows" on the rotor each of which is 90 wide and 180 apart, see fig. 4. As a window passes over a sensor, the sensor output goes high. The timing diagram, fig.3, shows the waveforms produced. These waveforms must appear at the Hall Effect Inputs of the L6231. Note that the rotation in fig. 4 must be counter-clockwise for forward rotation of the motor in whatever manner that is defined for the motor

Fig. 4 is a stylized concept for determining the Hall Effect code pattern and does not reflect the actual direction of rotation of the motor in a physical sense. If a motor is chosen whose sensor outputs do not match the L6231 desired input pattern, a signal set conversion must be determined. It is helpful to visualize this by developing a diagram similar to that of fig. 4.

For example, let us examine the output pattern of a different type of motor (fig. 5). Assuming 90 windows

at 180 intervals, then with respect to fig. 4, a similar diagram, fig. 6, results in sensors 60 apart with the windows rotating clockwise. This situation results in a "forward" rotation of the motor.

Figure 4.



Since S3 is the first sensor encountered by the window in fig. 6, this should be used for the L6231 Hall Effect Input, H1. After 30 of rotation CW, the H2 input of the L6231 must go high. The inverse of S1 from the motor would satisfy this. After an additional 30 of rotation, the H3 input must go high. The S2 sensor is encountered by the window. Thus, S2 is applied to this input, H3. By continuing around the diagram, one can develop a pattern which matches that for the L6231.

Figure 5.





Figure 6.



Thus, the conversion table for this particular motor is:

Motor Sensors	L6230 Inputs
S3	H1
S1	H2
S2	H3

Note, for the inverted signal from S1 an actual inverter gate is not necessary with the L6231. Since the L6231 has differential inputs, the negative input pin may be used. Therefore, with TTL compatible Hall Effect sensors, the positive input is connected to a reference point along with the other negative inputs.





PHASE LOCKED FREQUENCY CONTROLLER

ADVANCE DATA

- PRECISION PHASE LOCKED FREQUENCY CONTROL SYSTEM
- XTAL OSCILLATOR
- PROGRAMMABLE REFERENCE FRE-OUFNCY DIVIDERS
- PHASE DETECTOR WITH ABSOLUTE FRE-QUENCY STEERING
- DIGITAL LOCK INDICATOR
- DOUBLE EDGE OPTION ON THE FRE-QUENCY FEEDBACK SENSE AMPLIFIER
- TWO HIGH CURRENT OP-AMPS
- 5V REFERENCE OUTPUT

The L6233 is designed for use in phase locked frequency control loops. While optimized for precision speed control of DC motors, these device is universal enough for most applications that require phase locked control. A precise reference frequency can be generated using the device's high frequency oscillator and programmable frequency dividers. The oscillator operates using a broad range of crystals, or, can function as a buffer stage to an external frequency source.

The phase detector on these integrated circuit compares the reference frequency with a frequency/phase feedback signal. In the case of a motor, feedback is obtained at a hall output or other speed detection device. This signal is buffered by a sense amplifier that squares up the

signal as it goes into the digital phase detector. The phase detector responds proportionally to the phase error between the reference and the sense amplifier output. This phase detector includes absolute frequency steering to provide maximum drive signals when any frequency error exists. This feature allows optimum startup and lock times to be realized.

Two op-amps are included that can be configured to provide necessary loop filtering. The outputs of these op-amps will source or sink in excess of 16mA, so they can provide a low impedance control signal to driving circuits. Additional features include a double edge option on the sense amplifier that can be used to double the loop reference frequency for increased loop bandwidths. A digital lock signal is provided that indicates when there is zero frequency error and a 5V reference output allows DC operating levels to be accurately set.






DIP-16 Plastic (0.25)


20 PLCC

ORDERING NUMBERS: L6233 (DIP-16)

L6233P (20 PLCC)

CONNECTION DIAGRAMS






ABSOLUTE MAXIMUM RATINGS


$egin{array}{l} {\sf V_s} \\ {\sf P_{tot}} \\ {\sf T_{op}} \\ {\sf T_{stg}} \end{array}$	Supply voltage Power dissipation (T _{amb} ≤ 70°C) Operating temperature range Storage temperature	14 1 0 to 70 -65 to 150	V O° O°
'stg	Storage temperature	-00 10 100	U

BLOCK DIAGRAMS

(DIP-16)



(PLCC PACKAGE)



ELECTRICAL CHARACTERISTICS (Unless otherwise stated, specifications hold for $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$; $+V_{IN} = 12V$)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _S	Supply current			20		mA
REFER	ENCE					•
V _{REF}	Output voltage		4.75	5.0	5.25	٧
∆V _{REF}	Load Regulation	I _{OUT} = 0 to 7mA		5.0	20	mV
∆V _{REF}	Line regulation	+V _{IN} = 8 to 12V		2.0	20	mV
I _{sc}	Short circuit current	V _{OUT} = 0V		35		mA
OSCILL	ATOR		,			
$G_{\mathbf{v}}$	DC voltage gain	Oscillator input to oscillator output		16		dB
V _{IB}	Input DC level	Oscillator input pin open, $T_j = 25^{\circ}$	С	1.3		V
Z _{IN} *	Input impedance	$V_{1N} = V_{1B} \pm 0.5V,$ $T_j = 25^{\circ}$	С	1.6		ΚΩ
V _o	Output DC level	Oscillator input pin open $T_j = 25^{\circ}$	С	1.4		V
f _o MAX	Maximum operating frequency		10			МН
DIVIDE	RS					
f _o MAX	Maximum input frequency	Input = 1V _{pp} at oscillator input	10			МН
	Div. 4/5 input current	Input = 5V (Div. by 4)		150	500	μΑ
*******	Div. 4/5 input current	Input = 0V (Div. by 5)	-5.0	0.0	5.0	μΑ
۷тн	Div. 4/5 threshold		0.5	1.6	2.2	V
	Div. 2/4/9 input aumant	Input = 5V (Div. by 8)		150	500	μΑ
	Div. 2/4/8 input current	Input = 0V (Div. by 2)	-500	- 150		μΑ
	Div. 2/4/8 open circuit voltage	Input current = $0\mu A$ (Div. by 4)	1.5	2.5	3.5	٧
	Div. by 2 threshold		0.35	0.8		٧
	Div. by 4 threshold		1.5		3.5	٧
	Div. by 8 threshold	Volts below V _{REF}	0.35	8.0		V
SENSE	AMPLIFIER					
VΤ	Threshold voltage	Percent of V _{REF}		30		%
Нт	Threshold hysteresis	54		10		mV
l _b	Input bias current	Input = 1.5V		-0.2		μΑ
OOUBL	E EDGE DISABLE INPUT					
V _i	Input current	Input = 5V (Disabled)		150	500	μΑ
* I	mpat current	Input = 0V (Enabled)	-5.0	0.0	5.0	μΑ
٧ _T	Threshold voltage		0.5	1.6	2.2	V

ELECTRICAL CHARACTERISTICS (continued)

Parameter		Test Conditions		Min.	Тур.	Max.	Unit
PHASE	DETECTOR						
Vон	High output level	Positive Phase/Freq. Error, Vo	its Below V _{REF}		0.2	0.5	V
VoL	Low output level	Negative Phase/Freq. Error			0.2	0.5	V
V _{OM}	Mid output level	Zero Phase/Freq. Error, Perce	ent of V _{REF}	47	50	53	%
	High level maximum source current	V _{OUT} = 4.3V		2.0	8.0		mA
	Low level maximum sink curr.	V _{OUT} = 0.7V		2.0	5.0		mA
	Mid level output impedance (Note 2)	I _{OUT} = -200 to +200μA	T _j = 25°C		6.0		ΚΩ
LOCK	INDICATOR OUTPUT						
V_{sat}	Saturation voltage	Freq. Error,	1 _{OUT} = 5mA		0.3	0.45	V
	Leakage current	Zero Freq. Error	V _{OUT} = 12V		0.1	1.0	μА
LOOP	AMPLIFIER						
	NON INV. reference voltage	Percent of V _{REF}		47	50	53	%
l _b	Input bias current	Input = 2.5V		-0.8	-0.2		μΑ
G _v	Open loop gain			60	75		dB
SVR	Supply voltage rejection	+V _{IN} = 8 to 12V		70	100		dB
	Chart siravit surrent	Source,	V _{OUT} = 0V	16	35		mA
I _{SH}	Short circuit current	Sink,	V _{OUT} = 5V	16	30		mA
AUXIL	IARY OP-AMP						
v _{os}	Input offset voltage	V _{CM} = 2.5V				8	mV
I _b	Input bias current	V _{CM} = 2.5V			200		mA
los	Input offset current	V _{CM} = 2.5V		`	10		mA
G _v	Open loop gain			70	120		dB
SVR	Supply voltage rejection	+V _{IN} = 8 to 12V		70	-100		dB
CMR	Common mode rejection	V _{CM} = 0 to 10V		70	100		dB
	Chart singuit surrent	Source,	V _{OUT} = 0V		35		mA
I _{SH}	Short circuit current	Sink,	V _{OUT} = 5V		30		mA

^{*} These impedance levels will vary with T_j at about 1700ppm/°C

THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max	100	°C/W

APPLICATION INFORMATION

Determining the Oscillator Frequency

The frequency at the oscillator is determined by: the desired RPM of the motor, the divide ratio selected, the number of poles in the motor, and the state of the double edge select pin.

 $f_{osc}(Hz) = (Divide Ratio) \cdot (Motor RPM) \cdot (1/60 SEC/MIN) \cdot (No. of Rotor Poles/2) \cdot (\times 2 if Pin 5 Low)$

The resulting reference frequency appearing at the phase detector inputs is equal to the oscillator frequency divided by the selected divide ratio. If the double edge option is used, (Pin 5 low), the frequency of the sense amplifier input signal is doubled by responding to both the rising and falling edges of the input signal. Using this option the loop reference frequency can be doubled for a given motor RPM.

Fig. 1 - Recommended Oscillator Configuration Using AT Cut Quartz XTAL




Fig. 2 - External Reference Frequency Input





Fig. 3 - Method for Deriving Rotation Feedback Signal From Analog Hall Effect Device



^{*} This signal may require filtering if chopped mode drive scheme is used.

APPLICATION INFORMATION (continued)

Phase detector operation

The phase detector on these devices is a digital circuit that responds to the rising edges of the detector's two inputs. The phase detector output has three states: a high, 5V state, a low, 0V state, and a middle, 2.5V state. In the high and low states the output impedance of the detector is low, the middle state output impedance is high, tipically $6.0 \text{K}\Omega$. When there is any static frequency difference between the inputs the detector output is fixed at its high level if the +input (the sense amplifier signal) is greater in frequency, and fixed at its low level if the -input (the reference frequency signal) is greater in frequency.

When the frequencies of the two inputs to the detector are equal the phase detector switches between its middle state and either the high or low states, depending on the relative phase of the two signals. If the +input is leading in phase then, during each period of the input frequency, the detector output will be high for a time equal to the time difference between the rising edges of the inputs, and will be at its middle level the remainder of the period. If the phase relationship is reversed then the detector will go low for a time proportional to the phase difference of the inputs. The resulting gain of the

phase detector, $K\phi$, is $5V/4\pi$, radians, or about 0.4V/radian. The dynamic range of the detector is $\pm 2\pi$ radians.

The operation of the phase detector is illustrated in the figures below. The upper figure shows typical voltage waveforms seen at the detector output for leading and lagging phase conditions. The lower figure is a state diagram of the phase detector logic. In this figure, the circles represent the 10 possible states of the logic and the connecting arrows the transition events/paths to and from these states. Transition arrows that have a clockwise rotation are the result of a rising edge on the +input, and conversely, those with counter-clockwise rotation are tied to the rising edge on the-input signal.

The normal operational states of the logic are 6 and 7 for positive phase error, 1 and 2 for a negative phase error. States 8 and 9 occur during positive frequency error, 3 and 4 during negative frequency error. States 5 and 10 occur only as the inputs cross over from a frequency error to a normal phase error only condition. The level of the phase detector output is determined by the logic state as defined in the state diagram figure. The lock indicator output is high, off, when the detector is in states 1, 2, 6 or 7.

Fig. 4 - Typical Phase Detector Output Waveforms






Fig. 5 - Phase Detector State Diagram



5-9421

Fig. 6 - Suggested Loop Filter Configuration



$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{H3}{R1} \cdot \frac{1 + S/\omega Z}{1 + S/\omega P}$$

$$\omega P = \frac{1}{R2C1}$$

$$\omega Z = \frac{1}{(R1 + R2)(C1)}$$


The statistic phase error of the loop is easily adjusted by adding resistor, R4, as shown. To lock at zero phase error R4 is determined by:

$$R4 = \frac{2.5V \cdot R'3}{|\Delta V_{OUT}|}$$

Where: $|\Delta V_{OUT}| = |V_{OUT} - 2.5V|$ and $|V_{OUT}| = |V_{OUT} - 2.5V|$ Amplifier Output During Phase Lock

 $(\mbox{V}_{\mbox{OUT}}\mbox{-}\,2.5)>0$ R4 Goes to 0V $(\mbox{V}_{\mbox{OUT}}\mbox{-}\,2.5)<0$ R4 Goes to 5.0V

Fig. 7 - Reference Filter Configuration



$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{1}{1 + \frac{S2}{\omega_N} + \frac{S^2}{\omega_N^2}}$$

$$\omega_N = \frac{1}{\sqrt{R1R2C1C2}}$$

$$S = \frac{1}{20} = \frac{1}{2} \sqrt{\frac{C2}{C1}} \frac{R1 + R2}{\sqrt{R1R2C1C2}}$$

Note: with R1 = R2
$$\delta = \sqrt{\frac{C2}{C1}}$$

Fig. 8 - Reference Filter Design Aid - Gain Response





Fig. 9 - Reference Filter Design Aid - Phase Response





R-DAT BRUSHLESS DC MOTOR DRIVER

ADVANCE DATA


- 400mA OUTPUT CURRENT, CONTROLLED IN LINEAR MODE
- COMPATIBLE WITH ANI F-TO-V CON-VERTER AND PLL SPEED CONTROL SYSTEM
- INHIBIT FUNCTION
- SLEW RATE LIMITING FOR EMI REDUC-TION
- CONNECTS DIRECTLY TO HALL EFFECT CELLS
- THERMAL SHUTDOWN WITH HYSTER-ESIS
- THREE-STATE OPERATION ALLOWS
- NEGLIGIBLE POWER DISSIPATION DUR-
- ING 1/3f CYCLE
- INTERNAL PROTECTION DIODES
- FEW EXTERNAL COMPONENTS.


The L6235 is single-chip driver for three-phase brushless DC motors capable of delivering 400mA output current with supply voltages to 18V. Designed to accept differential input from the Hall effect sensors, the device drives the three phases of a brushless DC motor and includes all the commutation logic required for a three phase drive.

To limit EMI emission the L6235 controls the rise and fall times of the output stage. In addition the device is designed to limit power dissipation: during recirculation the output stage is switched to an off state, reducing dissipation to a very low value and minimizing torque ripple.

A speed control input controls the base current to the lower transistors to limit the motor current and hence control the speed. Any type of speed control system, including F to V and PLL system, may be used with the L6235 by providing an analog signal at this input. The motor current may be sensed by an external resistor connected to a sensing pin on the device.

The power stage of the device is designed to eliminate the possibility of simultaneous conduction of the upper and lower power transistors of one output driver, when operating in the right loop.






This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

CONNECTION DIAGRAM

(Top view)



ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	18	V
l _o	Peak output current each channel		
	non repetitive (100μs)	1.5	Α
	- repetitive (80% on - 20% off; $t_{on} = 10$ ms)	500	mΑ
	 DC operation 	400	mΑ
Vi	Logic and analogic inputs	+ V _s	
P_{tot}	Total power dissipation at $T_{pins} = 50^{\circ}C$	5	W
Top	Operating temperature range	0 to 70	°C
$T_{j},\;T_{stg}$	Storage and junction temperature	-40 to 150	°C

THERMAL DATA

_				
R _{th i-amb}	Thermal resistance junction-ambient	max	100	°C/W
R _{th j-pins}	Thermal resistance junction-pins	max	20	°C/W
R _{tt}	Transient thermal resistance ($t = 2 \text{ sec.}$)	max	30	°C/W

PIN FUNCTIONS

N°	NAME	1/0	FUNCTION
4	INHIBIT	I	Output stage inhibit. When this pin is high all three output stages are in a high impedance state!
5	INDEX	0	Signal pulse proportional to the motor speed. In PLL speed control applications, this is the feedback to the PLL. One pulse per electrical rotation. This is an open collector output.
6	H1 (+)	1	Positive input of differential amplifier on channel 1. Interfaces with Hall Effect sensor, S1, from motor.
7	H1 (-)	ı	Negative input of differential amplifier on channel 1. Interfaces with Hall Effect sensor, S1, from motor.
8	H2 (+)	ı	Same as pin 3 for channel 2.
9	H2 (-)	ı	Same as pin 4 for channel 2.
10	H3 (+)	I	Same as pin 3 for channel 3.
11	GND		Ground connection.
12	H3 (-)	. 1	Same as pin 4 for channel 3.
13	V _C	1	Speed control input. Connected to output of PLL in PLL speed control applications.
14	Out 3	0	Output motor drive for phase 3.
15	Sense	· 1	Current Sensing. Input for load current sense voltage for output stage.
16	Out 2	0	Output motor drive for phase 2.
17	Vs		Motor supply voltage.
18	Out 1	0	Output motor drive for phase 1.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$; $V_{s} = 12V$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		10	12		٧
Is	Quiescent supply current	Without Load		30	60	mA
IALL AMPI	LIFIERS					
V _{CM}	Common mode voltage range		0		10	٧
V _{io}	Input offset voltage	$V_i = 6V$		2	10	mV
l _{ib}	Input bias current	V _i = 6V		2	10	μΑ
l _{io}	Input offset current	V _i = 6V		0.1		μΑ
PEED CON	TROL INPUT (V _C)			_		
Vi	Input voltage range		0		5	V
l _{ib}	Input bias current	V _C < V _{sens}		1	5	μΑ
V _{ic}	Input clamping voltage			5.9		V
NHIBIT IN	PUT					
VIH	Input high voltage		2		. V.s	٧
VIL	Input low voltage		0		0.8	٧
I _{IH}	Input high current				10	μΑ
l _{IL}	Input low current			-5	-50	μΑ
IALL LOGI	C OUTPUT	,				
V _{LO}	Low output voltage	I = 5mA			0.8	٧
ار	Leakage current	V _{CE} = 12V			10	μΑ
UTPUT PO	WER STAGE					
V_{sat}	Total saturation voltage	$I_0 = 0.15A$ $I_0 = 0.4A$ $I_0 = 1.0A$		2.2 2.5 2.7		V
V _{OSR}	Output voltage slew-rate			100		V/m
V _{sens}	Sense voltage range		0		0.7	V
HERMAL	SHUTDOWN					
Tj	Junction temperature		150			°C
T _H	Hysteresis				30	°C

DESCRIPTION

The L6235 is a three-phase brushless motor driver IC containing all the power stages and commutation logic required for a three-phase drive. When the INHIBIT INPUT is high all three OUTPUTS ARE PLACED in a high - IMPEDANCE STATE.

Logic signals from the motor's Hall effect sensors are decoded to generate the correct driving sequence according to the truth table of Fig. 1.

When one of the push-pull output drivers is activated the upper transistor is always in saturation while the lower transistor is controlled in linear mode to set the desired speed in steady state conditions.

In PLL speed control applications the device provides a signal proportional to the motor speed at pin 2 (it is the buffered H1 input). The output of the PLL is connected to the speed control input of the device at pin 10, $V_{\rm C}$.

In addition, a 1V offset is added to the speed demand voltage to match the minimum output of the PLL.

An external resistor, $R_{\rm s}$, senses the output stage current. The sensing voltage across this resistor is amplified in the device by a factor of 7 to allow a reduction in the voltage drop the resistor.

The amplified sensing voltage is then compared with the speed demand signal from the PLL and the resulting error signal sets the amplifier output accordingly.

The output current is related to the speed control voltage by:

$$I_o = \frac{(V_C - 1)}{7 R_s}$$

The value of the sensing resistor is given by:

$$R_s = (V_x - 1)/(7 I_{max})$$

where V_X is the full scale voltage of V_C .

In this way the V_C/I_{out} characteristics can be modified. Note that $V_{\rm X}$ max is clamped at 5.9V.

The most important feature of the L6235 is slew rate control. With this device a typical value of $0.1V/\mu s$ is achieved, reducing EMI to a very low value.

Another key feature is three-state operation; when the current is recirculating the corresponding phase driver is switched off and power dissipation is negligible. Current recirculates through the free-wheeling diodes in the acceleration phase and through the motor is steady-state conditions. Torque ripple is also minimized.


The L6235 can also operate with a brushless motor connected in a star configuration, leaving the centre floating.

The Hall inputs are ground compatible comparators and can work with direct active digital Hall signals on three terminals (of the same polarity) and a TTL level on the other three terminals.

Fig. 1 - TRUTH TABLE

	HALL EFFECT DIFF. INPUT			UPPER DRIVER STATUS			LOWER DRIVER STATUS		
1 = POSITIVE 0 = NEGATIVE			1 = ON 0 = OFF			1 = ON 0 = OFF			
H1	H2	НЗ	UD1	UD2	UD3	LD1 LD2 L			
1	0	0	0	0	1	1	0	0	
1	1	0	0	0	1	0	1	0	
1	1	1	1	0	0	0	1	0	
0	1	1	1	0	0	0	0	1	
0	. 0	1	0	1	0	0	0	1	
0	0	0	0	1.	0	1	0	0	

Fig. 2 - Timing diagram




DETERMINING HALL EFFECT SEN-SOR CODING

The L6335 assumes that the positioning of the Hall Effect sensors in a three-phase brushless DC bipolar motor are at 30 intervals. One can imagine two "windows" on the rotor each of which is 90 wide and 180 apart, see fig. 4. As a window passes over a sensor, the sensor output goes high. The timing diagram, fig. 2, shows the waveforms produced. These waveforms must appear at the Hall Effect Inputs of the L6235. Note that the rotation in fig. 3 must be counterclockwise for forward rotation of the motor in whatever manner that is defined for the motor.

Fig. 3 is a stylized concept for determining the Hall Effect code pattern and does not reflect the actual direction of rotation of the motor in a physical sense. If a motor is chosen whose sensor outputs do not match the L6235 desired input pattern, a signal set conversion must be determined. It is helpful to visualize this by developing a diagram similar to that of fig. 4.

Fig. 3



For example, let us examine the output pattern of a different type of motor (fig. 4). Assuming 90 windows at 180 intervals, then with respect to fig. 3, a similar diagram, fig. 5, results in sensors 60 apart with the windows rotating clockwise. The situation results in a "forward" rotation of the motor.

Since S3 is the first sensor encountered by the window in fig. 5, this should be used for the L6235 Hall Effect Input, H1. After 30 of rotation CW, the H2 input of the L6235 must go high. The inverse of S1 from the motor would satisfy this. After an additional 30 of rotation, the H3 input must go high. The S2 sensor is encountered by the window. Thus, S2 is applied to this input, H3. By continuing around the diagram, one can develop a pattern which matches that for the L6235.

Fig. 4





Fig. 5




Thus the conversion table for this particular motor is:

Motor Sensors	L6235 Inputs
S3	H1
S1	H2
S2	H3

Note, for the inverted signal from S1 an actual inverter gate is not necessary with the L6235. Since the L6235 has differential inputs, the negative input pin may be used. Therefore, with TTL compatible Hall Effect sensors, the positive input is connected to a reference point along with the other negative inputs.

Fig. 6 - Application circuit using the L6233 PLL-Controller







BIDIRECTIONAL R-DAT BRUSHLESS DC MOTOR DRIVER

ADVANCE DATA


- 400mA OUTPUT CURRENT, CONTROLLED IN LINEAR MODE
- COMPATIBLE WITH ANI F-TO-V CON-VERTER AND PLL SPEED CONTROL SYSTEM
- SLEW RATE LIMITING FOR EMI REDUC-TION
- CONNECTS DIRECTLY TO HALL EFFECT CELLS
- THERMAL SHUTDOWN WITH HYSTERESIS
- THREE-STATE OPERATION ALLOWS NEGLIGIBLE POWER DISSIPATION DUR-ING 1/3f CYCLE
- INTERNAL PROTECTION DIODES
- FEW EXTERNAL COMPONENTS

The L6236 is a single-chip driver for three-phase brushless DC motors capable of delivering 400mA output current with supply voltages to 18V. Designed to accept differential input from the Hall effect sensors, the device drives the three phases of a brushless DC motor and includes all the commutation logic required for a three phase bidirectional drive. Both delta and wye configurations may be used.


To limit EMI esmission the L6236 operates in a linear mode and controls the rise and fall times of the output stage. In addition the device is designed to limit power dissipation: during recirculation the output stage is switched to an off state reducing dissipation to a very low value and minimizing torque ripple.

A speed control input controls the base current to the lower transistors to limit the motor current and hence control the speed. Any type of speed control system, including F to V and PLL systems, may be used with the L6236 by providing an analog signal at this input. The motor current may be sensed by an external resistor connected to a sensing pin on the device.

The power stage of the device is designed to eliminate the possibility of simultaneous conduction of the upper and lower power transistors of one output driver, when operating in the right loop.




BLOCK DIAGRAM



CONNECTION DIAGRAM

(Top view)



ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	18	٧
I _o	Peak output current each channel		
	non repetitive (100μs)	1.5	Α
	- repetitive (80% on - 20% off; $t_{on} = 10$ ms)	500	mΑ
	 DC operation 	400	mΑ
V_{i}	Logic and analogic inputs	+ V _s	
P_{tot}	Total power dissipation at T _{pins} = 50°C	5	W
Top	Operating temperature range	0 to 70	°C
$T_j^{s,} T_{stg}$	Storage and junction temperature	-40 to 150	°C

THERMAL DATA

R _{th i-amb}	Thermal resistance junction-ambient	max	100	°C/W
R _{th j-pins}	Thermal resistance junction-pins	max	20	°C/W
R _{tt}	Transient thermal resistance ($t = 2sec.$)	max	30	°C/W

PIN FUNCTIONS

N°	NAME	1/0	FUNCTION				
4	FWD/REV	I	Direction Control. When this pin is low, the motor will run in the forward direction. A high will drive the moto in the reverse direction. Direction is defined by the positive of the sensors in the motor.				
5	INDEX	0	Signal pulse proportional to the motor speed. In PLL speed control applications, this is the feedback to the PLL. One pulse per electrical rotation. This is an open collector output.				
6	H1 (+)	ı	Positive input of differential amplifier on channel 1. Interfaces with Hall Effect sensor, S1, from motor.				
7	H1 (-)	ı	Negative input of differential amplifier on channel 1. Interfaces with Hall Effect sensor, S1, from motor.				
8	H2 (+)	1	Same as pin 3 for channel 2.				
9	H2 (-)	I	Same as pin 4 for channel 2.				
10	H3 (+)	ı	Same as pin 3 for channel 3.				
11	GND		Ground connection.				
12	H3 (-)	1	Same as pin 4 for channel 3.				
13	V _c	ı	Speed control input. Connected to output of PLL in PLL speed control applications.				
14	OUT3	0	Output motor drive for phase 3.				
15	SENSE	ı	Current Sensing. Input for load current sense voltage for output stage.				
16	OUT2	0	Output motor drive for phase 2.				
17	V _S		Motor supply voltage.				
18	OUT1	0	Output motor drive for phase 1.				

ELECTRICAL CHARACTERISTICS $(T_{amb} = 25^{\circ}C; V_{s} = 12V \text{ unless otherwise specified})$

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		10	12		V
i _s	Quiescent supply current			30	60	mA
IALL AMP	LIFIERS					
V _{CM}	Common mode voltage range		0		10	V
V _{io}	Input offset voltage	V _i = 6V		2	10	mV
l _{ib}	Input bias current	V _i = 6V		2	10	μΑ
l _{io}	Input offset current	V _i = 6V		0.1		μΑ
PEED CON	ITROL INPUT (V _C)					
Vi	Input voltage range	-	0		5	V
l _{ib}	Input bias current	V _C < V _{sens}		1	5	μΑ
V _{ic}	Input clamping voltage			5.9		V
WD/REVE	RSE INPUT			•		•
V _{IH}	Input high voltage		2		Vs	V
VIL	Input low voltage		0		0.8	V
I _{IH}	Input high current				10	μΑ
IιL	Input low current			-5	-50	μΑ
IALL LOGI	IC OUTPUT					
VLO	Low output voltage	I = 5mA			0.8	V
I _L	Leakage current	V _{CE} = 12V			10	μА
UTPUT PC	WER STAGE	·				
V_{sat}	· Total saturation voltage	$I_0 = 0.15A$ $I_0 = 0.4A$ $I_0 = 1.0A$		2.2 2.5 2.7		v
Ŷ _{OSR}	Output voltage slew-rate			100		V/m
V _{sens}	Sense voltage range		0		0.7	V
HERMAL	SHUTDOWN					
Тј	Junction temperature		150			°c
T _H	Hysteresis				30	°c

DESCRIPTION

The L6236 is a three-phase brushless motor driver IC containing all the power stages and commutation logic required for a three-phase bidirectional drive.

Logic signals from the motor's Hall effect sensors are decoded to generate the correct driving sequence according to the truth-table of Fig. 1.

The direction of rotation is controlled by the forward/reverse input (pin 1). When this pin is at a low level the motor rotates in the forward direction

When one of the push-pull output drivers is activated the upper transistor is always in saturation while the lower transistor is controlled in linear mode to set the desired speed in steady state conditions.

In PLL speed control applications the device provides a signal proportional to the motor speed at pin 2 (it is the buffered H1 input). The output of the PLL is connected to the speed control input on the device at pin 10, V_C .

In addition, a 1V offset is added to the speed demand voltage to match the minimum output on the PLL.

An external resistor, R_s , sense the output stage current. The sensing voltage across this resistor is amplified in the device by a factor of 7 to allow a reduction in the voltage drop in the resistor.

The amplified sensing voltage is then compared with the speed demand signal from the PLL and the resulting error signal sets the amplifier output accordingly.

The output current is related to the speed control voltage by:

$$I_0 = (V_C - 1)/7 R_s$$

The value of the sensing resistor is given by:

$$R_s = (V_X - 1)/(7 I_{max})$$

where V_X is the full scale voltage of V_C .

In this way the V_C/I_{out} characteristics can be modified. Note that V_X max is clamped at 5.9V.

The most important feature of the L6236 is slew rate control. With this device a typical value of $0.1 \text{V}/\mu\text{s}$ is achieved, reducing EMI to a very low value.

In a delta configuration a key feature is threestate operation; when the current is recirculating the corresponding phase driver is switched off and power dissipation is negligible. Current recirculates through the integrated free-wheeling diodes in the acceleration phase and through the motor in steady-state conditions. Torque ripple is also minimized.


The L6236 can also operate with a brushless motor connected in a star configuration, leaving the center floating.

The Hall inputs are ground compatible comparators and can work with direct active digital Hall signals on three terminals (of the same polarity) and a TTL level on the other three terminals.

Fig. 1 - TRUTH TABLE FOR FORWARD ROTATION

HALL EFFECT DIFF. INPUT			UPPER DRIVER STATUS			LOWER DRIVER STATUS			
1 = POSITIVE 0 = NEGATIVE			1 = ON 0 = OFF			1 = ON 0 = OFF			
Н1	H2	Н3	UD1	UD2	UD3	LD1	LD2	LD3	
1	0	0	1	0	0	.0	0	1	
1	1	0	0	1	0	0	0	1	
1	1	1	0	1	0	1	0	0	
0	1	1	0	0	1	1	0	0	
0	0	1	0	0	1	0	1	0	
0	0	0	1	0	0	0	1	0	

Fig. 2 - Timing diagram




DETERMINING HALL EFFECT SEN-SOR CODING

The L6236 assumes that the positioning of the Hall Effect sensors in a three-phase brushless DC bipolar motor are at 30 intervals. One can imagine two "windows" on the rotor each of which is 90 wide and 180 apart, see fig. 4. As a window passes over a sensor, the sensor output goes high. The timing diagram, fig. 2, shows the waveforms produced. These waveforms must appear at the Hall Effect Inputs of the L6236. Note that the rotation in fig. 3 must be counterclockwise for forward rotation of the motor in whatever manner that is defined for the

Fig. 3 is a stylized concept for determining the Hall Effect code pattern and does not reflect the actual direction of rotation of the motor in a physical sense. If a motor is chose whose sensor outputs do not match the L6236 desired input pattern, a signal set conversion must be determined. It is helpful to visualize this by developing a diagram similar to that of fig. 4.

Fig. 3



For example, let us examine the output pattern of a different type of motor (fig. 4). Assuming 90 windows at 180 intervals, then with respect to fig. 3, a similar diagram, fig. 5, results in sensors 60 apart with the windows rotating clockwise. The situation results in a "forward" rotation of the motor.

Since S3 is the first sensor encountered by the window in fig. 5, this should be used for the L6236 Hall Effect Input H1. After 30 of rotation CW, the H2 input of the L6236 must go high. The inverse of S1 from the motor would satisfly this. After an additional 30 of rotation, the H3 input must go high. The S2 sensor is encountered by the window. Thus, S2 is applied to this input, H3. By countinuing around the diagram, one can develop a pattern which matches that for the L6236.

Fig. 4





Fig. 5




Thus the conversione table for this particular motor is:

Motor Sensors	L6236 inputs
S 3	H1
S1	H2
S2	H3

Note, for the inverted signal from S1 actual inverter gate is not necessary with the L6236. Since the L6236 has differential inputs, the negative input pin may be used. Therefore, with TTL compatible Hall Effect sensors, the positive input is connected to a reference point along with the other negative inputs.

Fig. 6 - Application circuit using the L6233 PLL-Controller



. tal.





HIGH SPEED OPERATIONAL AMPLIFIER

ADVANCE DATA

- SUITABLE FOR VIDEO APPLICATIONS
- SLEW RATE 150 V/us (AV = 20 dB AND $I_{\text{set}} = 100 \, \mu\text{A}$)
- UNITY GAIN BANDWIDTH (45 MHz TYP)
- LARGE SIGNAL BANDWIDTH (20 MHz TYP)
- LOW NOISE (5 nV/ √Hz)
- LOW OFFSET VOLTAGÉ
- PROGRAMMABLE OUTPUT PEAK CURRENT
- NO EXTERNAL COMPENSATION FOR AV = 20 dB OB HIGHER

DESCRIPTION

The L6495 is a high performance monolithic operational amplifier with wideband and high slew rate. The frequency compensation is built into the chip for closed loop gain higher than 20 dB.

Large gain bandwidth product and high slew rate make the L6495 ideally suited for wideband signal amplification or switching, in vidéo gain blocks, line driver circuitry, driving capacitive loads and generally for all high frequency applications.

The L6495 is available in both minidip and metal can 8 pin.






MINIDIP (plastic)



ORDER CODES: L6495 (TO99)

L6495 DP (MÍNIDIP)

BLOCK DIAGRAM



September 1988

1/6


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	± 10	V
Vis	Differential Input Voltage	± 7	V
Vi	Input Voltage	- V _s - 0.5 + V _s + 0.5	V V
Io	Output Current	±100	mA
Top	Operating Temperature	0 to 70	°C
P _{tot}	Power Dissipation at T _{amb} = 70 °C Minidip T0-98		mW mW
Tj	Junction Temperature	- 55 to 150	°C
T _{stg}	Storage Temperature	- 55 to 125	°C

THERMAL DATA

		T0-99	Minidip
R _{th j-amb}	Thermal Resistance Junction-amb Max	1,55 °C/W	120 °C/W

CONNECTION DIAGRAMS



ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C ; V_s = \pm 5 V ; I_{set} = 100 μ A ; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		± 3	± 5	± 9	V
Is	Supply Current	NO LOAD		10	12	mA
Ι _b	Input Bias Current			8	10	μΑ
Rin	Input Resistance	$A_V = 20 \text{ dB}$		100		KΩ
Cin	Input Capacitance	$A_V = 20 \text{ dB}$		5		pF
Vos	Offset Voltage			2	5	mV
$\frac{\Delta V_{os}}{\Delta T}$	Average Offset Voltage Drift	0 to 70 °C		10	30	μV/°C
Ios	Offset Current	1000			1	μΑ
VCM	Common Mode Voltage Range			± 3		V
G√	Open Loop Voltage Gain	$\Delta V_0 = 5 \text{ V}$; R _L = 2 K Ω		72		dB
В	Large Signal Bandwidth	A _V = 20 dB (*)		20		MHz
GBW	Gain Bandwidth Product	$A_V = 0 \text{ dB}$ $C_{comp} = 18 \text{ pF}$;	30	45		MHz
e _N	Equivalent Input Noise Voltage	1 KHz to 500 KHz		5		nV/VHz
Vo	Output Voltage Swing	$R_L = 2 \text{ K}\Omega$		± 4		V
I _o	Output Current		± 20	± 30		mA
R₀	Output Resistance	Open Loop		30		Ω
SR	Slew Rate	$A_V = 20 \text{ dB}$	100	150		V/µs
S _R	Slew Rate	C _{comp} = 18 pF A _V = 0 dB		40		V/µs
CMRR	Common Mode Reject. Ratio		70			dB
SVR + RATIO	Power Supply Rejection (positive supply)		70			dB
SVR - RATIO	Power Supply Rejection (negative supply)		60			dB
tr	Rise Time	A _V = 20 dB		20		ns

^(*) Test circuit of Fig. 4.

Figure 1 : Output Current vs. Iset.




Figure 2: Non Inverting Amplifier Configuration (AV = 20 dB).




Figure 3: Buffer Configuration (AV = 0 dB).




Figure 4: Bandwidth Test Circuit (closed loop gain of the L6495 = 20 dB).





Figure 5: Bandwidth Test Circuit (closed loop gain of the L6495 = 0 dB).





HAMMER SOLENOID CONTROLLER

PRELIMINARY DATA

- DRIVES FOUR DARLINGTONS WITH UP TO 2.5 mA DRIVE CURRENT
- FEEDBACK LOOP CONTROLS DARLINGTON CURRENT
- PRESETTABLE CONDUCTION TIME
- LATCHED µC-COMPATIBLE INPUTS
- DIAGNOSTIC CIRCUITRY


DESCRIPTION

Designed primarily for selenoid driving applications, the L6503 Hammer Solenoid Controller includes all the circuitry needed to control four darlington power devices or a quad darlington array such as the SGS L7180.


The device is controlled by four latched logic inputs, which may be connected directly to a microcomputer chip, plus an analog input which sets the load current. Additionally, the conduction time of the outputs is controlled by a clock input which drives internal timers.

Fault conditions may be detected thanks to diagnostic circuitry which allows the control micro to read (serially) the load current status of the external darlingtons.


Assembled in a 20-pin DIP package, the L6503 operates on a single 5 V supply and is suitable for computer printers, solenoid valves and similar applications.



CONNECTION DIAGRAM (top view)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{ss}	Supply Voltage	7	V
I _{CDE}	Output Current	10	mA
Vi	Input Voltage (for analog and logic inputs)	0 to V _{ss} - 0.5	V
Top	Operating Temperature	0 to 70	
T_{stg}, T_{j}	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

R _{th j-amb}	Thermal Resistance Junction-ambient	Max	80	°C/W

PIN FUNCTIONS DESCRIPTION

N°	Name	Function
1	DATA	Latches control command into the four inputs DEC1-DEC4 on the high-low transition.
2	V _{ref}	Analog reference input which sets the load current for all four channels; when lower than 0.5 V resets the logic circuitry.
3	DEC2	Data input for channel 2. Data is latched on the high-low transition of the DATA input.
4	DEC1	Data Input for Channel 1.
5	IN	Input for diagnostic shift register used to cascade several device.
6	CDE2	Channel 2 output (connect to base ofdarlington). Up to 2.5 mA drive.
7	RM2	Feedback input from sensing resistor of channel 2 darlington.
8	CDE1	Channel 1 Output .
9	RM1	Feedback input for channel 1 sense resistor .
10	GND	Ground.
11	DROP	Clock Input for Diagnostic Register.
12	RM3	Feedback input for channel 3 sense resistor.
13	CDE3	Channel 3 Output.
14	RM4	Feedback input for channel 4 sense resistor.
15	CDE4	Channel 4 Output.
16	OUT	Output of Diagnostic Register.
17	DEC3	Input for Channel 3.
18	DEC4	Input for Channel 4.
19	CLK	Input for clock signal which sets conduction time for all four channels. $T_{on} = 128/f_{CLK}$.
20	V _{ss}	5 V Supply Input Voltage.

FUNCTIONAL DESCRIPTION

The L6503 Hammer Solenoid Controller is designed to control a quad darlington array, such as the SGS-THOMSON L7180, in solenoid driving applications.

Compatible with 5 V microcomputer and peripheral chips, the L6503 is controlled by four logic inputs one per channel (DEC1 – DEC4) - which are latched by a high-low transition on the DATA input.

When one of the channels is activated the corresponding darlington is driven, with up to 2.5 mA drive current. The conduction period is determined by the frequency applied to the CLK input which clocks the 7-bit timer in each channel. The conduction time is therefore 128/fCLK. Typically the CLK frequency will be of the order of 100KHz but the L6503's internal logic will operate at any clock rate within the range of practical conduction times.

During the conduction period the load current is controlled by feedback from a sense resistor in the darlington's emitter and set by the voltage applied to the V_{ref} input. The current depends on both the values of V_{ref} and the sensing resistor:

I = Vref/Rsense.

The control microcomputer may verify correct operation of the complete drive subsystem thanks to a diagnostic circuit in the L6503. A four bit PISO shift register in the device monitors the feedback signals from the four output darlingtons and may be read serially after each command to check that the loads were driven.

Typically, this register, clocked by the DROP input, will be read a short time after each drive command has been latched into the device.

The input of this register (IN) is available externally so that multiple devices may be cascaded.



ELECTRICAL CHARACTERISTICS ($V_{SS} = 5 V$, $T_{amb} = 25 °C$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{ss}	Supply Voltage	$T_j = 0 \text{ to } 70 ^{\circ}\text{C}$	4.75	5	5.25	V
I _{ss}	Total Supply Current	I _{CDE} = 2 mA All Channels On		75	90	mA
V _{REF}	Input Voltage Reference		1		2.4	V
V _{REF}	Reset Logic Function		0.3		0.65	V
I _{REF}	Input BIAS Reference Current	$V_{REF} = 0 \text{ to } 2.4 \text{ V}$			- 5	μА
Vi	Input Voltage (pin 1, 3, 4, 5, 11, 17,	V _{iL}			0.4	V
	18, 19)	V _{iH}	2.7			ľ
Vout	Output Logic Voltage (pin 16)	V _{OL} I _{OUT} = + 1.6 mA			0.4	V
		V _{OH} I _{OUT} = - 100 μA	2.7			V
I _b	Input Bias Current (pin 1, 3, 4, 5, 11,	V _{IL}			- 100	
	17, 18, 19)	V _{IH}			± 10	μΑ
I _b	Input Bias Current (pin 7, 9, 12, 14)	1 ≤ V _{RM} ≤ 2.4 V			- 100	μΑ
I _{CDE}	Output Current (pin 6, 8, 13, 15)	$V_{OUT} = V_{SS} - 0.5 \text{ V}$	2.5			mA
	Output Voltage Range (pin 6, 8, 13,	VoL			0.2	V
	15)	V _{OH}	V _{ss} - 0.5			V
	Error Amplifier Input Offset Voltage	1 V ≤ V _{REF} ≤ 2.4 V			± 10	mV

TIMING SECTION

	Data Ability Time t		160			ns
	Data to CDE Delay Time t1 (1)	V _{RM} = 0 V		0.8	1.5	μs
(Clock to CDE Delay Time t2 (1)	V _{RM} = 0 V		7	10	μs
F	Reset Time t3		1.9			μs
F	Reset to CDE Delay Time t4 (1)				1.3	μs
(Clock Frequency				100	KHz
L	ow Level Clock State t5 (1)		500			ns
F	RM to OUT Delay Time t6 (1)				3	μs
	Drop Frequency	,			500	KHz
L	ow Level Drop State t7		500			ns
F	Reset to Output Delay Time t8 (1)				1.3	μѕ
	Orop to in Delay Time t9 (1)				1.0	μs

^{(1) 100%} Tested



Figure 1: Application Diagram.






Figure 2: Timing Diagram.







SOLENOID CONTROLLER

PRELIMINARY DATA

- SWITCH MODE CURRENT REGULATION
- TTL COMPATIBLE LOGIC INPUTS
- DRIVES ONE OR TWO EXTERNAL POWER TRANSISTORS
- VERY PRECISE ON-CHIP REFERENCE
- ANALOG CURRENT CONTROL INPUT
- ADJUSTABLE CURRENT RISE AND FALL TIME, CONTROL INDEPENDENT OF SOLE-NOID SUPPLY VOLTAGE
- UNDERVOLTAGE LOCKOUT


wheel printers and typewrites. The device is controlled by three logic inputs and features switchmode regulation of the load current. A key feature of the device is that the rise and fall time of the load current can be set by external components. Additionally an analog input allows the load current to be set by an external DC voltage. An undervoltage lockout circuit guarantees the output off state for switch on phase.



DESCRIPTION

Designed for use with one external power transistor, the L6504 drives the hammer solenoid in daisy-


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	10	V
V _{2, 3}	Enable Input Voltage Range	– 0.3 to 7	V
V ₁	Control Input Voltage Range	- 0.3 to 7	V
V ₉	Sense Voltage	- 0.3 to 2	V
16	Reference Output Current	2	mA
V _{1.1}	External Reference Voltage	2	V
T _{stg}	Storage Temperature	– 55 to 150	°C
Tj	Junction Temperature	– 55 to 150	°C
Top	Operating Temperature	0 to 85	°C

CONNECTION DIAGRAM (top view)



THERMAL DATA

	,			
Rth j-amb	Thermal Resistance Junction-ambient	Max	100	°C/W

PIN FUNCTION


N°	Name	Function
1	CONTROL	TTL Compatible Control Input. A low level activates the output, driving the load. Internal Pull-up Resistor.
2	ENABLE	TTL Compatible Enable Input. A low level disables the output stage.
3	ENABLE	TTL Compatible Enable Input. A high level disables the output stage.
4	R1	The value of this resistor (*) sets slope of trailing edge of load current.
5	R2	The value of this resistor (*) sets slope of leading edge of load current.
6	REFERENCE OUT	Output for Internal Reference Voltage.
7	C2	The value of this capacitor sets the duration of power transistor switch off time.
8	C1	The value of this capacitor sets slope of leading and trailing edge of load current.
9	SENSING	Connection for Load Current Sense Resistor. Value sets the maximum load current : I = V_{ref}/R_s .
10	SUPPLY VOLTAGE	Supply Voltage Input.
11	REFERENCE IN	Input for External Reference Voltage to Control Load Current by DC-level.
12	PNP DRIVING OUTPUT	Output to Control External PNP-transistor for Fast Current Discharge.
13	NPN DRIVING OUTPUT	Output for Basecharge and Discharge of External Power Transistor.
14	GROUND	Ground

^(*) Value between 10 k Ω and 200 k Ω (or open).

ELECTRICAL CHARACTERISTICS

N°	Symbol	Parameter	Pin	Test Conditions	Min.	Тур.	Max.	Unit
1.	Vs	Operating Supply Voltage	10		4.5		10	٧
2 .	V _{sth}	Supply Voltage Threshold For Output Switch-off	10	V _{CH} = LOW V _E = HIGH	2.96	3.7	4.45	V
3.	Is	Quiescent Current	10	Pin1 Highstate		7	12	mA
4 .	V _{CL}	Control Voltage	1	Low State			1.5	V
5.	V _{CH}	Control Voltage	1	High State	2.3			V
6.	I _{CL}	Control Input Current	1	V ₁ Low State	- 1		0	mA
7.	I _{CH}	Control Input Current	1	V ₁ High State	- 0.6		5	uA
8.	VEL	Enable Voltage	2/3	Low State			1.5	V
9.	V _{EH}	Enable Voltage	2/3	High State	2.3			٧
10 .	I _{IN}	Input Current	2/3	V _{2, 3} Low State	- 10		1	μΑ
11.	I _{IN}	Input Current	2/3	V _{2,3} High State	- 1		5	μΑ
12.	V _{DL}	Driving Voltage Low	13	R13, 14 = 5 K Low State			0.5	V
13 .	ID	Driving Current	13	V ₁₃ = 2 V	6.5	10	16	mA
14 .	V _{SE}	Sense Voltage	9		0		2	V
15 .	V_{ref}	Reference Voltage	6	I ₆ = 0 2 mA	1.28	1.33	1.38	V
16.	I _{ref}	Reference Current	6				2	mA
17.	V _{RIN}	Reference Input	11		0.3		2	V
18 .	I _{C8}	Charge Current	8	R2 (Pin 5) = 20 K Pin1L	58	65	72	μΑ
19.	I _{D8}	Discharge Current	8	R1 (Pin 4) = 20 K Pin1H	28	32.5	37	μА
20 .	I _{SD}	Source Current	12	V ₁₂ = 2 V	0.5	1	1.6	mA
21 .	V _{sats}	Source Saturation Voltage	12	Isource = 0.5 mA			1.2	V
22 .	V _{sats}	Sink Saturation Voltage	12	Isink = 2 mA			0.4	V
23 .	V _{V-I}	VI-Converter Voltage	4 / 5	10 K < R1, 2 < 200 K R1 = R2	1.26	1.32	· 1.4	V
24 .	tr	Recirculation Time of Load Current	7	C2 = 1.5 ns R2 = 20 Kohm	27	30	33	μs
25 .	t _D	Current Sense Delay Time	9		0.3	1	2.5	μs

Figure 1: Timing Diagram Start Phase.



APPLICATION INFORMATION

Figure 2 : Free Running Load Current Leading and Trailing Edge.




Figure 3.




Figure 4 : Slew Rate of Loading Edge Controlled.




Figure 6: Slew Rate Leading and Trailing Edge Controlled.




Figure 5.




Figure 7.




Figure 8 : Free Running Leading Edge Fast Current Slope at Trailing Edge.





Figure 9.








CURRENT CONTROLLER FOR STEPPING MOTORS

PRELIMINARY DATA


DESCRIPTION

The L6506 is a linear integrated circuit designed to sense and control the current in stepping motors and similar devices. When used in conjunction with the L293, L298, L7150, or L7180, the chip set forms a constant current drive for and inductive load and performs all the interface function from the control logic thru the power stage.


Two or more devices may be synchronized using the sync pin. In this mode of operation the oscillator in the master chip sets the operating frequency in all chips.



BLOCK DIAGRAM



CONNECTION DIAGRAM (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	10	V
V ₁	Input Signals	, 7	V
P _{tot}	Total Power Dissipation (T _{amb} = 70 °C)	1	W
Tj	Junction Temperature	150	°C
T _{stg}	Storage Temperature	- 40 to 150	°C

THERMAL DATA

R _{th j-amb}	Thermal Resistance Junction-ambient	Max	80	°C/W

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$, $T_{amb} = 25 ^{\circ}\text{C}$; unless otherwise noted)

Symbol	Parameter	Test Condtions	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage		4.5		7	V
Icc	Quiescent Supply Current	V _{CC} = 7 V			25	mA

COMPARATOR SECTION

V _{IN}	Input Voltage Range	V _{sense} Inputs	- 0.3		3	V
V _{IO}	Input Offset Voltage	V _{IN} = 1.4 V			± 5.0	mV
I _{IO}	Input Offset Current				± 200	nA
I _{IB}	Input Bias Current				1	μΑ
	Response Time	V _{REF} = 1.4 V V _{SENS} = 0 to 5 V		0.8	1.5	μs

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Oyinbo.	Tarameter	Tool Conditions		٠٦٢٠	axı	01111

COMPARATOR SECTION PERFORMANCE (over operating temperature range)

V _{IO}	Input Offset Voltage	V _{IN} = 1.4 V		± 20	mV
I _{IO}	Input Offset Current			± 500	nA

LOGIC SECTION(over operating temperature range) - (TTL compatible inputs & outputs)

V _{IH}	Input High Voltage		2.0		Vs	v
V _{IL}	Input Low Voltage				0.8	V
V _{OH}	Output High Voltage	V _{CC} = 4.75 V I _{OH} = 400 μA	2	3.5		V
V _{OL}	Ouptut Low Voltage	V _{CC} = 4.75 V I _{OH} = 4.0 mA		0.25	0.4	V
I _{OH}	Ouput Source Current Outputs 1 - 4	V _{CC} = 4.75 V	2.75			mA

OSCILLATOR

fosc	Frequency Range	5		70	KHz
V _{thL}	Lower Threshold Voltage		0.33 V _{CC}		٧
V _{thH}	Higher Threshold Voltage		0.66 V _{CC}		٧
Ri	Internal Discharge Resistor	0.7	1	1.3	ΚΩ

CIRCUIT OPERATION

The L6506 is intended for use with dual bridge drivers, such as the L298, quad darlington arrays, such as the L7180, or discrete power transistors to drive stepper motors and other similar loads. The main function of the device is to sense and control the current in each of the load windings.

A common on-chip oscillator drives the dual chopper and sets the operating frequency for the pulse width modulated drive. The RC network on pin 1 sets the operating frequency which is given by the equation:

$$f = \frac{1}{0.69 \, RC} \text{ for } R > 10 \, K$$

The oscillator provides pulses to set the two flip-flops which in turn cause the outputs to activate the drive. When the current in the load winding reaches the programmed peak value, the voltage across the sense resistor (R_{sense}) is equal to V_{ref} and the corresponding comparator resets its flip-flop interrupting the drive current until the next oscillator pulse occurs. The peak current in each winding is programmed by selecting the value of the sense resistor and V_{ref} . Since separate inputs are provided for

each chopper, each of the loads may be programmed independently allowing the device to be used to implement microstepping of the motor. Lower threshold of L6506's oscillator is 1/3 $V_{\rm CC}$. Upper threshold is 2/3 $V_{\rm CC}$ and internal discharge resistor is 1 $K\Omega$ \pm 30 %.

Ground noise problems in multiple configurations can be avoided by synchronizing the oscillators. This may be done by connecting the sync pins of each of the devices with the oscillator output of the master device and connecting the R/C pin of the unused oscillators to ground.

The equations for the active time of the sync pulse (T2), the inactive time of the sync signal (T1) and the duty cycle can be found by looking at the figure 1 and are:

$$T2 = 0.69 \text{ C1} \frac{\text{R1 R}_{\text{IN}}}{\text{R1 + R}_{\text{IN}}} \tag{1}$$

$$T1 = 0.69 R1 C1$$
 (2)

$$DC = \frac{T2}{T1 + T2} \tag{3}$$


By substituting equations 1 and 2 into equation 3 and solving for the value of R1 the following equations for the external components can be derived:

$$R1 = (\frac{1}{DC} - 2) R_{IN}$$
 (4)

$$C1 = \frac{T1}{0.69 \text{ B1}} \tag{5}$$

Figure 1: Oscillator Circuit and Waveforms.

Looking at equation 1 it can easily be seen that the minimum pulse width of T2 will occur when the value of R1 is at its minimum and the value of R1 at its maximum. Therefore, when evaluating equation 4 the minimum value for R1 of 700Ω (1 $K\Omega-30$ %) should be used to guarantee the required pulse width.



APPLICATIONS INFORMATION

The circuits shown in figures 2 and 3 use the L6506 to implement constant current drives for stepper motors. Figure 2 shows the L6506 used with the L298 to drive a 2 phase bipolar motor. Figure 3 shows the L6506 used with the L7180 to drive a 4 phase unipolar motor. The peak current can be calculated using the equation :

$$I_{peak} = \frac{V_{ref}}{R_{sense}}$$

The circuit of Fig.2 can be used in applications requiring different peak and hold current values by modifying in the reference voltage.

The L6506 may be used to implement either full step or half step drives. In the case of 2 phase bipolar stepper motor applications, if a half step drive is used, the bridge requires an additional input to disable the power stage during the half step. If used in conjunction with the L298 the enable inputs may be used for this purpose.

For quad darlington array in 4 phase unipolar motor applications half step may be implemented using the 4 phase inputs.

The L6506 may also be used to implement microstepping of either bipolar or unipolar motors.

Figure 2: Application Circuit Bipolar Stepper Motor Driver.






Figure 3: Application Circuit Unipolar Stepper Motor.








2-CHANNEL FLOPPY DISK READ/ WRITE CIRCUITS

- TWO GAIN VERSIONS (A AND B)
- COMPATIBLE WITH 8", 5.25" AND 3.5" DRIVES.
- INTERNAL WRITE AND ERASE CURRENT SOURCES, EXTERNALLY SET
- INTERNAL CENTER TAP VOLTAGE SOURCE
- CONTROL SIGNALS ARE TTL COMPATIBLE
- TTL SELECTABLE WRITE CURRENT BOOST
- OPERATES ON + 12 V AND + 5 V POWER SUP-PLIES


DESCRIPTION

The L6570A/B are integrated circuits which perform the functions of generating write signals and amplifying and processing read signals required for a double sided floppy disk drive. The L6570A fea-

tures a gain of 85 min and the L6570B of 300 min. All logic inputs and outputs are TTL compatible and all timing is externally programmable for maximum design flexibility.




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vcc	5V Supply Voltage	7	V
V _{DD}	12V Supply Voltage	14	V
T _{stg}	Storage Temperature	- 65 to 150	°C
T _{amb}	Ambient Operating Temperature	0 to + 70	°C
Tj	Junction Operating Temperature	0 to + 130	°C
Vi	Logic Input Voltage	- 0.5 to 7.0	V
P _{tot}	Power Dissipation	500	mW

CONNECTION DIAGRAM (top view)



THERMAL DATA

R _{th j-amb}	Thermal Resistance Junction-ambient	Max	100	°C/W

ELECTRICAL CHARACTERISTICS (unless otherwise specified, 4.75V \leq V_{CC} \leq 5.25V ; 11.4V \leq V_{DD} \leq 12,6V ; 0 °C \leq T_{amb} \leq 70 °C ; R_W = 430 Ω ; R_{ED} = 62 KΩ ; C_E = 0.012 μF ; R_{EH} = 62 KΩ ; R_{EC} = 220Ω)

Symbol Turumotor Tool Commission Type Internal	Symbol	Parameter	Test Condtions	Min.	Тур.	Max.	Unit
--	--------	-----------	----------------	------	------	------	------

POWER SUPPLY CURRENTS

Icc	5V Supply Current	Read Mode Write Mode	35 38	mA mA
I _{DD}	12V Supply Current	Read Mode L6570A L6570B	26 35	mA mA
		Write Mode (exclude Write and Erase currents) L6570A L6570B	24 35	mA mA

LOGIC SIGNALS-READ/WRITE (R/W), CURRENT BOOST (CB)

V _{IL}	Input Low Voltage			0.8	V
l _{iL}	Input Low Current	V _{IL} = 0.4V		- 0.4	mA
V _{IH}	Input High Voltage		2.0		V
LiH	Input High Current	V _{IH} = 2.4V		20	μА

LOGIC SIGNALS-WRITE DATA INPUT (WDI), HEAD SELECT (HS0/HS1)

		T			
V _T +	Threshold Voltage, Positive-going		1.4	1.9	V
V _T	Threshold Voltage, Negative-going		0.6	1.1	_a V
V_T+, V_T-	Hysteresis		0.4		V
LiH	Input High Current	V _{IH} = 2.4V		20	μΑ
	Input Low Current	V _{IL} = 0.4V		- 0.4	mA

CENTER TAP VOLTAGE REFERENCE

V _{CT}	Output Voltage	$I_{WC} + I_E = 3 \text{ mA to}$ 60 mA	V _{DD} -1.5	V _{DD} -0.5	V
Vcc	Turn-Off Threshold		4.0		V
V _{DD}	Turn-Off Threshold		9.6		V
V _{CT}	Disabled Voltage			1.0	V

ERASE OUTPUTS (E1, E0)

	Unselected Head Leakage	V_{EO} , $V_{E1} = 12.6V$	100	μА
V _{E1} , V _{E0}	Output on Voltage	I _E = 50 mA	0.5	V

Symbol	Parameter.	Test Conditions	Min.	Тур.	Max.	Unit

WRITE CURRENT

Unselected Head Leakage	$V_{E1}, V_{E0} = 12.6V$		25	μΑ
Write Current Range	$R_W = 820 \Omega \text{ to} 180 \Omega$	3	10	mA
Current Reference Accuracy	I _{W C} = 2.3/R _W V _{CB} (current boost) = 0.5V	-5	+5	%
Write Current Unbalanced	$I_{WC} = 3 \text{ mA to } 10 \text{ mA}$		1.0	%
Differential Head Voltage Swing	ΔI _{WC} ≤ 5 %	12.8		V_{pk}
Current Boost	V _{CB} = 2.4V	1.25 I _{WC}	1.35 I _{WC}	

ERASE TIMING

	Erase Delay Range	R_{ED} = 39 KΩ to 82 KΩ C_{E} = 0.0015 μF to 0.043 μF	0.1	1.0	ms
-	$\frac{\Delta T_{ED}}{T_{ED}} \times 100 \%$	$T_{ED} = 0.69 R_{ED} C_{E}$ $R_{ED} = 39 K\Omega \text{ to } 82 K\Omega$ $C_{E} = 0.0015 \mu\text{F to } 0.043 \mu\text{F}$	– 15	+ 15	%
	Erase Hold Range	$R_{EH} + R_{ED} = 78 \text{ K}\Omega \text{ to } 164 \text{ K}\Omega$ $C_{E} = 0.0015 \mu\text{F to } 0.043 \mu\text{F}$	0.2	2.0	ms
,	Erase Hold Accuracy $\frac{\Delta T_{ED}}{T_{ED}} \times 100 \%$	$\begin{split} T_{EH} &= 0.69 \; (R_{ED} + R_{ED}) \; C_E \\ R_{EH} &+ R_{ED} = 78 \; K\Omega \; to \; 164 \; K\Omega \\ C_E &= 0.0015 \; \mu F \; to \; 0.043 \; \mu F \end{split}$	– 15	+ 15	%

ELECTRICAL CHARACTERISTICS (Unless otherwise specified : V_{IN} (Preamplifier) = 10m V_{pp} sine wave, DC coupled to center tap. Summing amplifier load = 2 KΩ line-line, AC coupled. V_{IN} (Postamplifier)= 0.2 V_{pp} sine wave, AC coupled ; R_G = open ; Data pulse load = 1 KΩ to V_{CC} ; C_D = 240 pF ; C_{TD} = 100 pF ; C_{TD} = 7.5 KΩ; C_{PW} = 47 pF ; C_{PW} = 7.5 KΩ).

READ MODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
		A		7		

PREAMPLIFIER-SUMMING AMPLIFIER

:	Diff Voltage Gain	Freq. = 250 KHz	L6570A L6570B	85 300	115 400	V/V
	Bandwidth (- 3 dB)			3		MHz
	Gain Flatness	Freq. = DC to 1.5 MH	Hz .		± 1.0	dB
	Diff. Input Impedance	Freq. = 250 KHz		20		ΚΩ
	Max. Diff. Output Voltage Swing	V_{IN} = 250 KHz Sine THD \leq 5 %	Wave L6570A L6570B	2.5 4.0		V _{pp}
i	Small Signal Difference Output Resistance	$I_O \leq 1.0$ mA $_{pp}$			75	Ω
	Common Mode Rejection Ratio	V _{IN} = 300 mV _{pp} @ 5 Inputs Shorted	500 KHz L6570A L6570B	50 40		dB

Symbo	l Parameter	Test Conditions	Min.	Тур.	Max.	Unit

PREAMPLIFIER-SUMMING AMPLIFIER

	Power Supply Rejection Ratio	ΔV_{DD} = 300 mV _{pp} @ 500 KHz Inputs Shorted to V _{CT}	50			dB
	Channel Isolation	Unselected Channel V _{IN} =100 mV _{pp} @ 500 KHz. Selected Channel Input Connected to V _{CT}	40			dB
	Equivalent Input Noise	Power BW = 10 kHz to 1 MHz Inputs Shorted to V _{CT}			10	μV _{rms}
Vст	Center Tap Voltage			1.5		V

POSTAMPLIFIER-ACTIVE DIFFERENTIATOR

AO, Diff. Voltage Ga + IN, - IN to D1, D2	· · · · · ·	8.5	11.5	V/V
Bandwidth (- 3dB) + IN, - IN to D1, D2	$C_D = 0.1 \ \mu\text{F}, R_D = 2.5 \ \text{K}\Omega$	3		MHz
Gain Flatness + IN, - IN to D1, D2	Freq. = DC to 1.5 MHz $C_D = 0.1 \mu F$, $R_D = 2.5 K\Omega$		± 1.0	dB
Max. Diff. Output Vo Swing		5.0		V _{pp}
Max. Diff. Input Volt	age $ \begin{array}{c} \text{V}_{\text{IN}} = 250 \text{ KHz Sine Wave, AC} \\ \text{Coupled.} \\ \leq 5 \text{ \% THD in Voltage across} \\ \text{C}_{\text{D}}, \text{R}_{\text{G}} = 1.5 \text{ K}\Omega \end{array} $	2.5		V _{pp}
Diff. Input Impedance	ce	10		ΚΩ
Gain Control Accura $\frac{\Delta A_{R}}{A_{R}} \times 100 \%$	cy $A_R = A_0 R_G/(8 \times 10^3 + R_G)$ $R_G = 2 K\Omega$	- 25	+ 25	%
Threshold Differenti Voltage	al Input Min. diff. input voltage at post amp. that results in a change of state a RDP $V_{IN} = 250 \text{ KHz square wave,} $ $C_D = 0.1 \ \mu\text{F} R_D = 500 \ \Omega, $ $T_R, T_F \leq 0.2 \ \mu\text{s}. \text{ No overshoot ;} $ Data pulse from each V_{IN} transition	t	3.7	mV _{pp}
Peak Differential Ne Current	etwork	1.0		mA

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit

TIME DOMAIN FILTER

$\frac{\text{Delay Acc}}{\frac{\Delta T_{TD}}{T_{TD}}} \ x$	uracy 100 %	$\begin{split} T_{TD} &= 0.58~R_{TD} \cdot \left(C_{TD} + 10^{-11}\right) + \\ 150~ns. \\ R_{TD} &= 5~K\Omega~to~10~K\Omega \\ C_{TD} &= 56~pF \\ V_{IN} &= 50~mV_{pp} @~250~KHz~sq. \\ wave \\ T_{R},~T_{F} &\leq 20~ns,~AC~coupled. \\ Delay~measured~from~50~\%~input~amplitude~to~1.5~V~data~pulse \end{split}$	– 15	+ 15	%
Delay Ran	nge	$\begin{split} T_{TD} &= 0.58 \; R_{TD} = \left(C_{TC} + 10^{\text{-}11}\right) + \\ 150 \; \text{ns.} \\ R_{TD} &= 5 \; \text{K}\Omega \; \text{to} \; 10 \; \text{K}\Omega \\ C_{TD} &= 56 \; \text{pF} \; \text{to} \; 240 \; \text{pF} \\ R_D &= 500 \; \Omega \\ C_D &= 0.1 \; \mu\text{F}. \end{split}$	240	2370	ns

DATA PULSE

Width Accuracy ΔT _{PW} T _{PW} 100 %	T_{PW} = 0.58 R_{PW} x (C_{PW} + 8 x 10 ⁻¹²) + 20 ns R_{PW} = 5 K Ω to 10 K Ω C_{PW} ≥ 36 pF with measured at 1.5V amplitudes	- 20	+ 20	%
Active Level Output Voltage	I _{OH} = 400 μA	2.7		V
Inactive Level Output Leakage	I _{OL} = 4 mA		0.5	V
Pulse Width	T_{PW} = 0.58 R_{PW} x (C_{PW} + 8 x 10 ⁻¹²) + 20 ns R_{PW} = 5 KΩ to 10 KΩ C_{PW} = 36 pF to 200 pF	145	1225	ns

TEST SCHEMATICS

Figure 1 : Preamplifier Characteristics.





Figure 2: Postamplifier Differential Output Voltage Swing and Voltage Gain.



TEST SCHEMATICS (Continued)

Figure 3: Postamplifier Threshold Differential Input Voltage.





Figure 4: Complete Test Circuit.









MEMORY CARD INTERFACE

ADVANCE DATA

- Single Power Supply operation
- Internal Clock Generator or External Clock Input
- Adjustable Precision of PVS Output Voltage (2 %)
- 100 mV/step of the Writing Output Voltage
- I/O, Reset and Clock Outputs Protection Against Short Circuit to GND and to V_{pvs}.








PLCC 28
ORDER CODE: L6604


DESCRIPTION

The L6603 and L6604 are integrated circuits for application as interface between different types of memory card and a microprocessor which excanges data with cards. Its operate with a single power supply.

CONNECTION DIAGRAMS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vs	Supply Voltage	10	V
Top	Operating Temperature Range	- 20 to 70	°C
T _{stg}	Storage Temperature Range	- 40 to 150	°C

THERMAL DATA (*)

			DIP 28	PLCC 28	
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	80	100	°C/W

^(*) With all the pins soldered to printed circuit with minimized copper area.

PIN FUNCTIONS

Pin	Name	Function
1	I/O	Input of the Bidirectional Data Line
2	RESET	Control Input for Reset of Memory Card FA Function
3	St	Strobe for Card with Memory (TTL compatible)
4	CK ENABLE	Commutation for μP Cards CK ENABLE = 1 (internal clock)
5	VCS ENABLE	Control Input for VCS Supply Voltage
6 to 13	DACO to DAC7	Control Inputs for Programmation of V_{PVS} Supply (see operation of programming supply V_{PVS})
14	GND	Ground
15	V _{PVS}	Programmable Supply for Memory Card (no use with decoupling capacitor) Note 7 (to the credit card)
16	V _{PVS} Adj	Adjustment Input for 2 % Precision V _{PVS} Output
17	PVS I	Input for V _{PVS} Regulator
18 19 20	V _{CS} V _{CC} E C B	Inputs for Connection of Power Transistor (V _{CC} regulator) (decoupling capacitor on pin 18 > 100 nF if necessary) Note 8 (pin 18 to the credit card)
21	BYPASS	Output Voltage of Regulator for Clock Circuits (decoupling capacitor > 150 nF). Note 9
22 23	XTAL XTAL	Inputs for X-tal Connection. Note 10
24	CK OUT	Output for Clock Signal (TTL levels). Note 11 (to the credit card)
25	PWM OUT	Output for DC/DC Converter
26	RESET/OUT	Reset Output. Note 11 (to the credit card)
27	I/O Out	Output I/O. Note 11 (to the credit card)
28	Vs	General Power Supply

For inputs V_{vss} enable, Reset, I/0, St, CK enable DAC (0 - 7). For inputs DAC (0 - 7) Note 1

Note 2

Note 3 For input CK enable

Note 4 For input Reset Note 5 For input V_{vcs} enable

Note 6 For input I/0

Note 7 Typical internal thermal protection & current limiting system

Note 8 Current limiting with "fold back system"

$$I_{lim} max (A) = \frac{0.75 \text{ V}}{Rlim}$$

Note 9 Internal current limiting system Note 10 Input for external clock (fig. 3)

Note 11 Output protected against short-circuit to ground and to & Vpvs



ELECTRICAL CHARACTERISTICS ($V_S = 8.5 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Note
V _{IH}	Input High Voltage		2			V	1
V _{IL}	Input Low Voltage				0.8	V	1
I _{IH}	Input High Current				250	μΑ	2
					500	μΑ	3
					100	μА	4
					400	μА	5
					- 200	μΑ	6
I _{IL}	Input Low Current				- 150	μΑ	2
					- 300	μΑ	3
					+ 10	μΑ	4
					- 200	μΑ	5
					- 300	μA	6
lsw	Supply Current Writing Mode (pin 28)	$V_{PVS} = V_{PVSW}$ max	tbd			mA	
I _{SR}	Supply Current Reading Mode (pin 28)	V _{PVS} = V _{PVSR}	tbd			mA	
V _{CS}	Output Voltage Range	$V_S = 7 \text{ to } 10 \text{ V}$; $I_{CS} = 0 \text{ to } -200 \text{ mA}$; $T_{amb} = -20 \text{ to } 70 ^{\circ}\text{C}$;	4.8	5	5.2	V	
ΔV _{CS}	Load Regulation	I _{CS} = 0 to - 200 mA		0.18		%	
ΔV _{CS}							
Δ V _{CS}	Line Regulation	V _S = 7 to 10 V ;		- 50		dB	
ΔVs							
Δ V _{CS}	Temperature Coeff. of	T _{amb} = - 20 to 70 °C		65		dB	
Δ Τ	Output Voltage V _{CS}						
t _{off1}	Fall Time of V _{CS}	Fig. 1 CL = 30 pF		5	25	μs	
t _{off2}	Fall Time of V _{PVS}	Fig. 1 CL = 30 pF; Δ V _{PVS} = 0.1 V		40	100	μs	
I _{CS max}	Operating Curr. Limit	$V_{CS} = -4 \%$; $R_{lim} = 3 \text{ ohm}$	- 220			mA	
I _{CS1}	Short Circuit Current limit			- 70	- 100	mA	
V PVSWMAX	Maximum Programming Voltage (writing mode memory)	$V_S = 7 \text{ to } 10 \text{ V};$ $I_{PVS} = 0 \text{ to } -50 \text{ mA};$	24.5	25.5	26.5	٧	
V _P vswmiņ	Minimum Programming Voltage (writing mode memory)	$V_S = 7 \text{ to } 10 \text{ V};$ $I_{PVS} = 0 \text{ to } -50 \text{ mA};$	4.9	5.1	5.3	V	
V _{PVSR}	Output Voltage Range of PVSP (reading mode memory)	$V_S = 7 \text{ to } 10 \text{ V}$; $I_{PVS} = 0 \text{ to } -20 \text{ mA}$;	4.8	5	5.2	V	

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Note
ΔV _{PVS}	Load Regulation	$I_{PVS} = 0 \text{ to } -50 \text{ mA} ;$		0.8		%	
V _{PVS}							
$\frac{\Delta V_{S}}{\Delta V_{PVS}}$	Line Regulation	$I_{VPS} = 0 \text{ mA}$; $V_S = 7 \text{ to } 10 \text{ V}$		50		dB	
ΔV _{PVS} Δ _T	Temperature coeff. of Ouptut Voltage V _{PVS}	$I_{PVS} = 0 \text{ mA}$; $T_{amb} = -20 \text{ to } 70 \text{ °C}$		74		dB	
IPVSMAX	Short Circuit Current Limit		- 50	- 65	- 80	mA	
V _{PVS} ADJ - V _{CS}	Differential Volt. between V _{PVS} (reading mode) & V _{CS}		- 5		5	%	
t _{pLH1}	Turn ON Time of V _{CS}	Fig. 1 CL = 30 pF ;		12	50	μs	
t _{pLH2}	Turn ON Time of V _{PVS}	Fig. 1 CL = 30 pF ; $\Delta V_{PVS} = 0.1 V$		25	100	μs	
t _{on1}	Rise Time of V _{CS}	Fig. 1 CL = 30 pF ;		10	50	μs	
t _{on2}	Rise Time of V _{PVS}	Fig. 1 CL = 30 pF; $\Delta V_{PVS} = 0.1 V$		30	100	μs	

ELECTRICAL CHARACTERISTICS ($V_S = 8.5 \ V$; $T_{amb} = 25 \ ^{\circ}C$; unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Note
V _{OH1}	High Output Voltage (pin 26)	(PIN 26) V_{CS} min $I_{OH} = -200/\mu A$	4.2	4.8		V	
V _{OL1}	Low Output Voltage (pin 26)	(PIN 26) V_{IH} = 2 V ; I_{OL} = + 200/ μA		0.15	0.4	٧	
V _{SC1}	Max Output Voltage during Short-circuit between V _{PVS} and Pin 26				V _{CS} + 0.3	V	
I _{SC2}	Short-circuit Curr. Limit (pin 26)				- 0.5	mA	
V _{OH2}	High Output Voltage (pin 27)	V_{CS} min ; $I_{OH} = -500/\mu A$ V_{IH} max = 2 V	1.9			V	
V _{OL2}	Low Output Voltage (pin 27)	V_{CS} max ; I_{OL} = + 200/ μ A V_{IH} min = 0.8 V			0.9	V	
V _{SC2}	Max Output Voltage during Short-circuit between V _{PVS} and Pin 27				V _{CS} + 0.3	V	
I _{SC3}	Short-circuit Curr. Limit (pin 27)	I/O = 4.2 V			- 30	mA	
V _{OH3}	High Output Voltage (pin 24)	$I_{OH} = - 200/\mu A$	3.5	4.1		V	
V _{OH4}	High Output Voltage (pin 24)	$I_{OH} = - 10/\mu A$	4.1	4.2		V	
V _{OL3}	Low Output Voltage (pin 24)	$I_{OL} = + 200/\mu A$		0.1	0.4		
V _{SC3}	Max Output Voltage during Short-circuit between Pin 24 & V _{PVS} Output				V _{CS} + 0.3	V	
I _{SC4}	Short-Circuit Curr. Limit (pin 24)	•			- 35	mA	
ton	Rise Time of Clock Output (pin 24)	Fig. 2 f _{XTAL} = 4.91 MHz ; CL = 30 pF		15		ns	
t _{off}	Fall Time of Clock Output (pin 24)	Fig. 2 $f_{XTAL} = 4.91 \text{ MHz}$; $CL = 30 \text{ pF}$		18		ns	
	Duty Cycle (T1/T)	f _{XTAL} = 4.91 MHz ; CL = 30 pF	40		60	%	

OPERATION OF PROGRAMMING SUPPLY VPVS

The output voltage V_{pvs} can be programmed from 5 V to 25.5 V by steps of 0.1 V and can be expressed as follows:

$$V_{pvs} = \frac{\text{code DAC 0-7}}{10}$$


Two operating modes are possible

Reading mode (code DAC = 50) : $V_{pvs} = 5 \text{ V}$;

Writing mode (code 51 to 255): V_{pvs} = 5.1 to 25.5 V


In this case, the voltage drop between output of converter DC/DC (PVSI) and V_{pvs} is constant and is tipically to 3 V.

Figure 1: V_{CS} and V_{PVS} Delay Times Versus V_{CS} Enable.



 C_{tot} load = 30 pF.

Figure 2: Clock Output Waveform.



 C_{tot} load = 30 pF.

Figure 3: Input for External Clock.





Figure 4: Application Circuit.






50 V QUAD DARLINGTON SWITCHES

- FOUR NPN DARLINGTONS WITH ISOLATED CONNECTIONS
- OUTPUT CURRENT TO 1.5 A EACH DARLING-TON
- MINIMUM BREAKDOWN 50 V
- MULTIWATT PACKAGE ALLOWS OPERA-TION AT 1.5 A, 50 V, 100 % DUTY CYCLE, ALL FOUR DEVICES ON
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR 5 V-AND 6-15 V LOGIC FAMILIES

The L7150 has 350 input resistors and is compatible with TTL, DTL, LSTTL and 5 V CMOS logic. The L7152 has 3 K Ω input resistors for use with 6-15 V CMOS and PMOS logic.


These devices are suitable for driving a wide range of inductive and non-inductive loads including DC motors, stepper motors, solenoids, relays, lamps, multiplexed LEDs and heaters.



DESCRIPTION

The L7150 and L7152 are 1.5 A quad darlington arrays mounted in the 15-lead Myltiwatt[®] plastic package. Each darlington is equipped with a suppression diode for inductive loads and all three terminals are isolated.


CONNECTION DIAGRAM (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CEX}	Output Voltage	50	V
I _o	Output Current	1.75	А
V ₁	Input Voltage	30	V
Ι _Β	Input Current	25	mA
P _{tot}	Power Dissipation (T _{case} = 75 °C)	25	W
T _{amb}	Operating Ambient Temperature Range	0 to 70	°C
T _{stg}	Storage Temperature	- 55 to 150	°C

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test Co	ndtions	Min.	Тур.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	V _{CE} = 50 V V _{CE} = 50 V	$T_{amb} = 70^{\circ}C$			100 500	μ Α μ Α	1
V _{CER (sus)}	Collector-emitter Sustaining Voltage*	I _C = 100 mA	$V_i = 0.4 \text{ V}$	35			V	2
V _{CE (sat)}	Collector-emitter Saturation Voltage	I _C = 500 mA I _C = 750 mA I _C = 1 A I _C = 1.25 A	$I_{B} = 625 \mu A$ $I_{B} = 935 \mu A$ $I_{B} = 1.25 mA$ $I_{B} = 2 mA$			1.15 1.3 1.4 1.5	V V V	3
l _{i(on)}	Input Current	for L7150 for L7150 for L7152 for L7152	$V_i = 2.4 \text{ V}$ $V_i = 3.75 \text{ V}$ $V_i = 5 \text{ V}$ $V_i = 12 \text{ V}$	1.4 3.3 0.6 0.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
V _{i(on)}	Input Voltage	for L7150 VCE = 2 V VCE = 2 V for L7152 VCE = 2 V VCE = 2 V	I _C = 1 A I _C = 1.5 A I _C = 1 A I _C = 1.5 A			2 2.5 6.5 10	V V V	5
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 \	/ _o			1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 \	/ _o			1.5	μs	

^(*) $t_{(sus)} = 10 \ \mu s$.

THERMAL DATA

Rth i-case	Themal Resistance Junction-case	Max	3	l ∘c/w
l D . '	Thermal Resistance Junction-ambient	Max	35	°C/W
⊓th j-amb	Thermal nesistance junction-ambient	wax	35	-C/V

TEST CIRCUIT

Figure 1.




Figure 2.




Figure 3.




Figure 4.





Figure 5.




MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the Multiwatt[®] package attaching the heatsink is very simple, a screw or compression spring (clip) being sufficient. Between the heatsink

and the package it is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces.

Figure 6: Mounting Example.





80 V QUAD DARLINGTON SWITCHES

- FOUR NPN DARLINGTONS WITH ISOLATED CONNECTIONS
- OUTPUT CURRENT TO 1.5 A EACH DARLING-TON
- MINIMUM BREAKDOWN 80 V
- MULTIWATT PACKAGE ALLOWS OPERA-TION AT 1.5 A, 80 V, 100 % DUTY CYCLE, ALL FOUR DEVICES ON
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR 5 V AND 6-15 V LOGIC FAMI-LIES

The L7180 has $350~\Omega$ input resistors and is compatible with TTL, DTL, LSTTL and 5 V CMOS logic. The L7182 has 3 K Ω input resistors for use with 6-15 V CMOS and PMOS logic.

These devices are suitable for driving a wide range of inductive and non-inductive loads including DC motors, stepper motors, solenoids, relays, lamps, multiplexed LEDs and heaters.



I 7182


DESCRIPTION

The L7180 and L7182 are 1.5 A quad darlington arrays mounted in the 15-lead Multiwatt[®] plastic package. Each darlington is equipped with a suppression diode for inductive loads, and all three terminals are isolated.


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V _{CEX}	Output Voltage	80	V
I _o	Output Current	1.75	Α
Vi	Input Voltage	60	V
l _B	Input Current	25	mA
P _{tot}	Power Dissipation (T _{case} = 75 °C)	25	W
T _{amb}	Operating Ambient Temperature Range	0 to 70	°C
T _{stq}	Storage Temperature	- 55 to 150	°C

SCHEMATIC DIAGRAM



CONNECTION AND SCHEMATIC DIAGRAMS (top view)



THERMAL DATA

R _{th i-case}	Thermal Resistance Junction-case	Max	3	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	35	°C/W

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	V _{CE} = 80 V V _{CE} = 80 V	T _{amb} = 70 °C			100 500	μ Α μ Α	1
V _{CER(sus)}	Collector-emitter Sustaining Voltage(*)	I _C = 50 mA	$V_i = 0.4 V$	50			V	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	I _C = 500 mA I _C = 750 mA I _C = 1 A I _C = 1.5 A	$I_B = 625 \mu A$ $I_B = 935 \mu A$ $I_B = 1.25 m A$ $I_B = 2.25 m A$			1.15 1.3 1.4 1.6	V V V	3
l _{i(on)}	Input Current	For L7180 For L7180 For L7182 For L7182	$V_i = 2.4 \text{ V}$ $V_i = 3.75 \text{ V}$ $V_i = 5 \text{ V}$ $V_i = 12 \text{ V}$	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
V _{i(on)}	Input Voltage	For L7180 V _{CE} = 2 V V _{CE} = 2 V For L7182 V _{CE} = 2 V V _{CE} = 2 V	I _C = 1 A I _C = 1.5 A I _C = 1 A I _C = 1.5 A		The state of the s	2 2.5 6.5 10	V V	5
tplH	Turn-on Delay Time	0.5 V _i to 0.5 V _o				1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o				1.5	μs	

^(*) $t_{(sus)} = 10 \mu s$.

Guaranteed by design ; not tested 100 %.

TEST CIRCUITS

Figure 1.




Figure 3.




Figure 5.




Figure 2.





Figure 4.




MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the Multiwatt® package attaching the heatsink is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink

and the package it is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces.

Figure 6: Mounting Example.





LED DISPLAY DRIVERS

- M5450 34 OUTPUTS/15mA SINK
- M5451 35 OUTPUTS/15mA SINK
- CURRENT GENERATOR OUTPUTS (NO. EXTERNAL RESISTORS REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- ENABLE (ON M5450)
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY

Application examples:

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

The M5450 and M5451 are monolithic MOS integrated circuits produced with an N-channel silicon gate technology. They are available in 40-pin dual in-line plastic packages.

A single pin controls the LED display brightness by setting a reference current through a variable resistor connected to V_{DD} or to a separate supply of 13.2V maximum.

The M5450 and M5451 are pin-to-pin replacements of the NS MM 5450 and MM 5451.



DIP-40 Plastic

ORDERING NUMBERS: M5450 B7

M5451 B7

ABSOLUTE MAXIMUM RATINGS

V_{DD}	Supply voltage	-0.3 to 15	V
V_1	Input voltage	-0.3 to 15	V
V _{O (off)}	Off state output voltage	15	V
l _o ` ´	Output sink current	40	mA
P_{tot}	Total package power dissipation	at 25°C	1W
		at 85°C	560 mW
T _i	Junction temperature	150	°C
Top	Operating temperature range	-25 to 85	°C
T _{stg}	Storage temperature range	-65 to 150	°C


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CONNECTION DIAGRAMS

v _{ss} d 1	40	OUTPUT BIT 18	v _{ss} c	,	40 OUTPUT BIT 18
OUTPUT BIT 17 [2	39	OUTPUT BIT 19	OUTPUT BIT 17	2	39] OUTPUT BIT 19
OUTPUT BIT 16[] 3	38	OUTPUT BIT 20	OUTPUT BIT 16[3	38 OUTPUT BIT 20
OUTPUT BIT 15 [4	37	OUTPUT BIT 21	OUTPUT BIT 15 [4	37 OUTPUT BIT 21
OUTPUT BIT 14[5	36	OUTPUT BIT 22	OUTPUT BIT 14[5	36] ОПТРИТ ВІТ 22
OUTPUT BIT 13[6	35	OUTPUT BIT 23	OUTPUT BIT 13 [6	35 DOUTPUT BIT 23
OUTPUT BIT 12 [7	34	OUTPUT BIT 24	OUTPUT BIT 12 [7	34 OUTPUT BIT 24
OUTPUT BIT 11 [8	33	OUTPUT BIT 25	OUTPUT BIT 11 [8	33 OUTPUT BIT 25
OUTPUT BIT 10 [9	32	ООТРОТ ВІТ 26	OUTPUT BIT 10 (9	32 OUTPUT BIT 26
OUTPUT BIT 9 [10	M5450 31	OUTPUT BIT 27	OUTPUT BIT 9 [10 M5451	31 OUTPUT BIT 27
OUTPUT BIT 8 [11	30	OUTPUT BIT 28	OUTPUT BIT 8 [11	30 OUTPUT BIT 28
OUTPUT BIT 7 [12	29	OUTPUT BIT 29	OUTPUT BIT 7 [12	29] OUTPUT BIT 29
OUTPUT BIT 6 [13	28	ООТРИТ ВІТ 30	OUTPUT BIT 6	13	28 OUTPUT BIT 30
оитрит віт 5 (14	27	оитрит віт 31	OUTPUT BIT 5	14	27 OUTPUT BIT 31
OUTPUT BIT 4 [15	26	ООТРОТВІТ 32	OUTPUT BIT 4 [15	26 OUTPUT BIT 32
оитейтвіт з 🛚 16	25	ООТРОТВІТ 33	OUTPUT BIT 3 [16	25 OUTPUT BIT 33
OUTPUT BIT 2 [17	24	OUTPUT BIT 34	OUTPUT BIT 2 (17	24 OUTPUT BIT 34
OUTPUT BIT 1 [18	23	DATA ENABLE	OUTPUT BIT 1 [18	23 OUTPUT BIT 35
BRIGHTNESS [19	22	DATA IN	BRIGHTNESS [19	22 DATA IN
Y _{DD} (20	21	CLOCKIN	Y _{DD}	20	21 CLOCK IN
	S-5795				S-5796

BLOCK DIAGRAM

Fig. 1



STATIC ELECTRICAL CHARACTERISTICS (T_{amb} within operating range, V_{DD} = 4.75V to 13.2V, V_{SS} = 0V, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage		4.75		13.2	V
I _{DD}	Supply Current	V _{DD} = 13.2V			7	mA
Vı	Input Voltage Logical "0" Level Logical "1" Level	\pm 10 μ A input bias 4.75 \leq V _{DD} \leq 5.25 V _{DD} $>$ 5.25	-0.3 2.2 V _{DD} -2		0.8 V _{DD} V _{DD}	V V
I _B	Brightness Input Current (note 2)		0		0.75	mA
V _B	Brightness Input Voltage (pin 19)	Input current = 750 μA	3		4.3	V
V _{O (off)}	Off State Out. Voltage				13.2	V
I _O	Out. Sink Current (note 3) Segment OFF Segment ON	$V_O = 3V$ $V_O = 1V \text{ (note 4)}$ Brightness In. = 0 μ A			10	μΑ
		Brightness In. = 0 µA Brightness In. = 100 µA Brightness In. = 750 µA	0 2 12	2.7 15	10 4 25	μA mA mA
f _{clock}	Input Clock Frequency		0		0.5	MHz
I _O	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculated as the percent variation from $I_{MAX} + I_{MIN}/2$.

- 3. Absolute maximum for each output should be limited to 40 mA.
- 4. The V_O voltage should be regulated by the user. See figures 5 and 6 for allowable V_O versus I_O operation.

FUNCTIONAL DESCRIPTION

Both the M5450 and the M5451 are specifically designed to operate 4 or 5-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time.

Display brightness is determined by control of the output current LED displays.

A 1nF capacitor should be connected to brightness control, pin 19, to prevent possible oscillations.

A block diagram is shown in figure 1. For the M5450 a DATA ENABLE is used instead of the 35th output. The DATA ENABLE input is a metal option for the M5450.



^{2.} With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.

FUNCTIONAL DESCRIPTION (continued)

The output current is typically 20 times greater than the current into pin 19, which is set by an external variable resistor. There is an internal limiting resistor of 400Ω nominal value.

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Bit 1 is the first bit following the start bit and it will appear on pin 18. A logical "1" at the input will turn on the appropriate LED.

Figure 3 shows the timing relationship between Data, Clock and DATA ENABLE.

A max clock frequency of 0.5 MHz is assumed.

For applications where a lesser number of outputs are used, it is possible to either increase the current per output or operate the part at higher than $1VV_{OUT}$.

The following equation can be used for calculations.

$$T_j = [(V_{OUT}) (I_{LED}) (No. of segments) + (V_{DD} \cdot 7 mA)] (124 °C/W) + T_{amb}$$

where:

 $T_j = \text{junction temperature (150°C max)}$ $V_{OUT} = \text{the voltage at the LED driver outputs}$ $I_{LED} = \text{the LED current}$ $124^{\circ}\text{C/W} = \text{thermal coefficient of the package}$

The above equation was used to plot figure 4, 5 and 6.

Fig. 2 - Input Data Format

T_{amb} = ambient temperature







Fig. 3






TYPICAL APPLICATIONS

Basic electronically tuned Radio or TV system



TYPICAL APPLICATIONS (continued)


Duplexing 8 Digits with One M5450



POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions.

R is determined by the maximum number of segments activated

$$R = \frac{V_{C} - V_{D \text{ MAX}} - V_{O \text{ MIN}}}{N_{\text{MAX}} \cdot I_{D}}$$


The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments.

In this case the current variation in the single resistor is reduced and Ptot limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC depends, in a first approximation, only on the number of segments activated.

c)



In this configuration $V_{OUT} + V_{D}$ is constant. The total power dissipation of the IC depends only on the number of segments activated.





LED DISPLAY DRIVER

- 3½ DIGIT LED DRIVER (23 SEGMENTS)
- CURRENT GENERATOR OUTPUTS (NO RESISTORS REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- NO LOAD SIGNAL REQUIRED
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY

Applications examples:

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATION
- RELAY DRIVER
- INSTRUMENTATION READOUTS

The M5480 is a monolithic MOS integrated circuit produced with a N-channel silicon gate

technology. It utilizes the M5451 die packaged in a 28-pin plastic package making it ideal for a 3% digit dispaly. A single pin controls the LED dispaly brightness by setting a reference current through a variable resistor connected either to $V_{\rm DD}$ or to a separate supply of 13.2V maximum.

The M5480 is a pin-to-pin replacement of the NS MM 5480.



DIP-28 Plastic


ORDERING NUMBER: M5480 B7

ABSOLUTE MAXIMUM RATINGS

V_{DD}	Supply voltage	-0.3 to 15	V
V _I	Input voltage	-0.3 to 15	V
$V_{O (off)}$	Off state output voltage	· 15	V
lo .	Output sink current	40	mΑ
P_{tot}	Total package power dissipation	at 25°C	940 mW
		at 85°C	490 mW
Ti	Junction temperature	150	°C
Top	Operating temperature range	-25 to 85	°C
T_{stg}	Storage temperature range	-65 to 150	°C


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CONNECTION DIAGRAM



BLOCK DIAGRAM

Fig. 1



STATIC ELECTRICAL CHARACTERISTICS (T_{amb} within operating range, $V_{DD} = 4.75V$ to 13.2V, $V_{SS} = 0V$, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage		4.75		13.2	V
I _{DD}	Supply Current	V _{DD} = 13.2V			7	. mA
Vi	Input Voltages Logical "0" Level Logical "1" Level	± 10 μA Input Bias 4.75 ≤ V _{DD} ≤ 5.25 V _{DD} > 5.25	-0.3 2.2 V _{DD} -2		0.8 V _{DD} V _{DD}	V V V
I _B	Brightness Input Current (note 2)		0		0.75	mA
VB	Brightness Input Voltage (pin 13)	Input Current = 750 μA	3		4.3	٧
V _{O(off)}	Off State Output Voltage			13.2	18	V
Io	Output Sink Current (note 3) Segment OFF Segment ON	V _O = 3V V _O = 1V (note 4) Brightness In. = 0 μA Brightness In. = 100 μA Brightness In. = 750 μA	0 2 12	2.7 15	10 10 4 25	μA μA mA mA
f _{clock}	Input Clock Frequency		0		0.5	MHz
Io	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculated as the percent variation from $I_{MAX} + I_{MIN}/2$.

2. With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.

3. Absolute maximum for each output should be limited to 40 mA.

4. The VO voltage should be regulated by the user.

FUNCTIONAL DESCRIPTION

The M5480 is specifically designed to operate $3\frac{1}{2}$ digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the 36th bit is complete, thus providing non-multiplexed, direct drive to the display.

Outputs change only if the serial data bits differ from the previous time.

Display brightness is determined by control of the output current for LED displays. A 1nF capacitor should be connected to brightness control, pin 13, to prevent possible oscillations.

A block diagram is shown in figure 1. The output current is typically 20 times greater than the current into pin 13, which is set by an external variable resistor.

There is an internal limiting resistor of 400 Ω nominal value.

FUNCTIONAL DESCRIPTION (continued)

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configurations. There is no clear for the master portion of the first register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 shows the timing relationships between Data, and Clock. A maximum clock frequency of 0.5 MHz is assumed.

Figure 4 shows the Output Data Format for the 5480. Because it uses only 23 of the possible 35 outputs, 12 of the bits are "Don't Care".

For applications where a lesser number of outputs are used, it is possible to either increase the current per output, or operate the part at higher than $1V V_{OUT}$.

The following equation can be used for calculations.

$$T_i = [(V_{OUT})(I_{LED})]$$
 (No. of segments) + $V_{DD} \cdot 7$ mA $[(132 \circ C/W) + T_{amb}]$

where:


 $T_i = \text{ junction temperature (150°C max)}$


V_{OUT}= the voltage at the LED driver outputs

 $I_{LED} =$ the LED current

132°C/W = thermal coefficient of the package

T_{amb} = ambient temperature











Fig. 4 - Serial Data Bus/Outputs Correspondence

5451	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START
5480	х	23	22	21	20	19	х	х	18	х	17	16	15	14	13	12	х	х	х	х	11	10	9	8	х	х	х	7	6	5	4	3	2	1	х	START

TYPICAL APPLICATION


BASIC 31/2 Digit interface.



POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions. R is determined by the maximum number of segments activated.

$$R = \frac{V_C - V_{D \text{ MAX}} - V_{OUT \text{ MIN}}}{N_{\text{MAX}} \cdot I_D}$$


The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments.

In this case the current variation in the single resistor is reduced and Ptot limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC depends, in a first approximation, only on the number of segments activated.

c)



In this configuration $V_{\text{OUT}} + V_{\text{D}}$ is constant. The total power dissipation of the IC depends only on the number of segments activated.



LED DISPLAY DRIVER

- 2 DIGIT LED DRIVER (14 SEGMENTS)
- CURRENT GENERATOR OUTPUTS (NO RESISTOR REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- DATA ENABLE
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY


Application examples:

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RFI AY DRIVER
- INSTRUMENTATION READOUTS

The M5481 is a monolithic MOS integrated circuit produced with a N-channel silicon gate

technology. It utilizes the M5450 die packaged in a 20-pin plastic package copper frame, making it ideal for a 2-digit display. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected either to $V_{\rm DD}$ or to a separate supply of 13.2V maximum.

The M5481 is a pin-to-pin replacement of the NS MM 5481.



DIP-20 Plastic (0.25)


ORDERING NUMBER: M5481 B7

ABSOLUTE MAXIMUM RATINGS

V_{DD}	Supply voltage	-0.3 to 15	. V
V_1	Input voltage	-0.3 to 15	V
V _{O (off)}	Off state output voltage	15	V
l _o	Output sink current	40	mA
P_{tot}	Total package power dissipation	at 25°C	1.5W
		at 85°C	800 mW
T _i	Junction temperature	150	°C
T_{op}	Operating temperature range	-25 to 85	°C
T _{stg}	Storage temperature range	-65 to 150	°C


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CONNECTION DIAGRAM



BLOCK DIAGRAM

Fig. 1



STATIC ELECTRICAL CHARACTERISTICS (T_{amb} within operating range, V_{DD} = 4.75V to 13.2V, V_{SS} = 0V, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage		4.75		13.2	V
I _{DD}	Supply Current	V _{DD} = 13.2V			7	mA
Vı	Input Voltages Logical "0" Level Logical "1" Level	\pm 10 μ A Input Bias 4.75 \leq V _{DD} \leq 5.25 V _{DD} $>$ 5.25	-0.3 2.2 V _{DD} -2		0.8 V _{DD} V _{DD}	V V
I _B	Brightness Input Current (note 2)		0		0.75	mA
VB	Brightness Input Voltage (pin 9)	Input Current = 750 μA	3		4.3	٧
V _{O(off)}	Off State Output Voltage				13.2	V
l _o	Output Sink Current (note 3) Segment OFF Segment ON	V _O = 3V V _O = 1V (note 4) Brightness In. = 0 μA Brightness In. = 100 μA Brightness In. = 750 μA	0 2 12	2.7 15	10 10 4 25	μA μA mA mA
f _{clock}	Input Clock Frequency	(1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	0		0.5	MHz
Io	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculates as the percent variation from $I_{MAX} + I_{MIN}/2$.

2. With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.

3. Absolute maximum for each output should be limited to 40 mA.

4. The VO voltage should be regulated by the user.

FUNCTIONAL DESCRIPTION

The M5481 uses the M5450 die which is packaged to operate 2-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal.

The 35 data bits are latched after the 36th bit is complete, thus providing non--multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 1nF capacitor should be connected to brightness control, pin 9, to prevent possible oscillations.

A block diagram is shown in figure 1. The output current is typically 20 times greater than the current into pin 9, which is set by an external variable resistor.

These is an internal limiting resistor of 400 Ω nominal value.

FUNCTIONAL DESCRIPTION (continued)

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 shows the timing relationships between Data, Clock and DATA ENABLE. A maximum clock frequency of 0.5 MHz is assumed.

Figure 4 shows the Output Data Format for the M5481. Because it uses only 14 of the possible 35 outputs, 21 of the bits are "Don't Cares".

For applications where a lesser number of outputs are used it is possible to either increase the current per output or operate the part at higher than 1V V_{OUT} . The following equation can be used for calculations.

$$T_i \equiv [(V_{OUT})(I_{LED})]$$
 (No. of segments) + $V_{DD} \cdot 7$ mA $[(80 \circ C/W) + T_{amb}]$

where:

 $T_i = \text{ junction temperature (150°C max)}$


V_{OUT} = the voltage at the LED driver outputs

I_{LED} = the LED current

80°C/W = thermal coefficient of the package

T_{amb} = ambient temperature

Fig. 2 - Input Data Format









Fig. 4 - Serial Data Bus/Outputs Correspondence

5450	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START	
5481	×	×	x	×	14	13	x	×	X	х	12	11	10	9	х	х	×	х	8	7	6	5	×	х	×	х	4	3	2	1	х	х	х	х	START	

TYPICAL APPLICATION


BASIC electronically tuned TV system



POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions. R is determined by the maximum number of segments activated.


$$R = \frac{V_C - V_{D \text{ MAX}} - V_{O \text{ MIN}}}{N_{\text{MAX}} \cdot I_D}$$

The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments. In this case the current variation in the single resistor is reduced and P_{tot} limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC is, in first approximation, depending only on the number of segments activated.

c)



In this configuration $V_{\text{OUT}} + V_{\text{D}}$ is constant. The total power dissipation of the IC depends only on the number of segments activated.



LED DISPLAY DRIVER


- 2 DIGIT LED DRIVER (15 SEGMENTS)
- CURRENT GENERATOR OUTPUTS (NO RESISTOR REQUIRED)
- CONTINUOUS BRIGHTNESS CONTROL
- SERIAL DATA INPUT
- WIDE SUPPLY VOLTAGE OPERATION
- TTL COMPATIBILITY

Application examples:

- MICROPROCESSOR DISPLAYS
- INDUSTRIAL CONTROL INDICATOR
- RELAY DRIVER
- INSTRUMENTATION READOUTS

The M5482 is a monolithic MOS integrated circuit produced with an N-channel silicon gate

technology. It utilizes the M5450 die packaged in a 20-pin plastic package copper frame, making it ideal for a 2-digit display. A single pin controls the LED display brightness by setting a reference current through a variable resistor connected either to $V_{\rm DD}$ or to a separate supply of 13.2V maximum.



DIP-20 Plastic (0.25)


ORDERING NUMBER: M5482 B7

ABSOLUTE MAXIMUM RATINGS

V_{DD}	Supply voltage	-0.3 to 1	5 V
V _I	Input voltage	-0.3 to 1	5 V
$V_{O (off)}$	Off state output voltage	1	5 V
l _o	Output sink current	4	0 mA
P_{tot}	Total package power dissipation	at 25°	C 1.5W
		at 85°	Wm 008
T _i	Junction temperature	15	O °C
T _{op}	Operating temperature range	-25 to 8	5 °C
T _{stq}	Storage temperature range	-65 to 15	0 °C


Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CONNECTION DIAGRAM



BLOCK DIAGRAM

Fig. 1



STATIC ELECTRICAL CHARACTERISTICS (T_{amb} within operating range, V_{DD} = 4.75V to 13.2V, V_{SS} = 0V, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage		4.75		13.2	V
I _{DD}	Supply Current	V _{DD} = 13.2V			7	mA
V _I	Input Voltages Logical "0" Level Logical "1" Level	± 10 μA Input Bias 4.75 ≤ V _{DD} ≤ 5.25 V _{DD} > 5.25	-0.3 2.2 V _{DD} -2		0.8 V _{DD} V _{DD}	> > >
I _B	Brightness Input Current (note 2)		0		0.75	mA
V _B	Brightness Input Voltage (pin 9)	Input Current = 750 μA	3		4.3	٧
V _{O(off)}	Off State Output Voltage				13.2	V
l _O	Output Sink Current (note 3) Segment OFF Segment ON	V _O = 3V V _O = 1V (note 4) Brightness In. = 0 μA Brightness In. = 100 μA Brightness In. = 750 μA	0 2 12	2.7 15	10 10 4 25	μA μA mA mA
f _{clock}	Input Clock Frequency		0		0.5	MHz
I _O	Output Matching (note 1)				± 20	%

Notes: 1. Output matching is calculated as the percent variation from $I_{MAX} + I_{MIN}/2$.

With a fixed resistor on the brightness input some variation in brightness will occur from one device to another.

3. Absolute maximum for each output should be limited to 40 mA.

4. The V_O voltage should be regulated by the user.

FUNCTIONAL DESCRIPTION

The M5482 uses the M5451 die which is packaged to operate 2-digit alphanumeric displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Using a format of a leading "1" followed by the 35 data bits allows data transfer without an additional load signal.

The 35 data bits are latched after the 36th bit is complete, thus providing non--multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Display brightness is determined by control of the output current for LED displays. A 1nF capacitor should be connected to brightness control, pin 9, to prevent possible oscillations.

A block diagram is shown in figure 1. The output current is typically 20 times greater than the current into pin 9, which is set by an external variable resistor.

There is an internal limiting resistor of 400 Ω nominal value.

FUNCTIONAL DESCRIPTION (continued)

Figure 2 shows the input data format. A start bit of logical "1" precedes the 35 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches.

At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master slave configurations. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

There must be a complete set of 36 clocks or the shift registers will not clear.

When power is first applied to the chip an internal power ON reset signal is generated which resets all registers and all latches. The START bit and the first clock return the chip to its normal operation.

Figure 3 shows the timing relationships between Data and Clock.

A maximum clock frequency of 0.5 MHz is assumed.

Figure 4 shows the Output Data Format for the M5482. Because it uses only 15 of the possible 35 outputs, 20 of the bits are "Don't Cares".

For applications where a lesser number of outputs are used it is possible to either increase the current per output or operate the part at higher than 1V V_{OUT} .

The following equation can be used for calculations.

 $T_j \equiv [(V_{OUT})(I_{LED})]$ (No. of segments) + $V_{DD} \cdot 7$ mA] (80 °C/W) + T_{amb}

where:

 $T_i = \text{ junction temperature (150°C max)}$

V_{OUT} = the voltage at the LED driver outputs

I_{I ED} = the LED current

80°C/W = thermal coefficient of the package

T_{amb}= ambient temperature

Fig. 2 - Input Data Format




Fig. 3





Fig. 4 - Serial Data Bus/Outputs Correspondence

545	1 3	5	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	START	1
548	2 1	5	Х	×	×	×	14	13	×	×	x	×	12	11	10	9	х	×	×	x	8	7	6	5	х	×	×	х	4	3	2	1	х	х	×	х	START	1

TYPICAL APPLICATION


BASIC electronically tuned TV system



POWER DISSIPATION OF THE IC

The power dissipation of the IC can be limited using different configurations.

a)



In this application R must be chosen taking into account the worst operating conditions. R is determined by the maximum number of segments activated.


$$R = \frac{V_C - V_{D MAX} - V_{O MIN}}{N_{MAX} \cdot I_D}$$

The worst case condition for the device is when roughly half of the maximum number of segments are activated.

It must be checked that the total power dissipation does not exceed the absolute maximum ratings of the device.

In critical cases more resistors can be used in conjunction with groups of segments. In this case the current variation in the single resistor is reduced and P_{tot} limited.


b)



In this configuration the drop on the serial connected diodes is quite stable if the diodes are properly chosen.

The total power dissipation of the IC is, in first approximation, depending only on the number of seaments activated.

c)



In this configuration $V_{OUT} + V_D$ is constant. The total power dissipation of the IC depends only on the number of segments activated.



SERIAL INPUT LCD DRIVER


- DRIVES UP TO 32 LCD SEGMENTS
- DATA TRANSFER: FIXED ENABLE MODE FOR DIP-40, ENABLE AND LATCH-MODE FOR 44PLCC
- INPUTS ARE CMOS, NMOS AND TTL COMPATIBLE
- CASCADABLE
- REQUIRES ONLY 3 CONTROL LINES
- ON CHIP OSCILLATOR
- CMOS TECHNOLOGY FOR WIDE SUPPLY VOLTAGE RANGE
- -40 TO 85°C TEMPERATURE RANGE


DESCRIPTION


The M8438A is a CMOS integrated circuit that drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The M8438A can drive any standard or custom parallel drive LCD whether it be field effect or dynamic scattering. Several drivers can be cascaded, if more than 32 segments are to be driven. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the OSC input which determines the frequency of an internal oscillator.


The M8438A is available in DIE form and assembled in 40 pin dual-in line plastic or 44 PLCC packages.







BLOCK DIAGRAM



OSC :Oscillator (capacitor or drive signal)

EL :Enable/Latch control input

MS :Mode select input (not available in 40 Pin DIL)

DΙ :Serial data input DO :Serial data output BP :Backplane output SEG :Segment output signal

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
(VDD-VSS)	Supply voltage	-0.3 to +12	٧
V _I	Input voltage	VSS - 0.3 to VDD + 0.3	V
Vo	Output voltage	VSS - 0.3 to VDD + 0.3	V
PD	Power dissipation	250	mW
T _{stg}	Storage temperature	- 55 to + 125	°C
T _A	Operating temperature	- 40 to +85	°C

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25$ °C and $V_{DD} = 5V$ unless otherwise noted)

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter		Test Condition	Min.	Max.	Unit
V _{DD}	Supply Voltage			3	10	٧
I _{DD}	Supply Current		Oscillator f < 15kHz		60	μΑ
IQ	Quiescent Current		V _{DD} = 10V		10	μΑ
V _{IH}	Input High Level			.5V _{DD}	V _{DD}	٧
V _{IL}	Input Low Level	CLOCK DI		0	.2V _{DD}	٧
I _{IN}	Input Current	EL			±5	μΑ
CI	Input Capacitance				5	pF
V _{IH}	Input High Level		Driven mode	.9V _{DD}		٧
V _{IL}	Input Low Level	osc	Driven mode		.1V _{DD}	٧
I _{IN}	Input Current		Driven mode		±10	μΑ
R _{ON}	Segment Output Impedance)	$I_{IL} = 10\mu A$		40	kΩ
R _{ON}	Backplane Output Impedan	ce	$I_L = 100 \mu A$		3	kΩ
V _{OFF}	Output Offset Voltage		C _L = 250pF between each SEG output and BP		±50	mV
R _{ON}	Data Output Impedance		$I_L = 100\mu A$		3	kΩ

DYNAMIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
t _{TR}	Transition Time OSC	Driven mode		500	ns
t _{SD}	Data Set-up Time	Fig. 1 and 2	150		ns
t _{HD}	Data Hold Time	Fig. 1 and 2	50		ns
t _{SE}	EL Set-up Time	Fig. 1	100		ns
tHE	EL Hold Time	Fig. 1	100		ns
t _{WE}	EL Pulse Width	Fig. 2	175		ns
t _{CE}	Clock to EL Time	Fig. 2	250		ns
t _{pd}	DO Propagation Delay	Fig. 1, 2; C _L = 55pF		500	ns
f	Clock Rate	V _{DD} = 10 50% duty cycle;	DC	1.5	MHz

FUNCTIONAL DESCRIPTION LCD-AC-GENERATOR

This block generates a 50% duty cycle signal for the backplane output. The circuit can be used in two different modes: oscillator or driven.

OSCILLATOR MODE:

In this mode the backplane frequency is determined by the internal RC oscillator together with an 8-stage frequency divider. For generating the backplane output signal of 50% duty cycle the oscillator frequency is divided by 256. The RC oscillator requires an external capacitor to be connected bet-

ween input OSC and VSS. A value of 18pF gives a backplane frequency of $80\text{Hz} \pm 30\%$ at VDD = 5V. The variation of the backplane frequency over the entire temperature and supply voltage range is $\pm 50\%$.

DRIVEN MODE:

In this mode the signal at the backplane output BP is in phase with an external driving signal applied to input OSC. This mode is used to synchronize the LCD drive of two or more cascaded driver circuits.

FUNCTIONAL DESCRIPTION (continued)

DETECTION LOGIC

The circuit is able to distinguish between the conditions for oscillator or driven mode. If the circuit is to be in the oscillator mode, the OSC pin has a capacitor connected to it. The oscillator will start as soon as the supply voltage exceeds a certain minimim value. The signal at pin OSC swings within a range from 0.3V_{DD} to 0.7V_{DD}. If the circuit is to be in the driven mode, the OSC pin has to be forced to logic levels by an external source. The transition time between the logic levels must be short, so that the circuit does not react on the voltage level in between. In the driven mode the 8-stage frequency divider is by-passed.

SEGMENT OUTPUTS

A logic 0 at the data input DI causes a segment output signal to be in phase with the backplane signal and turns the segment off. A logic 1 causes a segment output to be in opposite phase to the backplane signal and turns the segment on.

MICROPROCESSOR INTERFACE

The circuit can operate in two different data transfer modes: Enable mode and latch mode. One of either mode can be chosen with the mode select input MS. An internal pull up device is provided between this input and VDD. Enable mode is selected if MS is left open or connected to VDD. Latch mode is selected if MS is connected to VSS. The input MS is not available, if the device is assembled in the 40 pin package, and is internally fixed to operate in ENABLE MODE.

ENABLE MODE

Fig. 3 shows a timing diagram of the enable mode. Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted when the enable/latch control EL is high. When EL is low it causes the shift register clock to be inhibited and the content of the shift register to be loaded into the latches that control the segment drivers.

LATCH MODE

Fig. 4 shows a timing diagram of the latch mode. Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted independently of the enable/latch control EL. When EL is high it causes a parallel load of the content in the shift register into the latches. It is acceptation

ble to tie the EL line high. Then the latches are transparent and only two lines, clock and data input, would then be needed for data transfer.

POWER-ON LOGIC

A power on reset pulse is generated internally when the supply voltage is being turned on. The generation of the reset pulse is level dependent and will occur even on a slowly rising supply voltage.

The power on reset pulse resets all shift register stages and the latches that control the segment drivers. Therefore all segment outputs are initially in phase with the backplane output. This causes the display to be blanked and no arbitrary data to show up. This condition is maintained until data is shifted into the register and loaded into the latches.

CONDITIONS FOR POWER-ON RESET FUNCTION

The POR circuit triggers on the rising slope of the positive supply voltage V_{DD}. A reset pulse will be generated, if conditions a) through d) are given:

- a) Level
 Rising slope from V1 to V2
 V1 max = 0.5V
 V2 min = 3.0V
- b) Rise time $t_r \min = 10 \ \mu s$ $t_r \max = 1 \ s$
- c) Rise function The function of V_{DD} between t1 und t2 may be nonlinear, but should not show a maximum and should not exceed 0.25 V/μs.
- d) Recovery time
 The minimum time between turn-off and turn-on of V_{DD} is 1s.

CASCADE CONFIGURATION

Several LCD drivers can be cascaded if a liquid crystal display with more than 32 segments is to be connected.

The phase correlation between all segment outputs is achieved by using the second (and any other) device in the driven mode.

Two different cascade configurations can be chosen depending whether the LCD frequency is to be determined by the internal RC oscillator or by an external signal.

Figure 3 shows the connection scheme for a self oscillating configuration, figure 4 shows the connection of an externally controlled one.

Fig. 1 - Timing diagram of enable mode: set-up and hold time






Fig. 2 - Timing diagram of latch mode: set-up and hold time








Fig. 4 - Timing diagram of latch mode: Serial load into SR and parallel transfer to LCD




Fig. 5 - Cascade configuration, self oscillating





Fig. 6 - Cascade configuration, drive by external signal





SERIAL INPUT LCD DRIVER


- DRIVES UP TO 32 LCD SEGMENTS
- DATA TRANSFER: LATCH MODE
- INPUTS ARE CMOS, NMOS AND TTL COMPATIBLE
- CASCADABLE
- REQUIRES ONLY 3 CONTROL LINES
- ON CHIP OSCILLATOR
- CMOS TECHNOLOGY FOR WIDE SUPPLY VOLTAGE RANGE
- -40 TO 85°C TEMPERATURE RANGE


DESCRIPTION


The M8439 is a CMOS integrated circuit that drives an LCD display, usually under microprocessor control. The part acts as a smart peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms.

The M8439 can drive any standard or custom parallel drive LCD whether it be field effect or dynamic scattering. Several drivers can be cascaded, if more than 32 segments are to be driven. The AC frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the OSC input which determines the frequency of an internal oscillator.


The M8439 is available in DIE form and assembled in 40 pin dual-in line plastic.







BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
(VDD-VSS)	Supply voltage	-0.3 to +12	. V
V _I	Input voltage	VSS - 0.3 to VDD + 0.3	V
Vo	Output voltage	VSS - 0.3 to VDD + 0.3	V
P _D	Power dissipation	250	mW
T _{stg}	Storage temperature	- 55 to + 125	°C
TA	Operating temperature	-40 to +85	°C

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25$ °C and $V_{DD} = 5V$ unless otherwise noted)

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter		Test Condition	Min.	Max.	Unit
V _{DD}	Supply Voltage			3	10	٧
I _{DD}	Supply Current		Oscillator f < 15kHz		60	μΑ
la	Quiescent Current		V _{DD} = 10V		10	μΑ
V _{IH}	Input High Level			.5V _{DD}	V_{DD}	V
V _{IL}	Input Low Level	CLOCK		0	.2V _{DD}	V
I _{IN}	Input Current	EL			±5	μΑ
CI	Input Capacitance				5	pF
V _{IH}	Input High Level		Driven mode	.9V _{DD}		٧
V _{IL}	Input Low Level	osc	Driven mode		.1V _{DD}	٧
I _{IN}	Input Current		Driven mode		±10	μΑ
R _{ON}	Segment Output Impedanc	е	$I_{IL} = 10\mu A$		40	kΩ
Ron	Backplane Output Impedan	се	$I_L = 100 \mu A$		3	kΩ
V _{OFF}	Output Offset Voltage		C _L = 250pF between each SEG output and BP		±50	mV
R _{ON}	Data Output Impedance		$I_L = 100\mu A$		3	kΩ

DYNAMIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
t _{TR}	Transition Time OSC	Driven mode		500	ns
t _{SD}	Data Set-up Time	Fig. 1 and 2	150		ns
t _{HD}	Data Hold Time	Fig. 1 and 2	50	,	ns
t _{SE}	EL Set-up Time	Fig. 1	100		ns
tHE	EL Hold Time	Fig. 1	100		ns
twe	EL Pulse Width	Fig. 2	175		ns
t _{CE}	Clock to EL Time	Fig. 2	250		ns
t _{pd}	DO Propagation Delay	Fig. 1, 2; C _L = 55pF		500	ns
f	Clock Rate	V _{DD} = 10 50% duty cycle;	DC	1.5	MHz

FUNCTIONAL DESCRIPTION

LCD-AC-GENERATOR

This block generates a 50% duty cycle signal for the backplane output. The circuit can be used in two different modes: oscillator or driven.

OSCILLATOR MODE:

In this mode the backplane frequency is determined by the internal RC oscillator together with an 8-stage frequency divider. For generating the backplane output signal of 50% duty cycle the oscillator frequency is divided by 256. The RC oscillator requires an external capacitor to be connected between the same part of the same

ween input OSC and VSS. A value of 18pF gives a backplane frequency of $80\text{Hz} \pm 30\%$ at VDD = 5V. The variation of the backplane frequency over the entire temperature and supply voltage range is $\pm 50\%$.

DRIVEN MODE:

In this mode the signal at the backplane output BP is in phase with an external driving signal applied to input OSC. This mode is used to synchronize the LCD drive of two or more cascaded driver circuits.

FUNCTIONAL DESCRIPTION (continued)

DETECTION LOGIC

The circuit is able to distinguish between the conditions for oscillator or driven mode. If the circuit is to be in the oscillator mode, the OSC pin has a capacitor connected to it. The oscillator will start as soon as the supply voltage exceeds a certain minimim value. The signal at pin OSC swings within a range from 0.3V_{DD} to 0.7V_{DD}. If the circuit is to be in the driven mode, the OSC pin has to be forced to logic levels by an external source. The transition time between the logic levels must be short, so that the circuit does not react on the voltage level in between. In the driven mode the 8-stage frequency divider is by-passed.

SEGMENT OUTPUTS

A logic 0 at the data input DI causes a segment output signal to be in phase with the backplane signal and turns the segment off. A logic 1 causes a segment output to be in opposite phase to the backplane signal and turns the segment on.

MICROPROCESSOR INTERFACE

Fig. 2 shows a timing diagram.

Data is serially shifted in and out of the shift register on the negative transition of the clock. Serial entry into the shift register is permitted independently of the enable/latch control EL. When EL is high it causes a parallel load of the content in the shift register into the latches. It is acceptable to tie the EL line high. Then the latches are transparent and only two lines, clock and data input, would then be needed for data transfer.

POWER-ON LOGIC

A power on reset pulse is generated internally when the supply voltage is being turned on. The generation of the reset pulse is level dependent and will occur even on a slowly rising supply voltage. The power on reset pulse resets all shift register stages and the latches that control the segment drivers. Therefore all segment outputs are initially in phase with the backplane output. This causes the display to be blanked and no arbitrary data to show up. This condition is maintained until data is shifted into the register and loaded into the latches.

CONDITIONS FOR POWER-ON RESET FUNCTION

The POR circuit triggers on the rising slope of the positive supply voltage V_{DD}. A reset pulse will be generated, if conditions a) through d) are given:

a) Level
Rising slope from V1 to V2
V1 max = 0.5V
V2 min = 3.0V

- b) Rise time $t_r \min = 10 \mu s$ $t_r \max = 1 s$
- c) Rise function The function of V_{DD} between t1 und t2 may be nonlinear, but should not show a maximum and should not exceed 0.25 V/μs.
- d) Recovery time
 The minimum time between turn-off and turn-on of V_{DD} is 1s.

CASCADE CONFIGURATION


Several LCD drivers can be cascaded if a liquid crystal display with more than 32 segments is to be connected.

The phase correlation between all segment outputs is achieved by using the second (and any other) device in the driven mode.

Two different cascade configurations can be chosen depending whether the LCD frequency is to be determined by the internal RC oscillator or by an external signal.

Figure 3 shows the connection scheme for a self oscillating configuration, figure 4 shows the connection of an externally controlled one.

Fig. 1 - Timing diagram of latch mode: set-up and hold time








Fig. 3 - Cascade configuration, self oscillating





Fig. 4 - Cascade configuration, driven by external signal





REMOTE CONTROL ENCODER/DECODER CIRCUITS

- M145026 ENCODER
- M145027/M145028 DECODERS
- MAY BE ADDRESSED IN EITHER BINARY OR TRINARY
- TRINARY ADDRESSING MAXIMIZES NUMBER OF CODES
- INTERFACES WITH RF, ULTRASONIC, OR INFRARED TRANSMISSION MEDIAS
- DOUBLE TRANSMISSIONS FOR ERROR CHECKING
- 4.5V TO 18V OPERATION
- ON-CHIP R/C OSCILLATOR, NO CRYSTAL REQUIRED
- HIGH EXTERNAL COMPONENT TOLER-ANCE. CAN USE 5% COMPONENTS
- STANDARD CMOS B-SERIES INPUT AND OUTPUT CHARACTERISTICS
- APPLICATIONS INCLUDE GARAGE DOOR OPENERS, REMOTE CONTROLLED TOYS, SECURITY MONITORING, ANTITHEFT SYSTEMS, LOW END DATA TRANSMIS-SIONS, WIRE LESS TELEPHONES

The M145026 encodes nine bits of information and serially transmits this information upon receipt of a transmit enable, TE, (active low) signal. Nine inputs may be encoded with trinary

data (0, 1, open) to allow 3^9 (19,683) different codes.

Two decoders are presently available. Both use the same transmitter - the M145026. The decoders will receive the 9-bit word and will interpret some of the bits as address codes and some as data. The M145028 treats all nine bits as address. If no errors are received, the M145027 outputs the four data bits when the transmitter sends address codes that match that of the receiver. A valid transmission output goes high on both decoders when they recognize an address that matches that of the decoder. Other receivers can be produced with different address/data ratios.

All the devices are available in 16 lead plastic package.





DIP-16 Plastic (0.25)


ORDER CODE: M145026 B1

M145027 B1 M145028 B1

CONNECTION DIAGRAMS







ABSOLUTE MAXIMUM RATINGS

V_{DD}	DC Supply Voltage	-0.5 to +18	V
V_{1}	Input Voltage, All Inputs	-0.5 to V _{DD} +0.5	V
I_1	DC Current Drain Per Pin	10	mΑ
T_{stg}	Storage Temperature Range	-65 to +150	°C
Top	Operating Temperature Range	-40 to +85	°C
V _I I _I T _{stg}	DC Current Drain Per Pin Storage Temperature Range	10 -65 to +150	0

Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_{amb} = 25^{\circ}\text{C}$)

	Parameter	V DD	Min	Тур	Max	Unit
t _{TLH} t _{THL}	Output Rise and Fall Time	5 10 15	-	100 50 40	200 100 80	ns
tTLH tTHL	Data In Rise and Fall Time (M145027, M145028)	5 10 15	_ _ _	· _	15 15 15	μς
fCL	Encoder Clock Frequency	5 10 15	0 0 0	_ _ _	2 5 5	MHz
fCL	Maximum Decoder Frequency (Referenced to Encoder Clock) (See Figure 9)	5 10 15		_ _ _	240 410 450	kHz
^t WL	TE Pulse Width	5 10 15	65 30 20	_ _ _	_ _ _	ns
	System Propagation Delay (TE to Valid Transmission)		_	182	_	Clock Cycles
	Tolerance on Timing Components (\triangle RTC + \triangle CTC + \triangle R1 + \triangle C1) (\triangle R2 + \triangle C2)	_	_	_	±25 ±25	%

ELECTRICAL CHARACTERISTICS

		v _{DD}	-40	o°C		25° C		+8!	5°C	
	Parameter	v	Min	Max	Min	Тур	Max	Min	Max	Unit
v _{OL}	Output Voltage V _I = V _{DD} or 0 "0" Level	5 10 15	<u>-</u>	0.05 0.05 0.05	-	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	٧
Voн	V _I = 0 or V _{DD} "1" Level	5 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5 10 15	_ _ _	4.95 9.95 14.95	_ _ _	v
VIL	Input Voltage $(V_O = 4.5 \text{ or } 0.5V)$ $(V_O = 0.9 \text{ or } 1V)$ "0" Level $(V_O = 13.5 \text{ or } 1.5V)$	5 10 15	_ _ _	1.5 3 4	_ _ _	2.25 4.50 6.25	1.5 3 4	-	1.5 3 4	٧
VIH	$(V_O = 0.5 \text{ or } 4.5\text{V})$ $(V_O = 1.0 \text{ or } 9\text{V})$ $(V_O = 1.5 \text{ or } 13.5\text{V})$ "1" Level	5 10 15	3.5 7 11	- - -	3.5 7 11	2.75 5.50 8.25	_ _ _	3.5 7 11		v
ГОН	Output Drive Current (V _{OH} = 2.5V) (V _{OH} = 4.6V) (V _{OH} = 9.5V) (V _{OH} = 13.5V)	5 5 10 15	-2.5 -0.52 -1.3 -3.6	- - - -	-2.1 -0.44 -1.1 -3	-4.2 -0.88 -2.25 -8.8	_ _ _	-1.7 -0.36 -0.9 -2.4	1 1 1 1	mA
loL	(V _{OL} = 0.4V) (V _{OL} = 0.5V) (V _{OL} = 1.5V)	5 10 15	0.52 1.3 3.6	- - -	0.44 1.1 3	0.88 2.25 8.8	- - -	0.36 0.9 2.4	111	mA
11	Input Current TE (M145026, Pullup Device)	5 10 15	- - -	_ _ _	3 16 35	4 20 45	7 26 55	- - -	- - -	μΑ
11	Input Current RS (M145026) Data In (M145027, M145028)	15	-	±0.3	_	±0.00001	±0.3	_	±1.0	μΑ
H	Input Current A1/D1-A9/D9 (M145026) A1-A5 (M145027) A1-A9 (M145028)	5 10 15	- - -	_ _ _	_ _ _	±55 ±300 ±650	±80 ±340 ±725			μΑ
Cl	Input Capacitance (V _I = 0)	_	-	– ,	_	5	7.5	-	-	pF
IDD	Quiescent Current - M145026	5 10 15	- - -	- - -	- - -	0.0050 0.0100 0.0150	0.10 0.20 0.30		111	μΑ
1 _{DD}	Quiescent Current M145027, M145028	5 10 15		-	- - -	30 60 90	50 100 150			μΑ
IT.	Total Supply Current M145026 (f _{CL} = 20 kHz)	5 10 15	1 1 1		=	100 200 300	200 400 600			μΑ
lт	Total Supply Current M145027, M145028 (f _{CL} = 20 kHz)	5 10 15	=	_ _ _	_ _ _	200 400 600	400 800 1200	<u>-</u> -	-	μΑ

OPERATING CHARACTERISTICS

M145026

The encoder will serially transmit nine bits of trinary data as defined by the state of the A1/D1-A9/D9 input pins. These pins can be in either of three states (0, 1, open) allowing 3° = 19683 possible codes. The transmit sequence will be initiated by a low level of the TE input pin. Each time the TE input is forced low the encoder will output two identical data words. This redundant information is used by the receiver to reduce errors. If the TE input is kept low, the encoder will continuously transmit the data words. The transmitted words are self-completing (two words will be transmitted for each TE pulse).

Each transmitted data bit is encoded into two data pulses. A logic zero will be encoded as two consecutive short pulses, a logic one by two consecutive long pulses, and an open as a long pulse followed by a short pulse. The input state is determined by using a weak output device to try to force each input first low, then high. If only a high state results from the two tests, the input is assumed to be hard wired to V_{DD} . If only a low state is obtained, the input is assumed to be hard wired to V_{SS} . If both a high and a low can be forced at an input, it is assumed to be open and is encoded as such.

The transmit sequence is enabled by a logic zero on the \overline{TE} input. This input has an internal pullup device so that a simple switch may be used to force the input low. While \overline{TE} is high the encoder is completely disabled, the oscillator is inhibited and the current drain is reduced to quiescent current. When \overline{TE} is brought low, the oscillator is started, and an internal reset is generated to initialize the transmit sequence. Each input is then sequentially selected and a determination is made as to input logic state. This information is serially transmitted via the Data Out output pin.

M145027

The decoder will receive the serial data from the encoder, check it for errors and output data if valid. The transmitted data consisting of two identical data words is examined bit by bit as it is received. The first five bits are assumed to be address bits and must be encoded to match the address inputs at the receiver. If the address bits match, the next four (data) bits are stored and compared to the last valid data stored. If this data matches, the VT pin will go high on the 2nd rising edge of the 9th bit of the first word. Between the two data words no signal is sent for three data bit times. As the second encoded word is received, the address must again match, and if it does, the data bits are checked against the previously stored data bits. If the two words of data (four bits each) match, the data is transferred to the output data latches and will remain until new data replaces it. At the same time, the Valid Transmission output pin is brought high and will remain high until an error is received or until no input signal is received for four data bit times.

Although the address information is encoded in trinary fashion, the data information must be either a one or a zero. A trinary (open) will be decoded as a logic one.

M145028

This receiver operates in the same manner as the M145027 except that nine address bits are used and no data output is available. The Valid Transmission output is used to indicate that a valid signal has been received.

Although address information normally is encoded in trinary, the designer should be aware that, for the M145028, the ninth address bit (A9) must be either a one or a zero. This part, therefore, can accept only $2 \times 3^8 = 13,122$ different codes. A trinary (open) A9 will be interpreted as a logic 1. However if the transmitter sends a trinary (or logic 1) and the receiver address is a logic 1 (or trinary) respectively, the valid transmission output will be shortened to the R1 \times C1 time constant.

DOUBLE TRANSMISSION DECODING

Although the encoder sends two words for error checking, a decoder does not necessarily wait for two transmitted words to be received before issuing a valid transmission output. Refer to the flowcharts in Figure 7 and 8.

Fig. 1 - Encoder block diagram M145026




Fig. 2 - Decoder block diagram M145027





Fig. 3 - Decoder block diagram M145028



PIN DESCRIPTION

M145026 ENCODER

A1/D1-A9/D9

These inputs will be encoded and the data serially output from the encoder.

V_{SS}

The most negative supply (usually ground).

These pins are part of the oscillator section of the encoder. If an external signal source is used instead of the internal oscillator it should be connected to the RS input and the RTC and CTC pins should be left open.

TE

This Transmit-Enable (active low) input will initiate transmission when forced low. A pullup device will keep this input high normally.

Data Out

This is the output of the encoder that will present the serially encoded signals.

The most positive supply.

M145027/M145028 DECODERS

A1-A5 (M145027) / A1-A9 (M145028)

These are the address inputs that must match the encoder inputs A1/D1-A5/D5 in the case of M145027 or A1/D1-A0/D9 in the case of M145028, in order for the decoder to output data.

D6-D9 (M145027)

These outputs will give the information that is presented to the encoder inputs A6/D6-A9/D9.

Note: Only binary data will be acknowledged, a trinary open will be decoded as logic one.

R1. C1

These pins accept a resistor and capacitor that are used to determine whether a narrow pulse or a wide pulse has been encoded. The time constant R1 \times C1 should be set to 1.72 transmit clock periods. R1C1 = 3.95 RTC \times CTC.

R2/C2

This pin accepts a resistor to V_{SS} and a capacitor to V_{SS} that are used to detect both the end of an encoded word and the end of transmission. The time constant $R2 \times C2$ should be 33.5 transmit clock periods (four data bit periods). This time constant is used to determine that the Data In input has remained low for four data bit times (end of transmission). A separate comparator looks at a voltage equivalent two data bit times (0.4 R2C2) to detect the dead time between transmitted words. R2C2 = 77 x RTC x CTC.

Valid Transmission, VT

This output will go high when the following conditions are satisfied:

- 1. the transmitted address matches the receiver address, and
- 2. the transmitted data matches the last valid data received (M145028 only).

VT will remain high until either a mismatch is received, or no input signal is received for four data data bit times.


V_{DD}

The most positive supply

V_{SS}

The most negative supply (usually ground).

Figure 4 - Encoder Oscillator Information



This oscillator will operate at a frequency determined by the external RC network; i.e.,

$$f \cong \frac{1}{2.3 \times PTC \times CTC} \text{ (Hz)}$$

for 1 kHz \leq f \leq 400 kHz

where: CTC = CTC + C lavout + 12 pF

RS ≈ 2 RTC

RS ≥ 20 k

RTC ≥10 k

 $400 \text{ pF} < \text{CTC} < \mu\text{F}$

The value for RS should be chosen to be about 2 times RTC. This range will ensure that current through RS is insignificant compared to current through RTC. The upper limit for RS must ensure that RS \times 5 pF (input capacitance) is small compared to RTC \times CTC.

For frequencies outside the indicated range, the formula will be less accurate. The actual oscillation range of this circuit is from less than 1 Hz to over 1 MHz.

Figure 5 - Encoder/Decoder Timing Diagram




Figure 6 - Encoder Data Waveforms (M145026)




Figure 7 - M145027 Flowchart HAS THE TRANSMISSION BEGUN? YES DOES DISABLÈ VI THE 5-BIT ON THE 15t ADDRESS MATCH ADDRESS MISMATCH THE ADDRESS AND IGNORE THE PINS? REST OF THIS WORD STORE THE 4-BIT DATA DOES THIS DATA DISABLE VT MATCH THE PREVIOUSL ON THE 1ST DATA MISMATCH STORED DATA? YES LATCH DATA ONTO OUTPUT PINS AND ACTIVATE VT HAVE YES DISABLE 4-BIT TIMES ٧T PASSED? A NEW TRANSMISSION

BEGUN?

Figure 8 - M145028 Flowchart




Figure 9 - M145027/M145028 (f_{max} vs. C_{layout})





Figure 10 - Typical Application



Example R/C Values (All Resistors and Capacitors are \pm 5%)

(CTC' = CTC	$(CTC' = CTC + 20 pF)$ (All Resistors and Capacitors are $\pm 5\%$)						
f _{osc} (kHz)	RTC	CTC'	RS	R1	C1	R2	C2
362	10 k	120 pF	20 k	10 k	470 pF	100 k	910 pF
181	10 k	240 pF	20 k	10 k	910 pF	100 k	1800 pF
88.7	10 k	490 p F	20 k	10 k	2000 pF	100 k	3900 pF
42.6	10 k	1020 pF	20 k	10 k	3900 pF	100 k	7500 pF
21.5	10 k	2020 pF	20 k	10 k	8200 pF	100 k	0.015 μF
8.53	10 k	5100 pF	20 k	10 k	0.02 μF	200 k	0.02 μF
1.71	50 k	5100 pF	100 k	50 k	0.02 μF	200 k	0.1 μF





RS232C QUAD LINE DRIVER


- CURRENT LIMITED OUTPUT ± 10 mA TYP.
- POWER-OFF SOURCE IMPEDANCE 300 OMIN
- SIMPLE SLEW RATE CONTROL WITH EXTER-NAL CAPACITOR
- FLEXIBLE OPERATING SUPPLY RANGE
- INPUTS ARE TTL AND µP COMPATIBLE

DIP-14 (0.25) SO-14J (Plastic and Ceramic) ORDER CODES: MC1488P (Plastic DIP) MC1488L (Ceramic DIP) MC1488D (SO-14)

DESCRIPTION

The MC1488 is a monolithic quad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS232C.


TYPICAL APPLICATION: RS232C Data Transmission.




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vs	Power Supply Voltage	15	V	
VEE	Power Supply Voltage	– 15	V	
V_{IR}	Input Voltage Range	- 15 ≤ V _{IR} ≤ 7	V	
Vo	Output Signal Voltage	± 15	V	
T _{amb}	Operating Ambient Temperature	0 to 75	°C	
T _{stg}	Storage Temperature Range	- 65 to 150	°C	

CONNECTION DIAGRAMS (top views)



LOGIC DIAGRAM



THERMAL DATA

			Plastic DIP - 14	Ceramic DIP - 14	SO - 14
R _{th j-amb}	Thermal Resistance Junction-ambient	max	200 °C/W	165 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS (V $_S$ = 9 ±10 % V, V $_E$ $_E$ = - 9 ±10 % V, T $_{amb}$ = 0 to 75 °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
I _{IL}	Input Current	Low Logic State (V _{IL} = 0V)		1	1.6	mA	1
L _{IH}	Input Current	High Logic State (V _{IH} = 5V)			10	μΑ	1
V _{OH}	Output Voltage	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	6 9	7 10.5		V	2
V _{OL}	Output Voltage	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	- 6 - 9	- 7 - 10.5		V	2
I _{OS +} *	Positive Output Short - circuit Current		6	10	12	mA	3
los - *	Negative Output Short-circuit Current		- 6	- 10	- 12	mA	3
Ro	Output Resistance	$V_S = V_{EE} = 0$ $ Vo = \pm 2V$	300			Ω	4
l _s	Positive Supply Current $(R_i = \infty)$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		15 4.5 19 5.5	20 6 25 7 34 12	mA	5
IEE	Negative Supply Current $(R_L = \infty)$	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		- 13 - 18	- 17 - 15 - 23 - 15 - 34 - 2.5	mA μA mA μA mA	5
Pc	Power Consumption	$V_S = 9 V$ $V_{EE} = -9 V$ $V_{S} = 12 V$ $V_{EE} = -12 V$			333 567	mW	

SWITCHING CHARACTERISTICS (V $_{S}$ = $\pm\,9\,\pm1\,$ % V, V $_{EE}$ = $-\,9\pm\,1\,$ % V, T $_{amb}$ = 25 °C)

t _{PLH}	Propagation Delay Time	$Z_i = 3 \text{ K}\Omega$ and 15 pF	275	350	ns	6
t _{THL}	Fall Time	$Z_i = 3 \text{ K}\Omega$ and 15 pF	45	75	ns	6
t _{PHL}	Propagation Delay Time	$Z_i = 3 \text{ K}\Omega$ and 15 pF	110	175	ns	6
t _{TLH}	Rise Time	$Z_i = 3 \text{ K}\Omega$ and 15 pF	55	100	ns	6

^{*} Maximum package power dissipation may be exceeded if all outputs are shorted simultaneously

TEST CIRCUITS

Figure 1: Input Current.




Figure 3: Output Short-Circuit Current.




Figure 5: Power Supply Currents.




Figure 2 : Output Voltage.




Figure 4: Output Resistance (power off).




Figure 6 : Switching Response.




Figure 7: Transfer Characteristics vs. Power Supply Voltage.




Figure 9 : Output Slew-Rate Load Capacitance.




Figure 11 : Maximum Operating Temperature vs. Power-Supply Voltage.




Figure 8 : Short-Circuit Output Current vs. Temperature.





Figure 10 : Output Voltage and Current-Limiting Characteristics.



APPLICATION INFORMATION


The Electronic Industries Association (EIA) has released the RS232C specification detailing the requirements for the interface between data processing equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the RS232C defined levels. The RS232C requirements as applied to drivers are discussed herein.

The required driver voltages are defined as between 5 and 15 V in magnitude and are positive for a logic "0" and negative for a logic "1". These voltages are so defined when the drivers are terminated with a 3000 to 7000Ω resistor. The MC1488 meets this voltage requirement by converting a DTL/TTL logic level into RS232C levels with one stage of inversion.

The RS232C specification further requires that during transitions, the driver output slew rate must not exceed 30 V per μs . The inherent slew rate of the MC1488 is much too fast for this requirement. The current limited output of the device can be used to control this slew rate by connecting a capacitor to each driver output. The required capacitor can be easily determined by using the relationship $C=los\times\Delta T/\Delta V$ from which Figure 12 is derived. Accordingly, a 330 pF capacitor on each output will guarantee a worst case slew rate of 30 V per μs .

The interface driver is also required to withstand an accidental short to any other conductor in an inter-

Figure 12 : Slew Rate vs. Capacitance for Isc = 10mA.




connecting cable. The worst possible signal on any conductor would be another driver using a plus or minus 15 V. 500 mA source. The MC1488 is designed to indefinitely withstand such a short to all four outputs in a package as long as the power-supply voltages are greater than 9.0 V (i.e., VS ≥ 9.0 V : V_{EE} ≤ - 9.0 V). In some power-supply designs, a loss of system power causes a low impedance on the power-supply outputs. When this occurs, a low impedance to ground would exist at the power inputs to the MC1488 effectively shorting the 300 Ω output resistor to ground. If all four outputs were then shorted to plus or minus 15 V, the power dissipation in these resistors would be excessive. Therefore, if the system is designed to permit low impedances to ground at the power-supples of the drivers, a diode should be placed in each power-supply lead to prevent over-heating in this fault condition. These two diodes, as shown in Figure 13, could be used to decouple all the driver packages in a system. (These same diodes will allow the MC1488 to withstand momentary shorts to the ±15 V limits specified in the earlier Standard RS232B). The addition of the diodes also permits the MC1488 to withstand faults with power-supplies of less than the 9.0 V stated above.

The maximum short-circuit current allowable under fault conditions is more than guaranteed by the previously mentioned 10 mA output current limiting.

Figure 13: Power Supply Protection to

Meet Power-off Fault Conditions.



OTHER APPLICATION

The MC1488 is an extremely versatile line driver with a miriad of possible applications. Several features of the drivers enhance this versatility:

- 1. Output Current Limiting this enables the circuit designer to define the output voltage levels independent of power-supplies and can be accomplished by diode clamping of the output pins.
- Power-Supply Range as can be seen from the schematic drawing of the drivers, the positive and negative driving elements of the device are essentially independent and do not require matching po-

wer-supplies. In fact, the positive supply can very from a minimum seven volts (required for driving the negative pulldown section) to the maximum specified 15 V. The negative supply can vary from approximately - 2.5 V to the minimum specified - 15 V. The MC1488 will drive the ouptut to within 2 V of the positive or negative supplies as long as the current output limits are not exceeded. The combination of the current-limiting and supply-voltage features allow a wide combination of possible outputs within the same quad package.






MC1489 MC1489A

QUAD LINE RECEIVERS


- INPUT RESISTANCE -3.0 K to 7.0 KΩ
- INPUT SIGNAL RANGE ± 30 V
- INPUT THRESHOLD HYSTERESIS BUILT-IN
- RESPONSE CONTROL:
 - a) LOGIC THRESHOLD SHIFTING
 - b) INPUT NOISE FILTERING



DESCRIPTION

The MC1489 monolithic quad line receivers are designed to interface data therminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.


TYPICAL APPLICATION: RS232C Data Transmission




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Power Supply Voltage	10	V
Vı	Input Voltage Range	± 30	V
l _{OL}	Output Load Current	20	mA
P _{tot}	Power Dissipation	1	W
T _{amb}	Operating Ambient Temperature	0 to 75	°C
T _{stg}	Storage Temperature Range	- 65 to 150	. ℃

CONNECTION DIAGRAMS (top view)



SCHEMATIC DIAGRAM (1/4 of circuit shown)



ELECTRICAL CHARACTERISTICS (Response control pin is open ; $V_S = 5 \text{ V}$, $T_{amb} = 0 \text{ to } 75 \,^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condtions	Min.	Тур.	Max.	Unit
I _{IH}	Positive Input Current	$V_{IH} = 25 V$ $V_{IH} = 3 V$	3.6 0.43		8.3	mA
I _{IL}	Negative Input Current	$V_{IL} = -25 \text{ V}$ $V_{IL} = -3 \text{ V}$	- 3.6 - 0.43		- 8.3	mA
V _{IH}	Input Turn-on Threshold Voltage	$\begin{split} T_{amb} &= 25~^{\circ} \text{C}~V_{OL} \leq 0.45 \\ I_{L} &= 10~\text{mA}~\text{for MC1489} \\ &\text{for MC1489A} \end{split}$	1 1.75	1.95	.1.5 2.25	٧
V _{IL}	Input Turn-off Threshold Voltage	T_{amb} = 25 ° C V_{OH} \geq 2.5 V I_L = -0.5 mA	0.75		1.25	V
V _{OH}	Ouptut Voltage High	$V_{IH} = 0.75 \text{ V}$ $I_{L} = -0.5 \text{ mA}$ $I_{L} = 0.5 \text{ mA}$ Input Open Circuit	2.5 2.5	· 4	5 5	V
V _{OL}	Output Voltage Low	V _{IL} = 3 V I _L = 10 mA		0.2	0.45	V
Ios	Output Short Circuit Current			- 3	- 4	mA
I _S	Power Supply Current	All gates "on" $I_O = 0 \text{ mA}$ $V_{IH} = 5 \text{ V}$		16	26	mA
Pc	Power Consumption	V _{IH} = 5 V		80	130	mW

SWITCHING CHARACTERISTICS ($V_S = 5 \text{ V}$, $T_{amb} = 25 ^{\circ}\text{C}$, see Fig. 1)

Symbol	Parameter	Test Condtions	Min.	Тур.	Max.	Unit
t _{PLH}	Propagation delay Time	$R_L = 3.9 \text{ K}\Omega$		25	85	ns
t _{TLH}	Rise Time	$R_L = 3.9 \text{ K}\Omega$		120	175	ns
t _{PHL}	Propagation Delay Time	$R_L = 390 \Omega$		25	50	ns
t _{THL}	Fall Time	R _L = 390 Ω		10	20	ns

TEST CIRCUITS

Figure 1: Switching Response.




Figure 2: Response Control Node.





Figure 3: Input Current.






Figure 4: Output Short-Circuit Current.





Figure 6: Power Supply Current.



TYPICAL CHARACTERISTICS (V_S = 5 V, T_{amb} = 25 °C unless otherwise specified)

Figure 7: Input Current.

13




Figure 8 : MC1489 Input Threshold Voltage Adjustament.




Figure 9: MC1489A Input Threshold Voltage Adjustment.




Figure 11: Input Threshold vs. Power-Supply Voltage.





Figure 10: Input Threshold Voltage vs.
Temperature.



APPLICATION INFORMATION

GENERAL INFORMATION

The Electronic Industries Association (EIA) has released the RS-232C specification detailing the requirements for the interface between data processing equipment and data communications equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the RS-232C defined levels. The RS-232C requirements as applied to receivers are discussed herein.

The required input impedance is defined as between 3000 Ω and 7000 Ω for input voltages be-

tween 3.0 and 25 V in magnitude; and any voltage on the receiver input in an open circuit condition must be less than 2.0 V in magnitude. The MC1489 circuits meet these requirements with a maximum open circuit voltage of one V_{BE} .

The receiver shall detect a voltage between - 3.0 and - 25 V as a Logic "1" and inputs between + 3.0 and + 2.5 V as a Logic "0". On some interchange leads, an open circuit of power "OFF" condition (300 Ω or more to ground) shall be decoded as an "OFF" condition or Logic "1". For the reason, the input hysteresis thresholds of the MC1489 circuits are all above ground. Thus an open or grounded input will cause the same output as a negative or Logic "1" input.


DEVICE CHARACTERISTICS

The MC1489 interface receivers have internal feedback from the second stage to the input stage providing input hysteresis for noise rejection. The MC1489 input has typical turn-on voltage of 1.25 V and turn-off of 1.0 V for a typical hysteresis of 250 mV. The MC1489A has typical turn-on of 1.95 V and turn-off of 0.8 V for typically 1.15 V of hysteresis.

Each receiver section has an external response control node in addition to the input and output pins, thereby allowing the designer to vary the input threshold voltage levels. A resistor can be connected between this node and an external power supply. Figure 2, 4 and 5 illustrate the input threshold voltage shift possible through this technique.

This response node can also be used for the filtering of the high-frequency, high-energy noise

Figure 12: Typical Turn-on Threshold vs. Capacitance from Response Control Pin to GND.



pulses. Figure 8 and 9 show typical noise-pulse rejection for external capacitors of various sizes.

These two operations on the response node can be combined or used individually for may combinations of interfacing applications. The MC1489 circuits are particularly useful for interfacing between MOS circuits and MDTL/MTTL logic systems. In this application, the input threshold voltages are adjusted. (with the appropriate supply and resistor values) to fall in the center of the MOS voltage logic levels. (See Figure 10).

The response node may also be used as the receiver input as long as the designer realizes that he may not drive this node with a low impedance source to a voltage greater than one diode above ground or less than one diode below ground. This feature is demonstrated in Figure 11 where two receivers are slaved to the same line that must still meet the RS-232C impedance requirement.

Figure 13: Typical Turn-on Threshold vs. Capacitance from Response Control Pin to GND.





Figure 14: Typical Paralleling of Two MC1489/A Receivers to Meet RS-232C.






MC3479C

STEPPER MOTOR DRIVER

- SINGLE SUPPLY OPERATION + 7.2 V TO + 16 V
- 350 mA/ COIL DRIVE CAPABILITY
- BUILT IN FAST PROTECTION DIODES
- SELECTABLE CW/CCW AND FULL/HALF STEP OPERATION
- SELECTABLE HIGH/LOW OUTPUT IMPE-DANCE (HALF STEP MODE)
- TTL/CMOS COMPATIBLE INPUTS
- INPUT HYSTERESIS: 250 mV TYP.
- PHASE LOGIC CAN BE INITIALIZED TO PHASE A
- PHASE A OUTPUT DRIVE STATE INDICATION




DESCRIPTION

The MC3479C is designed to drive a two-phase stepper motor in the bipolar mode. The circuit consists of four input selections a logic decoding/sequencing section two driver stages for the motor coils and an output to indicate the Phase A drive state.

INPUT TRUTH TABLE

	INPUT LOW	INPUT HIGH			
CW/CCW	CW	CCW			
Ė/HS	Full Step	Half Step			
OIC	High Z	Low Z			
CLK	Positive Ed	Edge Triggered			

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
.V _s	Supply Voltage	16	V _{DC}
V _D	Clamp Diode Cathode Voltage (pin 1)	Vs	V _{DC}
V _{OD}	Driver Output Voltage (pins 2, 3, 14, 15)	Vs	V _{DC}
I _{OD-}	Driver Output Current/Coil	± 500	mA
V _{IN}	Input Voltage (pins 7, 8, 9, 10)	- 0.5 to 7	V _{DC}
I _{BS}	Bias/Set Current (pin 6)	10	mA
VOA	Phase A Output Voltage (pin 11)	16	V _{DC}
IOA	Phase A Sink Current (pin 11)	20	mA
Tj	Junction Temperature	150	°C
T _{stg}	Storage Temperature range	– 55 to 150	°C

RECOMMENDED OPERATION CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vs	Supply Voltage (DC)	7.2	16	V
V _D	Clamp Diode Cathode Voltage (DC)	_	Vs	٧
Iop	Driver Output Current (per coil)	_	350	mA
VI	DC Input Voltage (pin 7, 8, 9, 10)	0	5.5	V
I _{BS}	Bias/Set Current (outputs active)	- 300	75	μА
IOA	Phase A Sink Current	0	8	mA
T _{amb}	Operating Ambient Temperature	0	70	°C

CONNECTION DIAGRAMS



THERMAL DATA

R _{th j-amb} Thermal Resistance Junction-ambient	Max	70	°C/W
---	-----	----	------

PIN DESCRIPTION

Symbol	Name	Pins	Description
Vs	POWER SUPPLY	16	Power supply pin for both the logic circuit and the motor coil current. Voltage range is 7.2 V to 16 V.
GND	GROUND	4-5-12-13	Ground Pins for the Logic Circuit and the Motor Coil Current. The physical configuration of the pins dissipating heat from within the package.
V _D	CLAMP DIODE	1	This pin is used to protect the outputs where large voltage spikes may occur as the motor coils are switched. Typically a diode is connected between this pin and pin 16. See figure 5.
L1, L2, L3, L4	DRIVER OUTPUTS	2-3 14-15	High Current Outputs for the Motor Coils. L1 and L2 are connected to one coil and L3 and L4 to the other coil.
B/S	BIAS/SET	6	This pins is typically 0.7 V below V_S . The current out of this pin (through a resistor to ground) determines the maximum output sink current. If the pin is opened ($I_{BS} < 5.0~\mu A$) the outputs assume a high impedance condition while the internal logic presets to a Phase A condition.
CK	CLOCK	7	The positive edge of the clock input switches the outputs to the next position. This input has no effect if pin 6 is open.
F/HS	FULL/HALF STEP	9	When low (logic 0) each clock pulse will cause the motor to rotate one full step. When high, each clock pulse will cause the motor to rotate one-half step. (see figure 4 for sequence).
CW/CCW	CLOCKWISE COUNTERCLOCKWISE	10	This input allows reversing the rotation of the rotation of the motor. (see figure 4 for sequence).
OIC	OUT IMPEDANCE CONTROL	8	This input is relevant only in the half step mode (pin $9>2$ V). When low (logic 0) the two driver out of the non-energized coil will be in a high impedance condition. When high the same driver outputs will be at a low impedance reference to V_S . (see figure 4).
Ph A	PHASE A	11	This outputs indicate (when low) that the driver outputs are in the phase A condition (L1 = L3 = V_{OHD} ; L2 = L4 = V_{OLD}).



DC ELECTRICAL CHARACTERISTICS(Specifications apply over the recommended supply voltage and temperature range, unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit

INPUT LOGIC LEVEL

V _{TLH}	Threshold Voltage (low to high)			2	V
V _{THL}	Threshold Voltage (high to low)		0.8		V
V _{HYS}	Hysteresis		0.4		V
I _{IL} I _{IH1} I _{IH2}	Current	$V_1 = 0.4 \text{ V}$ $V_1 = 5.5 \text{ V}$ $V_1 = 2.7 \text{ V}$	- 100	100 20	.μΑ

DRIVER OUTPUT LEVELS

V _{OHD}	Output High Voltage	$I_{OD} = -350 \text{ mA}$ $I_{OD} = -0.1 \text{ mA}$ $I_{BS} = -300 \mu \text{A}$	V _S - 2.0 V _S - 1.2		V
V _{OLD}	Output Low Voltage	$I_{BS} = -300 \mu A$ $I_{OD} = -350 \text{ mA}$		8.0	V
D _{VOD}	Difference Mode out Voltage Difference	$I_{BS} = -300 \mu A$ $I_{OD} = 350 \text{ mA}$		0.15	V
C _{VOD}	Common Mode out Voltage Difference	$I_{BS} = -300 \mu A$ $I_{OD} = -0.1 \text{ mA}$		0.15	V
I _{OZ1}	Out Leakage-HiZ State	$0 < V_D < V_M, I_{BS} = 5 \mu A$	- 100	+ 100	μΑ
I _{OZ2}	Out Leakage-HiZ state	$ \begin{array}{l} 0 < V_{OD} < V_{M}, I_{BS} = -300~\mu A \\ Pin~9 = 2~V \\ Pin~8 = 0.8~V \end{array} $	- 100	+ 100	μΑ

CLAMP DIODES

ſ	V _{DF}	Forward Voltage	I _D = 350 mA	2.5	3	V
ĺ	I _{DR}	Leakage Current	V _R = 21 V		100	μА

PHASE A OUTPUT

V_{OLA}	Out Low Voltage	$I_{OA} = 8 \text{ mA}$		0.4	V
	Off State Leakage Current	V _{OA} = 16.5 V		100	μΑ

POWER SUPPLY

I _{SSB}	Power Supply Current in Stand by State	$V_{BS} = V_{S}$			12	mA
k	Power Supply Current $(I_{OD} = 0)$; $I_{BS} = -300 \mu A$)	L1 = V _{OHD} L3 = V _{OHD}	L2 = V _{OLD} L4 = V _{OHD}		75	mA

BIAS SET CURRENT

I _{BS}	Bias Set Current	to set PHASE A	- 5	μА
	L			

Notes : 3. DVOD = | VOD1.2 - VOD3.4 |

AC SWITCHING CHARACTERISTICS ($T_{amb} = 25 \text{ }^{\circ}\text{C}$; $V_{M} = 12 \text{ }^{\circ}\text{V}$)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{CK}	Clock Frequency		0		30	KHz
PWCKH	Clock Pulse Width	HIGH	10			μs
PWCKL	Clock Pulse Width	LOW	20			μs
tsu	Set-up Time CW/CCW and F/HS		5			μs
t _{HO}	Hold Time CW/CCW and F/HS		10			μs
t _{PCD}	Propagation Delay CLK-to Driver Out			8		μs
t _{PBSD}	Propagation Delay Bias/Set to Driver Output			1		μs
t _{PHLA}	Propagation Delay CLK-to Phase A LOW			12		μs
t _{PLHA}	Propagation Delay CLK-to Phase A HIGH			5		μs

Figure 1: AC Test Circuit.




Figure 2: Typical Application Circuit.




Figure 3: Bias/Set Timing (refer to fig.1).




Figure 4: Clock Timing (refer to fig.1).





Figure 5 : Output Sequence.







PBL3717A

STEPPER MOTOR DRIVER

- FULL STEP HALF STEP QUARTER STEP **OPERATING MODE**
- BIPOLAR OUTPUT CURRENT UP TO 1 A
- FROM 10 V UP TO 46 V MOTOR SUPPLY VOLTAGE
- LOW SATURATION VOLTAGE WITH INTE-GRATED BOOTSTRAP
- BUILT IN FAST PROTECTION DIODES
- EXTERNALLY SELECTABLE CURRENT LE-VFI
- OUTPUT CURRENT LEVEL DIGITALLY OR ANALOGUE CONTROLLED
- THERMAL PROTECTION WITH SOFT INTER-VENTION

A monostable, programmed by an external RC network, sets the current decay time.

The power section is a full H-bridge driver with four internal clamp diodes for current recirculation. An external connection to the lower emitters is available for the insertion of a sensing resistor. Two PBL3717As and few external components form a complete stepper motor drive subsystem.

The raccomended operating ambient temperature ranges is from 0 to 70 °C.

The PBL3717A is supplied in a 12 + 2 + 2 lead Powerdip package.


DESCRIPTION The PBL3717A is a monolithic IC which controls and drives one phase of a bipolar stepper motor with chopper control of the phase current. Current levels

Powerdip 12 + 2 + 2

ORDER CODE: PBL3717A

may be selected in three steps by means of two loaic inputs which select one of three current comparators. When both of these inputs are high the device is disabled. A separate logic input controls the direction of current flow.


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Power Supply Voltage (pins 14, 3)	50	V
V _{ss}	Logic Supply Voltage (pin 6)	7	V
Vi	Logic Input Voltage (pins 7, 8, 9)	6	V
V _c	Comparator Input (pin 10)	V _{ss}	
V _r	Reference Input Voltage (pin 11)	15	V
I _o	Output Current (DC operation)	1.2	Α
T _{stg}	Storage Temperature	- 55 to + 150	°C
Tj	Operating Junction Temperature	150	°C

CONNECTION DIAGRAM (top view)



TRUTH TABLE

Input 0 (pin 9)	Input 1 (pin 7)	
Н	Н	No Current
L	Н	Low Current
Н	L	Medium Current
L	L	High Current

THERMAL DATA

R _{th i-case}	Thermal Resistance Junction-pins	11	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient*	40	°C/W

Soldered on a 35µ thick 20 cm² P.C. board copper area.

PIN FUNCTIONS

N°	Name	Function
1	ОИТРИТ В	Output Connection (with pin 15). The output stage is a "H" bridge formed by four transistors and four diodes suitable for switching applications.
2	PULSE TIME	A parallel RC network connected to this pin sets the OFF time of the lower power transistors. The pulse generator is a monostable triggered by the rising edge of the output of the comparators ($t_{off} = 0.69 \ R_T \ C_T$).
3	SUPPLY VOLTAGE B	Supply Voltage Input for Half Output Stage. See also pin 14.
, 4	GROUND	Ground Connection. With pins 5, 12 and 13 also conducts heat from die to printed circuit copper.
5	GROUND	See pin 4.
6	LOGIC SUPPLY	Supply Voltage Input for Logic Circuitry.
7	INPUT 1	This pin and pin 9 (INPUT 0) are logic inputs which select the outputs of the three comparators to set the current level. Current also depends on the sensing resistor and reference voltage. See truth table.
8	PHASE	This TTL-compatible logic input sets the direction of current flow through the load. A high level causes current to flow from OUTPUT A (source) to OUTPUT B (sink). A schmitt trigger on this input provides good noise immunity and a delay circuit prevents output stage short circuits during switching.
9	INPUT 0	See INPUT 1 (pin 7).
10	COMPARATOR INPUT	Input connected to the three comparators. The voltage across the sense resistor is feedback to this input through the low pass filter R_C C_C . The lower power transistor are disabled when the sense voltage exceeds the reference voltage of the selected comparator. When this occurs the current decays for a time set by R_T C_T , $t_{off} = 0.69$ R_T C_T .
11	REFERENCE	A voltage applied to this pin sets the reference voltage of the three comparators, this determining the output current (also thus depending on $R_{\rm s}$ and the two inputs INPUT 0 and INPUT 1).
12	GROUND	See pin 4.
13	GROUND	See pin 4.
14	SUPPLY VOLTÄGE A	Supply Voltage Input for Half Output Stage. See also pin 13.
15	OUTPUT A	See pin 1.
16	SENSE RESISTOR	Connection to Lower Emitters of Output Stage for Insertion of Current Sense Resistor.

Figure 1: Test and Application Circuit.





Figure 2: Waveforms with MA Regulating (phase = 0).



ELECTRICAL CHARACTERISTICS (refer to the test circuit $V_s = 36 \text{ V}$, $V_{ss} = 5 \text{ V}$, Tamb = 25 °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Vs	Supply Voltage (pin 3, 14)		10		46	V
V _{ss}	Logic Supply Voltage (pin 6)		4.75		5.25	V
I _{ss}	Logic Supply Current (pin 6)			7	15	mA
I _R	Reference Input Current (pin 11)	V _R = 5 V		0.75	1	mA

LOGIC INPUTS

V _{iL}	Input Low Voltage (pins 7, 8, 9)					0.8	V
V _{iH}	Input High Voltage (pin 7, 8, 9)				2	V _{ss}	V
liL	Low Voltage Input Current	V _i = 0.4 V	pin 8			- 100	μА
	(pins 7, 8, 9)		pins 7, 9	-		- 400	μА
I _{iH}	High Voltage Input Current (pins 7, 8, 9)	V _i = 2.4 V				10	μА

COMPARATORS

V _{CL}	Comparator Low Threshold Voltage (pin 10)	V _R = 5 V	I _o = L I ₁ = H	66	78	90	mV
V _{CM}	Comparator Medium Threshold Voltage (pin 10)	V _R = 5 V	I _o = H I ₁ = L	236	251	266	mV
V _{CH}	Comparator High Threshold Voltage (pin 10)	V _R = 5 V	I _o = L I ₁ = L	396	416	436	mV
Ic	Comparator Input Current (pin 10)					± 20	μА
toff	Cutoff Time	$R_T = 56 \text{ K}\Omega$	C _T = 820 pF	25		35	μs
t _d	Turn Off Delay	(see fig. 2)				2	μs
loff	Output Leakage Current (pins 1, 15)	I _o = H	I ₁ = H			100	μА

SOURCE DIODE-TRANSISTOR PAIR

V _{sat}	V _{sat} Saturation Voltage (pins 1, 15)	$I_{M} = -0.5 A$	Conduction Period	1.7	2.1	v
		(see fig. 2)	Recirculation Period	1.1	1.35	V
V _{sat}	Saturation Voltage	I _M = - 1 A	Conduction Period	2.1	2.8	V
	(pins 1, 15)	(see fig. 2)	Recirculation Period	 1.7	2.5	, v
I _{LK}	Leakage Current	$V_s = 46 \text{ V}$			300	μА
V _F	Diode Forward Voltage	$I_{M} = -0.5 A$		1	1.25	V
		$I_{M} = -1 A$		1.3	1.7	v
Islk	Substrate Leakage Current	$I_{M} = -0.5 A$			2	^
	when Clamped	I _M = - 1A			5	mA

ELECTRICAL CHARACTERISTICS (continued)

Symbol Parameter Test Conditions	Min.	Тур.	Max.	Unit	
----------------------------------	------	------	------	------	--

SINK DIODE-TRANSISTOR PAIR

V_{sat}	Saturation Voltage	$I_{M} = 0.5 A$	1.1	1.35	V
	(pins 1, 15)	I _M = 1 A	1.6	2.3	V
I _{LK}	Leakage Current	V _s = 46 V		300	μА
V _F	Diode Forward Voltage	I _M = 0.5 A	1.1	1.5	.,
		I _M = 1 A	1.4	2	V

APPLICATION CIRCUIT

Figure 3: Two Phase Bipolar Stepper Motor Driver.




Figure 4: P.C. Board and Component Layout of the Circuit of fig. 3 (1:1 scale).





Figure 5: Input and Output Sequences for Half Step and Full Step Operation.



APPLICATION INFORMATIONS

Fig. 3 shows a typical application in which two PBL3717A control a two phase bipolar stepper motor

PROGRAMMING

The logic inputs I_0 and I_1 set at three different levels the amplitude of the current flowing in the motor winding according to the truth table of page 2. A high level on the "PHASE" logic input sets the direction of that current from output A to output B; a low level from output B to output A.

It is recommended that unused inputs are tied to pin 6 (Vss) or pin 4 (GND) as appropriate to avoid noise problem.

The current levels can be varied continuously by changing the ref. voltage on pin 11.

CONTROL OF THE MOTOR

The stepper motor can rotate in either directions according to the sequence of the input signals. It is possible to obtain a full step, a half step and a quarter step operation.

FULL STEP OPERATION

Both the windings of the stepper motor are energized all the time with the same current $I_{MA} = I_{MB}$.

 $\ensuremath{\mathsf{I}}_0$ and $\ensuremath{\mathsf{I}}_1$ remain fixed at whatever torque value is required.

Calling A the condition with winding A energized in one direction and \overline{A} in the other direction, the sequence for full step rotation is :

 $AB \rightarrow \overline{A}B \rightarrow \overline{A}\overline{B} \rightarrow A\overline{B}$ etc.

For the rotation in the other direction the sequence must be reserved.

In the full step operation the torque is constant each step.

HALF STEP OPERATION

Power is applied alternately to one winding then both according to the sequence :

$$AB \rightarrow B \rightarrow \overline{A}B \rightarrow \overline{A} \rightarrow \overline{A}B \rightarrow \overline{B} \rightarrow A\overline{B} \rightarrow A$$
 etc.

Like full step this can be done at any current level; the torque is not constant but it is lower when only one winding is energized.

A coil is turned off by setting I_0 and I_1 both high.

QUARTER STEP OPERATION

It is preferable to realize the quarter step operation at full power otherwise the steps will be of very irregular size.


The extra quarter steps are added to the half steps sequence by putting one coil on half current according to the sequence.

MOTOR SELECTION

As the PBL3717A provides constant current drive, with a switching operation, care must be taken to select stepper motors with low hysteresis losses to prevent motor over heat.

L-C FILTER

To reduce EMI and chopping losses in the motor a low pass L -C filter can be inserted across the outputs of the PBL3717A as shown on the following picture.



$$L\cong\frac{1}{10}\ LM \qquad \qquad C\cong\frac{4\cdot 10^{-10}}{L}$$

Figure 6: Source sat. Voltage vs. Output Current (recirc. period).





Figure 8 : Sink sat. Voltage vs. Output Current.



MOUNTING INSTRUCTIONS

The R_{th j-amb} of the PBL 3717A can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board or to an external heatsink.

The diagram of fig. 11 shows the maximum dissipable power P_{tot} and the $R_{th\ j-amb}$ as a function of the

Figure 7: Source sat. Voltage vs. Output Current (conduction period).





Figure 9 : Comparator threshold vs. Junction Temperature.



side " α " of two equal square copper areas having a thichkness of 35 μ (see fig. 10).

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 10 : Example of P.C. Board Copper Area Which is Used as Heatsink.





Figure 11 : Max. Dissipable Power and Junction to Ambient Thermal Resistance vs. size " α ".






REGULATING PULSE WIDTH MODULATORS

- COMPLETE PWM POWER CONTROL CIRCUITRY
- UNCOMMITTED OUTPUTS FOR SINGLE-ENDED OR PUSH PULL APPLICATIONS
- LOW STANDBY CURRENT .. 8 mA TYPICAL
- OPERATION UP TO 300 KHz
- 1 % MAXIMUM TEMPERATURE VARIATION OF REFERENCE VOLTAGE


DESCRIPTION

The SG1524, SG2524, and SG3524 incorporate on a single monolithic chip all the function required for the construction of regulating power supplies inverters or switching regulators. They can also be used as the control element for high power-output applications. The SG1524 family was designed for switching regulators of either polarity, transformer-coupled dc-to-dc converters, transformerless voltage doublers and polarity converter applications employing fixed-frequency, pulse-width modulation

techniques. The dual alternating outputs allows either single-ended or push-pull applications. Each device includes an on-ship reference, error amplifier, programmable oscillator, pulse-steering flipflop, two uncommitted output transistors, a highgain comparator, and current-limiting and shutdown circuitry.




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{IN}	Supply Voltage	40	V
Ic	Collector Ouptut Current	100	mA
IR	Reference Output Current	50	mA
I _T	Current Through C _T Terminal	- 5	mA
P _{tot}	Total Power Dissipation at Tamb = 70 °C	1000	mW
T _{stg}	Storage Temperature Range	- 65 to 150	°C
Top	Operating Ambient Temperature Range SG1524 SG2524 SG3524	55 to 12525 to 850 to 70	ိ သို့ သို့

CONNECTION DIAGRAMS



THERMAL DATA

			Plastic DIP-16	Ceramic DIP-16	SO16J
R _{th j-amb}	Themal Resistance Junction-ambient Themal Resistance Junction-aluminia	Max Max	80 °C/W -	150 °C/W	_ 50 °C/W

^{*}Thermal resistance junction—alumina with the device soldered on the middle of an alumina supporting substrate measuring 15 x 20 mm; 0.65 mm thickness with infinite heatsink.

ELECTRICAL CHARACTERISTICS (unless otherwise stated , these specifications apply for $T_j = -55~\%$ to + 125 % for the SG1524, -25~% to + 85 % for the SG2524, and 0 % to + 70 % for the SG3524, V $_N = 20~\text{V}$, and f = 20 KHz).

Symbol	bol Parameter Test conditions		G152 G252	-	5	SG3524			
Symbol	raidilletei	rest conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit

REFERENCE SECTION

V _{REF}	Output Voltage		4.8	5	5.2	4.6	5	5.4	V
ΔV_{REF}	Line Regulation	V _{IN} = 8 to 40 V		10	20		10	30	mV
ΔV_{REF}	Load Regulation	I _L = 0 to 20 mA		20	50		20	50	mV
	Ripple Rejection	f = 120 Hz, T _j = 25 °C		66			66		dB
	Short Circuit Current Limit	V _{REF} = 0, T _j = 25 °C		100			100		mA
$\Delta V_{REF}/\Delta T$	Temp. Stability	Over Operating Temp. Range		0.3	1		0.3	1	%
ΔV_{REF}	Long Term Stability	T _j = 125 °C, t = 1000 Hrs		20			20		mV

OSCILLATOR SECTION

f _{MAX}	Maximum, Frequency	$C_T = 0.001 \mu F$, $R_T = 2 k\Omega$	30	00		300		kHz
	Initial Accuracy	R _T and C _T Constant	ŧ	5		5		%
	Voltage Stability	$V_{IN} = 8 \text{ to } 40 \text{ V}, T_j = 25 ^{\circ}\text{C}$			1		1	%
Δf/ΔΤ	Temperature Stability	Over Operating Temp. Range			2		2	%
	Output Amplitude	Pin 3, T _j = 25 °C	3.	5		3.5		٧
	Output Pulse Width	$C_T = 0.01 \mu F, T_j = 25 °C$	0.	5		05		μs

ERROR AMPLIFIER SECTION

Vos	Input Offset Voltage	V _{CM} = 2.5 V		0.5	5		2	10	mV
Ι _b	Input Bias Current	$V_{CM} = 2.5 \text{ V}$		2	10		2	10	μΑ
Gv	Open Loop Volt. Gain		72	80		, 60	80		dB
CMV	Common Mode Volt.	T _j = 25 °C	1.8		3.4	1.8		3.4	٧
CMR	Comm. Mode Rejec.	T _j = 25 °C		70			70		dB
В	Small Signal Bandwidth	$A_v = 0 \text{ dB}, T_j = 25 ^{\circ}\text{C}$		3			3		MHz
Vo	Output Voltage	T _j = 25 °C	0.5		3.8	0.5		3.8	V

COMPARATOR SECTION

	Duty-cycle	% Each Output On	0		45	0		45	%
V _{IT}	Input Threshold	Zero Duty-cycle		1			1		٧
V _{IT}	Input Threshold	Maximum Duty-cycle		3.5			3.5		V
l _b	Input Bias Current			1			1		μΑ

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test conditions		SG1524 SG2524			SG3524		
	T di dillotoi	Tool bonditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit

CURRENT LIMITING SECTION

	Sense Voltage	Pin 9 = 2 V With Error Amplifier Set for Max. Out, Tj = 25 °C	190	200	210	180	200	220	. mV
	Sense Voltage T.C.			0.2			0.2		mV/°C
CMV	Common Mode Volt.		- 1		+ 1	- 1		+ 1	

OUTPUT SECTION (each output)

	Collector-emitter Volt.		40			40			٧
	Collector Leackage Cur.	V _{CE} = 40 V		0.1	50		0.1	50	μА
	Saturation Voltage	I _c = 50 mA		1	2		1	2.	٧
	Emitter Out. Voltage	V _{IN} = 20 V	17	18		17	18		٧
t _r	Rise Time	$R_c = 2 \text{ K}\Omega, T_j = 25 \text{ °C}$		0.2			0.2		μs
t _f	Fall Time	$R_c = 2 \text{ K}\Omega, T_j = 25 \text{ °C}$		0.1			0.1		μs
I _q *	Total Standby Curr.	V _{IN} = 40 V		8	10		8	10	mA

^(*) Excluding oscillator charging current, error and current limit dividers, and with outputs open.

Figure 1 : Open-loop Voltage Amplification of Error Amplifier vs. Frequency.




Figure 2 : Oscillator Frequency vs. Timing Components.




Figure 3 : Output Dead Time vs. Timing Capacitance Value.




Figure 4 : Output Saturation Voltage vs. Load Current .





Figure 5 : Open Loop Test Circuit.



PRINCIPLES OF OPERATION

The SG1524 is a fixed-frequency pulse-with-modulation voltage regulator control circuit. The regulator operates at a frequency that is programmed by one timing resistor (R_T) and one timing capacitor (C_T). R_T established a constant charging current for C_T. This results in a linear voltage ramp at CT, which is fed to the comparator providing linear control of the output pulse width by the error amplifier. The SG1524 contains, an on-board 5 V regulator that serves as a reference as well as powering the SG1524's internal control circuitry and is also useful in supplying external support functions. This reference voltage is lowered externally by a resistor divider to provide a reference within the common-

mode range of the error amplifier or an external reference may be used. The power supply output is sensed by a second resistor divider network to generale a feedback signal to error amplifier. The amplifier output voltage is then compared to the linear voltage ramp at C_T . The resulting modulated pulse out of the high-gain comparator is then steered to the appropriate output pass transistors (Q_A or Q_B) by the pulse-steering flip-flop, which is synchronously toggled by the oscillator output. The oscillator output pulse also serves as a blanking pulse to assure both output are never on simultaneously during the transition times. The width of the blanking pulse is controlled by the value of C_T . The outputs

may be applied in a push-pull configuration in which their frequency is half that of the base oscillator, or paralleled for single-ended applications in which the frequency is equal to that of the oscillator. The output of the error amplifier shares a common input to the comparator with the current limiting and shut-

down circuitry and can be overridden by signals from either of these inputs. This common point is also available externally and may be employed to control the gain of, or to compensate, the error amplifier, or to provide additional control to the regulator.

RECOMMENDED OPERATING CONDITIONS

Supply voltage V_{IN} 8 to 40 V Reference Output Current 0 to 20 mA Current through C_T Terminal - 0.03 to - 2 mA

TYPICAL APPLICATIONS DATA

OSCILLATOR

The oscillator controls the frequency of the SG1524 and is programmed by R_T and C_T according to the approximate formula:

$$f \approx \frac{1.18}{R_T C_T}$$

where $$R_T$$ is in $K\Omega$$ $$C_T$$ is in μF \$f\$ is in KHz


Pratical values of C_T fall between 0.001 and 0.1 μ F. Pratical values of R_T fall between 1.8 and 100 K Ω . This results in a frequency range typically from 120 Hz to 500 KHz.

BI ANKING

The output pulse of the oscillator is used as a blanking pulse at the output. This pulse width is controlled by the value of C_T. If small values of C_T are required for frequency control, the oscillator output pulse width may still be increased by applying a shunt capacitance of up to 100 pF from pin 3 to ground. If still greater dead-time is required, it should be accomplished by limiting the maximum duty cy-

cle by clamping the output of the error amplifier. This can easily be done with the circuit below:

Figure 6.



SYNCHRONOUS OPERATION

When an external clock is desired, a clock pulse of approximately 3 V can be applied directly to the oscillator ouptut terminal. The impedance to ground at this point is approximately 2 K Ω . In this configuration RT CT must be selected for a clock period slightly greater than that the external clock.

If two more SG1524 regulators are to be operated synchronously, all oscillator output terminals should be tied together, all C_T terminals connected to a single timing capacitor, and the timing resistor connected to a single R_T terminal. The other R_T terminals can be left open or shorted to $V_{\text{REF}}.$ Minimum lead lengths should be used between the C_T terminals.

Figure 7: Flyback Converter Circuit.





Figure 8: PUSH-PULL transformer-coupled circuit.







SG1525A/27A


REGULATING PULSE WIDTH MODULATORS

- 8 TO 35 V OPERATION
- 5.1 V REFERENCE TRIMMED TO ± 1 %
- 100 Hz TO 500 KHz OSCILLATOR RANGE
- SEPARATE OSCILLATOR SYNC TERMINAL
- ADJUSTABLE DEADTIME CONTROL
- INTERNAL SOFT-START
- PULSE-BY-PULSE SHUTDOWN
- INPUT UNDERVOLTAGE LOCKOUT WITH **HYSTERESIS**
- LATCHING PWM TO PREVENT MULTIPLE PULSES.
- DUAL SOURCE/SINK OUTPUT DRIVERS


shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulses has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The SG1525A output stage features NOR logic, giving a LOW output for an OFF state. The SG1527A utilizes OR logic which results in a HIGH output level when OFF

DESCRIPTION

The SG1525A/1527A series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip + 5.1 V reference is trimmed to ± 1 % and the input common-mode range of the error amplifier includes the reference voltage eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead time adiustment. These devices also feature built-in softstart circuitry with only an external timing capacitor required. A shutdown terminal controls both the softstart circuity and the output stages, providing instantaneous turn off through the PWM latch with pulsed



CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)



Type	Plastic DIP	Ceramic DIP	SO16J
SG1525A	-	SG1525AJ	-
SG1527A	_	SG1527AJ	-
SG2525A	SG2525AN	SG2525AJ	SG2525AP
SG2527A	SG2527AN	SG2527AJ	SG2527AP
SG3525A	SG3525AN	SG3525AJ	SG3525AP
SG3527A	SG3527AN	SG3527AJ	SG3527AP

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vi	Supply Voltage	40	V
V _C	Collector Supply Voltage	40	V
losc	Oscillator Charging Current	5	mA
I _o	Output Current, Source or Sink	500	mA
I _R	Reference Output Current	50	mA
lτ	Current through C _T Terminal Logic Inputs Analog Inputs	5 - 0.3 to + 5.5 - 0.3 to V _i	mA V V
P _{tot}	Total Power Dissipation at T _{amb} = 70 °C	1000	mW
Tj	Junction Temperature Range	– 55 to 150	°C
T _{stg}	Storage Temperature Range	- 65 to 150	°C
Тор	Operating Ambient Temperature : SG1525A/27A SG2525A/27A SG3525A/27A	– 25 to 85	င်္ဂ င်္ဂ

THERMAL DATA (DIP-16)


			Ceramic	Plastic
R _{th j-pins}	Thermal Resistance Junction-pins	Max	-	50 °C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	150 °C/W	80 °C/W

THERMAL DATA (SO16J)

R _{th j-alumina} *	Thermal Resistance Junction-alumina	Max	50	°C/W

Thermal resistance junction-alumina with the device soldered on the middle of an alumina supporting substrate measuring $15 \times 20 \text{ mm}$; 0.65 mm thickness with infinite heatsink.

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

 $(V_i = 20 \text{ V}, \text{ and over operating temperature, unless otherwise specified})$

Symbol	Parameter	Test Conditions		525A/2 527A/2		_	G3525 G3527		Unit	1
			Min.	Тур.	Max.	Min.	Тур.	Max.		

REFERENCE SECTION

V _{REF}	Output Voltage	T _j = 25 °C	5.05	5.1	5.15	5	5.1	5.2	٧
ΔV_{REF}	Line Regulation	$V_i = 8 \text{ to } 35 \text{ V}$		10	20		10	20	mV
ΔV_{REF}	Load Regulation	I _L = 0 to 20 mA		20	50		20	50	mV
$\Delta V_{REF}/\Delta T^*$	Temp. Stability	Over Operating Range		20	50		20	50	mV
*	Total Output Variation	Line, Load and Temperature	5		5.2	4.95		5.25	٧
	Short Circuit Current	V _{REF} = 0 T _j = 25 °C		80	100		80	100	mA
*	Output Noise Voltage	10 Hz \leq f \leq 10 kHz, T _j = 25 °C		40	200		40	200	μVrms
ΔV_{REF}^*	Long Term Stability	T _j = 125 °C, 1000 hrs		20	50		20	50	mV

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions		525A/2 527A/2		_	G3525 G3527		Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	

OSCILLATOR SECTION**

*, •	Initial Accuracy	T _j = 25 °C			± 2	± 6		± 2	± 6	%
*, •	Voltage Stability	$V_i = 8 \text{ to } 35 \text{ V}$			± 0.3	± 1		± 1	± 2	%
$\Delta f/\Delta T^*$	Temperature Stability	Over Operatin	g Range		± 3	± 6		± 3	± 6	%
f _{MIN}	Minimum Frequency	$R_T = 200 \text{ K}\Omega$	$C_T = 0.1 \mu F$			120			120	Hz
f _{MAX}	Maximum Frequency	$R_T = 2 K\Omega$	$C_{T} = 470 \text{ pF}$	400			400			KHz
	Current Mirror	$I_{RT} = 2 \text{ mA}$		1.7	2	2.2	1.7	2	2.2	mA
*, •	Clock Amplitude			3	3.5		3	3.5		٧
*, •	Clock Width	T _j = 25 °C		0.3	0.5	1	0.3	0.5	1	μs
	Sync Threshold			1.2	2	2.8	1.2	2	2.8	٧
	Sync Input Current	Sync Voltage	= 3.5 V		1	2.5		1	2.5	mA

ERROR AMPLIFIER SECTION ($V_{CM} = 5.1 \text{ V}$)

Vos	Input Offset Voltage			0.5	5		2	10	mV
Ι _b	Input Bias Current			1	10		1	10	μА
los	Input Offset Current				1			1	μΑ
	DC Open Loop Gain	$R_L \ge 10 \text{ M}\Omega$	60	75		60	75		dB
*	Gain Bandwidth Product	$G_v = 0 \text{ dB}$ $T_j = 25 \text{ °C}$	1	2		1	2		MHz
*, Z	DC Transconduct.	$\begin{array}{l} 30 \text{ K}\Omega \leq R_L \leq 1 \text{ M}\Omega \\ T_j = 25 \text{ °C} \end{array}$	1.1	1.5		1.1	1.5		ms
	Output Low Level			0.2	0.5		0.2	0.5	٧
	Output High Level		3.8	5.6		3.8	5.6		٧
CMR	Comm. Mode Reject.	V _{CM} = 1.5 to 5.2 V	60	75		60	75		dB
PSR	Supply Voltage Rejection	V _i = 8 to 35 V	50	60		50	60		dB

PWM COMPARATOR

	Minimum Duty-cycle				0			0	%
	Maximum Duty-cycle		45	49		45	49		%
•	Input Threshold	Zero Duty-cycle	0.7	0.9		0.7	0.9		V
		Maximum Duty-cycle		3.3	3.6		3.3	3.6	V
*	Input Bias Current			0.05	1		0.05	1	μА

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions		525A/2 527A/2		_	G3525 G3527		Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	

SHUTDOWN SECTION

	Soft Start Current	$V_{SD} = 0 V$	V _{SS} = 0 V	25	50	80	25	50	80	μА
	Soft Start Low Level	V _{SD} = 2.5 V	,		0.4	0.7		0.4	0.7	V
	Shutdown Threshold	To outputs, V_5 $T_j = 25 ^{\circ}C$	_{SS} = 5.1 V	0.6	0.8	1	0.6	0.8	1	٧
	Shutdown Input Current	V _{SD} = 2.5 V			0.4	1		0.4	1	mA
*	Shutdown Delay	V _{SD} = 2.5 V	T₁ = 25 °C		0.2	0.5		0.2	0.5	แร

OUTPUT DRIVERS (each output) (V_C = 20 V)

	Output Low Level	I _{sink} = 20 mA		0.2	0.4		0.2	0.4	V
		I _{sink} = 100 mA		1	2		1	2	V
	Output High Level	I _{source} = 20 mA	18	19		18	19		V
		I _{source} = 100 mA	17	18		17	18		٧
	Under-Voltage Lockout	V_{comp} and $V_{ss} = High$	6	7	8	6	7	8	V
Ic	Collector Leakage	V _C = 35 V			200			200	μА
t _r * .	Rise Time	$C_L = 1 \text{ nF}, \qquad T_j = 2$	5 °C	100	600		100	600	ns
t _f *	Fall Time	$C_L = 1 \text{ nF}, \qquad T_i = 2$	5 ℃	50	300	j	50	300	ns

TOTAL STANDBY CURRENT .


				 		 ,		
ı	Is	Supply Current	$V_{i} = 35 \text{ V}$	14	20	14	20	mA

^{*} These parameters, although guaranteed over the recommended operating conditions, are not 100 % tested in production. Tested at f_{osc} = 40 KHz (R_T = 3.6 K Ω , C_T = 0.1 μ F, R_D = 0 Ω). Approximate oscillator frequency is defined by :

 $f = \frac{1}{C_T (0.7 R_T + 3 R_D)}$

[■] DC transconductance (g_M) relates to DC open-loop voltage gain (G_V) according to the following equation: G_V = g_M R_L where R_L is the resistance from pin 9 to ground. The minimum g_M specification is used to calculate minimum G_V when the error amplifier output is loaded.

726



RECOMMENDED OPERATING CONDITIONS (*)

Parameter	Value
Input Voltage (V _i)	8 to 35 V
Collector Supply Voltage (V _C)	4.5 to 35 V
Sink/Source Load Current (steady state)	0 to 100 mA
Sink/Source Load Current (peak)	0 to 400 mA
Reference Load Current	0 to 20 mA
Oscillator Frequency Range	100 Hz to 400 KHz
Oscillator Timing Resistor	2 KΩ to 150 KΩ
Oscillator Timing Capacitor	0.001 μF to 0.1 μF
Dead Time Resistor Range	0 to 500 Ω

^(•) Range over which the device is functional and parameter limits are guaranteed.

Figure 1 : Oscillator Charge Time vs. R_T and C_T .




Figure 3: SG1525A Output Saturation Characteristics.




Figure 2: Oscillator Discharge Time vs. R_D and C_T.




Figure 4 : Error Amplifier Voltage Gain and Phase vs. Frequency.





Figure 5: SG1525A Error Amplifier.



PRINCIPLES OF OPERATION

SHUTDOWN OPTIONS (see Block Diagram)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of $100\ \mu A$ to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions: the PWM latch is immedia-

tely set providing the fastest turn-off signal to the outputs ; and a 150 μA current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.

Figure 6: SG1525A Oscillator Schematic.




Figure 7: SG1525A Output Circuit (1/2 circuit shown).






Figure 8.




For single-ended supplies, the driver outputs are grounded. The V_C terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.

Figure 10.




The low source impedance of the output drivers provides rapid charging of Power Mos input capacitance while minimizing external components.

Figure 9.



In conventional push-pull bipolar designs, forward base drive is controlled by R₁ - R₃. Rapid turn-off times for the power devices are achieved with speed-up capacitors C₁ and C₂.

Figure 11.



Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.



TDA0159A

PROXIMITY DETECTOR

■ SUPPLY VOLTAGE: +5 TO +16 V

OSCILLATOR FREQUENCY: 50 kHz
 TO 10 MHz

■ OUTPUT CURRENT : ± 20 mA

DESCRIPTION

The TDA0159A has been designed for metallic body detection by detecting variations in high frequency Eddy current losses. The circuit acts as an oscillator with the addition of an external tuned circuit. Output signal level is varied by an approaching metallic object.

The circuit is protected against overvoltages (+ 26 to + 35 V) by a built-in peak limiter.

Output to ground and output to $V_{\rm CC}$ short-circuit protections are also implemented.

MINIDIP/2




S0-8J



ORDER CODES : TDA0159ADP (Minidip) TDA0159AFP (SO-8)

PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (internally limited by zener)	26	V
I _O	Output Current (internally limited)	± 20	mA
fosc	Oscillator Frequency	10	MHz
Tj	Junction Temperature	+ 150	°C
T _{stg}	Storage Temperature Range	- 55 to + 150	°C

OPERATING MODE

Between terminals 7 and 3 integrated circuit acts like a negative resistance equal to external resistor R1 connected on terminals 6 and 8.

The oscillation stops when load resistance Rp of tuned circuit is smaller than R1. Then the output voltage is high (pin 4).


The oscillation sustains when loss resistance Rp of

tuned circuit is higher than R1. Then the output voltage is low.

$$(fOSC = \frac{1}{2\pi \sqrt{(L1 \times C1)}})$$

Eddy currents induced by coil L1 in a metallic piece, fix loss resistance Rp.


SCHEMATIC DIAGRAM




ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5	_	16	V
$V_{CC(max)}$	Maximum Voltage (non-destructive t < 1 min)		_	24	V
V _{CC(peak)}	Clipping Voltage (limited by integrated zener diode, I_{CC} continuous < 10 mA, I_{C} pulse < 150 mA (peak), t < 10 ms)	26	30	35	V
Icc	Supply Current ($V_{CC} = + 13.5 \text{ V}, I_{O} = 0$)	-	2	-	mA
V _{OL}	Output Low Voltage (remote target V_{CC} = + 13.5 V, $I_O \ge -$ 10 mA)	_	_	2	V
V _{OH}	Output High Voltage Determined by Internal $V_{CC} \ge + 7 V$ (close target)				٧
	$7 \text{ V} \leq \text{V}_{CC} \leq + 16 \text{ V}, \text{I}_{O} \leq 10 \text{ mA}$	5.4		6.7	
	$5 \text{ V} \leq \text{V}_{CC} \leq + 7 \text{ V}, \text{ I}_{O} \leq 4 \text{ mA}$	3.9		V _{CC} -0.2	
fosc	Oscillator Frequency (operating conditions)	_		10	MHz
f	Target Detection Frequency	_	_	10	kHz
R _n	Negative Value of the Resistance between Pin 7 and Pin 3 : $4 \text{ k}\Omega < \text{R1} < 50 \text{ k}\Omega$ (R1 = sensitivity adjustement resistor)	0.9 x R1	R1	1.1 x R1	_
R1	Maximum Value of Sensitivity Adjustement Resistor R1 Connected between Pin 6 and Pin 8	_	_	50	kΩ
H _{yst}	Hysteresis (measured on detection range)	-	2	_	%

APPLICATION SCHEMATIC



TYPICAL APPLICATION EXAMPLES




	Detection Distance (*)	L1 (μH)	C1 (pF)	f _{osc} (kHz)	R1 (kΩ)	C2 pF
1	2 mm	30	120	2 650	6.8	_
2	5 mm	300	470	425	27	100
3	10 mm	2 160	4 700	50	27	10 000

Ingot steel target.

COIL CHARACTERISTICS

	Core	Coil Former	Wire	Number of Turns
1	Cofelec 432 FP 9 X 5 SE	1/2 CAR 091 – 2	THOMSON Fils et Câbles Thomrex 14 (14 / 100 mm)	40
2	Cofelec 432 FP 14 X 8 SE	1/2 CAR 142 – 2	THOMSON Fils et Câbles Thomrex 14 (14 / 100 mm)	100
3	Cofelec 432 FP 26 X 16 SE	1/2 CAR 262 – 2	THOMSON Fils et Câbles Thomrex 14 (14 / 100 mm)	200

^{**}The above results are obtained with single wire coil. When using Litz wire instead of single wire, the parallel resistance of the coil becomes higher and the value of R1 may be increased, resultaint in better sensitivity.





TDA0161

PROXIMITY DETECTORS

■ OUTPUT CURRENT: 10 mA

OSCILLATOR FREQUENCY: 10 MHzSUPPLY VOLTAGE: + 4 TO + 35 V

DESCRIPTION

These monolithic integrated circuits are designed for metallic body detection by detecting the variations in high frequency Eddy current losses. With an external tuned circuit they act as oscillators. Output signal level is altered by an approaching metallic object.

Output signal is determined by supply current changes. Independent of supply voltage, this current is high or low according to the presence or the absence of a close metallic object.

MINIDIP/2

SO-8.1






TO-99



ORDER CODES: TDA0161DP (Minidip)

TDA0161FP (SO-8J) TDA0161CM (TO-99)


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vcc	Supply Voltage		35	V
Ti	Junction Temperature			°C
,	·	DP, FP Suffix	+ 150	
		CM Suffix	+ 175	
T _{stg}	Storage Temperature Range		- 55 to + 150	°C

SCHEMATIC DIAGRAM



ELECTRICAL CHARACTERISTICS

TDA0161DP: -40 °C < Tamb < + 100 °C TDA0161FP: -40 °C < Tamb < + 100 °C TDA0161CM: -40 °C < Tamb < + 140 °C

 $P_{tot} < 150 \text{ mW}$

(unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage TDA01	61 4	_	35	V
	Reverse Voltage Limitation (I _{CC} = - 100 mA)	_	- 1	_	V
Icc	Supply Current, Close Target (T_{amb} = + 25 °C) + 4 V < V_{CC} < + 35 V TDA 0	161 8	10	12	mA
Icc	Supply Current, Remote Target $+ 4 \text{ V} < \text{V}_{\text{CC}} < + 35 \text{ V}$ TDA 0	161 –	_	1	mA
_	Supply Current Transition Time C3 = 0 C3 ≠ 0		1 [100 x C3(nF)]		μs
fosc	Oscillator Tuning Frequency	-	_	10	MHz
fo	Output Frequency (C3 = 0)	0	_	10	kHz
ΔI_{CC}	Output Current Ripple - C3 = 0, C2 (pF) > 150/f _{osc} (MHz)	_	-	20	μΑ
R _n	Negative Resistance on Terminals A and E $(4 \text{ k}\Omega < \text{R1} < 50 \text{k}\Omega, f_{\text{oso}} < 3 \text{ MHz})$	0.9 R1	R1	1.1 R1	_
H _{yst}	Hysteresis at Detection Point C2 (Pf) > 150/fosc (MHz)	0.5	_	5	%

^{*} If the circuit is used at a frequency higher than 3 MHz, it is recommended to connect a capacitor of 100 pF between terminals E and D.


OPERATING MODE

Between terminals A and E, the integrated circuit acts like a negative resistance equal to the external resistor R1 connected between terminals B and H.


The oscillation stops when loss resistance Rp of tuned circuit becomes smaller than R1. Then, the supply current will be $I_{CC} = 10$ mA (pins G and D).

The oscillation sustains when loss resistance Rp of tuned circuit becomes higher than R1. Then, the supply current will be lcc 1 mA (pins G and D).

Eddy currents induced by coil L1 in a metallic body, determine loss resistance Rp.



TYPICAL APPLICATIONS



Detection Range (*)	L1 (μΗ))	C1 (pF)	f _{osc} (kHz)	R1 (kΩ)	C2 pF
2 mm	30	(1)	120	2650	6.8	47
5 mm	300	(2)	470	425	27	470
10 mm	2160	(3)	4700	50	27	3300

^(*) Ingot steel target.

COIL CHARACTERISTICS

	Core	Coil Former	Wire**	Number of Turns
1	Cofelec 432 FP 9 x 5 SE	1/2 CAR 091 - 2	THOMSON Fils et Câbles Thomrex 14 (14/100 mm)	40
2	Cofelec 432 FP 14 x 8 SE	1/2 CAR 142 - 2	THOMSON Fils et Câbles Thomrex 14 (14/100 mm)	100
3	Cofelec 432 FP 26 x 16 SE	1/2 CAR 262 - 2	THOMSON Fils et Câbles Thomrex 14 (14/100 mm)	200

^{**} The above results are obtained with single wire coil. When using Litz wire instead of single wire, the parallel resistance of the coil becomes higher and the value of R1 may be increased, resulting in better sensitivity.



TDE0160

PROXIMITY DETECTOR


■ SUPPLY VOLTAGE: +4 TO +36 V

■ SUPPLY CURRENT: < 1.2 mA

■ OUTPUT TRANSISTORS : I = 20 mA; V_{CE} (_{sat}) ≤ 1100 mV

■ OSCILLATOR FREQUENCY: < 1 MHz

LOSS RESISTANCE : 5 TO 50 kΩ.




DESCRIPTION

The TDE0160 is designed to detect metal bodies by the effect of Eddy currents on the HF losses of a coil. It has two complementary open collector outputs with peak limiting. Hysteresis is adjustable, and an electronic switching circuit is incorporated for disabling both outputs.

An internal zener diode maintains the supply voltage to the circuit in "dipole" operation.

PIN CONNECTION




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	36	٧
V _O •	Output Voltage*	36	V
lo (l ₁ -l ₃)	Output Current (I ₁ -I ₃)	40	mA
Iz	Zener Current	40	mA
Tj	Junction Temperature	+ 150	°C
Toper	Ambient Temperature Range	- 25 to + 85	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

Internal peak limiting to protect against transient voltage surges.

SCHEMATIC DIAGRAM




ELECTRICAL CHARACTERISTICS (T_{amb} = + 25 °C unless otherwise specified)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	Pin 11	4	_	36	V
Vz	Zener Voltage (I _Z = 20 mA)	Pins 9-11	3	-	4	V
Icc	Supply Current	Pin 11	_	-	1.2	mA
_	Limiting (I = 0.1 mA)	Pin 1 or 3	_	42	-	V
_	Output Transistor Saturation Voltage (I ₁ or I ₃ = + 20 mA)	Pin 1 or 3	_	0.9	1.1	V
_	Output Transistor Leakage Current (V = + 30 V)	Pin 1 or 3	_	-	2	μА
_	Switching Threshold	Pin 12	90	110	130	mV
R _n	Negative Resistance* (5 k Ω < R _H < 50 k Ω ; f = 10 R _S = 0)	0 kHz ;	-	$R_n = R_H$	_	_
_	Inherent Hysteresis (R ₂ = 0)		_	1	2	%
_	Programmed Hysteresis (H < 15 %)		-	$\frac{R_S}{R_S + R_H}$	_	%
fosc	Oscillation Frequency		_	_	1	MHz
_	Switching Frequency (with matched oscillator circ	uit)	_	750	_	Hz
_	Switching Time-delay			0.5 C _d (μF)	_	s
-	Switching Response Time ($C_d = 10 \text{ nF}$; $V_{CC} = +$	20 V)	_	10	_	μs


See characteristic curves


SWITCHING OPERATION




If I_C exceeds I_{CO}, where I_{CO} = $\frac{V(\text{ref})}{R_d}$, the switch cuts off the output transistors and tests the value of current I_C, with time constant 0.5 C_d.


On power up the internal start system cuts off the output transistors until $V_{\rm CC}$ reaches a value permitting normal operation of the circuit.






ZENER VOLTAGE







TYPICAL APPLICATION DIAGRAMS



MILD STEEL








INTERFACE CIRCUIT - RELAY AND LAMP-DRIVER

- OPEN GROUND PROTECTION (TDE1747)
- HIGH OUTPUT CURRENT
- ADJUSTABLE SHORT-CIRCUIT PROTEC-TION TO GROUND
- THERMAL PROTECTION WITH HYSTERESIS TO AVOID THE INTERMEDIATE OUTPUT LE-VFI S
- LARGE SUPPLY VOLTAGE RANGE: + 10 V TO + 45 V
- SHORT-CIRCUIT PROTECTION TO Voc



DESCRIPTION

The TDE1647, TDE1747, TDE1607, TDF1607 are monolithic designed for high current and high voltage applications, specifically to drive lamps, relays stepping motors.

These devices are essentially blow-out proof. Current limiting is available to limit the peak output current to safe values, the adjustment only requires one external resistor. In addition, thermal shut down is provided to keep the I.C. from overheating. If internals dissipation becomes too great, the driver will shut down to prevent excessive heating. Moreover, TDE1747 has an open ground protection. The output is also protected from short-circuits with the positive power supply.

The device operates over a wide range of supply voltages from standard \pm 15 V operational amplifier supplies down to the single + 12 V or + 24 used for industrial electronic systems.


ORDER CODES

Part	Temperature	Package			
Number	Range	СМ	DP	FP	
TDE1647	- 25 °C to + 85 °C	•	•		
TDE1747	- 25 °C to + 85 °C	•	•		
TDE1607	- 25 °C to + 85 °C	•	•		
TDF1647A	- 25 °C to + 85 °C	•			
TDF1607	- 40 °C to + 85 °C				
Example : TD	E1647DP - TDE1607	СМ			

September 1988

TDE1647/A, TDE1747, TDE1607, TDF1607, TDF1647/A

PIN CONNECTION (top view)



- 1. N.C. 2 Inverting input
- 3. Non-inverting input 4. GND
- 5. Output 6. V_{sense} 7. V_{CC} 8. N.C.
- 2. Inverting input -
- 3. Non-inverting input 4. GND -
- 6. Output 7. V_{sense} 8. V_{CC}
- 1. N.C. 2. N.C. 3. N.C. 4. V_{CC}
- 5. Inverting input 6. N.C. -
- 7. Non-inverting input 8. GND -
- 9. N.C. 10. Output 11. V_{sense} 12. N.C. 13. N.C. 14. N.C.

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	TDE1647/A TDE1747	TDE1607	Unit
V _{CC}	Supply Voltage	50 *	36	V
V _{ID}	Differantial Input Voltage	50	36	V
Vı	Input Voltage	50	36	V
10	Output Current	1000	500	mA
P _{tot}	Power Dissipation (T _{amb} = + 25 °C)	Internally Limited		W
T _{stg}	Storage Temperature Range	- 65 to + 150		°C
T _{oper}	Operating Ambient Temperature Range TDE TDF	- 25 to + 85 - 40 to + 85		°C

^(*) V_{CC} = + 60 V, t \leq 10 mS for TDE 1647A.


THERMAL CHARACTERISTICS

Symbol	Parameter		Value	Unit
$R_{th(j-c)}$	Maximum Junction-case Thermal Resistance	METAL CAN MINIDIP	45 50	°C/W
R _{th(j-a)}	Maximum Junction-ambient Thermal Resistance	METAL CAN MINIDIP	185 120	°C/W
R _{th}	Junction-ceramic Substrate (case glued to substrate)	SO14	90	°C/W
R _{th}	Junction-ceramic Substrate (case glued to substrate, substrate temperature maintened constant)	SO14	65	°C/W

SCHEMATIC DIAGRAM



SIMPLIFIED CIRCUIT




ELECTRICAL CHARACTERISTICS (note 1) $T_i \le +150 \text{ }^{\circ}\text{C}$

Symbol	Parameter		DE1647, TDE174		TDF1607DP TDE1607CM(a) TDE1607DP, FP			Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{IO}	Input Offset Voltage - (note 2)	-	2	50	_	2	50	mV
I _{IB}	Input Bias Current	-	0.1	1.5	_	0.1	1.5	μΑ
Icc	Supply Current (V_{CC} = + 24 V, I_O = 0) High Level Low Level	_ _	4 2	6 4	_ _	4 2	6 4	mA
$V_{I(max)}$	Common-mode Input Voltage Range	2	_	V _{CC} -2	2	_	V _{CC} -2	V
Isc	Short-circuit Current Limit $ \begin{aligned} &(T_{amb}=+25~^{\circ}C,~V_{CC}=+24V)\\ &R_{SC}=1.5~\Omega & TDE1747\\ &R_{SC}=1.5~\Omega & TDE1647\\ &R_{SC}=3.3~\Omega & \\ &R_{SC}=\infty \end{aligned} $	- - -	480 540 - 35	- - - 50	- - -	- - 230 35	- - - 50	mA
V _{cc} –V _o	Output Saturation Voltage (output high) $ (R_{SC}=0,\ V_{l}+-V_{l}-\geq 50\ mV) $ $ I_{O}=300\ mA,\ T_{j}=+25\ ^{\circ}C $ $ T_{j}=+150\ ^{\circ}C $ $ I_{O}=150\ mA,\ T_{j}=+25\ ^{\circ}C $ $ TDF1607DP\ TDE1607DP $ $ T_{j}=+150\ ^{\circ}C $ $ TDF1607DP\ TDE1607DP $	<u>-</u> -	1.15 1.05 -	1.4 1.3 –	- - -	1.2 1.1 1.2	1.8(a) 1.5(a) 1.8	V
loL	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	- - - -	_ _ 0.01 _	- - 10 -	- - -	0.01 - 0.01 -	10(a) 100 50(a) 500	


Notes: 1. For operating at high temperature, the TDF1607, TDE1607, TDE1747, TDE1647/A must be derated based on a + 150 C maximum junction temperature and a junction-ambient thermal resistance of 185 °C/W for Metal Can, 120 °C/W for Minidip and 100 °C/W for the SO14.

The offset voltage given is the maximum value of input voltage required to drive the output voltage within 2 V of the ground or the supply voltage.


Available output current versus limiting resistor




Peak short-circuit output current versus limiting resistor









TDE1647.A - TDE1607 CM



TDF1607 DP - TDE1607 DP



TDF1607 DP - TDE1607 DP




TDE1647/A, TDE1747, TDE1607, TDF1607, TDF1647/A


Short-circuit current versus case temperature

Mimimum limiting resistor value versus supply voltage







TDE1647.A - TDE1747




TDE1647,A - TDE1607 CM




TDF1607 - TDE1607 DP





TDF1607 DP - TDE1607 DP




TDE1607 CM









TDE1647,A - TDE1747



TDF1607 DP - TDE1607 DP




TDF1607 DP - TDE1607 DP




Supply current versus junction temperature

TDE1647,A - TDE1747 - TDE1607





Safe operating area (non repetitive surge)

TDF1607 - TDE1607 - TDE1647,A - TDE1747




Response Time.






Test Circuit.




TYPICAL APPLICATIONS

TDE1647, A - TDE1747.


Basic Circuit.




Output Current Extension (5 A).



DRIVING LOW IMPEDANCE RELAYS (IO = 300 mA)



WAVEFORMS



Note : 1. In the case of the figure 1a, the TDE1647, A-CM can withstand + 60 V @ 400 mA for $t \le 5 \,\mu s$.



INTERFACE CIRCUIT - RELAY AND LAMP-DRIVER

- HIGH OUTPUT CURRENT
- ADJUSTABLE SHORT-CIRCUIT PROTECTION
- THERMAL PROTECTION WITH HYSTERESIS TO AVOID THE INTERMEDIATE OUTPUT LE-VELS
- LARGE SUPPLY VOLTAGE RANGE: + 8 V to + 45 V

DESCRIPTION

The TDE1737-TDF1737 is a monolithic amplifier designed for high current and high voltage applications, specifically to drive lamps, relays and control of stepper motors.


This device is essentially blow-out proof. Current limiting is available to limit the peak output current to a safe value, the adjustment only requires one external resistor. In addition, thermal shut down is provided to keep the I.C. from overheating. If internal dissipation becomes too great, the driver will shut down to prevent excessive heating.

ORDER CODES


Part	Temperature	Package			
Number	Range	СМ	DP	FP	
TDE1737	- 25 °C to + 85 °C	•	•		
TDF1737	- 40 °C to + 85 °C		•	•	
Example : TD	E1737DP				

The output is also protected against short-circuits with the positive power supply.

The device operates over a wide range of supply voltages from standard \pm 15 V operational amplifier supplies down to the single + 12 V or + 24 used for industrial electronic systems.



PIN CONNECTION (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vs	Supply Voltage		50	V
Vı	Input Voltage		50	V
V _{ID}	Differential Input Voltage		50	V
I _O	Output Current		1000	mA
P _{tot}	Power Dissipation		Internally Limited	W
Toper	Operating Free-air Temperature Range TDE1737		- 25 to + 85	°C
Toper	Operating Free-air Temperature Range TDF1737		- 40 to + 85	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter		Value	Unit
R _{th(j-c)}	Maximum Junction-case Thermal Resistance			
		METAL CAN	45	°C/W
		MINIDIP	50	
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance			
		METAL CAN	185	°C/W
	·	MINIDIP	120	
	Junction-ceramic Substrate			
	(case glued to substrate)	SO14	90	°C/W
	Junction-ceramic Substrate		65	°C/W
	(case glued to substrate, substrate temperature r	maintened		
	constant)	SO14		

ELECTRICAL CHARACTERISTICS


TDE1737 − 25 °C ≤ T_{amb} ≤ + 85 °C, + 8 V ≤ V_{CC} ≤ + 45 V, I_O ≤ 300 mA, T_j ≤ + 150 °C (unless otherwise specified) **TDF1737** − 40 °C ≤ T_{amb} ≤ + 85 °C, + 8 V ≤ V_{CC} ≤ + 45 V, I_O ≤ 300 mA, T_j ≤ 150 °C

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IO}	Input Offset Voltage - (note 1)	_	2	50	mV
I _{IB}	Input Bias Current	-	0.1	1.5	μΑ
Icc	Supply Current (V _{CC} = + 24 V, I _O = 0)	_	3	5	mA
V _{CM}	Common-mode Input Voltage Range		_	V _{CC} -2	V
Isc	Short-circuit Current Limit ($R_{SC} = 1.5 \Omega$, $T_{case} = + 25 °C$)		500	-	mA
V _{CC} -V _O	Output Saturation Voltage (output low) $(V_1^+ - V_1^- \ge 50 \text{ mV I}_0 = 300 \text{ mA}, R_{SC} = 0)$	_	1	1.5	V
loL	Output Leakage Current (output high) ($V_O = V_{CC} = + 24 \text{ V}$, $T_{amb} = + 25 ^{\circ}\text{C}$)	_	_	10	μА


Notes: 1. The offset voltage given is the maximum value of input voltage required to drive the output voltage within 2 V of the ground or the supply voltage.

2. Devices bonded on a 40 cm² glass-epoxy printed circuit 0.15 cm thick with 4 cm² of cooper.


SCHEMATIC DIAGRAM




SIMPLIFIED SCHEMATIC




TYPICAL APPLICATION -




Available output current versus limiting resistors




Peak short-circuit current versus limiting resistor




Short-circuit current versus case temperature



Safe operating area (non repetitive overload)



Saturation voltage versus output current





TDE1767,A TDE1787,A

INTERFACE CIRCUIT (RELAY AND LAMP-DRIVER)

- OPEN GROUND PROTECTION
- HIGH OUTPUT CURRENT
- ADJUSTABLE SHORT-CIRCUIT PROTECTION
- INTERNAL THERMAL PROTECTION WITH EX-TERNAL RESET
- LARGE SUPPLY VOLTAGE RANGE
- ALARM OUTPUT
- INPUT VOLTAGE CAN BE HIGHER THAN V_{CC}
- OUTPUT VOLTAGE CAN BE LOWER THAN GROUND (Vcc - Vo ≤ Vcc [max])

DESCRIPTION

The TDE1767,A/TDE1787,A are monolithic amplifiers designed for high current and high voltage applications, specifically to drive lamps, relays, stepping motors.

These devices are essentially blow-out proof. The output is protected from short-circuits with the positive supply or ground. In addition thermal shut down is provided to keep the IC from overheating. If internal dissipation becomes too high, the driver will shut down to prevent excessive heating. The output stays null after the overheating is off, if the reset input is low. If high the output will alternatively switch-on and off until the overload is removed.


The device operates over a wide range of supply voltages from standard 15 V operational amplifier supplies to the single + 6 V or + 48 V used for industrial electronic systems. Input voltages can be higher than the Vcc.

An alarm output suitable for driving a LED is provided. This LED, normally on (if referred to ground), will die out or flash during an overload depending on the state of the reset input.

The output is low in open ground conditions.

MINIDIP/2 ORDER CODES: TDE1767 DP TDE1767 ADP TDE1787 DP TDE1787 ADP

PIN CONNECTION (top view)



THERMAL DATA


R _{th(i-c)}	Maximum Junction-case Thermal Resistance	30	°C/W
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance*	80 -	°C/W

^{*} Devices bonded on a 40 cm2 glass-epoxy printed circuit 0.15 cm thick with 4 cm2 of copper.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	TDE1767A/TDE1787A	TDE1767/TDE1787	Unit
Vcc	Supply Voltage	60	50	V
V _{ID}	Input Differential Voltage	60	50	V
Vi	Input Voltage	- 10 to + 60	- 10 to + 50	V
Io	Output Current	1.2	1.2	Α
V _{I(reset)}	Reset Input Voltage	- 0.5 to + 60	- 0.5 to + 50	V
IOA	Alarm Output Current	- 10 to + 20	- 10 to + 20	mA
P _{tot}	Power Dissipation	Internally	Limited	mW
Toper	Operating Ambient Temperature Range	- 25 to + 85	– 25 to + 85	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	- 65 to + 150	°C

SCHEMATIC DIAGRAM



EQUIVALENT SCHEMATIC





Figure 1.



ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

TDE1767A: -25 °C ≤ T_{amb} ≤ +85 °C, +6 V ≤ V_{CC} ≤ +60 V, I_O ≤ 500 mA, T_j ≤ +150 °C **TDE1767**: -25 °C ≤ T_{amb} ≤ +85 °C, +6 V ≤ V_{CC} ≤ +45 V, I_O ≤ 500 mA, T_j ≤ +150 °C **TDE1787A**: -25 °C ≤ T_{amb} ≤ +85 °C, +6 V ≤ V_{CC} ≤ +60 V, I_O ≤ 300 mA, T_j ≤ +150 °C **TDE1787A**: -25 °C ≤ T_{amb} ≤ +85 °C, +6 V ≤ V_{CC} ≤ +45 V, I_O ≤ 300 mA, T_j ≤ +150 °C **TDE1787A**: -25 °C ≤ T_{amb} ≤ +85 °C, +6 V ≤ T_{CC} ≤ +45 V, T_O ≤ +300 mA, T_j ≤ +150 °C

Symbol	Parameter	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage - (note 1)	-	2	50	mV
Icc	Power Supply Current (measured on pin 4) Output High (T_{amb} = + 25 °C) Output High (V_{CC} = V_{CC} (max), T_{i} = + 150 °C) Output Low (V_{CC} = V_{CC} (max), T_{amb} = + 25 °C)		5.8 5 1.5	8 7 4	mA
I _{IB}	Input Bias Current	_	15	100	μА
V _{CM}	Common-mode Input Voltage Range (note 2) TDE1787A, TDE1767A TDE1787, TDE1767	1 1	_	60 45	V
Vı	Input Voltage Range ($V_{ref} \ge + 1 \text{ V}$) (figure 1, note 2) TDE1787A, TDE1767A TDE1787, TDE1767	0	_	60 45	V
I _{SC}	$\begin{array}{lll} \text{Short-circuit Output Current} \\ (\text{V}_{\text{CC}} = + 35 \text{ V}, \text{ t} = 10 \text{ms}) \\ \text{R}_{\text{SC}} = 0.18 \ \Omega & \text{TDE1767A} \\ \text{R}_{\text{SC}} = 0.33 \ \Omega & \text{TDE1787A} \end{array}$	_	700 380	_	mA
V _{sense}	Current Limit Sense Voltage: $V_0 = V_{CC} - 2 \text{ V}, t = 10 \text{ ms}$ $(V_0 = V_{CC} - 2 \text{ V})$: $V_0 = 0 \text{ V}, t = 10 \text{ ms}$		150 140	175 165	mV
V _{O(sat)}	$\begin{array}{ll} \text{Output Saturation Voltage (output high $V_1^+ - V_1^-$ \ge 50 mV$,} \\ R_{SC} = 0, \ V_{CC} = +30 \ V$) \\ T_j = +25 \ ^{\circ}C \\ T_j = +150 \ ^{\circ}C \\ T_j = +150 \ ^{\circ}C \\ TDE1787A, \ TDE1767A \\ TDE1787A, \ TDE1767A \\ TDE1787, \ TDE1787, \ TDE1767A \\ TDE1787, \	_ _ _ _	1 1 1.1 1.1	1.1 1.2 1.2 1.3	V
I _{OL}	Output Leakage Current (output low)	T -	_	100	μΑ
I _A	Available Alarm Output Current Output Source Current (V _{AH} = V _{CC} - 2.5 V) Output Slnk Current (in thermal shut-down) V _A = 1.4 V		- 5 10	_	mA
I _{reset}	Reset Input Current	-	2	40	μА
V _{th (reset)}	Reset Threshold	-	1.4	-	٧
_	Output Leakage Current (open ground)	-	10	_	μА

Notes: 1. The offset voltage given is the maximum value of differential input voltage required to drive the output voltage within 2 V of the ground or the supply voltage.

2. Input voltage range is independent of the supply voltage.

Fig. 2 – PEAK SHORT-CIRCUIT CURRENT vs LIMITING RESISTOR.





Fig. 3 – AVAILABLE OUTPUT CURRENT vs LIMITING RESISTOR.



ig. 4 - POWER SUPPLY CURRENT (pin 4).




Fig. 5 - OUTPUT SATURATION VOLTAGE vs OUTPUT CURRENT.




Fig. 6 – OUTPUT TRANSISTOR SAFE OPERATING AREA (pulsed).








Fig. 7 – NORMAL OPERATING AREA (short-circuit protected).



ALARM OUTPUT CAPABILITY CURRENT











Figure 12: Test Circuit.



TYPICAL APPLICATIONS

Figure 13: Open Load Detection.




Figure 14: Driving Lamps, Relays, Etc...




Figure 15: Common Reset.





Figure 16: Parallel Driving of Loads Up to 1 A.



USING ALARM OUTPUT




Figure 20: Interface between High Voltage and Low Voltage Systems.





Figure 21: Increasing Output Current Up to 10 A.



0.5 A INTELLIGENT POWER SWITCH

- HIGH OUTPUT CURRENT 500 mA
- SHORT-CIRCUIT PROTECTION UP TO Vcc = + 35 V
- INTERNAL THERMAL PROTECTION WITH EXTERNAL RESET AND SYNCHRONIZATION CAPABILITY
- OPEN GROUND PROTECTION
- OUTPUT VOLTAGE CAN BE LOWER THAN GROUND FOR FAST INDUCTIVE LOAD DE-MAGNETIZATION
- DIFFERENTIAL INPUTS FOR ANY LOGIC SYSTEM COMPATIBILITY
- INPUT VOLTAGE CAN BE HIGHER THAN V_{CC}
- LARGE SUPPLY VOLTAGE RANGE FROM 6 V TO 35 V
- SINK AND SOURCE ALARM OUTPUTS
- NO NEED EXTERNAL CLAMPING DIODE FOR DEMAGNETIZATION ENERGY UP TO 150 mJ
- SEVERAL DEVICES CAN BE CONNECTED IN PARALLEL

DESCRIPTION

The TDE1798/TDF1798 is an interface circuit delivering high currents and capable of driving any type of loads.

This device is essentially blow out proof. The output is protected from short-circuits with the positive supply or ground. In addition thermal shut down is provided to keep the IC from overheating. If internal dissipation becomes too high, the driver will shut down

to prevent excessive heating. The output stays null after the overload is off, if the reset input is low. If high the output will alternatively switch on and off until the overload is removed.

Higher current can be obtained by paralleling the outputs of several devices. In this case, the devices can be reactivated simultaneously after an overload if their reset input are connected in parallel.


The device operates over a wide range of supply voltages from standard $\pm\,15$ V operational amplifier supplies to the single + 6 V or + 35 V used for industrial electronic systems. Input voltage can be higher than the V_{CC}. The output is low in open ground conditions.

MINIDIP/2




ORDER CODES: TDE1798DP

PIN CONNECTIONS (top view)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Paramete	r	Value	Unit
Vcc	Supply Voltage		50	V
V _{ID}	Input Differential Voltage		50	V
Vi	Input Voltage		- 30 to + 50	V
V _{I(reset)}	Reset Input Voltage		V _{CC} – 50 V to V _{CC}	V
Io	Output Current		Internally Limited	Α
P _{tot}	Power Dissipation		Internally Limited	mW
	Reset Input Sink Current (in thermal shut-down)		15	mA
W _D	Repetitive Maximum Demagnetization Energy 10 ⁶ Operations		150	mJ
Toper	Operating Ambient Temperature Range	TDE1798DP TDF1798DP	- 25 to + 85 - 40 to + 85	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C
I _{A(sink)}	Alarm Output Sink Current		25	mA .
I _{A(source)}	Alarm Output Source Current		12	mA

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
R _{th (j-c)}	Maximum Junction-case Thermal Resistance (note 1)	30	°C/W
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance (note 1)	70	°C/W

Note: 1. Devices bounded on 40 cm² glass-epoxy printed circuit 0.15 cm thick with 4 cm² of copper.

ELECTRICAL CHARACTERISTICS (note 2)

TDE -25 °C \leq T $_{\rm J}$ \leq + 85 °C, 6 V \leq V $_{\rm CC}$ \leq + 35 V, I $_{\rm O}$ \leq 500 mA, T $_{\rm J}$ \leq + 150 °C (unless otherwise specified) TDF - 40 °C \leq T $_{\rm J}$ \leq 85 °C, 6 V \leq V $_{\rm CC}$ < 35 V, I $_{\rm O}$ \leq 500 mA, T $_{\rm J}$ \leq 150 °C


Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IO}	Input Offset Voltage (note 3)	_	2	50	mV
Icc	Power Supply Current Output High (T _{amb} = + 25 °C, I _O = 500 mA) Output Low	No.	6.5 2	8 4	mA
I _{IB}	Input Bias Current		15	40	μΑ
V _{ICR}	Common-mode Input Voltage Range (note 4)	1		45	V
VI	Input Voltage Range (V _{ref} > + 1 V, note 4 and 5)	- 25	_	45	V
Isc	Short-circuit Output Current (V _{CC} = 30 V, t = 10 ms)		0.9	1.3	Α
V _{CC} - V _O	Output Saturation Voltage $I_O = 500 \text{ mA}$ $(\mid V^+ \mid - V^- \mid \mid > 50 \text{ mV})$	_	1	1.25	V
I _{OL}	Output Low Leakage Current $T_j = + 85$ °C $(V_{CC} = 30 \text{ V}, V_O = 0 \text{ V})$	_	10	100	μΑ
I _(pin 1) source I _(pin 6) sink	Available Alarm Output Current Output Source Current (V (pin 1) = VCC - 2.5 V) Output Sink Current (in thermal shut-down), V (pin 6) = 2 V	4 6	8 15		mA
I _{RH}	Reset Input Current	_ _ 1	15 0	40 – 1	μА
V _{th (reset)}	Reset Threshold	0.8	1.4	2	V
I _{reset}	Reset Output Sink Current (in thermal shut-down) for $V_{\text{reset}} \leq$ + 0.8 V	2	_	_	mA
OL (open GND)	Output Leakage Current (open ground)	_	10	100	μА
V _{BRVEO}	Output Transistor Avalanche Voltage (V _{CC} - V _O)	65	_	110	V


Notes: 2. For operating at high temperature, the TDE1798 and TDF1798 must be derated based on a – 150 °C maximum junction temperature and a junction-ambient thermal resistance of 70 °C/W.


The offset voltage given is the maximum value of input differential voltage required to drive the output voltage within 2 V of the ground or the supply voltage.


4. Input voltage range is independent of the supply voltage.


5. The reference input can be the inverting or the non-inverting one.













TIME (µs)

RESPONSE TIME.




TYPICAL APPLICATIONS


TYPICAL APPLICATION AUTOMATIC RESET




TYPICAL APPLICATION CONTROLLED RESET



SHORT CIRCUIT CONDITIONS WITH AUTOMATIC RESET



SHORT CIRCUIT CONDITIONS WITH CONTROLLED RESET




DEMAGNETIZATION OF INDUCTIVE LOADS WITHOUT EXTERNAL CLAMPING DEVICES.

With no external clamping device, the energy of demagnetization is dissipated in the TDE1798 output stage, and the clamping voltage is the collector - emitter breakdown voltage V(BR) CEO.

This method provides a very fast demagnetization of inductive loads and can be used up to 150 mJ.


The amount of energy W dissipated in the output stage during a demagnetization is :

$$W = V(BR) - \frac{L}{R} - \left(\text{ lo} - - \frac{V(BR) - V_{CC}}{R} \text{Log} \left(\text{ 1 + } - \frac{V_{CC}}{V(BR) - V_{CC}} \right) \right)$$




Remark 1: This energy is dissipated inside the case, then must be included in the whole power dissipation.

Remark 2: The use of external clamping devices is recommended in case of parallel driving of loads.




The dispersion of the collector-emitter breakdown voltage V(BR) would induce the circuit with the lowest V(BR) to dissipate the whole demagnetization energy (which is roughly proportionnal to lo^2).


A 1 AMP. DRIVER (reset may be either automatic or controlled)




ALARM OUTPUT SINK




ALARM OUTPUT SOURCE



PARALLEL ALARM OUTPUTS



INTERFACE BETWEEN HIGH VOLTAGE AND LOW VOLTAGE SYSTEM




8/12

RESET AND SYNCHRONIZATION


Recommended diagram when the outputs are in parallel. After thermal disjunction a restart is possible

when all the circuits are returned in operating conditions.

SYNCHRONOUS AUTOMATIC RESET (parallel or independent outputs)



SYNCHRONOUS CONTROLLED RESET (parallel or independent outputs)




TWO QUADRANTS D.C. MOTOR DRIVE


MAIN FEATURES

- $V_{CC} V_{CC} \le 50 \text{ V}$
- Maximum output current 0.5 A
- Full protection against overloads and short-circuits
- No need of deadtime during rotation reversing
- TTL compatible inputs
- TDE1799 and TDE1798 input signals have the same reference
- No automatic restart after disjunction


CW/CCW	ON OFF	1798	1799
0	0	OFF	OFF
0	1	ON	OFF
1	1	OFF	ON
1	0	OFF	OFF




ON/OFF CYCLES



ROTATION REVERSING



OVERLOAD CONDITIONS







0.5 A INTELLINGENT POWER INTERFACE

ADVANCE DATA

- LOAD CONNECTED TO Vcc
- HIGH OUTPUT CURRENT 500mA
- SHORT CIRCUIT PROTECTION UP TO V_{CC} 33 V
- INTERNAL THERMAL PROTECTION WITH EXTERNAL RESET AND SYNCHRONIZATION CAPABILITY
- LARGE SUPPLY VOLTAGE RANGE FROM 6 V UP 33 V
- SINK ALARM OUTPUT
- DIFFERENTIAL INPUTS FOR ANY LOGIC SI-GNALS COMPATIBILITY
- INPUTS ARE OPERATIONAL WITH SIGNAL HIGHER THAN VCC AND UP TO 45 V
- INPUT VOLTAGE CAN BE LOWER THAN GROUND
- OUTPUT VOLTAGE CAN BE GREATER THAN V_{CC} (V_O ≤ V_{CC} max.)
- OPEN LOAD DETECTION
- SHORT DURATION SHORT CIRCUIT DETEC-TION
- SUITABLE FOR PARALLEL DRIVING

Open load ans hort duration short-circuits may be detected through the output "status function".


For higher output currents applications several devices can be put in parallel. In this configuration synchronous reactivation is achieved by connecting reset inputs in parallel.




DESCRIPTION

The TDE1799 is an interface circuit delivering high currents and able to drive any kind of loads.

This device is essentially blow out proof. The output is protected from short-circuits with the positive supply or ground. In addition shut down is provided to keep the IC from overheating. If internal dissipation becomes too high, the driver will shut down to prevent excessive heating. The alarm output is activated after thermal shut down. If the reset input is high the output will alternatively switch on and off until the overload is removed.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	50	V .
V _{ID}	Input Differential Voltage	50	V
Vı	Input Voltage	- 30 to + 50	V
V _{Ireset}	Reset Input Voltage	V_{CC} – 50 to V_{CC} ,	V
I _O	Output Current	Internally Limited	Α
I _{sink}	Alarm and Reset Outputs Sink Current	20	mA
V _{OS} V _A	Output Status Voltage Alarm Voltage	V _{CC} – 50 to V _{CC}	V
P _{tot}	Power Dissipation	Internally Limited	mW
Toper	Operating Ambient Temperature Range	- 25 to + 85	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

THERMAL DATA

				ı
R _{th(j-c)}	Maximum Junction-case Thermal Resistance (note 1)	30	°C/W	
R _{th(i-a)}	Maximum Junction-ambient Thermal Resistance (note 1)	70	°C/W	
Tshutdown	Minimum Thermal Shutdown Temperature	150	°C	

Note: 1. Devices bonded on a 40 cm² glass-epoxy printed circuit 0.15 cm thick with 4 cm² of copper.

Figure 1.



ELECTRICAL CHARACTERISTICS

– 25 °C \leq T $_{amb}$ \leq + 85 °C, 6 V \leq V $_{CC}$ \leq + 33 V, I $_{O}$ \leq 500 mA, T $_{j}$ \leq + 150 °C (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IO}	Input Offset Voltage	(note 3)	-	2	50	mV
Icc	Power Supply Current	T _{amb} = + 25 °C	-	3	4	mA
I _{IB}	Input Bias Current		_	15	40	μΑ
V _{ICR}	Common-mode Input Voltage Range	(note4)	1		45	V
Vı	Input Voltage Range	V _{ref} ≥ + 1 V, figure 1, note 4	- 25	_	45	٧
I _{SC}	Short-Circuit Output Current	$V_{CC} = 33 \text{ V, t} = 10 \text{ ms,}$ $T_{amb} = 25 ^{\circ}\text{C}$	_	700	-	mA
Vo	Output Saturation Voltage	$-(V_1^+ - V_1^- > 50 \text{ mV},$ $I_0 = 500 \text{ mA}$	_	1	1.25	V
l _{OL}	Output off Leakage Current	$(V_{CC} = +30 \text{ V}, V_{O} = 30 \text{ V}, T_{j} = +85 ^{\circ}\text{C})$	_	50	100	μА
I _{sink}	Available Alarm Output Sink Current	V(pin 7) ≤ 2 V	6	15	-	mA
١L	Alarm Leakage Current		-	· –	100	μΑ
I _{RH}	Reset High Leakage Current		_	15	40	μΑ
V _{th(reset)}	Reset Threshold	(note 5)	_	1.4	_	V
I _{reset}	Reset Output Sink Current (in thermal shut down)	for V(pin8) ≤ + 0.8 V (note 6)	2	_	-	mA
losh	Output Status High Leakage Current	(T _{amb} = + 25 °C)	_	15	100	μΑ
I _{OS sink}	Available Output Status Sink Current	V (pin 1) ≤ 2 V	6	15	_	mA
V _{THOS}	Output Status Reference Threshold		_	5	6	V
VL	Alarm Voltage in Thermal Shut down	$(I_{AL} = 4 \text{ mA})$	-	0.7	I -	V

Notes: 2. For operating at high temperature, the TDE1799 must be derated based on a + 150 °C maximum junction temperature and a junction-ambient thermal resistance of 70 °C/W.

- The offset voltage given is the maximum value of input differential voltage required to drive the output voltage within 2 V of the ground of the supply voltage.
- 4. Input voltage range is independent of the supply voltage.
- 5. After thermal shut down, voltage required to restart.
- 6. When in thermal shut down the reset pin 8 draws a current.



Figure 2: Supply Current / vs. Supply Voltage.




Figure 4: Saturation Voltage / vs. Output Current.




Figure 3: Alarm Output Current and Voltage.




Figure 5: Typical Application with Automatic Reset.




Figure 6: Short-Circuit and Over loads Conditions Waveforms.




Figure 7: Typical Application with Controlled Reset.




Figure 8: Short-Circuit and Over loads Conditions Waveforms.




Figure 9 : Output Status Function : Open Load Detection.




Figure 10.





Figure 11: Output Status Function Short Duration / Short Circuit Detection.



RESET AND SYNCHRONIZATION

Recommended diagram when the outputs are in parallel. After thermal disjunction a restart is possible when all the circuits are returned in operating conditions.

Figure 12: Synchronous Automatic Reset (Parallel or Independent Outputs).





Figure 13: Synchronous Controlled Reset (Parallel or Independent Outputs).



MAIN FEATURES

- V_{CC} V_{CC} 50 V
- Maximum output current 0.5 A
- Full protection against overloads and short circuits
- No need of deadtime during rotation reversing
- TTL compatible inputs
- TDE1799 and TDE1798 input signals have the same reference
- No automatic restart after disjunction

CW/CCW	ONOFF	1798	1799
0	0	OFF	OFF
0	1	ON	OFF
1	1	OFF	ON
1	0	OFF	OFF

Figure 14: Two Quadrants D.C. Motor Drive.




Figure 15: ON OFF Cycles.




Figure 16: Rotation Reversing.





Figure 17: Overload Conditions.







INTERFACE CIRCUIT (RELAY AND LAMP DRIVER)

- HIGH OUTPUT CURRENT
- ADJUSTABLE SHORT-CIRCUIT PROTEC-TION TO GROUND
- INTERNAL THERMAL PROTECTION WITH HYSTERESIS TO AVOID THE INTERMEDIATE OUTPUT LEVELS
- LARGE SUPPLY VOLTAGE RANGE: + 10 V TO + 30 V
- SHORT-CIRCUIT PROTECTION TO Vcc.

DESCRIPTION

The TDE3207 is a monolithic amplifier designed for high-current and high-voltage applications, specifically to drive lamps, relays and stepping motors.

This device is essentially blow-out proof. Current limiting is available to limit the peak output current to a safe value, the adjustment only requires one external resistor. In addition, thermal shut down is provided to keep the IC from overheating. If external dissipation becomes too high, the driver will shut down to prevent excessive heating.

The output is also protected from short-circuits with the positive power supply.


The device operates over a wide range of supply voltages from standard \pm 15 V operational amplifier supplies down to the single + 12 V or + 24 V used for industrial electronic systems.

MINIDIP/2




ORDER CODE: TDE3207DP

PIN CONNECTION



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	36	V
V _{ID}	Differential Input Voltage	36	V
Vı	Input Voltage	36	V
lo	Output Current	300	mA
P _{tot}	Power Dissipation	Internally Limited	W
Toper	Operating Ambient Temperature Range	- 25 to + 85	°C -
T _{stg}	Storage Temperature Range	- 65 to + 150	°C


ELECTRICAL CHARACTERISTICS - 25 °C \leq T_{amb} \leq + 85 °C, + 8 V \leq V_{CC} \leq + 30 V, I_O \leq 150 mA, T_j \leq + 150 °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IO}	Input Offset Voltage - (note 2)	-	2	50	mV
I _{IB}	Input Bias Current	-	0.1	1.5	μΑ
Icc	Supply Current (V_{CC} = + 24 V, I_O = 0, T_{amb} = + 25 °C) High Level Low Level	-	4 2	10 -	mA
V _{CM}	Common-mode Input Voltage Range	2	_	V _{CC} -2	V
Isc	Short-circuit Current (T_{amb} = + 25 °C, V_{CC} = + 24 V, R_{SC} = 3.3 Ω)	-	250	_	mA
V _{CC} -V _O	Output Saturation Voltage (output high) (V ₁ $^+$ - V ₁ $^-$) \geq + 50 mV, I _O = 150 mA, R _{SC} = 0, T _j = + 25 $^{\circ}$ C	_	1.2	1.8	V
l _{OL}	Output Leakage Current (output low) V_O = 0 V, V_{CC} = + 24 V T_j = + 25 °C T_j = + 85 °C	_	1 -	100 500	μА
los	Minimum Short-circuit Output Current T_{amb} = + 25 °C, V_{CC} = + 24 V, R_{SC} = ∞	_	50	_	mA


Notes: 1. For operating at high temperatures, the TDE3207 must be derated based on a + 150 °C maximum junction temperature and a junction-ambient thermal resistance of 110 °C/W.

2. The offset voltage given is the maximum value of input voltage required to drive the output voltage within 2 V of the ground or the supply voltage.


TYPICAL APPLICATIONS




AVAILABLE OUTPUT CURRENT VERSUS LIMITING RESISTOR




SATURATION OUTPUT VOLTAGE VERSUS CASE TEMPERATURE AND AVAILABLE OUTPUT CURRENT



SUPPLY CURRENT VERSUS JUNCTION TEMPERATURE




SUPPLY CURRENT VERSUS SUPPLY VOLTAGE



SUPPLY VOLTAGE


VS

MINIMUM LIMITING RESISTOR VALUE



MINIMUM LIMITING RESISTOR VALUE (Ω)

OUTPUT CURRENT BOOSTING (5 A)









INTELLIGENT POWER SWITCH

ADVANCE DATA

- HIGH OUTPUT CURRENT
- ADJUSTABLE SHORT-CIRCUIT PROTEC-TION
- INTERNAL THERMAL PROTECTION WITH HYSTERESIS TO AVOID THE INTERMEDIATE OUTPUT LEVELS
- LARGE SUPPLY VOLTAGE RANGE: +8 V TO 30 V


DESCRIPTION

The TDE3237 is a monolithic amplifier designed for high current and high voltage applications, specially to drive lamps, relays and control of stepper motors.


This device is essentially blow-out proof. Current limiting is available to limit the peak output current to a safe value, the adjustment only requires one external resistor. In addition, thermal shut down is provided to keep the I.C. from over heating. If external dissipation becomes too great, the driver will shut down to prevent excessive heating.

The output is also protected against short-circuits with the positive power supply.

The device operates over a wide range of supply voltages from standard \pm 15 V operational amplifier supplies down to the single + 12 V or + 24 V used for industrial electronic systems.



PIN CONNECTIONS (top views)



September 1988

1/4

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	36	V
V _I	Input Voltage	36	V
V _{ID}	Differential Input Voltage	36	V
Io	Output Current	500	mA
P _{tot}	Power Dissipation	Internally Limited	W
Toper	Operating Free-air Temperature Range	- 25 to + 85	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter		Value	Unit
R _{th(j-c)}	Maximum Junction-case Thermal Resistance (note 1) Minidip		50	°C/W
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance (note 1)	Minidip	120	°C/W
_	Junction-ceramic Substrate (case glued to substrate)		90	°C/W
-	Junction-ceramic Substrate (case glued to substrate, substrate temperature maintened constant)	SO14	65	°C/W

Note: 1. Devices bonded on 40 cm⁻ glass-epoxy printed circuit 0.15 cm thick with 4 cm² of copper.

SCHEMATIC DIAGRAM




ELECTRICAL CHARACTERISTICS

 $-25~\rm ^{\circ}C < T_{amb} \le +85~\rm ^{\circ}C$, + 8 V \le V $_{\rm CC} \le$ 30 V, I $_{\rm O} \le$ 150 mA, T $_{\rm j} \le$ 150 $\rm ^{\circ}C$ (note 2) (unless otherwise specified)


Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IO}	Input Offset Voltage (note 3)	-	2	50	mV
I _{IB}	Input Bias Current		0.1	1.5	μΑ
Icc	Supply Current ($V_{CC} = + 24 \text{ V}, I_O = 0$)	_	3	5	mA
V _{CM}	Common-mode Input Voltage Range	2	-	V _{CC} -2	V
Isc	Short-circuit Current Limit (R _{SC} = 3.3 Ω, T _{case} = + 25 °C)	-	230	_	mA
V _{CC} -V _O	Output Saturation Voltage (output low) (V ₁ $^+$ -V ₁ $^-$ > 50 mV, I _O = 150 mA, R _{SC} = 0)	_	1	1.5	V
lol	Output Leakage Current (output high) $(V_O = V_{CC} = + 24 \text{ V}, T_{amb} = + 25 ^{\circ}\text{C})$	_	_	100	μΑ

- Notes: 2. For operating at high temperatures, the TDE3237 must be derated on a 150 °C maximum junction temperature and a junction-ambient thermal resistance as showed in the thermal characteristics data base.
 - The offset voltage given is the maximum value of input voltage required to drive the output voltage within 2 V of the ground or the supply voltage.


SIMPLIFIED SCHEMATIC




TYPICAL APPLICATION




AVAILABLE OUTPUT CURRENT VERSUS LIMITING RESISTOR



SUPPLY VOLTAGE VS
MINIMUM LIMITING RESISTOR VALUE



SATURATION OUTPUT VOLTAGE VERSUS CASE TEMPERATURE AND AVAILABLE







DUAL 2-A SOURCE DRIVER

- OUTPUT CURRENT UP TO 2.5 A
- WIDE RANGE OF SUPPLY VOLTAGES: +8 to +32 V
- CAN WITHSTAND OVERVOLTAGES OF AS HIGH AS 60 V BETWEEN VCC AND GROUND
- INTERNAL ZENER DIODE PROVIDES FAST SWITCHING OF INDUCTIVE LOADS
- OUTPUT VOLTAGE CAN BE LOWER THAN GROUND

DESCRIPTION

The TDF1778 is a dual source driver delivering high output currents and capable to drive any type of loads (Electrovalves, contactors, lamps).

This device is essentially blow-out proof, each output is protected against short-circuits. If internal dissipation becomes too high, drivers will shut down to prevent excessive heating. An "ALARM" output is provided to indicate the action of the thermal protection. To reactivate the power outputs, the reset input must be forced to low state.

"SENSE" information of both power outputs are ORed together and then processed internally.


A "STROBE" input is also provided to offer the possibility of disabling the power outputs.

MULTIWATT-11




ORDER CODE: TDF1778SP

PIN CONNECTION



- 1 Output 1
 - VCC
- 3 Output 2
- 4 N.C.
- _ _ _
- 5 Strobe
- 6 Ground
- 7 Input 2
- 8 Sense output
- 9 Alarm output
- 10 Reset input
- 11 Input 1

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	35 V (60V/10 ms)	V
V _I , V _{reset}	Input Voltage (pins 7, 10 and 11)	- 30 to + 50	V
V _{strobe}	Strobe Input Voltage	- 0.5 to V _{CC}	V
Ιο	Output Current	Internally Limited	Α
P _{tot}	Power Dissipation	Internally Limited	W
Toper	Operating Ambient Temperature Range	- 40 to + 85	°C
Ti	Junction Temperature	+ 150	°C

THERMAL DATA


But (i a)	Maximum Junction—case Thermal Resistance	3	°C/W
1() 0/	Maximum Junction—ambient Thermal Resistance	40	°C/W




ELECTRICAL CHARACTERISTICS $V_{CC} = +~24~V, -~40~^{\circ}C < T_j < +~85~^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Power Supply Voltage	8	_	32	V
Icc	Power Supply Current (pin 6), I ₀₁ = I ₀₂ = 2 A	-	-	20	mA
V _{IL} V _{IH}	Logic Input Voltage (pins 7, 10, 11)	_ 2	-	0.8	- V
Vı	Logic Input Threshold (pin 5)	_	0.8		V
LIH	High Level Input Current (pins 7, 10, 11) $V_1 = + 2 V$	_	20	50	μА
łլш	Low Level Input Current (pins 7, 10, 11) $V_1 = + 0.8 \text{ V}$	- 5	0	+ 5	μΑ
V _{OH}	High Level Logic Output Voltage (pins 8, 9) I(8) = I(9) = $-$ 30 μ A	2.4	4	_	V
V _{OL}	Low Level Logic Output Voltage (pins 8, 9) I(8) = I(9) = 2 mA			0.4	٧
V _{CC} - V _{O1} V _{CC} - V _{O2}	Output Saturation Voltage (V(7) high, V(11) high, I _O = 2 A)	<u> </u>	1.5	1.8	V
I _{OL}	Low Level Input Current (pins 1, 3) V(7) Low, V(11) Low, V _O = 0 V	_	400	1000	μА
V _{CC} - V _{O1} V _{CC} - V _{O2}	Switch-off Output Voltage (inductive load)	40 -	44 -	48	V
I ₀₁ , I ₀₂	Available Output Current (pins 1, 3), V(7) High, V(11) High, $V_{CC}-V_O=32$ V, $T_j=25$ °C	100	_	_	mA
I _{Oalarm}	Available "Alarm" Output Current, V(9) = + 4 V	4	8	-	mA
l _{Osense}	Available "Sense" Output Current, V(8) = + 4 V	4	8	_	mA
I _{IHsense}	Output Sensing High Level Input Current (pins 1, 3) $V_1 = + 2 V$	_	1	2	mA
V _{IHsense}	High Level "Sense" Input Voltage (pins 1, 3)	0.8	1.9	2.5	V


AVAILABLE OUTPUT CURRENT




OUTPUT SATURATION VOLTAGE




AVAILABLE ALARM OR SENSE OUTPUT CURRENTS




POWER SUPPLY CURRENT




MAXIMUM OUTPUT CURRENT VS LOAD INDUCTANCE




OPEN LOAD DETECTION




SHORT CIRCUIT CONDITIONS WAVEFORMS WITH AUTOMATIC RESET/RESET = 0



SHORT CIRCUIT WAVEFORMS WITH CONTROLLED RESET/RESET = 1




DEMAGNETIZATION UNDER INDUCTIVE LOAD



TYPICAL APPLICATION

TYPICAL APPLICATION WITH TDF1778 TWO INDUCTIVE LOADS 2 A - 24 V




MAIN FEATURES

This application protected against short circuits. The load disconnection is detected when inputs E1 and E2 are low and the sense output is high.

When thermal protection is activated the pin 9 is low. Inputs and outputs are TTL comptable.

TDF1778 HIGH CURRENT APPLICATION WITH INDUCTIVE LOAD 24 V - 4 A



MAIN FEATURES

This application has the same features as the dual 2 A -12 V application.



TDF1779A

DUAL 2-A SOURCE DRIVER

- OUTPUT CURRENT UP TO 2.5 A
- WIDE RANGE OF SUPPLY VOLTAGE: + 8 V TO + 26 V
- CAN WITHSTAND OVERVOLTAGES OF AS HIGH AS 60 V BETWEEN VCC AND GROUND
- OUTPUT VOLTAGE CAN SWING TO LOWER THAN GROUND
- "SENSE" AND "ALARM" OUTPUTS ARE OPEN COLLECTOR OUTPUTS

DESCRIPTION

The TDF1779A is a dual source driver delivering hilp output currents and the capability to drive highly inductive loads (Electrovalves, contractors, relays...).

This device is essentially blow-out proof, each output is protected against short-circuits. If internal dissipation becomes too high, drivers will shut down to prevent excessive heating. An "ALARM" output is provided to indicate the action of the thermal protection. To reactivate the power outputs, the reset input must be forced to low state.

"SENSE" information of both power outputs are ORed together and then processed internally.


A "STROBE" input is also provided to offer the possibility of disabling the power outputs.

MULTIWATT-11



ORDER CODE: TDE 1779ASP


PIN CONNECTIONS



Tab is connected to pin 6

- 1 Output 1
- 2 Vcc
- 3 Output 2
- 4 N.C.
- 5 Strobe
- 6 Ground
- 7 Input 2
- 8 Sense output
- 9 Alarm output
- 10 Reset input
- 11 Input 1

BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vcc	Supply Voltage	35 V (60 V/10 ms)	V	
V _I , V _{reset}	Input Voltage (Pins 7, 10 and 11)	- 30 to + 50	V	
V _{strobe}	Strobe Input Voltage	- 0.5 to V _{CC}	V	
Io	Output Current	Internally Limited	Α	
P _{tot}	Power Dissipation	Internally Limited	W	
Toper	Operating Ambient temperature Range - 40 to + 85		°C	
Ti	Junction Temperature	+ 150	°C	

THERMAL CHARACTERISTICS


- 1					ı
	R _{th (i-c)}	Maximum Junction-case Thermal Resistance	3	°C/W	l
	R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance	40	°C/W	l

ELECTRICAL OPERATING CHARACTERISTICS V_{CC} = + 24 V, - 40 $^{\circ}$ C < T_j < + 85 $^{\circ}$ C (unless otherwise specified)


Symbol	Characteristics	Min.	Typ.	Max.	Unit
V _{CC}	Power Supply Voltage	8	-	26	V
Icc	Power Supply Current (pin 6), IO1 =IO2, = 2A	-	-	20	mA
V _{IL} V _{IH}	Logic Input Voltage (pin 7,10,11)	2	-	0.8	٧
Vi	Logic Input Threshold (pin 5)		0.8	-	V
I _{IH}	High Level Input Current (pins 7,10,11) VI = + 2 V	-	20	50	μА
l _{IL}	Low Level Input Current (pins 7,10,11) VI = + 0.8 V	- 5	0	+ 5	μΑ
-	Off State Output Voltage (pins 8,9) (8) = (9) = 2 mA	-	-	0.4	V
V _{CC} - V01 V _{CC} - V02	Output Saturation Voltage (V(7) high, V(11) High, IO = 2A)	_	1.5	1.8	V
I _{OL}	Low Level Output Current pins 1,3) V(7) Low, V(11) Low, VO = 0 V		400	1000	μΑ
V _{CC} - V01 V _{CC} - V02	Switch-off Output Voltage (inductive load) Note 1		_	45	V
l ₀ 1, l ₀₂	Available Ouptut Current (pins 1,3), V(7) high, V(11p) high, $V_{CC} - V_O = 26 \text{ V}$, $T_j = 25 ^{\circ}\text{C}$	10	-	-	mA
I _{O Alarme}	Available "Alarme" Output Current, V(9) = + 4 V	4	8	-	mA
I _{O Sense}	Available "Sense Ouptut Current, V(8) = + 4 V	4	8	-	mA
I _{IH} Sense	Output Sensing high Level Input Current (pins 1,3) $V_1 = +2 V$	-	1	2	mA

Note: 1. An external discharge circuit is required for inductive loads.


AVAILABLE OUTPUT CURRENT




OUTPUT SATURATION VOLTAGE




AVAILABLE ALARM OR SENSE OUTPUT CURRENTS




POWER SUPPLY CURRENT





TYPICAL APPLICATION WITH TDF1779A TWO LOADS 12 V - 2 A



MAIN FEATURES


This application is protected against for short circuit and overload.

The load disconnection is detected when inputs E₁ and E₂ are low and the sense output is high.

When thermal protection is actived the pin 9 is low. Inputs are TTL compatible.

Sense output, Alarm output are open collector.

TDF1779A HIGHT CURRENT APPLICATION WITH LOAD 12 V - 4 A



MAIN FEATURES

This application has the same features as the dual 2 A - 12 V application.






LOW DROPOUT TRIPLE 1.5 A SINK DRIVER

- WIDE OPERATING SUPPLY VOLTAGE RANGE 6 V TO 32 V
- LOW POWER DISSIPATION Vsat : 0.35 V ∂ 1.5 A
- SHORT-CIRCUIT AND OVERLOAD PROTEC-TION
- DESATURATION MONITORING WITH EXTER-NALLY PROGRAMMABLE DELAY
- AJUSTABLE CURRENT LIMITATION
- TTL COMPATIBLE INPUTS
- WITHSTAND (60 V-10 ms) V_{CC} TRANSIENTS

DESCRIPTION


The TDF1783 is a monolithic triple interface circuit designed for high voltage applications. Capable to drive any type of load: inductive, resistive, capacitive.

DI 00K DIA0DAM



The device is particulary well protected against destructive overloads. Each output implements a current limit circuitry, a desaturation monitoring unit for the detection of overloads and short-circuits. After disjunction, corresponding output is reactivated by applying a logic low signal to the input. A common thermal protection protects the circuit from overheating.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vcc	Supply Voltage		+ 35	V
Vi1 Vi2 Vi3	Input Voltages		- 30 to + 50	V
Vo _{max}	Output Voltage on pin 1, 7, 9	lo = 0	50	V
lb	Base Current (I pin 4)		300	mA
I _o	Output Current		2.5	Α
P _{tot}	Total Power Dissipation		Internally Limited	W
Toper	Operating Free-air Temperature Range		- 40 to + 85	°C
Tj	Junction Temperature		+ 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
R _{th(j-c)}	Maximum Junction-case Thermal resistance	3	°C/W
R _{th(j-a)}	Maximum Junction-ambient Thermal Resistance	40	°C/W
T _(shutdown)	Minimum Thermal Shutdown Temperature	145	°C

ELECTRICAL CHARACTERISTICS V_{CC} = + 13 V, -40 °C \leq T $_{j}$ \leq + 85 °C (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage		+ 6		+ 32	V
I _{CC OFF}	Supply Current	Off On (I ₀ = 3•1.5 A)		2 7.5	4 10	mA
I _{ih}	Input Current	(all inputs) $V_{IH} = 2 V$ $V_{IO} = 0.8 V$		30 0	100 10	μА
V _{ih} V _{io}	Input Voltage		2		0.8	V
V _o -V _{rsc}	Output Saturation			0.35	0.20 0.45 0.90	V
. N ^p	Base Drive Voltage	$I_b = 150 \text{ mA (3 drivers on)}$ $R_{sc} = 0.39 \text{ ohms}$		2		V
Isc	Short Circuit Output Current,	R _{sc} = 0.39 ohms	2			Α
loh	Output Leakage Current (output high)			30	100	μА
t _d	Delay Time Before Desaturation Turn-off	C = 47 nF, V _{CC} = 13 V	4	10	30	ms
I _o	Available Output Current	$R_{sc} = 0.39 \text{ ohms}$	1.5			Α
t _r	Minimum Reset Signal Duration	C = 47 nF		20		ms

Figure 1 : Maximum Admissible Power Dissipation.




Figure 3 : Output Saturation Voltage Versus Output Current.




Figure 2 : Safe Operating Area : Desaturation Monitoring Maximum Programmable Delay Versus Vcc.





Figure 4 : Supply Current Versus Temperature.



APPLICATIONS

Figure 5: Typical Application; Triple 1.5 A Driver.







Figure 6: Paralell Driving of Loads; One 6 Amp. Driver.








 θ : MINIMUM RESET SIGNAL DURATION ($\theta \approx 10 \mu s$ typ) $Cdv = 20 \mu A (T_s) \cdot Cdv = 10 \mu A (T_s) \cdot (typical vs)$

$$\frac{\text{Cdv}}{\text{dt}} = 20 \,\mu\text{A} \,(\text{T}_1) \,; \quad \frac{\text{Cdv}}{\text{dt}} = -10 \,\text{mA} \,(\text{T3}) \quad \text{(typical values)}$$


The sequence discribed above will be repeted as long as overload conditions will remain.

Figure 8: Thermal Shutdown.



The thermal protection turns off the 3 outputs simultaneously (TH - $T_L \approx 30$ °C is the thermal hysteresis). Any erratic restarts will be avoided when T_4 is shorter than the duration given by the thermal hysteresis.

Figure 9: Output Stage and Current Limitation.



POWER DISSIPATION OF THE TDF 1783

$$\begin{split} P &= (V_{\text{CC}} \cdot I_{\text{CC}}) + n \; (V_{\text{Ce sat}} \cdot I_0) + i_B \; (V_B - RSC \cdot I_0) \\ n &: \text{number of conducting outputs} \\ V_{\text{Ce sat}} &= V_0 - V_{RSC} \end{split}$$

Rsc. Io = Vrsc

PROTECTION AGAINST ELECTROSTATIC DISCHARGES

The inputs are designed to operate from - 30 to + 50 V. This characteristic, useful in an industrial

context, guarantee an electrostatic discharge protection up to 200 $\ensuremath{\text{V}}.$

Usual cautions have to be taken to protect delay and input pins against parasitic discharges. Other pins are protected up to 2 KV.







STEPPER MOTOR DRIVER

- HALF-STEP AND FULL-STEP MODE
- BIPOLAR DRIVE OF STEPPER MOTOR FOR MAXIMUM MOTOR PERFORMANCE
- BUILT-IN PROTECTION DIODES
- WIDE RANGE OF CURRENT CONTROL 5 TO 1000 mA
- WIDE VOLTAGE RANGE 10 TO 45 V
- DESIGNED FOR UNSTABILIZED MOTOR SUPPLY VOLTAGE
- CURRENT LEVELS CAN BE SELECTED IN STEPS OR VARIED CONTINUOUSLY

POWERDIP 12 + 2 + 2




ORDER CODE: TEA3717DP

DESCRIPTION

The TEA3717 is a bipolar monolithic integrated circuit intended to control and drive the current in one winding of a bipolar stepper motor. The circuit consists of an LS-TTL compatible logic input, a current sensor, a monostable and an output stage with built-in protection diodes. Two TEA3717 and a few external components form a complete control and drive unit for LS-TTL or microprocessor-controlled stepper motor systems.

CONNECTION DIAGRAM (top view)



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit	
V _{mm}	Power Supply Voltage (pins 14, 3)	45	V	
Vcc	Logic Supply Voltage (pin 6) 7			
V _{in} V _{in} V _V	Input Voltage Logic Inputs Analog Inputs Reference Input	− 0.5 to 6 V _{CC} 15	V	
l _{in} l _{in}	Input Current Logic Inputs Analog Inputs	- 10 - 10	mA	
lo	Output Current	± 1	Α	
Tj	Junction Temperature	+ 150	°C	
T _{stg}	Storage Temperature Range	- 55 to + 150	°C	
Toper	Operating Ambiant Temperature Range	0 to + 70	°C	

THERMAL DATA

Rth (i-c)	Maximum Junction-pins Thermal Resistance	11	°C/W	ı
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance	45*	°C/W	

^{*} Soldered on a 35 mm thick 20 cm³ PC board copper area

SCHEMATIC DIAGRAM




RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Value		
	, aramotor	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5	5.25	V
V_{mm}	Supply Voltage	10	_	40	V
I _o	Output Current	0.020	_	0.8	А
T _{amb}	Ambient Temperature	0	_	70	°C
tr	Rise Time, Logic Inputs	_	_	2	μs
t _f	Fall Time, Logic Inputs	_	_	2	μs

ELECTRICAL CHARACTERISTICS, V_{CC} = 5 V, \pm 5 %, V_{mm} = + 10 V to + 40 V, T_{amb} = 0 °C to + 70 °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc	Supply Current	-	_	25	mA
V _{iH}	High Level Input Voltage - Logic Inputs	2.0	_	_	V
VIL	Low Level Input Voltage - Logic Inputs	_	_	0.8	٧
I _{IH}	High Level Input Current - Logic Input (V _I = + 2.4 V)	_	_	20	μА
1 _{IL}	Low Level Input Current - Logic Inputs (V ₁ = + 0.4 V)	- 0.4	_	_	mA
V _{CH} V _{CM} V _{CL}	Comparator Threshold Voltage (V _R = + 5.0 V), I_0 = 0, I_1 = 0 I_0 = 1, I_1 = 0 I_0 = 0, I_1 = 1	390 230 65	420 250 80	440 270 90	mV
Ico	Comparator Input Current	- 20	_	20	μА
l _{off}	Output Leakage Current ($I_0 = 1$, $I_1 = 1$) $T_{amb} = +25$ °C $T_{amb} = +70$ °C, $V_S = 40$ V, $V_{SS} = 5$ V	_ _	_ 100	100 200	μА
V _{sat}	Total Saturation Voltage Drop (I _o = 500 mA)	_	_	4.0	V
P _{tot}	Total Power Dissipation $I_0 = 500$ mA, $f_s = 30$ kHz $I_0 = 800$ mA, $f_s = 30$ kHz		1.8 3.7	2.3	W
t _{off}	Cut off Time (see figure 1 and 2, $V_{mm} = + 10 \text{ V}$, $t_{on} \ge 5 \mu s$)		30	35	μs
t _d	Turn off Delay (see figure 1 and 2, T_{amb} = + 25 °C, $dVC/dt \ge 50$ mV/ μ s)	_	1.6		μs

Figure 1 (see note).



FUNCTIONAL DESCRIPTION

The circuit is intented to drive a bipolar constant current through one motor winding. The constant current is generated through switch mode regulation.

There is a choice of three different current levels with the two logic inputs l_0 and l_1 . The current can also be switched off completely.

INPUT LOGIC

If any of the logic inputs is left open, the circuit wilk treat it as a high level input.

ı	0	l ₁	Current Level	
	Н	Н	No Current	Τ,
i	L	Н	Low Current	į
	Н	L	Medium Current	1
	L	L	Maximum Current	

PHASE – This input determines the direction of current flow in the winding, depending on the motor connections. The signal is fed through a Schmidtrigger for noise immunity, and through a time delay in order to guarantee that no short-circuit occurs in the output stage during phase-shift. High level on the PHASE-input causes the motor current flow from M_A through the winding to M_B.

Note: $R_S = 1 \Omega$, inductance free


 $R_C = 1 k\Omega$

C_C = 820 pF, ceramic

 $R_t = 56 \text{ k}\Omega$

 $C_t = 820 \, pF$, ceramic

Figure 2.



 $\rm I_0$ and $\rm I_1$ — The current level in the motor winding is selected with these inputs. The values of the different current levels are determined by the reference voltage $\rm V_R$ together with the value of the sensing resistor Rs.

CURRENT SENSOR

This part contains a current sensing resistor (R_S), a low pass filter (R_C , C_C) and three comparators. Only one comparator is active at a time. It is activated by the input logic according to the current level chosen with signals I_0 and I_1 . The motor current flows through the sensing resistor R_S . When the current has increased so that the voltage across R_S becomes higher than the reference voltage on the other comparator input, the comparator output goes high, which triggers the pulse generator and its output goes high during a fixed pulse time ($I_{\rm off}$), thus switching off the power feed to the motor winding, and causing the motor current to decrease during $I_{\rm off}$.

SINGLE-PULSE GENERATOR

The pulse generator is a monostable triggered on the positive going edge of the comparator output.

The monostable output is high during the pulse time, $t_{\rm off}$, which is determined by the timing components R_1 and C_1 .

$$t_{off} = 0.69 \cdot R \cdot C_{t}$$

The single pulse switches off the power feed to the motor winding, causing the winding current to decrease during $t_{\text{off.}}$

If a new trigger signal should occur during t_{off} , it is ignored.

OUTPUT STAGE

The output stage contains four Darlington transistors and four diodes, connected in an H-bridge. The two sinking transistors are used to switch the power-supplied to the motor winding, thus driving a constant current through the winding.

Figure 3.

It should be noted however, that it is not permitted to short circuit the outputs.


Vcc, V_{mm}, V_R

The circuit will stand any order of turn-on or turn-off of the supply voltages V_{SS} and V_S. Normal dV/dt values are then assumed.

Preferably, V_{R} should be tracking V_{CC} during power-on and power-off.

ANALOG CONTROL

The current levels can be varied continuously either if V_R is varied or with a circuit varying the voltage fed into the comparator terminal (see fig.1).



Functional blocks

A. TTL compatible input logic

B. Current sensor

C. Single-pulse generator (monostable)

D. Output stage with protection diodes.

Figure 4 : Typical Sink Saturation Voltage vs Output Current.




Figure 6 : Typical Power Losses vs Output Current.





Figure 5 : Typical Source Saturation Voltage vs Output Current.



TYPICAL APPLICATION

Figure 7: Serial Printer Carriage Drive.





Figure 8: Principal Operating Sequence.







TEA3718 TEA3718S

STEPPER MOTOR DRIVER

ADVANCE DATA

■ HALF-STEP AND FULL-STEP MODE

- BIPOLAR DRIVE OF STEPPER MOTOR FOR MAXIMUM MOTOR PERFORMANCE
- BUILT-IN PROTECTION DIODES
- WIDE RANGE OF CURRENT CONTROL 5 TO 1500 mA
- WIDE VOLTAGE RANGE 10 TO 50 V
- DESIGNED FOR UNSTABILIZED MOTOR SUPPLY VOLTAGE
- CURRENT LEVELS CAN BE SELECTED IN STEPS OR VARIED CONTINUOUSLY
- THERMAL OVERLOAD PROTECTION
- ALARM OUTPUT (TEA3718SP) OR PRE-ALARM OUTPUT (TEA3718SSP)

DESCRIPTION

The TEA3718 and TEA3718S are bipolar monolithic integrated circuits intended to control and drive the current in one winding of a bipolar stepper motor. The circuits consist of an LS-TTL compatible logic input, a current sensor, a monostable and an output stage with built-in protection diodes. Two TEA3718 or TEA3718S and a few external components form a complete control and drive unit for LS-TTL or microprocessor-controlled stepper motor systems.



ORDER CODES: TEA3718DP TEA3718SDP

MULTIWATT-15





ORDER CODES : TEA3718SP TEA3718SSP

PIN CONNECTIONS (top views)

TFA3718 TEA3718S TEA3718 **TEA3718S** 1 - Vcc 1 - V_{CC} 2-11 2 - I₁ мв □ 1 16 E 3 - Ph 3 - Ph 4 - 10 4 - lo т 🗖 2 15 MA 5-C 5 - C 14 🗎 Vmm 6 - V_{ref} 6 - Vret 7 - ALARM OUT 7 - PRE-ALARM OUT GND 4 13 | GND 8-GND 8 - GND Ф GND 15 12 | GND 9 - NC 9 - NC 10 - V_{mm} 10 - V_{mm} vcc ☐6 11 🗎 VR 11 - T 11 - T 11 7 10 D C 12 - MA 12 - MA 13 - E 13 - E Ph | 8 Dю 14 - MB 14 - MB. $15 - V_{mm}$ 15 - V_{mm}

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC} V _{mm}	Supply Voltage	7 50	V
Vı	Input Voltage Logic Inputs Analog Inputs Reference Input	6 V _{CC} 15	V
Iı	Input Current Logic Inputs Analog Inputs	- 10 - 10	mA
Io	Output Current	± 1.5	А
Tj	Junction Temperature	+150	°C
T _{oper}	Operating Ambient Temperature Range	0 to + 70	°C
T _{stg}	Storage Temperature Range	- 55 to + 150	°C

THERMAL DATA

R _{th (j-c)}	Maximum Junction-case Thermal Resistance			°C/W
		Powerdip	11	
1.		Multiwatt	3	
R _{th (i-a)}	Maximum Junction-ambient Thermal Resistance			°C/W
, ,		Powerdip	45*	
		Multiwatt	40	

^{*} Soldered on a 35 µm thick 20 cm² PC board copper area.

RECOMMENDED OPERATING CONDITIONS

Complete	Parameter		Value		
Symbol		Min.	Тур.	Max.	Unit
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{mm}	Supply Voltage	10	_	45	V
I _m	Output Current	0.020	-	1.2	Α
T _{amb}	Ambient Temperature	0		70	°C
t _r	Rise Time Logic Inputs	_	_	2	μs
t _f	Fall Time Logic Inputs	_	_	2	μs

MAXIMUM POWER DISSIPATION






Figure 1.



ELECTRICAL CHARACTERISTICS, V_{CC} = 5 V, \pm 5 %, V_{mm} = + 10 V to + 45 V, T_{amb} = 0 °C to + 70 °C (unless otherwise specified)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Icc	Supply Current		-	_	25	mA
V _{IH}	High Level Input Voltage - Logic Inputs		2	_	_	V
V _{IL}	Low Level Input Voltage - Logic Inputs		-	-	0.8	V
hH	High Level Input Current - Logic Inputs (V ₁ = + 2.	4 V)	-	_	20	μΑ
I _{IL}	Low Level Input Current - Logic Inputs ($V_1 = + 0.4$	1 V)	- 0.4	_	-	mA
V _{CH} V _{CM} V _{CL}	Comparator Threshold Voltage $(V_R = + 5 V)$	$I_O = 0, I_1 = 0$ $I_O = 0, I_1 = 0$ $I_O = 0, I_1 = 1$	390 230 65	420 250 80	440 270 90	mV
Ico	Comparator Input Current		- 20	_	20	μΑ
l _{off}	Output Leakage Current (I _O = 1, I ₁ = 1, T _{amb} = +	25 °C)	_	_	100	μА
V _{sat}	Total Saturation Voltage Drop (I _m = 1 A)	Powerdip	_	_	2.8	.,
	-	Multiwatt	_	_	3.2	V
P _{tot}	Total Power Dissipation - $I_m = 1 A$, $f_s = 30 kHz$		_	3.1	3.6	W
t _{off}	Cut off Time (see figure 1 and 2, V _{mm} = + 10 V,	V _{ton} > 5 μS)	25	30	35	μs
t _d	Turn off Delay (see figure 1 and 2, $T_{amb} = +25$ °C, $dVC/dt > 50$ mV/µS)		_	1.6	_	μs
V _{sat}	Alarm Output Saturation Voltage - $I_0 = 2 \text{ mA}$ (only CB-501 package)		_	0.8	_	V
ref	Reference Input Current, V _R = 5 V		_	0.4	1	mA
V _{sat}	Source Diode Transistor Pair Saturation Voltage (Powerdip)	I _m = 0.5 A I _m = 1 A	_	1.05 1.35	1.2 1.5	V
	(Multiwatt)	$I_{m} = 0.5 A$ $I_{m} = 1 A$	-	_	1.3 1.7	V
V _f			_	1.1 1.25	1.5 1.7	V
I _{sub}	Substrate Leakage Current	I _f = 1 A		_	5	mA
V _{sat}	Sink Diode Transistor Pair Saturation Voltage (Powerdip)	I _m = 0.5 A I _m = 1 A	_ _	1 1.2	1.2 1.3	V
	(Multiwatt)	I _m = 0.5 A I _m = 1 A	_	_	1.3 1.5	V
V _f	Diode Forward Voltage	$I_f = 0.5 A$ $I_f = 1 A$	_	1 1.1	1.4 1.5	٧



0.2

-- 75

0 25

25

75


125

- 10

°c


125

FUNCTIONAL BLOCKS



Note: T1 and R can be omitted if MOS logic is used.

Figure 2.



FUNCTIONAL DESCRIPTION

The circuit is intented to drive a bipolar constant current through one motor winding. The constant current is generated through switch mode regulation.

There is a choice of three different current levels with the two logic inputs I_0 and I_1 . The current can also be switched off completely.

INPUT LOGIC

If any of the logic inputs is left open, the circuit will treat it as a high level input.

l ₀	l ₁	Current Level
Н	Н	No Current
L	Н	Low Current
Н	L	Medium Current
L	L	Maximum Current

PHASE - This input determines the direction of current flow in the winding, depending on the motor connections. The signal is fed through a Schmidttrigger for noise immunity, and through a time delay in order to guarantee that no short-circuit occurs in the output stage during phase-shift. High level on the PHASE input causes the motor current flow from $M_{\rm A}$ through the winding to $M_{\rm B}$.

 I_0 and I_1 - The current level in the motor winding is selected with these inputs. The values of the different current levels are determined by the reference

voltage V_R together with the value of the sensing resistor $R_{\rm S}$.

CURRENT SENSOR

This part contains a current sensing resistor (R_S), a low pass filter (R_C , C_C) and three comparators. Only one comparator is active at a time. It is activated by the input logic according to the current level chosen with signals I_0 and I_1 . The motor current flows through the sensing resistor R_S . When the current has increased so that the voltage across R_S becomes higher than the reference voltage on the other comparator input, the comparator output goes high, which triggers the pulse generator and its output goes high during a fixed pulse time (I_{off}), thus switching off the power feed to the motor winding, and causing the motor current to decrease during I_{off} .

SINGLE-PULSE GENERATOR

The pulse generator is a monostable triggered on the positive going edge of the comparator output. The monostable output is high during the pulse time, toff, which is determined by the timing components Rt and Ct.

 $t_{off} = 0.69 \cdot P_t C_t$

The single pulse switches off the power feed to the motor winding, causing the winding current to decrease during tor.

If a new trigger signal should occur during t_{off} , it is ignored.

OUTPUT STAGE

The output stage contains four Darlington transistors and four diodes, connected in an H-bridge. The two sinking transistors are used to switch the power supplied to the motor winding, thus driving a constant current through the winding.

It should be noted however, that it is not permitted to short circuit the outputs.

Vcc. V_{mm}, V_B


The circuit will stand any order of turn-on or turn-off the supply voltages V_{CC} and V_{mm} . Normal dV/dt values are then assumed.

Preferably, V_R should be tracking V_{CC} during power-on and power-off if V_{mm} is established.

ANALOG CONTROL

The current levels can be varied continuously if V_R is varied or with a circuit varying the voltage on the comparator terminal.

POWER LOSSES VS OUTPUT CURRENT



ALARM OUTPUTS (TEA3718)

When an alarm condition occurs part of the V_{CC} supply voltage (dividing bridge R - R_C) is fed to the comparators input pin.

On alarm condition the comparator input voltage V_C will become higher than V_{ch} , thus switching off the output stage. A circuit may monitor the voltage V_C to detect the action of the thermal protection (fig. A)

For MW package the alarm output goes low if an alarm condition occurs (fig. B).

Figure A: Alarm Detection For Dil Package.





Figure B : Common Detection For Several Multiwatt Packages.



Depending of the RC value, the behaviour of the circuit is different on alarm condition:

1) RC > 80 Ω

The output stage is switched off.

2) RC < 60 Ω (see figures C and D)

The current I_{MM} in the winding is reduced according to the approximate formula:

$$I_{MM} = \frac{V_{TH}}{R_S} - \frac{V_{CC}}{R + R_C} \cdot \frac{R_C}{R_S}$$

with : V_{TH} = Threshold of the comparator (V_{CH} , V_{CM} or V_{CL}) R = 700 Ω (typical).

Figure C: (typical curve) Current Reduction In The Motor On Alarm Condition.






Figure D: (V_{ref} 5V)Block Diagram For Half



Notes: 1. Resistance values given here are for the V_{ch} threshold. They should be adjusted using other comparators threshold or other V_{ref} value.


PRE-ALARM OUTPUT (TEA3718SSP)




2. When changing R_C C_C should be adjusted to keep the same R_C C_C value.

• Pré-alarm output becomes low when junction temperature reaches θ1 (θ1 typ = 170 °C).

TYPICAL APPLICATION





APPLICATION NOTES

MOTOR SELECTION

Some stepper motors are not designed for continuous operation at maximum current. As the circuit drives a constant current through the motor, its temperature might increase exceedingly both at low and high speed operation.

Also, some stepper motors have such high core losses that they are not suited for switch mode current regulation.

UNUSED INPUTS

Unused inputs should be connected to proper voltage levels in order to get the highest noise immunity.

INTERFERENCE

As the circuit operates with switch mode current regulation, interference generation problems might arise in some applications. A good measure might then be to decouple the circuit with a 15 nF ceramic capacitor, located near the package between power line V_{mm} and ground.

The ground lead between R_S , C_C and circuit GND should be kept as short as possible. This applies also to the lead between the sensing resistor R_S and point S, see FUNCTIONAL BLOCKS.


TEF3718 TEF3718S


STEPPER MOTOR DRIVER

- HALF AND FULL-STEP MODES
- BIPOLAR DRIVE OF STEPPER MOTOR FOR MAXIMUM MOTOR PERFORMANCE
- BUILT-IN PROTECTION DIODES
- WIDE RANGE OF CURRENT CONTROL: 5 TO 1500 mA
- WIDE VOLTAGE RANGE: 10 TO 50 V
- DESIGNED FOR UNSTABILIZED MOTOR SUPPLY VOLTAGE
- CURRENT LEVELS CAN BE SELECTED IN STEPS OR VARIED CONTINUOUSLY
- THERMAL OVERLOAD PROTECTION
- ALARM OUTPUT (TEF3718SP) OR PREA-LARM OUTPUT (TEF3718SSP)


DESCRIPTION


The TEF3718 and TEF3718S are bipolar monolithic integrated circuits intended to control and drive the current in one widing of a bipolar stepper motor. The circuits consists of an LS-TLL - compatible logic input, a current sensor, a monostable and an output stage with built-in protection diodes. Two TEF3718 or TEF3718S and a few external components form a complete control and drive unit for LS-TTL or microprocessor controlled stepper motor systems.






PIN CONNECTON






BLOCK DIAGRAM (TEF3718)



BLOCK DIAGRAM (TEF3718S)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC} V _{MM}	Supply Voltage	7 50	V
Vı	Input Voltage : Logic Inputs Analog Inputs Reference Input	6 V _{CC} 15	V
1,	Input Current : Logic Inputs Analog Inputs	10 10	mA
Ιο	Output Current	± 1.5	А
Tj	Junction Temperature	+ 150	С
Toper	Operating Ambient Temperature Range	- 40 to + 85	°C
T _{stq}	Storage Temperature Range	- 55 to 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter		Value	Unit
R _{th(j-c)}	Maximum Junction-case Thermal Resistance	POWERDIP MULTIW	11	°C/W
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance	POWERDIP MULTIW	45 (*) 40	°C/W

^(*) Soldered on a 35 μm thick 20 cm^2 PC board cooper area.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{CC} V _{MM}	Supply Voltage	4.75 10	5 -	5.25 45	V
l _m	Output Current	0.020	_	1.2	Α
T _{amb}	Ambient Temperature	- 40	_	85	°C
t _r	Rise Time Logic Inputs	_	_	2	μs
tf	Fall Time Logic Inputs	_	_	2	μs

ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5 \text{ V} \pm 5 \text{ %}$. $V_{MM} = -10 \text{ V}$ to +45 V. $T_{amb} = -40 \text{ C}$ to $+85 \text{ }^{\circ}\text{C}$ (Unless otherwise specified)

Symbol	Charac	teristics	,	Min.	Тур.	Max.	Unit
Icc	Supply Current					25	mA
V _{IH}	High Level Input Voltage Logic I	nput		2			V
VIL	Low Level Input Voltage Input					0.7	V
LiH	High Level Input Current Logic I	nput ($V_1 = 2.4 V$	')			20	μΑ
Iд	Low Level Input Current Logic In	nput ($V_1 = 0.4 V$	′)	0.4			μА
V _{CH} V _{CM} V _{CL}	Comparator Treshold Voltage (V	' _R = + 5 V)	$I_0 = 0 I_1 = 0$ $I_0 = 1 I_1 = 0$ $I_0 = 0 I_1 = 1$	390 230 65	420 250 80	440 270 90	mV
Ico	Comparator Input Current			- 20		20	μΑ
loff	Output Leakage Current (Io 1, I	1 = 1)				100	μΑ
V _{sat}	Total Saturation Voltage Drop (I	m = 1 A,)	POWERDIP MULTIWATT			2.9 3.3	V
P _{tot}	Total Power Dissipation (I _m = 1 A, f _s = 30 kHz)				3.1	3.6	W
toff	Cutt off Time (see figures 1 and 2 V_{mm} = + 10 V , $V_{ton} \le 5 \mu s$)			25	30	35	μs
t _d	Turn off Delay (see figures 1 and 2, T _{amb} =+ 25 °C dVC/dt ≤ 50 mV/µs)			1.6		μs	
V _{sat}	Alarm Output Saturation Voltage	1 ₀ = 2 mA			0.8		V
I _{ref}	Reference Input Current, V _R = 5	5 V	,		0.4	1	mA
V _{sat}	Source Diode Transistor Pair	MULTIWATT	I _m = 0.5 A I _m = 1 A	1		1.35 1.75	mA
	Saturation Voltage	POWERDIP	$I_{m} = 0.5 A$ $I_{m} = 1 A$			1.25 1.55	
V _f	Diode Forward Voltage		$I_f = 0.5 A$ $I_f = 1 A$			1.5 1.7	
I _{sub}	Substrate Leakage Current I _f = 1 A				10		
	Sink Diode Transistor Pair	MULTIWATT	I _m = 0.5 A I _m = 1 A			1.35 1.55	
V _{sat}	Saturation Voltage	POWERDIP	I _m = 0.5 A I _m = 1 A			1.25 1.35	
V _f	Diode Forward Voltage		$I_f = 0.5 A$ $I_f = 1 A$			1.5 1.8	




Figure 1.





Figure 2.





TL7700A Series

SUPPLY VOLTAGE SUPERVISORS

- POWER-ON RESET GENERATOR
- AUTOMATIC RESET GENERATION AFTER VOLTAGE DROP
- WIDE SUPPLY VOLTAGE RANGE ... 3 V TO 18 V
- PRECISION VOLTAGE SENSOR
- TEMPERATURE-COMPENSATED VOLTAGE REFERENCE
- TRUE AND COMPLEMENT RESET OUTPUTS
- EXTERNALLY ADJUSTABLE PULSE WIDTH

DESCRIPTION


The TL7700A series are monolithic integrated circuit supply voltage supervisors specifically designed for use as reset controllers in microcomputer and microprocessor systems. During power-up the device tests the supply voltage and keeps the RESET and RESET outputs active (high and low, respectively) as long as the supply voltage has not reached its nominal voltage value. Taking RESIN low has the same effect. To ensure that the microcomputer system has reset, the TL7700A then initiates an internal time delay that delays the return of the reset outputs to their inactive states. Since the time delay for most microcomputers and microproces-

sors is in the order of several machine cycles, the device internal time delay is determined by an external time delay is determined by an external capacitor connected to the C_T input (pin 3).


$$t_d = 1.3 \times 10^4 \times C_T$$

Where : C_T is in farads (F) and t_d in seconds (s). In addition, when the supply voltage drops below the nominal value, the outputs will be active until the supply voltage returns to the nominal value. An external capacitor (typically 0.1 μ F) must be connected to the REF output (pin 1) to reduce the influence of fast transients in the supply voltage.

The TL7700Al series is characterized for operation from – 25°C to 85°C; the TL7700AC series is characterized from 0°C to 70°C.



BLOCK DIAGRAM



TL7702A R1 = 0Ω, R2 = open ; TL7705A R1 = 7.8 KΩ, R2 = 10 KΩ ; TL7709A R1 = 19.7 KΩ, R2 = 10 KΩ ; TL7712A R1 = 32.7 KΩ, R2 = 10 KΩ ; TL7715A R1 = 43.4 KΩ, R2 = 10 KΩ.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage, V _{CC} (see note 1)	20	V
Vi	Input Voltage Range at RESIN	- 0.3 to 20	V
Vi	Input Voltage at SENSE: TL7702A (see note 2) TL7705A TL7709A TL7712A TL7715A	- 0.3 to 6 - 0.3 to 10 - 0.3 to 15 - 0.3 to 20 - 0.3 to 20	V V V V
I _{OH}	High-level Output Current at RESET	- 30	mA
IoL	Low-level Output Current at RESET	30	mA
T _{amb}	Operating Free-air Temperature Range : TL77XXAI TL77XXAC	- 25 to 85 0 to 70	o ဂိ
T _{stg}	Storage Temperature Range	- 65 to 150	°C

Notes: 1. All voltage values are with respect to the network ground terminal.


2. For the TL7700A, the voltage applied to the SENSE terminal must never exceed Vs.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max.	Unit
Vs	Supply Voltage		3.6	18	V
V _{IH}	High-level Input Voltage at RESIN		2		V
V _{IL}	Low-level Input Voltage at RESIN			0.6	V
Vi	Voltage at Sense Input	TL7702A	0	See Note 3	
		TL7705A	0	10	
	4.	TL7709A	0	15	V
	f a control of	TL7712A	0	20	
	.*	TL7715A	0	20	1
I _{OH}	High-level Output Current at RESET			- 16	mA
loL	Low-level Output Current at RESET			16	mA
T _{amb}	Operating Free-air Temperature Range	TL77 - AI	- 25	85	00
		TL77 - AC	0	70	°C

Note: 3. For proper operation of the TL7702A, the voltage applied to the SENSE terminal should not exceed V_S – 1 V or 6 V, whichever is

CONNECTION DIAGRAM AND ORDER CODE



Temperature Range	Plastic Minidip	S0-8
Commercial 0 to 70 °C	TL77XXACP	TL77XXACD
Industrial – 40 to 85 °C	TL77XXAIP	TL77XXAID

THERMAL DATA

Rth	j-amb	Thermal Resistance Junction-ambient	Max.	120	°C/W

ELECTRICAL CHARACTERISTICS these specifications unless otherwise specified, apply for : $T_{amb} = -25$ to 85 °C (TLXXAI); $T_{amb} = 0$ to 70 °C (TL77XXAC)

Symbol	Parameter		Test Conditions (1)	Min.	Тур.	Max.	Unit
V _{OH}	High-level Output Voltage a	at RESET	I _{OH} = - 16 mA	V _S -1.5			V
V _{OL}	Low-Level Output Voltage a	at RESET	I _{OL} = 16 mA			0.4	V
V_{ref}	Reference Voltage		T _{amb} = 25 °C	2.48	2.53	2.58	٧
V _T	Threshold Voltage at	TL7702A		2.48	2.53	2.58	
	SENSE Input	TL7705A		4.5	4.55	4.6	
		TL7709A	$V_S = 3.6 \text{ V to } 18 \text{ V}$	7.5	7.6	7.7	V
		TL7712A	T _{amb} = 25 °C	10.6	10.8	11.0	
		TL7715A		13.2	13.5	13.8	
V _T	Threshold Voltage at SENSE Input	TL7702A		2.45	2.53	2.58	V
		TL7705A		4.45	4.55	4.6	
		TL7709A	V _S = 3.6 V to 18 V	7.4	7.6	7.7	
			2A		10.8	11.0	1
		TL7715A		13.0	13.5	13.8	
V_{T+},V_{T-}	Hysteresis (2) at SENSE	TL7702A			10		
	Input	TL7705A			15		
		TL7709A	$V_S = 3.6 \text{ V to } 18 \text{ V}$		20		mV
		TL7712A	T _{amb} = 25 °C		35		
		TL7715A			45		
1,	Input Current at RESIN Inp	ut	$V_i = 2.4 \text{ V to } V_S$			20	
			V ₁ = 0.4 V			- 100	
l ₁	Input Current at SENSE Input	TL7702A	$V_{ref} < V_i < V_S -1.5 V$		0.5	2	μΑ
Гон	High-level Output Current a	t RESET	V _O = 18 V			50	
loL	Low-level Output Current a	t RESET	V _O = 0 V			- 50	
Is	Supply Current		All Inputs and out. open		1.8	3.3	mA

Notes: 1. All characteristics are measured with $C = 0.1 \, \mu F$ from Pin 1 to GND, and with $C = 0.1 \, \mu F$ from Pin 3 to GND.

^{2.} Hysteresis is the difference between the positive going input threshold voltage, V_{T-} , and the negative going input threshold voltage, V_{T-}

SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{pi}	Pulse Width at SENSE Input	$ \begin{vmatrix} V_{ih} = V_{ityp} + 0.04 \times V_i \\ V_{iL} = V_{ityp} - 0.04 \times V_i \end{vmatrix} $	0.9			μs
tpi	Pulse Width at RESIN Input		0.4			μs
tpo	Pulse Width at Output	$C_f = 0.1 \mu F$	0.65	1.3	2.6	ms
t _{pdHL}	Propagation Delay Time from RESIN to RESET	$C_L = 100 \text{ pF} \text{ V}_S = 5 \text{ V}$ $R_L = 4.7 \text{ K}\Omega$			1	μs
t _{r/f}	Rise/Falltime at RESET and RESET	$C_L = 10 \text{ pF}$ $V_S = 5 \text{ V}$ $R_L = 4.7 \text{ K}\Omega$			1	μѕ

Figure 1 : Multiple Power Supply System Reset Generation.





Figure 2 : Reset Controller for μP .









CMOS SINGLE OPERATIONAL AMPLIFIERS

- OFFSET NULL CAPABILITY (by external compensation)
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- THE TRANSFER FUNCTION IS LINEAR
- CONSUMPTION CURRENT AND DYNAMIC PARAMETERS ARE STABLE REGARDING THE VOLTAGE POWER SUPPLY VARIA-TIONS
- DYNAMIC CHARACTERISTICS ADJUSTABLE BY Iset
- VERY LARGE Iset RANGE
- PIN COMPATIBLE TO SINGLE OPERATIONAL AMPLIFIER (UA776)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10 mV), A (5 mV), B (2 mV)

N DIP8 (Plastic Package)

J CERDIP8 (Cerdip Package)



D SO8

(Plastic Micropackage)

(Order Codes at the end of the datasheet)


DESCRIPTION

The TS271 is a low cost, low power single operational amplifier designed to operate with single or dual supplies. This operational amplifier uses the SGS-THOMSON Microelectronics silicon gate LIN MOS process giving it an excellent consumption-speed ratio. This amplifier is ideally suited for low consumption applications.

The power supply is externally programmable with a resistor connected between pins 8 and 4. It allows to choose the best consumption-speed ratio and the consumption can be minimized according to the needed speed. These devices are specified for the following l_{set} current values : 1.5 μ A, 25 μ A, 130 μ A.

The input impedance is similar to the J-FET input impedance : very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.


PIN CONNECTIONS (top view)



E88TS271-01

- 1 Offset null 1
- 2 Inverting input
- 3 Non-inverting input
- 4 VCC-
- 5 Offset null 2
- 6 Output
- $7 V_{CC}^+$
- 8 I set

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage (note 1)	12	V
V _{id}	Differential Input Voltage (note 2)	± 12	V
Vi	Input Voltage (note 3)	- 0.3 to 12	V
T _{oper}	Operating Free-air Temperature TS271C TS271I TS271M	0 to 70 - 40 to 105 - 55 to 125	°C
T _{stg}	Storage Temperature	- 65 to 150	°C
I _{set}	I _{set} Range	1 to 200	μА


All voltage values, except differential voltages, are with respect to network ground terminal. Notes: 1.

Differential voltages are at the noninverting input terminal with respect to the input terminal. The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage. 3.


OPTIMAL OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	4 to 10	V
Vi	Common-mode Input Voltage V _{CC} = 10 V	0 to 9	V

SCHEMATIC DIAGRAM



OFFSET VOLTAGE NULL CIRCUIT



RESISTOR BIASING





Figure 1: R_{set} Connected to V_{CC}⁻.



ELECTRICAL CHARACTERISTICS

 T_{amb} = 25 °C, V_{CC} = 10 V, I_{set} = 1.5 μA (unless otherwise specified) R_L Connected to V_{CC} $^-$

Symbol	Daramatar		TS2710	-	TS271I, TS271M			Unit
•	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Vio	Input Offset Voltage	Ì						mV
	V _o = 1.4 V TS271			10		1	10	
	$T_{min} < T < T_{max}$			12		Ì	12	
	TS271A			5			5	
	$T_{min} < T < T_{max}$ TS271B			6.5 2		}	6.5 2	
	$T_{min} < T < T_{max}$			3.5			3.5	l
α V _{io}	Temperature Coefficient of Input Voltage		0.7	0.0		0.7	0.0	μV/°C
Iio	Input Offset Current							pA
	$\dot{V}_i = 5 \text{ V}$, $\dot{V}_o = 5 \text{ V}$		1			1		
	$T_{min} < T < T_{max}$			100			200	
I _b	Input Bias Current $V_i = 5 V$, $V_0 = 5 V$	ļ	1			1		pΑ
	$T_{min} < T < T_{max}$		'	150		'	300	
V _{DH}	High Output Voltage (note 1)							V
	$V_i = 10 \text{ mV}$	8.8	9		8.8	9		
-	$R_L = 1 \text{ m}\Omega$	8.7			8.6	,		
A _{vd}	T _{min} < T < T _{max} Large Signal Voltage Gain	0.7		-	0.0			V/mV
,,va	$V_0 = 1 \text{ V to 6 V}$	30	100		30	100		•////
	$V_i = 5 V$					1		
j	$R_L = 1 m\Omega$ $T_{min} < T < T_{max}$	20			20	ĺ		
Gwr	Gain Bandwidth Product	20		 	20			MHz
Gwr	$A_v = 40 \text{ dB}$		0.1			0.1		101112
j	$R_L = 1 M\Omega$							1
	$C_L = 100 \text{ pF}$ fin = 10 KHz							
CMR	Common-mode Rejection Ratio	+						dB
OWIT	$V_0 = 1.4 \text{ V}$	60	80		60	80		ub ub
	$V_i = 1 \text{ V to } 7.4 \text{ V}$							
SVR	Supply Voltage Rejection Ratio				00			dB
	$V_{CC} = 5 \text{ V to } 10 \text{ V}$ $V_{O} = 1.4 \text{ V}$	60	80		60	80		
Icc	Supply Current (per amplifier)		-					μА
.00	$A_V = 1$, no Load		10	15		10	15	μ.
ľ	$V_0 = 5 V_1, V_1 = 5 V$			47			4.0	1
	$T_{min} < T < T_{max}$	+		17			18	
Is	Output Current $V_i = 10 \text{ mV}, V_0 = 0 \text{ V}$	45	60	85	45	60	85	mA
I _s	Output Current	+	- 00	- 00	-10	- 00	- 00	mA
(Sink)	$V_i = -10 \text{ mV}, V_o = V_{CC}$	35	45	65	35	45	65	
Svo	Slew Rate at Unity Gain		0.04			0.04		V/µS
øm	Phase Margin at Unity Gain							Degrees
	$A_V = 40 \text{ dB}$							
ł	$R_L = 1 M\Omega$ $C_L = 10 pF$		35			35		į
	C _L = 100 pF		10			10		
Kov	Overshoot Factor							%
	$C_L = 10 \text{ pF}$		40			40		
- V	C _L = 100 pF	+	70			70		-
Vn	Input Equivalent Noise Voltage F = 1 KHz		70			70		nV/√Hz
ŀ	$R_S = 10 \Omega$	1	1					1

Note: 1. Low output voltage is less than 50mV.



ELECTRICAL CHARACTERISTICS T_{amb} = 25 °C, V_{CC} = 10 V, I_{set} = 25 μA (unless otherwise specified) R_L Connected to V_{CC} $^-$

Cumbal	Doromatar		TS2710	;	TS27	711, TS2	271M	Unit
Symbol	Parameter	Min.	Typ.	Max.	Min.	Тур.	Max.	Unit
V_{io}	Input Offset Voltage							mV
	V _o = 1.4 V TS271			10			10	1
	$T_{min} < T < T_{max}$			12			12	
	TS271A	-		5			5	
	$T_{min} < T < T_{max}$			6.5		1	6.5	1
	TS271B $T_{min} < T < T_{max}$		1	2 3.5			2 3.5	
α V _{io}	Temperature Coefficient of Input Voltage	1	2	0.0		2	0.0	μV/°C
l _{io}	Input Offset Current	-	-					pΑ
'10	$V_i = 5 V_o$, $V_o = 5 V$		1			1		P''
	$T_{min} < T < T_{max}$			100			200	
Ι _b	Input Bias Current		Ì					pА
	$\dot{V}_i = 5 \text{ V}, \dot{V}_o = 5 \text{ V}$		1	150	Ì	1	300	
- \	T _{min} < T < T _{max} High Output Voltage (note 1)			150	 		300	V
V _{DH}	V _i = 10 mV	8.7	8.9		8.7	8.9		\ \ \
	$R_L = 100 K\Omega$	0.7	0.0		0	0.0		
	$T_{min} < T < T_{max}$	8.6			8.5			
A _{vd}	Large Signal Voltage Gain			ı				V/mV
	$V_0 = 1 \text{ V to 6 V}$ $V_1 = 5 \text{ V}$	30	50		30	50		
	$R_L = 100 \text{ K}\Omega$		1		ļ	ļ		
	$T_{min} < T < T_{max}$	20	l		10			
Gwr	Gain Bandwidth Product							MHz
	$A_v = 40 \text{ dB}$		0.7			0.7		
	$R_L = 100 \text{ K}\Omega$ $C_L = 100 \text{ pF}$		l			l		
	fin = 100 KHz		Ì			1		
CMR	Common-mode Rejection Ratio							dB
	$V_0 = 1.4 \text{ V}$	60	80		60	80		
	V _i = 1 V to 7.4 V		.		l			ļ <u>-</u> -
SVR	Supply Voltage Rejection Ratio V _{CC} = 5 V to 10 V	60	80	l.	60	80		dB
į	$V_{cc} = 3 \text{ V to 10 V}$ $V_{o} = 1.4 \text{ V}$	00	80	1	00	90		
Icc	Supply Current (per amplifier)							μА
.00	$A_V = 1$, no Load		150	200		150	200	1
	$V_0 = 5 V$, $V_i = 5 V$			050	İ		200	ł
	T _{min} < T < T _{max} Output Current			250		-	300	mA
Is	$V_i = 10 \text{ mV}, V_o = 0 \text{ V}$	45	60	85	45	60	85	IIIA
I _s	Output Current		"					mA
(Sink)	$V_i = -10 \text{ mV}, V_o = V_{CC}$	35	45	65	35	45	65	ŀ
Svo	Slew Rate at Unity Gain		0.6			0.6		V/µS
øm	Phase Margin at Unity Gain							Degrees
	$A_V = 40 \text{ dB}$							
	$R_L = 100 \text{ K}\Omega$ $C_L = 10 \text{ pF}$		50			50		
	$C_L = 100 \text{ pF}$		30			30		
Kov	Overshoot Factor							%
	$C_L = 10 pF$		30	1	1	30	1	1
	$C_L = 100 \text{ pF}$		50	<u> </u>		50	-	<u> </u>
Vn	Input Equivalent Noise Voltage		38	1		38	1	nV/√Hz
	$F = 1 \text{ KHz}$ $R_S = 10 \Omega$							1

Note: 1. Low output voltage is less than 50mV.


ELECTRICAL CHARACTERISTICS

 T_{amb} = 25 °C, V_{CC} = 10 V, I_{set} = 130 μA (unless otherwise specified) R_L Connected to V_{CC} $^-$

Symbol	Parameter		TS2710		TS2711, TS271M			Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V_{io}	Input Offset Voltage	1		İ		1	l l	mV
	V _o = 1.4 V TS271			10			10	ł
	$T_{min} < T < T_{max}$			12	}	1	12	ł
	TS271A			5			5	
	$T_{min} < T < T_{max}$			6.5	1	1	6.5	l
	TS271B			2		ļ	2	
	$T_{min} < T < T_{max}$	+	 _	3.5			3.5	1400
αV_{io}	Temperature Coefficient of Input Voltage		5			5	ļ	μV/°(
lio	Input Offset Current $V_i = 5 V$, $V_0 = 5 V$		1			1	ĺ	pΑ
	$V_1 = 3 V$, $V_0 = 3 V$ $V_{min} < T < T_{max}$		'	100		i '	200	
l _b	Input Bias Current	1		100				pA
'0	$V_i = 5 \text{ V}$, $V_o = 5 \text{ V}$		1		}	1		
	$T_{min} < T < T_{max}$			150			300	
V_{DH}	High Output Voltage (note 1)							V
	$V_i = 10 \text{ mV}$	8.2	8.4		8.2	8.4		
	$R_L = 10 \text{ K}\Omega$	0.1						1
	T _{min} < T < T _{max}	8.1	-		8		<u> </u>	V/mV
A_{vd}	Large Signal Voltage Gain V _o = 1 V to 6 V	10	15		10	15	Ì	V/IIIV
	$V_0 = 1$ V to 0 V $V_1 = 5$ V	10	'3		10	13	ł	
	$R_L = 10 \text{ K}\Omega$		ł			ł	}	
	$T_{min} < T < T_{max}$	7			6			
Gwr	Gain Bandwidth Product		}				}	MHz
	$A_v = 40 \text{ dB}$		2.3			2.3		
	$R_L = 10 \text{ K}\Omega$ $C_L = 100 \text{ pF}$					1		
	fin = 200 KHz		1			1	ĺ	
CMR	Common-mode Rejection Ratio	1						dB
OWILL	$V_0 = 1.4 \text{ V}$	60	80		60	80		"
	$V_{i} = 1 \ V \text{ to } 7.4 \ V$							
SVR	Supply Voltage Rejection Ratio							dB
	$V_{CC} = 5 \text{ V to } 10 \text{ V}$	60	70		60	70		
	$V_0 = 1.4 \text{ V}$							
Icc	Supply Current (per amplifier)		000	1000		000	1200	μΑ
	$A_V = 1$, no Load $V_0 = 5 V$, $V_i = 5 V$		800	1300		800	1300	1
	$T_{min} < T < T_{max}$			1400		İ	1500	İ
l _s	Output Current	1				i		mA
-3	$V_i = 10 \text{ mV}, V_o = 0 \text{ V}$	45	60	85	45	60	85	1
I _s	Output Current							mA
(Sink)	$V_i = -10 \text{ mV}, V_o = V_{CC}$	35	45	65	35	45	65	
Svo	Slew Rate at Unity Gain		4.5			4.5		V/µS
ø m	Phase Margin at Unity Gain							Degree
	$A_V = 40 \text{ dB}$						1	1
	$R_L = 10 \text{ K}\Omega$							
	$C_L = 10 \text{ pF}$ $C_L = 100 \text{ pF}$		56 56		ļ	56 56	ł	
Kov	Overshoot Factor	+	1 30			30		%
NOV	$C_1 = 10 \text{ pF}$		30	1	ł	30	}	/°
	$C_L = 100 \text{ pF}$	1	30			30	}	1
V _n	Input Equivalent Noise Voltage							nV/√H
	F =1 KHz	1	30			30		• / • / •
	$R_S = 10 \Omega$							

Note: 1. Low output voltage is less than 50mV.





OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT $V_{CC}\pm5~V,~R_L=10~K\Omega,~C_L=100~pF,~T_{amb}=25~^{\circ}C$

E88TS271-07

GAIN (dB)

50

45

90

135

180


FREQUENCY (Hz)

 $I_{set} = 25 \mu A$

1 K

OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT $V_{CC}\pm5~V,~R_L=100~\kappa\Omega,~C_L=100~pF,~T_{amb}=25~^{\circ}C$

E88TS271-08



 $I_{set} = 1.5 \mu A$

OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT $V_{CC}\pm5~V,~R_L=1~\text{M}\Omega,~C_L-100~\text{pF},~T_{amb}=25^{\circ}\text{C}$

E88TS271-09


8/10

ORDER CODES

Part Number	Temperature	F	ackaç	ge			
Part Number	Range °C	N	D	J			
TS271C	0 to + 70	•	•				
TS271AC	0 to + 70	•	•				
TS271BC	0 to + 70	•	•				
TS271I	- 40 to + 105	•	•				
TS271M	- 55 to + 125	:		•			
TS271AI	- 40 to + 105	•	•				
TS271AM	- 55 to + 125			•			
TS271BI	- 40 to + 105	•	•				
TS271BM	- 55 to + 125			•			
Examples: TS271 ACN, TS271 CD							


PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP OR CERDIP



PACKAGE MECHANICAL DATA (continued)

8 PINS - PLASTIC MICROPACKAGE SO





TS272 TS27M2/TS27L2

CMOS DUAL OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACI-TANCE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT FOR TS272
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN COMPATIBLE TO STANDARD DUAL OPE-RATIONAL AMPLIFIERS (TL082 - LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10 mV), A (5 mV), B (2 mV)



N DIP8

(Plastic package)

J CERDIP8 (Cerdip package)



D SO8

(Plastic micropackage)

(Order Codes at the end of the Data sheet)

DESCRIPTION


The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS THOMSON Microelectronics silicon gate LIN MOS process giving them an excellent consumption speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio.

- Icc = 10 μA per amplifier : TS27L2 (Low bias versions)
- Icc = 150 μA per amplifier : TS27M2 (Medium bias versions)
- Icc = 1 mA per amplifier : TS272 (High bias versions)

The input impedance is similar to the J-FET input impedance. Very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.


PIN CONNECTIONS (top view)



E88TS272-01

- 1 Output 1
- 2 Inverting input 1
- 3 Non-inverting input 1
- 4 Vcc
- 5 Non-inverting input 2
- 6 Inverting input 2
- 7 Output 2
- 8 Vcc+

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vcc	Supply Voltage (note 1)		12	V
V _{id}	Differential Input Voltage (note 2)		± 12	V
Vi	Input Voltage (note 3)		- 0.3 to 12	V
T _{oper}	Operating Free-air Temperature	TS272C TS272I TS272M TS27M2C TS27M2I TS27M2M TS27L2C TS27L2C TS27L2I TS27L2M	0 to 70 - 40 to 105 - 55 to 125 0 to 70 - 40 to 105 - 55 to 125 0 to 70 - 40 to 105 - 55 to 125 0 to 70 - 40 to 105 - 55 to 125	್
T _{stg}	Storage Temperature	,	- 65 to 150	°C


Notes: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

Differential voltages are at the non-inverting input terminal respect to the terminal.
 The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage.

OPTIMAL OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage (note 1)	4 to 10	٧
Vi	Common Mode Input Voltage V _{CC} = 10 V	0 to 9	٧

SCHEMATIC DIAGRAM (For 1/2 TS27×2)



ELECTRICAL CHARACTERISTICS FOR TS272

 T_{amb} = 25 °C, V_{CC} = 10 V (unless otherwise specified) R_L Connected to V_{CC} $^-$

Symbol	Parameter		TS2720	;	TS2	72I/TS2	72M	Unit
	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Uiiit
V_{io}	Input Offset Voltage							mV
	V _o = 1.4 V TS272			10			10	
	$T_{min} < T < T_{max}$			12			12	
	TS272A			5			5	
	$T_{min} < T < T_{max}$			6.5			6.5	
	TS272B $T_{min} < T < T_{max}$			2 3.5			2 3.5	
α V _{io}	Temperature Coefficient of Input Voltage		5	0.0		5	0.5	μV/°C
I _{io}	Input Offset Current					J -		μνιο
'10	$V_i = 5 \text{ V}, V_0 = 5 \text{ V}$		1			1		pА
	$T_{min} < T < T_{max}$			0.1			0.2	nA
I_{IB}	Input Bias Current							
	$V_i = 5 V$, $V_o = 5 V$		1	0.45		1		pA
.,	$T_{min} < T < T_{max}$			0.15			0.3	nA V
V _{DH}	High Output Voltage (note 1) V _i = 10 mV	8.2	8.4		8.2	8.4		\ \
	$R_L = 10 \text{ k}\Omega$	0.2	0.4		0.2	0.1		
	$T_{min} < T < T_{max}$	8.1			8			
A_{vd}	Large Signal Voltage Gain			Ì				V/mV
	V _o = 1 V to 6 V V _i = 5 V	10	15		10	15		
	$V_1 = 5 \text{ V}$ $R_L = 10 \text{ K}\Omega$							
	$T_{min} < T < T_{max}$	7			6			
Gwr	Gain Bandwidth Product							MHz
	$A_v = 40 dB$		3.5			3.5		
	$R_L = 10 \text{ k}\Omega$		ļ					
	C _L = 100 pF Fin = 200 KHz							
CMR	Common Mode Rejection Ratio	65	80		65	80		dB
• • • • • • • • • • • • • • • • • • • •	$V_0 = 1.4 \text{ V}$	""						"_
	V _i = 1 V to 7.4 V							
SVR	Supply Voltage Rejection Ratio	60	70		60	70		dB
	$V_{CC} = 5 \text{ V to } 10 \text{ V}$ $V_{o} = 1.4 \text{ V}$							
Icc	Supply Current (per amplifier)	-	1			 		μА
100	$A_V = 1$, no Load		1000	1500		1000	1500	μΛ
	$V_O = 5 V$							
	$T_{min} < T < T_{max}$			1600			1700	
I _s	Output Current	4.5		0.5	4.5		0.5	mA
	$V_i = 10 \text{ mV}, V_O = 0 \text{ V}$	45	60_	85	45	60	85	
I _s (sink)	Output Current V _i = - 10 mV, V _O = V _{CC}	35	45	65	35	45	65	mA
Svo	Slew Rate at Unity Gain	1 33	5.5	- 00	- 55	5.5	- 00	V/µS
øm	Phase Margin at Unity Gain		3.5	1		5.5		Degree:
	$A_V = 40 \text{ dB}$		45			45		Degree
	$R_L = 10 \text{ k}\Omega$							
	C _L = 100 pF					<u> </u>		
Kov	Overshoot Factor		30			30		%
V_n	Input Equivalent Noise Voltage f = 1 KHz		30			30		nV/√Hz
	$R_S = 10 \Omega$							
VoiVos	Cross Talk Attenuation	1	120		 	120	<u> </u>	dB
	ow output voltage is less than 50mV			L			L	

ELECTRICAL CHARACTERISTICS FOR TS27M2


 T_{amb} = 25 °C, V_{CC} = 10 V (unless otherwise specified) R_L Connected to V_{CC}

Symbol	Parameter	T	S27M2	С	TS27N	/121/TS2	7M2M	Unit
Symbol	Farameter	Min.	Тур.	Max.	Min. Typ.		Max.	
V_{io}	Input Offset Voltage							mV
	$V_0 = 1.4 \text{ V}$			10	İ		4.0	
	TS27M2 T _{min} . < T < T _{max}			10 12			10 12	
	TS27M2A			5			5	
	$T_{min} < T < T_{max}$			6.5			6.5	
	TS27M2B			2	1		2	
	$T_{min} < T < T_{max}$			3.5			3.5	
αV_{io}	Temperature Coefficient of Input Voltage		2			2		μV/°C
I_{io}	Input Offset Current							
	$V_i = 5 \text{ V}, V_o = 5 \text{ V}$		1	0.4		1		pA
	T _{min} < T < T _{max}	-	-	0.1			0.2	nA
I _{IB}	Input Bias Current $V_i = 5 V$, $V_0 = 5 V$		1			1		pA
	$V_1 = 5 V$, $V_0 = 5 V$ $T_{min} < T < T_{max}$		'	0.15		'	0.3	nA
V _{DH}	High Output Voltage (note 1)			0.10			0.0	V
▼ DH	$V_i = 10 \text{ mV}$	8.7	8.9		8.7	8.9		
	$R_L = 100 \text{ k}\Omega$							
	$T_{min} < T < T_{max}$	8.6			8.5			
A_{vd}	Large Signal Voltage Gain	1	1			'		V/m\
	$V_0 = 1 \text{ V to 6 V}$	30	50		30	50		
	$R_L = 100 \text{ k}\Omega$ $V_i = 5 \text{ V}$							
	$T_{min} < T < T_{max}$	20			10			
Gwr	Gain Bandwidth Product							MHz
∽w,	$A_v = 40 \text{ dB}$		1			1		
	$R_L = 100 \text{ k}\Omega$		1					
	$C_L = 100 \text{ pF}$					Ì		
21.15	Fin = 100 KHz		ļ <u></u>					
CMR	Common-mode Rejection Ratio	65	80		65	80		dB
	V _o = 1.4 V V _i = 1 V to 7.4 V							
SVR	Supply Voltage Rejection Ratio	60	80		60	80		dB
0111	$V_{CC} = 5 \text{ V to } 10 \text{ V}$		00			00		ab
	$V_0 = 1.4 \text{ V}$							
Icc	Supply Current (per amplifier)							μΑ
	$A_V = 1$, no Load		150	200		150	200	·
	$V_0 = 5 V$			050			000	
	$T_{min} < T < T_{max}$			250			300	
Is	Output Current $V_i = 10 \text{ mV}, V_o = 0 \text{ V}$	45	60	85	45	60	85	mA
	Output Current	45	- 60	- 65	45	- 60	65	A
I _s (sink)	$V_i = -10 \text{ mV}, V_o = V_{CC}$	35	45	65	35	45	65	mA
S _{vo}	Slew Rate at Unity Gain	- 55	0.6	03	- 55	0.6	- 03	V/µS
ø m	Phase Margin at Unity Gain	-	0.0			0.0		Degree
וווש	$A_V = 40 \text{ dB}$		45			45		Degree
	$R_L = 100 \text{ k}\Omega$							
	C _L = 100 pF							
Kov	Overshoot Factor		30			30		%
V_n	Input Equivalent Noise Voltage		38			38		nV/√H
	f = 1 KHz							, ,,,,
	$R_S = 10 \Omega$							
V_{01}/V_{02}	Cross Talk Attenuation		120			120		dB

ELECTRICAL CHARACTERISTICS FOR TS27L2


 T_{amb} = 25 °C, V_{CC} = 10 V (unless otherwise specified) R_L Connected to V_{CC} $^-$

Symbol	Parameter		TS27L20	2	TS27	L2I/TS2	7L2M	Unit
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V_{io}	Input Offset Voltage							mV
	$V_0 = 1.4 \text{ V}$ TS27L2			10			10	
	$T_{min} < T < T_{max}$			12		İ	12	
	TS27L2A	1		5			5	
	$T_{min} < T < T_{max}$			6.5			6.5	
	$TS27L2B$ $T_{min} < T < T_{max}$			3.5			2 3.5	
α V _{io}	Temperature Coefficient of Input		0.7	3.3		0.7	3.3	μV/°C
αVio	Voltage		0.7			0.7		μν/ Ο
l _{io}	Input Offset Current							
	$\dot{V}_i = 5 \text{ V}, \dot{V}_o = 5 \text{ V}$		1	0.4		1		pΑ
	$T_{min} < T < T_{max}$			0.1			0.2	nA
I _{IB}	Input Bias Current $V_i = 5 \text{ V}$, $V_0 = 5 \text{ V}$		1			1		pA
	$T_{min} < T < T_{max}$		'	0.15		'	0.3	nA
V _{DH}	High Output Voltage (note 1)			-				V
- 511	$V_i = 10 \text{ mV}$	8.8	9		8.8	9		
	$R_L = 1 M\Omega$							
	$T_{min} < T < T_{max}$	8.7			8.6			Mark
A_{vd}	Large Signal Voltage Gain $V_0 = 1 \text{ V to 6 V}$	60	100		60	100		V/mV
	$R_L = 1 M\Omega$	00	100		00	100		
	$V_i = 5 \text{ V}$							
	$T_{min} < T < T_{max}$	45			40			
G_{wr}	Gain Bandwidth Product					١		MHz
	$A_V = 40 \text{ dB}$ $R_L = 1 \text{ M}\Omega$		0.1			0.1		
	$C_1 = 100 \text{ pF}$							
	Fin = 100 KHz							
CMR	Common Mode Rejection Ratio	65	80		65	80		dB
	$V_0 = 1.4 \text{ V}$							
	V _i = 1 V to 7.4 V							
SVR	Supply Voltage Rejection Ratio	60	80		60	80		dB
	V _{CC} = 5 V to 10 V V ₀ = 1.4 V							
Icc	Supply Current (per amplifier)	_						μА
ICC	$A_V = 1$, no Load		10	15		10	15	μΛ
	$V_0 = 5 \text{ V}$							
	$T_{min} < T < T_{max}$			17			18	
Is	Output Current	4.5	00	0.5	4.5	00	0.5	mA
	$V_i = 10 \text{ mV}, V_o = 0 \text{ V}$	45	60	85	45	60	85	
I _s (Sink)	Output Current V _i = - 10 mV, V _o = V _{CC}	35	45	65	35	45	65	mA
S _{VO}	Slew Rate at Unity Gain	33	0.04	03	33	0.04	03	V/uS
ø m	Phase Margin at Unity Gain		0.04		 	0.04	 	Degree
וווש	$A_V = 40 dB$		45			45		Dogree
	$^{"}$ R _L = 1 M Ω		'-					
	C _L = 100 pF			ļ				ļ
Kov	Overshoot Factor		30	1		30		%
V_n	Input Equivalent Noise Voltage		70			70		nV/√Hz
	f = 1 KHz							
V - A/	$R_S = 10 \Omega$		120			120	-	dB
	Ow output voltage is less than 50mV		120	1		1 120		_ ub




 $V_O = V_{IC} = 0.2 \ V_{CC}$, $T_{amb} = 25 \ ^{\circ}C$, NO LOAD

E88TS272-04




SUPPLY CURRENT vs FREE-AIR TEMPERATURE $V_{CC} = 10 \text{ V}, V_{IC} = 5 \text{ V}, V_{O} = 5 \text{ V}, \text{NO LOAD}$

E88TS272-05



TS272


OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT $V_{CC} = 10V, R_L = 10k\,\Omega.C_L = 100pF, T_{amb} = 25^{\circ}C$ E88TS272-06



TS27M2

 OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT

 VCC = 10V, R_L = 100kΩ, C_L = 100pF, T_{amb} = 25 °C
 E88TS272-07



TS27L2


OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT VCC = 10V, $R_L = 1M\Omega$, $C_L = 100pF$, $T_{amb} = 25^{\circ}C$ E88TS272-08

ORDER CODES

Part Number	Temperature	P	acka	ge
Fait Number	Range °C	N	D	J
TS272C	0 to 70	•	•	
TS272AC	0 to 70	•	•	1
TS272BC	0 to 70	•	•	1 1
TS272I	- 40 to 105	•	•] }
TS272M	- 55 to 125			•
TS27M2C	0 to 70	•	•	
TS27M2AC	0 to 70	•	•	
TS27M2BC	0 to 70	•	•	
TS27M2I	- 40 to 105	•	•	i i
TS27M2M	- 55 to 125			•
TS27L2C	0 to 70	•	•	
TS27L2AC	0 to 70	•	•	
TS27L2BC	0 to 70	•	•	}
TS27M2I	- 40 to 105	•	•	
TS27L2M	– 55 to 125			•
TS272AI	– 40 to 105	•	•	1 1
TS272BI	- 40 to 105	•	•	1
TS272AM	– 55 to 125			•
TS272BM	- 55 to 125			•
TS27M2AI	- 40 to 105	•	•	
TS27M2BI	– 40 to 105	•	•	
TS27L2AI	– 40 to 105	•	•	1 (
TS27L2BI	- 40 to 105	•	•	1 1
TS27M2AM	– 55 to 125		ļ	•
TS27M2BM	- 55 to 125			•
TS27L2AM	- 55 to 125			•
TS27L2BM	- 55 to 125			•
Examples : TS2	27L2ACN, TS272C	D		


PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP OR CERDIP



PACKAGE MECHANICAL DATA (continued)

8 PINS - PLASTIC MICROPACKAGE SO






TS274 TS27M4/TS27L4

CMOS QUAD OPERATIONAL AMPLIFIERS

- EXCELLENT PHASE MARGIN ON CAPACI-TIVE LOADS
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT FOR TS274
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN COMPATIBLE TO STANDARD QUAD OPERATIONAL AMPLIFIERS (TL084-LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10 mV), A (5 mV), B (2 mV)




DESCRIPTION

The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON Microelectronics silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.


Three power consumptions are available allowing to have always the best consumption-speed ratio.

- Icc = 10 μA per amplifier : TS27L4 (Low bias versions)
- Icc = 150 μA per amplifier : TS27M4 (Medium bias versions)
- Icc = 1 mA per amplifier : TS274 (High bias versions)

The input impedance is similar to the J-FET input impedance: very high input inpedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vcc	Supply Voltage (note 1)		12	V
V _{id}	Differential Input Voltage (note 2)		± 12	V
Vi	Input Voltage (note 3)		- 0.3 to 12	V
T _{oper}	Operating Free-air Temperature	TS274C TS274I TS274M TS27M4C TS27M4I TS27M4M TS27L4C TS27L4I TS27L4I	0 to 70 - 40 to 105 - 55 to 125 0 to 70 - 40 to 105 - 55 to 125 0 to 70 - 40 to 105 - 55 to 125 0 to 70 - 40 to 105 - 55 to 125	°C
T _{stg}	Storage Temperature		- 65 to 150	°C

Notes: 1. All voltage values, except differential voltages, are with respect to network ground terminal.


2. Differential voltages are at the noninverting input terminal with respect to the input terminal.

3. The magnitude of the input voltage must never exceed the magnitude of the positive supply voltage.

OPTIMAL OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
· V _{CC}	Supply Voltage (note 1)	4 to 10	٧
Vi	Common Mode Input Voltage V _{CC} = 10 V	0 to 9	V

SCHEMATIC DIAGRAM (for 1/4 TS27 x 4)



ELECTRICAL CHARACTERISTICS FOR TS274

 T_{amb} = 25 °C, V_{CC} = 10 V (unless otherwise specified) R_L Connected to V_{CC} $^-$

Symbol	Parameter		TS2740	;	TS274I/TS274M			Unit
- 1	Faranietei	Min.	Typ.	Max.	Min.	Тур.	Max.	Unit
Vio	Input Offset Voltage V _o = 1.4 V TS274							mV
	T _{min} < T < T _{max} TS274A			10 12 5			10 12 5	
	$T_{min} < T < T_{max}$ $TS274B$ $T_{min} < T < T_{max}$			6.5 2 3.5			6.5 2 3.5	
α V_{io}	Temperature Coefficient of Input Voltage		5			5		μV/°C
l _{io}	Input Offset Current $V_i = 5 \text{ V}$, $V_0 = 5 \text{ V}$ $T_{min} < T < T_{max}$		1	0.1		1	0.2	pA nA
l _b	Input Bias Current $V_i = 5 \ V$, $V_o = 5 \ V$ $T_{min} < T < T_{max}$		1	0.15		1	0.3	pA nA
V _{DH}	High Output Voltage (note 1) $V_i = 10 \text{ mV}$ $R_1 = 10 \text{ k}\Omega$	8.2	8.4		8.2	8.4		V
	$T_{min} < T < T_{max}$	8.1			8	İ		
A _{vd}	Large Signal Voltage Gain $V_0 = 1 V \text{ to } 6 V$ $R_L = 10 \text{ k}\Omega$ $V_1 = 5 V$	10	15		10	15	i	V/mV
Ì	$T_{min} < T < T_{max}$	7			6	l	1	
G _{wr}	Gain Bandwidth Product $A_v = 40 \text{ dB}$ $R_L = 10 \text{ k}\Omega$ $C_L = 100 \text{ pF}$ fin = 200 KHz		3.5			3.5		MHz
CMR	Common Mode Rejection Ratio V _o = 1.4 V V _i = 1 V to 7.4 V	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = 5 \text{ V to } 10 \text{ V}$ $V_o = 1.4 \text{ V}$	60	70		60	70		dB
Icc	Supply Current (per amplifier) Av = 1, no Load		1000	1500		1000	1500	μΑ
	$V_0 = 5 V$ $T_{min} < T < T_{max}$	1		1600			1700	
Is	Output Current V _i = 10 mV, V _o = 0 V	45	60	85	45	60	85	mA
I _s (Sink)	Output Current $V_i = -10 \text{ mV}, V_o = V_{CC}$	35	45	65	35	45	65	mA
Svo	Slew Rate at Unity Gain		5.5			5.5		V/μS
øm	Phase Margin at Unity Gain $A_V = 40 \text{ dB}$ $B_L = 10 \text{ k}\Omega$ $C_L = 100 \text{ pF}$		45			45		Degree
Kov	Overshoot Factor		30			30		%
V _n	Input Equivalent Noise Voltage $f=1~{\rm KHz}$ ${\rm R}_{\rm S}=10~\Omega$		30			30		nV/√Hz
V _{O1} /V _{O2}	Cross Talk Attenuation		120			120		dB

ELECTRICAL CHARACTERISTICS FOR TS27M4


 T_{amb} = 25 °C, V_{CC} = 10 V (unless otherwise specified) R_L Connected to V_{CC} -

Symbol	Parameter	-	TS27M4	С	TS27M4I/TS27M4M			Unit
	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V_{io}	Input Offset Voltage							mV
	V _o = 1.4 V TS27M4			10			10	
	T _{min} < T < T _{max} TS27M4A			12 5			12	
	T _{min} < T < T _{max} TS27M4B			6.5 2			5 6.5	1
	TS27M4B T _{min} < T < T _{max}		ľ	3.5			6.5 2 3.5	
α V _{io}	Temperature Coefficient of Input		2	0.0		2	0.0	μV/°C
10	Voltage							F
l _{io}	Input Offset Current V _i = 5 V , V _o = 5 V		1		l	1		ρA
	$V_i = 5 V$, $V_0 = 5 V$ $T_{min} < T < T_{max}$, ,	0.1		'	0.2	nA
I _b	Input Bias Current							
	$V_i = 5 V$, $V_o = 5 V$ $T_{min} < T < T_{max}$		1	0.15		1	0.3	pA nA
V _{DH}	High Output Voltage (note 1)							V
	$V_i = 10 \text{ mV}$ $R_L = 100 \text{ k}\Omega$	8.7	8.9		8.7	8.9		
	$T_{min} < T < T_{max}$	8.6			8.5			
A_{vd}	Large Signal Voltage Gain $V_0 = 1 \text{ V to 6 V}$	30	50		30	50		V/mV
	$R_L = 100 \text{ k}\Omega$ $V_i = 5 \text{ V}$	30	30	ĺ	30	30		1
	$V_i = 5 V$ $T_{min} < T < T_{max}$	20			10			
Gwr	Gain Bandwidth Product	+ = -	 	<u> </u>				MHz
	$A_V = 40 \text{ dB}$ $R_L = 100 \text{ k}\Omega$	ĺ	1			1		
	$C_{L} = 100 pF$			ĺ				1
0115	f _{in} = 100 KHz							
CMR	Common Mode Rejection Ratio $V_0 = 1.4 \text{ V}$	65	80		65	80		dB
	$V_{i} = 1 \text{ V to } 7.4 \text{ V}$							
SVR	Supply Voltage Rejection Ratio V _{CC} = 5 V to 10 V	60	80		60	80		dB
	$V_0 = 1.4 \text{ V}$							
Icc	Supply Current (per amplifier)		150	200		150	200	μΑ
	$A_V = 1$, no Load $V_0 = 5$ V		130			130		
	$T_{min} < T < T_{max}$		ļ	250			300	
Is	Output Current $V_i = 10 \text{ mV}, V_o = 0 \text{ V}$	45	60	85	45	60	85	mA
١s	Output Current	+ '		- 55		- 50	- 00	mA
I _s (Sink)	$V_i = -10 \text{ mV}, V_o = V_{CC}$	35	45	65	35	45	65	
Svo	Slew Rate at Unity Gain		0.6			0.6		V/µS
øm	Phase Margin at Unity Gain A _V = 40 dB		45			45		Degrees
	$R_L = 100 \text{ k}\Omega$		-5			-5		
V .	C _L = 100 pF	-	20			20	-	0/
K _{OV}	Overshoot Factor Input Equivalent Noise Voltage		30			30		%
٧n	f = 1 KHz		36			30		nV/√Hz
)/	$R_S = 10 \Omega$		100			100		-10
V_{01}/V_{02}	Cross Talk Attenuation		120			120	L	dB


ELECTRICAL CHARACTERISTICS FOR TS27L4

 T_{amb} = 25 °C, $V_{\rm CC}$ = 10 V (unless otherwise specified) R_L Connected to $V_{\rm CC}$ $^-$

Symbol	Parameter		TS27L40	<u> </u>	TS27L4I/TS27L4M			Unit
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Ullit
V _{io}	Input Offset Voltage V ₀ = 1.4 V TS27L4							mV
	TS27L4 T _{min} < T < T _{max} TS27L4A T _{min} < T < T _{max} TS27L4B			10 12 5 6.5 2 3.5			10 12 5 6.5 2 3.5	
	$T_{min} < T < T_{max}$			3.5			3.5	
α V_{io}	Temperature Coefficient of Input Voltage		0.7			0.7		μV/°C
l _{io}	$\begin{array}{l} \text{Input Offset Current} \\ V_i = 5 \ V \ , \ \ V_o = 5 \ V \\ T_{min} < T < T_{max} \end{array}$		1	0.1		1	0.2	pA nA
Ι _b	Input Bias Current $V_i = 5 V$, $V_o = 5 V$ $T_{min} < T < T_{max}$		1	0.15		1	0.3	pA nA
V _{DH}	$ \begin{array}{ll} \mbox{High Output Voltage (note 1)} \\ \mbox{$V_i = 10 \ mV$} \\ \mbox{$R_L = 1 \ M\Omega$} \end{array} $	8.8	9	İ	8.8	9		V
	$T_{min} < T < T_{max}$	8.7			8.6			
A _{vd}	Large Signal Voltage Gain $V_0 = 1 \text{ V to 6 V}$ $R_L = 100 \text{ k}\Omega$ $V_i = 5 \text{ V}$	60	100		60	100		V/mV
	$T_{min} < T < T_{max}$	45			40		ĺ	
G _{wr}	Gain Bandwidth Product $A_v = 40 \text{ dB}$ $R_L = 1 \text{ M}\Omega$ $C_L = 100 \text{ pF}$ fin = 10 KHz		0.1			0.1		MHz
CMR	Common Mode Rejection Ratio V _o = 1.4 V V _i = 1 V to 7.4 V	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio V _{CC} = 5 V to 10 V V _o = 1.4 V	60	80		60	80		dB
Icc	Supply Current (per amplifier) $A_V = 1$, no Load $V_o = 5 \ V$		10	15		10	15	μА
	$T_{min} < T < T_{max}$			17			18	
Is	Output Current $V_i = 10 \text{ mV}, V_o = 0 \text{ V}$	45	60	85	45	60	85	mA
I _s (Sink)	Output Current $V_i = -10 \text{ mV}, V_o = V_{CC}$	35	45	65	35	45	65	mA
S_{VO}	Slew Rate at Unity Gain		0.04			0.04		V/µS
øm	Phase Margin at Unity Gain $A_V = 40 \text{ dB}$ $R_L = 1 \text{ M}\Omega$ $C_L = 100 \text{ pF}$		45			45		Degree
Kov	Overshoot Factor		30			30		%
V _n	Input Equivalent Noise Voltage $f = 1 \text{ KHz}$ $R_S = 10 \Omega$		70			70		nV/√Hz
V ₀₁ / V ₀₂	Cross Talk Attenuation		120			120		dB




 $V_O = V_{IC} = 0.2 V_{CC}$, $T_{amb} = 25 \,^{\circ}\text{C}$, NO LOAD E88TS274-02



SUPPLY CURRENT vs FREE-AIR TEMPERATURE $V_{CC} = 10 \text{ V}, V_{IC} = 5 \text{ V}, V_{O} = 5 \text{ V}, \text{NO LOAD}$

E88TS274-03




TS274

OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT $V_{CC}=10V,\,R_L=10k\,\Omega,C_L=100pF,\,T_{amb}=25^oC$

E88TS274-04


TS27M4



OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT VCC = 10V, R_L = 100kΩ, C_L = 100pF, T_{amb} = 25 °C

E88TS274-05

TS27L4



OPEN LOOP FREQUENCY RESPONSE AND PHASE SHIFT $V_{CC}=10V,\,R_L=1M\Omega\,,C_L=100pF,\,T_{amb}=25^{\circ}C$

E88TS274-06


ORDER CODES

Part Number	Temperature Range °C	Package			
rait Number		N	D	J	
TS274C	0 to + 70	•	•		
TS274AC	0 to + 70	•	•		
TS274BC	0 to + 70	•	•		
TS2741	- 40 to + 105	•	•		
TS274M	- 55 to + 125			•	
TS27M4C	0 to + 70	•	•		
TS27M4AC	0 to + 70	•	•		
TS27M4BC	0 to + 70	•	•		
TS27M41	- 40 to + 105	•	•		
TS27M4M	- 55 to + 125	1	1	•	
TS27L4C	0 to + 70	•	•		
TS27L4AC	0 to + 70	•	•		
TS27L4BC	0 to + 70	•	•		
TS27M41	- 40 to + 105	•	•		
TS27L4M	- 55 to + 125			•	
TS27M4AI	- 40 to + 105	•	•		
TS27M4AM	- 55 to + 125		1	•	
TS27M4BI	- 40 to + 105	•	•		
TS27M4BM	- 55 to + 125			•	
TS27L4AI	- 40 to + 105	•	•	ł	
TS27L4AM	- 55 to + 125	ł		•	
TS27L4BI	- 40 to + 105	•	•		
TS27L4BM	- 55 to ± 125			•	

Examples: TS27L4ACN, TS274CD


PACKAGE MECHANICAL DATA

14 PINS - PLASTIC DIP OR CERDIP



PACKAGE MECHANICAL DATA (continued)

14 PINS - PLASTIC MICROPACKAGE SO





CONTROL CIRCUIT FOR FAST SWITCHING TRANSISTORS

- DIRECT DRIVE OF THE SWITCHING TRANS-ISTOR
- SELF REGULATED POSITIVE BASE CUR-RENT (1 A max)
- NEGATIVE BASE CURRENT ENSURING FAST TURN-OFF (3 A max)
- THE OUTPUT CURRENT CAN BE INCREA-SED BY MEANS OF ONE (or more) EXTERNAL TRANSISTOR(S)
- MINIMUM CONDUCTING TIME (or no conduction) TO ALLOW THE DISCHARGE OF A RDC NETWORK
- PROTECTION AGAINST SATURATION FAI-LURE OF THE POWER TRANSISTOR DURING CONDUCTING PERIOD, WITH ADJUSTABLE DETECTION THRESHOLD
- INSTANTANEOUS-COLLECTOR CURRENT LIMITATION
- POSITIVE SUPPLY (Vcc) MONITORING
- NEGATIVE SUPPLY MONITORING WITH AD-JUSTABLE THRESHOLD

- ON-CHIP THERMAL PROTECTION
- PROGRAMMABLE MAXIMUM ON TIME
- TTL AND CMOS COMPATIBLE INPUT
- CAN BE DRIVEN WITH ALTERNATE PULSES
- ADJUSTABLE DELAY BETWEEN THE RISING EDGE OF THE INPUT SIGNAL AND THE BE-GINNING OF THE POSITIVE BASE DRIVE





Figure 1: Block Diagram




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter Value		Unit
Vcc	Supply Voltage	+ 15	V
V ⁺	Positive Supply Voltage (power stage)	+ 15	V
V ⁻	Negative Supply Voltage (power stage)	- 10	V
V+ - V-	Voltage between Pins 15 and 2	+ 18	V
I _{B1}	Positive Output Current	+ 1.5	Α
I _{B2}	Negative Output Current	- 3.5	Α
Ic	Current into Input I _C (internal protection diodes)	± 5	mA
_	Minimum Value of Resistors R _t and R _D	5	kΩ
_	Voltage between Input and V-	+ 18	V
Tj	Junction Temperature Range	- 40 to + 150	°C
T _{stg}	Storage Temperature Range	- 40 to + 150	°C

Note: 1. Pin 2 (V-) should not be left open.

PIN CONNECTION (top view)



THERMAL DATA

$R_{th(j-a)}$	Maximum Junction-ambient Thermal Resistance	80	°C/W

ELECTRICAL CHARACTERISTICS

 $T_{amb} = +25 \, ^{\circ}\text{C}$, $V_{CC} = +10 \, \text{V}$, $V^{-} = -5 \, \text{V}$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	7	_	14	V
_	Positive Supply Voltage Monitoring Threshold	_	7	-	V
Icc	Supply Current	_	12	_	mA
V ⁺	Positive Supply Voltage (power stage)	4	_	14	V
V-	Negative Supply Voltage (power stage)	- 1	_	- 9	V
VI	Threshold of Input I _C	0.160	0.2	0.240	V
I ₁	Current into Input I _C	_	5	20	μА
Rt	Value of Resistor R _t (R _t between pin 7 and ground)	10	47	200	kΩ
R _D	Value of Resistor R _D (R _D between pin 10 and ground)	20	-	200	kΩ
I _{B1}	Positive Output Current (V ₍₁₅₎ - V ₍₁₆₎ = + 2 V)	0.5	-	_	Α
I _{B1(peak)}	Positive Output Current (peak value)	1	_	_	Α
I _{B2}	Negative Output Current $(V_{(1)} - V_{(2)} = + 4 \text{ V})$	3	_	_	Α
V _{SD}	Comparator V _{CE} Threshold Voltage	1	_	5.6	V
_	High Level on Input E $(V_{(5)} - V^- < + 18 V)$	2	_	Vcc	V
_	Low Level on Input E (input SE not connected)	V ⁻	_	0.8	V
	Low Level on Input E (V ⁻ > 2.5 V, input SE tied to ground)	V-	_	- 2	V
_	Current into Input E (V ₍₅₎ = 0 V) Input SE Left Open Input SE Grounded	_ _	10 0.2	50 0.3	μA mA
_	Low Level on Input I _{NH}	0	-	0.8	V
_	High Level on Input I _{NH}	2	-	Vcc	V
ton(min)	Time Constant ton min (Rt between pin 7 and ground)	0.06 R _t (kΩ)		μs	
t _d	Delay between Input Pulse and Rise of Output Current (R _D between pin 10 and ground)	0.05 R _D (kΩ)		μs	
_	Propagation between Input Pulse and Rise of Output Current	0.3		μs	
V _{SD}	Desaturation Threshold (R _{SD} between pin 11 and ground)	10 x $\frac{R_{SD}}{R_{t}}$			٧
R ⁻	V ⁻ min Detection Resistor Value (R ⁻ between pin 6 and V ⁻)	$\frac{R_t}{2} \left(1 + \frac{V^- \min}{5}\right)$			Ω
t _{on(max)}	Time Constant ton max (Ct between pin 8 and ground)	2R _t C _t		S	
_	Thermal Shut Down		150		°C

APPLICATION INFORMATION

The coexistence of a power circuit handling high voltages and currents, and a control circuit carrying low amplitude signals, does not represent any special difficulty provided that a few simple rules are observed.

Positive and negative supply voltages of the integrated circuit must be carefully filtered by means of capacitors located very close to the device.

The device itself must by situated close to the power transistor, using short connections.

The control circuit ground (pin 9) and the power circuit ground (emitter of the power transistor) must be linked by a single connection, as short as possible and of adequate cross-section.

A ground plane on the printed circuit board may be favourable in noisy environments. With regards to upper switches of a bridge configuration, the auxiliary supplies of the integrated circuit must have a low parasitic capacitor with respect to the ground potentiel. In the same way, the isolated components

driving the UAA4002 (optocoupler or pulse transformer) must have also a low parasitic capacitor in order to reduce dv/t phenomenons and to avoid risks of reswitching or conduction cut-off.

If a free-wheel diode is connected in parallel with the power transistor (witch is generally the case in

bridge systems), a diode (1N4148) must be connected between pin 13 and ground (cathode on pin 13 and anode on ground) in order to limit the negative voltage applied to this pin during the conduction of the free-wheel diode.

CIRCUIT DESCRIPTION (see block diagram figure 1)

INPUT INTERFACE E AND SE INPUT

It translates the input signal into the logic levels required by the internal processor.

It also includes a RS flip-flop for the pulse mode operation.

FAULT DETECTORS

Power transistor collector current limiting (I_C input)

The collector current of the power transistor is measured by means of a shunt connected in the negative return of the power supply. As a result the current rather than the emitter current, since the base


current of the switching does not flow through the shunt.

A voltage below - 0.2 V on input I_C causes comparator to change state. This information is transmitted to the logic unit, which blocks the output pulses from the circuit until the next positive transition of the input signal.

If the voltage across the measuring shunt exceeds 0.2 V for the required limiting current value, a voltage divider bridge may be used (see application note NA031A).


If input $\ensuremath{\text{IC}}$ not used, it must be connected directly to ground.

Figure 2: Level Mode SE = 1.



Note: Pulse duration > 100ns.

Figure 3: Switching Transistor Collector Current Measurement.



Protection against desaturation of the power transistor.

A comparator monitors continuously during the conduction that the collector voltage on the switching transistor remains lower than the preset value.

The preset value V_{RSD} (see figure 4) is given by :

$$R_{SD} = 5 V \times 2 \frac{R_{SD}}{Rt}$$

Current I set by external resistor Rt is:

$$I(mA) = \frac{5(V)}{R_t(k)}$$

Without resistor $R_{SD},$ the threshold is set internally at $\pm\,5.6$ V.


In case of overstep, the information is transmitted to the logic unit, which turns the output off until the next positive edge of the input signal.

To enable the switching transistor collector emitter voltage to fall when conduction begins, the protection function against desaturation is disabled during ton min (see application note NA031A).

This protection is disabled by connecting pin $\ensuremath{\mathsf{R}}_{SD}$ directly to V.

(FOR THRESHOLD EXCEEDING 5.5 V SEE NA031EA).

Figure 4: V_{CEsat} Voltage Monitoring.



SUPPLY DEFECT

Negative supply (R input, see figure 4).

It is possible to disable the output pulses if the negative supply voltage V is insufficient to guarantee the switching of the power transistor (optional).

(FOR USING WITHOUT NEGATIVE POWER SUPPLY SEE NA031A)

For this a resistor R is tied between pin 6 and the negative supply.

A current 2 I flows into it, and the threshold of the detector is + 5 V on pin 6.

Thus giving the relationship:

$$\frac{5 + V - min}{R -} = 2 \ x - \frac{5}{R_t} \qquad R - = \frac{R_t}{2} \ (1 + \frac{V - min}{5})$$

This function can be disabled ty tying pin 6 to ground.

Positive supply (V_{CC} input)

An internal comparator ensures that there is no output voltage if positive supply V_{CC} is less than + 7 V. This threshold is not adjustable.

■ Inhibition (I_{NH} input)

The action of the inhibition input is shown in the diagram below.

This input is CMOS and TTL compatible. If not used, it must be connected directly to ground.

Thermal protection

The UAA4002 is protected against excessive overheating by a thermal cut-out which automatically cuts off the output pulses if the chip temperature exceeds + 150 °C. The interruption is stored for a complete conduction period, but the output pulses reappear as soon as the chip temperature falls below the limiting temperature value.

TIME CONSTANTS

Minimum conducting time (Rt input)

To enable the capacitor of the switching aid network associated with power transistor to discharge completely, the logic processor ensures that the integrated circuit output pulse has a minimum duration ton min. To be effective, this must be at least four times the time constant of the RDC network.

The value of t_{on} min is programmed by a resistor R_t Typically t_{on} min (s) = 0.06 x R_t (k)

The usable range of values for t_{on} min is between 1 and 12 s.

Resistor R_t has a key role in the operation of the UAA4002 integrated circuit. It sets the value of a bias current internal to the circuit:

$$1 (mA) = \frac{5}{R_t (k)}$$

 t_{on} min embodies a priority function : no other security function can stop the conduction during t_{on} min.

The ton min function cannot be disabled.

Maximum conducting time (Rt and Ct inputs)

At the start of each conduction period the capacitor C_t is loaded by a constant current 1/2, where I is the current through resistor R_t (I = 5/ R_t). When the voltage across C_t reaches + 5 V the conduction is stopped. The value of t_{on} max is thus given by the equation :


$$t_{on} \max (s) = 2 \times R_t(k) \times C_t(nF)$$

If the t_{on} max function is not to be used, it is only necessary to replace capacitor C_t with a short-circuit.

Time delay function

A constant time delay may be implemented between the rising edge of the control pulse and the begin-





ning of the conduction pulse at the circuit output = (1 to 20 μ s by using resistor R_D, t_d (μ s) = 0.05 R_D (μ Ω).

LOGIC PROCESSOR

A logic unit processes the information coming from the fault detectors, and ensures that the output signal fulfils two conditions:

Figure 6.




Figure 7.

- No double pulsing within a period: the occurence of a defect is memorized until the end of the period
- To allow the discharge of a snubber network, the minimum output pulse width is set at a given value ton min.

OUTPUT STAGE: V+, V-, IB1, IB2, INPUTS


Introduction

The highly sophisticated output stage of the UAA4002 offers high performance is terms of switching transistor control.

Its principal features are as follows:

- the switching transistor is direct driven
- the transistor remains in a quasi-saturated state, whence reduced storage time
- control power is limited to the strict minimum
- _ it is easy to use

This stage is in fact in two parts, a positive driver stage which turns on the transistor and a negative driver stage which turns off the transistor.



Power transistor conduction

The maximum value of the positive base current is determined by the limitation resistor R (l_{B1} 1 A). A regulation loop is used to keep T_p in a quasi-saturation mode : the more T_p becomes saturated, the more diode D will shunt an important part of the drive current l_{B1}, through diode D₁. R_B is a low value resistor (about 1) which helps to stabilize the regulation loop.

Voltage VCE across transistor Q is :

$$V_{CE}(V) = V_{BE}(V) + R_B() I_{B1}(A)$$

If the required drive current is greater than 0.5 A, one external NPN transistor may be added.


In this case:

$$V_{CE}(V) = 2 V_{BE}(V) + R_B().I_B(A)$$

■ Turn-off switching of power transistors

The closing of contact K_2 (figure 10) causes Darlington T_2 to conduct. The negative supply voltage is applied to the base of transistor T_P and a high negative base current I_{B2} flows, permitting the rapid evacuation of charges stored in the base-emitter junction of transistor T_P .

Figure 8.




A low-value inductor L may be required between the base of transistor T_P and the $l_{\rm B2}$ output of the UAA4002, so as to limit the gradient $dl_{\rm B2}/dt$ (see "The Power Transistor in its Environment" published by the Discrete Semiconductors Division of Thomson-CSF). In many cases, this inductor is not required

The Darlington T_2 can carry a maximum current of 3 A. The corresponding saturation voltage is typically 3 V. Like the positive stage, this stage is designed for easy augmentation of the available output current by the addition of one or more external transistors.

Typical inductive load waveforms


When conduction begins, the base current assumes a high value briefly and then reverts to zero. This base current spike permits rapid switching on of the power transistor. The base current value is then that required for quasi-saturation of the transistor. The base current curve is generally curved upwardy, due to the decreased gain of the power transistor with increased collector current.

Figure 9.



The external PNP transistor increases the negative current available while decreasing the power dissipation in the UAA4002.

Figure 10.



CONTROL OF MOS POWER TRANSISTORS

Ideally,MOS power transistors should be voltagecontrolled. In practice, in order to benefit from the high speed typical of this type of transistor it is necessary to charge and discharge the spurious input capacitance at high speed, so that high currents flow. By virtue of the high current capability of its output stages, the UAA4002 is particularly suitable for controlling MOS power transistors.


The output of the positive stage is connected directly to the gate of the MOS transistor, to switch it into conduction very fast. The negative stage controls the turning off of the MOS transistor, by discharging the gate capacitance of the transistor. There is no need for a high negative supply voltage, and the ar-

rangement described in the previous section is therefore used.

In this circuit the UAA4002 is used in a completely conventional manner, in "level" control mode.


The time constant t_{on} min is set at 2.8 s, which is four times the time constant of the snubber network associated with the BUV37 transistor. The positive output stage of the UAA4002 is connected to the V_{CC} rail through a 15 resistor. The maximum base current is approximately 0.45 A. The collector current is measured using a 0.10 shunt, and is limited to 10 A. The BUV37 Darlington for which the specified value of I_{Csat} is 12 A, is thus operated with a considerable safety margin.

Figure 11.




TYPICAL APPLICATIONS

Figure 12: 8 A, 400 V switch.



- Switching aid network.
 - 2. Polypropylene capacitor.
 - 3. With heatsink, R_{HT} < 3.5 °/W.

Figure 13: 150 W Forward Type Power Supply.



Performance

Output voltage stability :

For an input voltage varying from 190 to 245 V, the maximum relative variation in the output voltage is 0.7 % at nominal operating conditions.

 $(V_{OUT} = 25 \text{ V}, I_{OUT} = 6 \text{ A}).$

For a variation in the load from 0 to 100 % the relative variation in the output voltage is 1.3 %.

For a variation in the load from 10 to 100 % ($I_{OUT} = 0.6$ to 6 A), the relative variation in the output voltage is 0.4 %.

- Efficiency 80 % under nominal operating conditions.
- Behaviour on overload:
 The power supply is fully protected against overloads and short-circuits, the output current being limited to 7 A.

Figure 14: Capacitor Type Half Bridge Symmetrical Converter.






Figure 15: 200 A, 700 V Switch.







SWITCH MODE REGULATOR FOR DC MOTORS

- SOFT START
- DIRECT DRIVE OF THE SWITCHING TRANS-ISTOR (or darlington)
- SELF-REGULATED POSITIVE BASE CUR-RENT (peak 1.5 A)
- NEGATIVE BASE CURRENT PROVIDING FAST TURN-OFF, AND ALLOWING THE BEST USE OF THE SAFE OPERATING AREA (peak 1.5 A)
- SWITCHING TRANSISTOR PROTECTED AGAINST SATURATION FAILURE
- INSTANTANEOUS LIMITATION OF THE COL-LECTOR CURRENT
- POWER SUPPLY MONITORING
- ON-CHIP THERMAL PROTECTION
- INCLUDES 2 µs MINIMUM CONDUCTING TIME (or no conduction) FOR USE OF A SNUBBER CIRCUIT

DIP-16/2 (Plastic)




ORDER CODE: UAA4003DP

DESCRIPTION

The UAA4003 is a regulation and control device for the drive of DC motors.
Includes oscillator, PWM and error amplifier.

PIN CONNECTION



- 1 Supply voltage
- 2 Ground
- 3 Negative supply (power stage)
- 4 Power stage output
- 5 Positive supply (power stage)
- 6 V_{CE(sat)} sensing
- 7 Collector current monitoring
- 8 Op. amp. output

- 9 Op. amp. inverting input
- 10 Op. amp. non-inverting input
- 11 Memory input
- 12 SW
- 13 Rt resistor (oscillator)
- 14 Ct capacitor (oscillator)
- 15 Locked rotor
- 16 Limit access


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	Supply Voltage		+ 15	V
	Supply Voltages (power stage)			V
V+	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Positive	+ 15	1
V~		Negative	- 9 ₀	
V+ - V-	Voltage between Pin 5 and Pin 3		+ 18	V
Io	Output Current		± 2	А
_	MEM Output Current		10	mA
_	Current into Input I _C (internal protection diodes)		± 5	mA
Rt	Minimum Value of Resistance R _t		10	kΩ
Tj	Junction Temperature Range		- 40 to + 150	°C
T _{stg}	Storage Temperature Range		- 40 to + 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance	80	%C\M


BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS $T_{amb} = +25 \, ^{\circ}C$, $V_{CC} = +10 \, V$, $V^{-} = -5 \, V$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	6.2	_	14	V
Icc	Supply Current (V _{CC} = + 10 V)	_	10	-	mA
V ⁺	Positive Supply Voltage (power stage)	4		14	V
V-	Negative Supply Voltage (power stage)	0		- 8	V
$V_{I(th)}$	Threshold of Input I _C	- 0.260	- 0.2	- 0.140	V
_	I_C Input Current $(V_{(7)} = 0 \ V)$	_	5	20	μΑ
A _V	Op. Amp. Open Loop Gain	60	_	_	dB
_	Op. Amp. Input Current	_	_	1	μΑ
	Op. Amp. Offset Voltage	-	5	-	mV
	Op. Amp. Common-mode Voltage	0	-	V _{CC} - 3	V
fosc	Oscillator Frequency	_	$\frac{2}{R_t.C_t}$	50	kHz
Rt	Value of Resistance R _t	10	50	500	kΩ
-	Dead Time	_	5	-	μs
Io	Output Current $(V_{(5)} - V_{(4)} = + 3 V)$	± 1.5	_	_	Α
-	Input Current into Pin 12 (SW) (V ₍₁₂₎ = 0 V)	-	25	50	μΑ
-	MEM Output Current (open collector) $(V_{(11)} = + 0.3 \text{ V})$	1.2	-	-	mA
_	"Locked Rotor" Time Constant (V _{CC} = + 10 V)	_	0.3	-	s/μF
_	V _{CE} Comparator Threshold Voltage	_	5	_	V
ton(min)	Time Constant ton(min)		2	_	μs

MAXIMUM POWER DISSIPATION



CIRCUIT DESCRIPTION

OSCILLATOR

It is a sawtooth generator whose fall time is much inferior to its rise time. The period is $T_{\rm osc}=0.5~R_t.$ $C_t,\,R_t$ and C_t being tied between pins 13 and 14 respectively, and ground.

The voltage swing is about $V_{CC}/$ 2 and the low level is \pm 1.5 V.

The maximum working frequency is 50 kHz.

PULSE WIDTH MODULATOR (PWM)

A signal with a variable duty cycle is generated by a comparison between pin 14 voltage (oscillator) and pin 8 voltage (output of the error amplifier).

A second comparator limits the maximum conduction ratio by a comparison between the sawtooth and pin 16 voltage ($t_{on\ (max)}$). If $V_{(16)}=0$, there is an internal fixed dead time (\approx 5 µs).

CURRENT LIMITATION

A level lower than - 0.2 V on pin 7 (Ic) involves two actions.

- A direct action through a logic processor which stops the drive until the end of the period.
- An indirect action through the t_{on (max)} function. The change of state at the output of comparator I_C is applied to pin 16 as long as the current overload persists. By inserting capacitor C_B between pin 16 and V_{CC} (about 0.1 µF), the voltage at this point rises up by a quantity ΔV proportional to the duration and the frequency of the oversteps.

This will consequently lower the maximum conduction ratio, thus decreasing the frequency of the oversteps.

At the end of an overload state, capacitor C_B slowly charges through a 20 $k\Omega$ internal impedance, in order to return progressively to normal operation.

This capacitor also achieves a soft-start during power-up.

Note: It is possible to use direct action only provided pin 16 is tied to ground.

In this case, "locked rotor" and "memory" functions cannot be used.

LOCKED ROTOR

A voltage greater than + 1.5 V at pin 16 starts up the linear charge of a capacitor C_R connected between pin 15 and ground (3 μ F/ s).

If V_{16} becomes lower than + 1.5 V again before $V_{(15)}$ reaches V_{CC} , capacitor C_R is quickly discharged.

In the fault persists, $V_{(15)}$ reaches V_{CC} , and the output is definitively cut. There are two possible ways to return to normal drive :

- Tie temporarily pin 12 (SW) to ground.
- Tie temporarily pin 15 to ground to discharge C_R.

If this function is not to be used, simply tie pin 15 to around.


ERROR AMPLIFIER

This is an operational amplifier whose open loop gain is greater than 1000.

The input currents are lower than 1 μ A, and the input offset voltage is typically 5 mV. The input common mode voltage can range from 0 V to (V_{CC} – 3V).

MEMORY AND INHIBITION

Input SW (pin 12) senses a three-state logic signal. The response of the output MEM is represented here-under:



When the input signal is lower than + 1.6 V, there is an inhibition of the output drive through the $t_{on(max)}$ function. In this case the voltage on pin 16 remains close to $V_{\rm CC}$.

If the input SW becomes greater than + 1.6 V, the voltage $V_{(16)}$ (between t_{on} and ground) falls. The restart is accomplished in a soft mode.

PROTECTION AGAINST DESATURATION

If, because of a too low base current or a too heavy load, voltage V_{CE} on the switching transistor rises above 4.5 V approximately, the output of comparator V_{CE} changes state, and the drive is interrupted.

POWER SUPPLY MONITORING

The drive is disabled if V_{CC} is less than + 6.2 V. Pin 3 should be connected to a voltage equal to or less than + 0.5 V.

Note that under no circumstances should this pin be left open.



THERMAL PROTECTION

This protection becomes active when the junction temperature reaches + 150 °C.

LOGIC PROCESSOR

A logic unit processes the information coming from the fault detectors, and ensures that the output signal fulfils two conditions:

OUTPUT STAGE

ON-STATE

The positive drive achieves a very efficient drive of the switching transistor.

Its features are essentially:

- Direct drive (neither inductor nor transformer)
- The transistor stays in a quasi-saturation mode, and thus has a reduced storage time.
- The drive energy is strictly limited to the required amount.
- Easy implementation.

 K_1 is closed to turn the positive stage on. The maximum value of the positive base current is set by the limitation resistor B.

Diode D maintains Q in a quasi-saturation mode : the more Q is saturated, the more diode D will shunt an important part of the drive current I_{B1} , through diode D_1 .

Resistor R_B has a low value (about 1 Ω), and is used to stabilize the regulation loop.

For a good efficiency of the negative drive, the value of this resistor should be as low as possible (about 1 Ω).

- No double pulsing within a period: the occurence of a fault is memorized until the end of the period.
- To allow the discharge of a snubber network, the minimum width of the output pulse is set at 2 μs by an internal monostable. If this monostable is not triggered, there will be no conduction.

Integrated Darlington T_1 is able to supply a peak current of 1.5 A with a 12 V saturation voltage.

The voltage V_{CE} on transistor Q is : $V_{CE} = V_{D} + R_{B} I_{B1}$

OFF-STATE

The turn off is accomplished in two steps:


- An immediate action through K₂ which connects the base of the switching transistor to the negative supply through a 120 Ω integrated resistor (current I_{B2}).
- A delayed action through K₃ which is closed only after the desaturation of the external transistor.

This is detected by comparator V_{CE} , when collector to emitter voltage reaches 4.5 V.


Darlington T_2 can supply 1.5 A with a 2 V saturation voltage (current I_{B3}).


NOTE: The negative drive l₈₃ for the removal of the stored charges is delayed in order to limit the slope dls/dt at the on-off transition. A high dls/dt might indeed lead to a destructive overheating of the base-collector junction (see "The power transistor in its environment" published by Thomson CSF Division Semiconducteurs Discrets).


SELF REGULATED BASE CURRENT IB = f (VCE)



TYPICAL WAVEFORMS












STEPPER MOTOR DRIVE CIRCUIT

- HALF AND FULL STEP MODES
- BIPOLAR DRIVE OF STEPPER MOTOR FOR MAXIMUM MOTOR PERFORMANCE
- BUILT-IN PROTECTION DIODES
- WIDE RANGE OF CURRENT CONTROL : UP TO 1500 mA
- WIDE VOLTAGE RANGE: 10 TO 55 V
- DESIGNED FOR UNSTABILIZED MOTOR SUPPLY VOLTAGE
- CURRENT LEVELS CONTROLLED BY AN EXTERNAL VOLTAGE REFERENCE
- THERMAL OVERLOAD PROTECTION




DESCRIPTION

The UAB/UAF 4718 provides direct interface between a logical unit and the two windings of a bipolar stepper motor.

It ensures switch-mode current regulation up to 1.5 A with 55 V supply voltage.

PIN CONNECTION



Pin Number	Name	Function	
1	Eab	Current Sensing Resistor	
2	Ma	Output Ma	H-Bridge a-b
3	Mb	Output Mb	
4	JO		
5	J2	Decoder Inputs	Logic Inputs
6	J1		
7	V _{CC}	Logic Supply Voltage	
8	GND	Ground	Supply Voltages
9	V _{MM}	Power Supply Voltage	
10	Osc	Oscillator	
11	V _{ref}	Reference Voltage	
12	Inh	Inhibition	Logic Input
13	Мс	Output Mc	
14	Md	Output Md	H-Bridge c-d
15	Ecd	Current Sensing Resistor	


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC} V _{MM}	Supply Voltage	10 60	V
V _{ref}	Reference Voltage	15	V
V _{IN}	Logic Input Voltage	- 0.3 to V _{CC} + 0.3	V
I _O	Output Current	± 1.5	Α
Tj	Maximum Juction Temperature	+ 150	°C
T _{amb}		4718 0 to + 70 4718 - 40 to + 85	°C
T _{stg}	Storage Temperature Range	- 55 to 150	°C

THERMAL DATA

R _{th (j-c)}	Maximum Junction-case Thermal Resistance	Max	3	C/W
R _{th (j-a)}	Maximum Junction-ambient Thermal Resistance	Max	40	C/W

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS V_{CC} = 5 V \pm 10 %, V_{MM} = 10 V to 55 V, T_j = - 40 °C to 125 °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc	Supply Current		15		mA
I _{mm off}	Motor Supply Current (all drivers OFF)			100	μА
loff	Output Leakage Current (V _{MM} = 60 V, I _{nh} = 0)			100	μΑ
V _{IH}	High Level Input Voltage. Logic Input	2V _{CC} /3			μА
V _{IL}	Low Level Input Voltage. Logic Input			V _{CC} /3	μΑ
I _{IH}	High Level Input Current. Logic Input (V _I = 3.5 V)			1	μА
I _{IL}	Low Level Input Current. Logic Input (V _I = 0.8 V)	- 1			μА
Vċ	Comparator's Threshold Voltage (V _{ref} = 5 V)		500		mV
I _R	Reference Input Current (V _{ref} = 5 V)		0.2		mA
V _{sat}	Source Diode Transistor Pair ($T_{amb} = 25$ °C) Saturation Voltage $I_M = 0.7$ A $I_M = 1.4$ A		1.1 1.6		V V
V _F	Diode Forward Voltage $I_F = 0.7 \text{ A}$ $I_F = 1.4 \text{ A}$		1.25 1.65		V V
I _{sub}	Substract Leakage Current I _F =1.4 A				mA
V_{sat}	Sink Diode Transistor Pair (T_{amb} = 25 °C) Saturation Voltage I_M = 0.7 A I_M = 1.4 A		1.08 1.5		V V
V _F	Diode Forward Voltage $I_F = 0.7 \text{ A}$ $I_F = 2.4 \text{ A}$		1.55 2.1		V V
Р	Total Power Dissipation (T_{amb} = 25 °C) (I_M = 0.7 A ; 2 phases On ; T = 16 μ S ; V_{MM} = 34 V)		3.6		W
Т	Switching Period (case = 1.8 nF)		39		μs
t _d	Turn-off Delay		0.9		μs
T _{ON (min)}			25		μs
Tj	Thermal Protection Operation		170		°C
ΔT_i	Hysteresis on Thermal Protection		30		°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
V _{MM}		10	_	55	
V _{ref}	Reference Voltage	0	-	10	V
I _O	Output Current				Α
	No Heatsink One Phase On	-	-	0.7	
	Two Phase On	_	-	0.4	
	10 °C/W Heatsink One Phase On	_	-	1.5	
	Two Phase On		_	0.9	

FUNCTIONAL DESCRIPTION

The circuit is organised around two H-bridges. Each one has is switched current regulation, synchronized by a common oscillator.

LOGIC

The logic inputs J2, J1 and J0 define the different sequences of a hald or full step mode excitation of the modor.

Step	J2	J1
0	0	0
1	0	1
2	1	0
3	1	1

JO = 0 : Two phases-on drive

JO = 1 : One phase-on drive

FULL-STEP ROTATION

The reference voltage used for the current regulation varies from 0 to 10 $\rm V$. Owe to its high impedance

input, it can be driven by any DAC. For the simplest applications, it can be connected directly to $V_{\rm CC}$.

• •			•
Step	J2	J1	J0
0	0	0	0
5	0	0	1
1	0	1	0
1.5	0	1	1
2	1	0	0
2.5	1	0	1
2 2.5 3	1	1	0
3.5	1	1	1


HALF-STEP ROTATION

These 3 Bits are decoded into 4 Bits (one per half H-bridge). An inhibition signal (INH) low activ and an integrated thermal protection can switch off the two output stages simultaneously.

The four logic inputs (INH, J2, J1 and J0) are CMOS compatible.

CURRENT REGULATION

Figure 1.




For each H-bridge, a comparator defines the current flowing in the winding by comparison between a reference voltage (defined by the external voltage Vref) and the voltage across the current sensing resistor Rab. The moto current flows through the sensing resistor Rab. When the current has increased so that the voltage across Rab becomes higher than the reference voltage, the comparator output goes

high. This output, acting on the Reset input of the RS flip-flop turns of the H-bridge. Then after the next rising edge of the oscillator signal the current flows agains in the sensing resistor Rab.

WAVEFORMS

Figure 2.



 t_d : delay time of comparator + logic + H-bridge, t_{off} : delay time between ($V_{ab} < \frac{ref}{}$) and the next rising edge of the oscillator.

$$t_{on} + t_{off} = T$$
, T = oscillator period, V'ref = $\frac{Vref}{10}$

TIMING DIAGRAM

The oscillator frequency applied on S input is typically 60 KHz (with an external capacitor equal to 1 nF). This frequency can be adapted to the characteristics of the motor by a different value of Cext.

THE COMPARATORS

The two comparators ar of PMOS type. The high input impedance of such a comparator allows the integration of an RC-filter which avoids errors on parasitic voltages.

To prevent current spikes from friggering the comparator when the sink stage is switched on, a MOS switch short-circuits the comparator input to ground during these current spikes.

OUTPUT STAGES

The two H-bridges are identical. Each output stage contains four Darlington transistor and four diodes, connected in an H-bridge. The two sinking transistors are used to switch the power supplied to the

motor winding, thus driving a constant current through the winding.

It should be noted, however, that it is not permitted to short-circuit the outputs.

OPERATION OF ONE H-BRIDGE


To energize the motor winding, the current flows from the power supply Vmm to the ground through the source transistor, the motor winding and the sink transistor (arrow n. 1) until the voltage drop in the current sensing resistor exceeds the reference voltage of the comparator. Then the RS flip-flop is reset and its output turns off the sink transistor. The current flows through the source transistor, the motor winding and the free wheeling diode (arrow n. 2).

Then, the rising edge of the oscillator signal sets the RS flip-flop and turns on the sink transistor.

To reverse the current in the winding, a fast current decay solution is used (arrow n. 3).

When the output stage is switched off by the inhinition input or by the thermal protection, the fast current decay solution is used too.

Figure 3



LOGIC INPUTS

There are four logic inputs

- . J₂, J₁, J₀ select the current direction in the bridges
- . Inh disables both bridges.

Table 1: Logic Inputs Operation.

Inh	J2	J1	Jo	Bridge ab	Bridge cd
0	Х	X	X	0	0
1	0	0	0	1	-1
1	0	0	1	1	0
1	0	1	0	1	1
1	0	1	1	0	1
1	1	0	0	-1	1
1	1	0	0	-1	0
1	1	1	1	-1	_I
1	1	1	0	0	<u>-</u> I

X : Irrelevant

I : Current from Ma to Mb or from Mc to Md

I : Current from Mb to Ma or from Md to Mc.

THERMAL OVERLOAD PROTECTION

If internal dissipation becomes too high (typically Tj > 170 °C), the two output stages are disabled. After

a decrease of the junction temperature (typically 30 °C), the outputs are again enabled.


TYPICAL APPLICATION

EXAMPLE OF APPLICATION

A complete application can be built with only one UA.4718 and three external components (2 resis-

tors and 1 capacitor). On the figure below, Io A per output, the switching frequency is 35 KHz.

Figure 4.



UAF1780-1781-1782

DUAL 2 A LOW DROP OUT INTELLIGENT POWER SWITCH

ADVANCE DATA

- LOW POWER DISSIPATION (LOW V_{SAT}: 0.6 V @ 2 A)
- ALL INPUTS ARE OPERATIONAL WITH CONTROL SIGNALS HIGHER THAN Voc.
- ALL INPUTS WITHSTAND VOLTAGES LOWER THAN GROUND
- HIGH OUTPUT CURRENTS
- PROTECTION OF OUTPUT TRANSISTORS (UP TO + 32 V)
- THE OUTPUTS CAN WITHSTAND VOLTAGES LOWER THAN GROUND
- WITHSTAND ON V_{CC} SPIKES UP TO (60 V, 10 ms)
- DIFFERENTIAL INPUTS

DESCRIPTION

The UAF1780-1781-1782 are dual interface circuits delivering high output currents and capable of driving any type of load.

An on-chip dc/dc conversion unit in conjuction with a few low-cost external components (a low value inductor and a low voltage capacitor) are implemented to limit the saturation voltage thereby optimizing the efficiency.


The devices are particularly well protected against destructive overloads. Each output implements a current limit circuitry, a desaturation monitoring unit for the detection of overloads and short-circuits, and a thermal protection feature.


Corresponding output is turned off in case of prolonged desaturation or excessive internal dissipation. This condition is reflected by a low level on ALARM output terminal. This protection unit can be reactivated by applying a logic low signal to RESET input.

However, for inductive loads, a delay is imposed on signal applied to this RESET input so as to prevent a rapid and premature conduction of output transistors.


A logic high signal applied to STROBE input will disable both power outputs.

The devices operates within a supply voltage range of + 8 V to + 32 V.





PIN CONNECTIONS



1 -Oscillator 2 -V_(aux) 3 -Input 2

10-Output 1 11-Alarm 1 12-Delay 1 13-Input 1

9-Vcc

5-Alarm 2 6-Reference 7-Output 2

14-Reset 15-Strobe

8 - Ground

4-Delay 2

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC} (*)	Supply Voltage	+ 35	V
V _{I1} V _{I2} V _{reset} V _{strobe}	Input Voltages	30 to + 55	V
Io	Output Current	Internally Limited	Α
Iι	Current In DC/DC Converter Inductance	0.4	Α
P _{tot}	Total Power Dissipation	Internally Limited	W
Toper	Operating Free-air Temperature Range	- 40 to + 85	°C
Tj	Junction Temperature	+ 150	°C

^{* + 60} V (10 mS)

THERMAL DATA

R _{th(j-c)}	Maximum Junction-case Thermal Resistance	DIP.16	25	°C/W
		Multiwatt	2.5	
R _{th(j-a)}	Maximum Junction-ambient Thermal	DIP.16	70	°C/W
	Resistance	Multiwatt	40	





ELECTRICAL CHARACTERISTICS

 V_{CC} = + 24 V, -40 °C, \leq T_{amb} \leq +85 °C (unless otherwise specified)

Symbol	Parameter	ı	Vlin.	Тур.	Max.	Unit
Vcc	Supply Voltage		8		32	V
I _{CC}	Supply Current Input 1 = Input 2 : Low Input 1 = Input 1 : High, I _O = 2 x 2 A		-	7 25	32	mA
I ₁	$ \begin{array}{ll} \text{Input Current (all inputs)} \\ V_1 > V_{ref} \\ V_1 < V_{ref} \end{array} $			15 0	50	
I _{OHA}	High Level Alarm Output Leakage Current (VA	= + 10 V)		0	10	μА
V _{OLA}	Low Level Alarm Output Voltage (I _A = + 10 mA)		1.1	1.3	V
$V_{CC} - V_{O}$	Power Outputs Dropout Voltage $I_O = 0.5 \text{ A}$ $I_O = 1 \text{ A}$ $I_O = 2 \text{ A}$			0.15 0.3 0.6	0.25 0.4 0.7	V
I _{OL}	Power Outputs Leakage Current				100	μА
treset	Reset Pulse Duration (C1 = C2 = 1 μF)			400		mS
t _d	Delay Time before Desaturation Monitoring Uni Active (C1 = C2 = 1μ F) $V_{CC} - V_{O} = + 12 V$ $V_{CC} - V_{O} = + 24 V$ $V_{CC} - V_{O} = + 32 V$	t Becomes		20 10 5		mS
V _{ref}	Reference Input Voltage		1.4		55	V
I _{ref}	Reference Input Current ($V_{ref} = 1.4 \text{ V}$) All Inputs < V_{ref} All Inputs > V_{ref}		- 1	80	150 + 1	μΑ
I _O	Available Output Current UAF1780DP UAF1780SP UAF1781DP UAF1782SP	$R_0 = 2 K\Omega$	2.5 1 2.5 2 1			А
V _{CC} - V _O	Maximum Output Voltage Swing			_	50	V
$V_{\text{aux}} - V_{\text{CC}}$	DC/DC Output Voltage 0.5 A < I_{O} < 2 A (each output) CO = 47 μ F, L	= 100 μΗ	_	1.25	_	V




Fig. 3 - AVAILABLE OUTPUT CURRENT VS EXTERNAL RESISTANCE VALUE DIP. 16 PACKAGE.




Fig. 5 - RESPONSE TIME.




Fig 2 - MULTIWATT PACKAGE.




Fig. 4 - SATURATION VOLTAGE VS




Fig. 6 RESPONSE TIME






Figure 7: Typical Application.



 L_O and C_O are the external elements of the dc/dc converter. Typical values and characteristics of these components are as follows:

For L_O : inductance = 100 μ H (tolerance + 10%)

- maximal current ≥ 400 mA



For C_0 : The value of this capacitor is not critical, a capacitor of C1 \geq 47 F, Vn \geq 6.3 V will be suitable for the majority of the applications.

– The on-chip dc/dc converter can be disabled by connecting $V_{(aux)}$ terminal to V_{CC} and leaving "Oscillator" pin floating.

- C₁ and C₂ implement two distinct functions :
 - response time required by the desaturation monitoring unit to become active.
 - time delay imposed on each power output prior to conduction.

$$t_{d} = \frac{C \cdot 3.5 \text{ V}}{7 \,\mu\text{A}}$$

With $C_2 = C_3 = 1 \mu F$, the outputs are protected against voltage transients of as high as + 32 V and the response time of the desaturation monitoring unit is 400 ms.

- _ D_{Z1} and D_{Z2} Zener Diodes are required in the case of inductive loads. V_Z of these diodes should be < 60 V.
- R₀ determines the value of maximum output current (DIP package). Its value is given in curve 3, where output current values are plotted against the corresponding values of this resistor.

PROGRAMMABLE, OFF-LINE, PWM CONTROLLER

- ALL CONTROL, DRIVING, MONITORING, AND PROTECTION FUNCTIONS INCLUDED
- LOW-CURRENT, OFF-LINE START CIRCUIT
- FEED-FORWARD LINE REGULATION OVER 4 TO 1 INPUT RANGE
- PWM LATCH FOR SINGLE PULSE PER PERIOD
- PULSE-BY-PULSE CURRENT LIMITING PLUS SHUTDOWN FOR OVER-CURRENT FAULT
- NO START-UP OR SHUTDOWN TRANSIENTS
- SLOW TURN-ON AND MAXIMUM DUTY-CY-CLE CLAMP
- SHUTDOWN UPON OVER-OR UNDERVOL-TAGE SENSING
- LATCH OFF OR CONTINUOUS RETRY AFTER FAULT
- REMOTE, PULSE-COMMANDABLE START/ STOP
- PWM OUTPUT SWITCH USABLE TO 1A PEAK CURRENT
- 1% REFERENCE ACCURACY
- 500 kHz OPERATION



DIP-18 (Plastic and Ceramic)

DESCRIPTION

Although containing most of the features required by all types of switching power supply controllers, the UC1840 family has been optimized for highly-efficient boot-strapped primaryside operation in forward or flyback power converters. Two important features for this mode are a starting circuit which requires little current from the primary input voltage and feed-forward control for constant volt-second operation over a wide input voltage range.


In addition to startup and normal regulating PWM functions, these devices ofter built-in protection from over-voltage, under-voltage, and over-current fault conditions. This monitoring circuitry contains the added features that any fault will initiate a complete shutdown with provisions for either latch off or automatic restart. In the latch-off mode, the controller may be started and stopped with external pulsed or steady-state commands.

Other performance features of these devices include a 1% accurate reference, provision for slow-turn-on and duty-cycle limiting, and highspeed pulse-by-pulse current limiting in addition to current fault shutdown.

The UC1840's PWM output stage includes a latch to insure only a single pulse per period and is designed to optimize the turn off of an external switching device by conducting during the "OFF" time with a capability for both high peak current and low saturation voltage. These devices are available in an 18-pin dual-in-line plastic or ceramic package.

The UC1840 is characterized for operation over the full military temperature range of -55°C to $+125^{\circ}\text{C}$. The UC2840 and UC3840 are designed for operation from -25°C to $+85^{\circ}\text{C}$ and 0°C to $+70^{\circ}\text{C}$, respectively.

PIN CONNECTION AND ORDER CODES




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vi	Supply Voltage + V _i (pin 15) Voltage Driven Current Driven 100 mA Maximum	32 Self Limiting	V
Vo	PWM Output Volage (pin 12)	40	V
l _o	PWM Output Current, Steady-state (pin 12)	400	mA
E _{op}	PWM Output Peak Energy Discharge Driver Bias Current (pin 14)	20 -200	μJ mA
I _{o(REF)}	Reference Output Current (pin 16) Slow Start Sink Current (pin 8) V _i Sense Current (pin 11) Current Limit Inputs (pin 6, 7) Comparator Inputs (pins 2, 3, 4, 5, 17, 18)	- 50 20 10 - 0.5 to + 55 - 0.3 to + 32	mA mA MA V
P _{tot}	Power Dissipation at T _{amb} = 70 °C	1000	mW
Tj	Junction Temperature Range	- 55 to + 150	°C
Тор	Operating Ambient Temperature Range : UC1840 UC2840 UC3840	- 55 to + 125 - 25 to + 85 0 to + 70	°C °C °C
T _{stg}	Storage Temperature	- 65 to + 150	°C

THERMAL DATA

R _{th j-amb}	Thermal Resistance Junction-ambient	Max	80	°C/W

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

No. 11 to 12		
Name Function	Name	Function

PWM CONTROL

OSCILLATOR	Generates a fixed-frequency internal clock from an external R_{T} and C_{T} .
	Frequency = $\frac{K_c}{R_T C_T}$ where K_c is a first-order correction factor \approx
	0.3 $\log (C_T \times 10^{12})$.
RAMP GENERATOR	Develops a linear ramp with a slope defined externally by
	$\frac{dv}{dt} = \frac{sense \ voltage}{R_R \ C_R} \ \ . \ \ C_R \ is \ normally \ selected \le C_T \ and$
	its value will have some effect upon valley voltage. C _R terminal can be used as an input port for current mode control.
ERROR AMPLIFIER	Conventional operational amplifier for closed-loop gain and phase compensation. Low output impedance : unity-gain stable.
REFERENCE GENERATOR	Precision 5.0 V for internal and external usage to 50 mA. Tracking 3.0 V reference for internal usage only with nominal accuracy of \pm 2 %. 40 V clamp zener for chip 0. V. protection, 100 mA maximum current.
PWM COMPARATOR	Generates output pulse wich starts at termination of clock pulse and ends when the ramp input crosses the lowest of two positive inputs.
PWM LATCH	Terminates the PWM output pulse when set by inputs for either the PWM comparator, the pulse-by-pulse current limit comparator, or the error latch. Resets wich each internal clock pulse.
PWM OUTPUT SWITCH	Transistor capable of sinking current to ground wich is off during the PWM on-time and turns on to terminate the power pulse. Current capacity is 400 mA saturated with peak capacitance discharge in excess of one amp.

FUNCTIONAL DESCRIPTION (continued)

		_
Name	Function	l

SEQUENCING FUNCTIONS

START/U. V. SENSE	This comparator performs three functions. With an increasing voltage, it generates a turn-on signal at a start threshold With a decreasing voltage, it generates a U. V. fault signal at a lower level separated by a 200 µA hysteresis current. At the U. V. threshold, it also resets the Error Latch if the Reset Latch has been set.
DRIVE SWITCH	Disables most of the chip to hold internal current consumption low, and Driver Bias OFF, until input voltage reaches start threshold.
DRIVE BIAS	Supplies drive current to external power switch to provide turn-on bias.
SLOW START	Clamps low to hold PWM OFF. Upon release, rises with rate controlled by R_sC_s for slow increase of output pulse width. Also used to clamp maximum duty cycle with divider $R_s\ R_{DC}$.
START LATCH	Keeps low input voltage at initial turn-on from being defined as a U. V. fault. Sets at start level to monitor for U. V. fault.
RESET LATCH	When reset, this latch insures no reset signal to either Start or Error latches so that first fault will lock the PWM off. When set, this latch resets the Start and Error latches at the U. V. low threshold, allowing a restart.

PROTECTION FUNCTIONS

ERROR LATCH	When set by momentary input, this latch insures immediate PWM shutdown and hold off until reset. Inputs to Error Latch are: a. U. V. low (after turn-on) b. O. V. high c. Step low d. Current Sense 400 mV over threshold Error Latch resets at U. V. threshold if Reset Latch is set.
CURRENT LIMITING	Differential input comparator terminates individual output pulses each time sense voltage rises above threshold. When sense voltage rises to 400 mV above threshold, a shutdown signal it sent to Error Latch.

ELECTRICAL CHARACTERISTICS (refer to the test circuit. Unless otherwise stated, these specifications apply for $T_i = -55$ to + 125 °C for the UC1840, -25 °C to + 85 °C for the UC2840 and 0 to + 70 °C for the UC3840; $V_i = 20$ V, $R_T = 20$ K Ω , $C_T = 0.001 \mu F$, $C_R = 0.001$ μF , current limit threshold = 200 mV)

Symbol	Parameter	Test Conditions	UC1840 UC2840 Min. Typ. Max.	l Min.	JC3840 Tvp.	Max.	Unit	
			will. Typ. Wax.	IVIIII.	ιyp.	wax.		J

POWER INPUTS

I _{ST}	Start-up Current	V_i = 30 V, Pin 2 = 2.5 V, T_j = 25 °C		4	5.5		4	5.5	mA
	*Start-up Current T.C.	V _i = 30 V, Pin 2 = 2.5 V		- 0.1	- 0.2		- 0.1	- 0.2	%/°C
l _i	Operating Current	$V_i = 30 \text{ V}, \text{ Pin 2} = 3.5 \text{ V}$	5	10	15	5	10	15	mA
V _{SOV}	Supply O.V. Clamp	l _i = 20 m A	33	40	45	33	40	48	V

REFERENCE SECTION

V _{REF}	Reference Voltage	T _j = 25 °C	4.95	5	5.05	4.9	5	5.1	V
ΔV_{REF}	Line Regulation	$V_i = 8 \text{ to } 30 \text{ V}$		10	15		10	20	mV
ΔV_{REF}	Load Regulation	$I_L = 0$ to $20mA$		10	20		10	30	mV
$\Delta V_{REF}/\Delta T^*$	Temperature Coeff.	Over Op. Temp. Range			± 0.4			± 0.4	mV/°C
I _{sc}	Short Circuit Curr.	$V_{REF} = 0$, $T_j = 25$ °C		- 80	- 100		- 80	- 100	mA

OSCILLATOR

	fs	Nominal Frequency	T _j = 25 °C	47	50	53	45	50	55	KHz
		Voltage Stability	V _i = 8 to 30 V		0.5	1		0.5	1	%
		*Temperature Coeff.	Over Op. Temp. Range			± 0.8			± 0.8	%/°C
j	f _{s(max)}	Maxim. Frequency	$R_T = 2 K\Omega$, $C_T = 330 pF$	500	1		500			KHz

RAMP GENERATOR

Ramp Current Min.	I _{SENSE} = - 10 μA		- 11	- 14		- 11	-14	μΑ
Ramp Current Max.	I _{SENSE} = 1 mA	- 0.9	- 0.95		-0.9	-0.95		mA
Ramp Valley		0.3	0.5	0.7	0.3	0.5	0.7	V
Ramp Peak	Clamping Level	3.9	4.2	4.5	3.9	4.2	4.5	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	UC1840 UC2840 UC3840					0	Unit	1
,			Min.	Тур.	Max.	Min.	Тур.	Max.		

ERROR AMPLIFIER

Vos	Input Offset Voltage	V _{CM} = 5 V		0.5	5		2	10	mV
I _b	I _b Input Bias Current			0.5	2		1	5	μА
los	Input Offset Current				0.5			0.5	μА
G _v	Open Loop Gain	$\Delta V_o = 1 \text{ to } 3 \text{ V}$	60	66		60	66		dB
	Output Swing (max Out ≤ Ramp Peak – 100 mV)	Minimum Total Range	0.3		3.5	0.3		3.5	V
CMR	Common Mode Rejection	V _{CM} = 1.5 to 5.5 V	70	80		70	80		dB
SVR	Supply Voltage Rejection	V _i = 8 to 30 V	40	50		40	50		dB
I _{SC}	Short Circuit Current	V _{comp} = 0V		- 4	- 10		- 4	- 10	mA
B*	Gain Bandwidth	$T_j = 25 ^{\circ}\text{C}, G_V = 0 \text{dB}$	1	2		1	2		MHz
SR*	Slew Rate	$T_j = 25 ^{\circ}C, G_V = 0 dB$		0.8			0.8		V/µs

PWM SECTION

	*Continuous Duty Cycle Range (other than zero)	Min. Total Cont. Range Ramp Peak < 4.2 V	5		95	5		95	%
V _{o(sat)}	Output Saturation	1 _o = 20 mA		0.2	0.4		0.2	0.4	٧
V _{o(sat)}	Output Saturation	I _o = 200 mA		1.7	2.2		1.7	2.2	V
I _{OL}	Output Leakage	V _o = 40 V		0.1	10		0.1	10	μΑ
τ_{d}	*Comparator Delay	Pin 8 to pin 12 $T_1 = 25 ^{\circ}\text{C}$, $R_L = 1 ^{\circ}\text{K}\Omega$		300	500		300	500	ns

SEQUENCING FUNCTIONS

V _T	Comparator Threshold	Pins 2, 3, 4, 5	2.8	3	3.2	2.8	3	3.2	V
l _b	Input Bias Current	Pins 3, 4, 5 = 0V		- 1	- 3		-1	-3	μΑ
	Start/UV Hysteresis Current	Pin 2 = 2.5 V, $T_j = 25$ °C	120	180	240	120	180	240	μΑ
	Input Leakage	V _i = 20 V		0.1	10		0.1	10	μА
	Driver Bias Saturation Voltage V _{IN} -V _{OH}	I _B = - 50 mA		2	3		2	3	٧
	Driver Bias Leakage	V _B = 0V		- 0.1	- 10		- 0.1	- 10	μΑ
	Slow-start Saturation	I _s = 2 mA		0.2	0.5		0.2	0.5	٧
	Slow-start Leakage	V _s = 4.5 V		0.1	2		0.1	2	μΑ

ELECTRICAL CHARACTERISTICS (continued)


Symbol	Parameter	Test Conditions UC1840	-	ι	UC3840				
			Min.	Тур.	Max.	Min.	Тур.	Max.	

CURRENT CONTROL

	Current Limit Offset			0	5		0	10	mV
	Current Shutdown Offset		340	400	440	340	400	440	mV
Iь	Input Bias Current	Pin 7 = 0V		- 2	- 5		- 2	- 5	μА
	*Common mode Range		- 0.3		3	- 0.3		3	٧
τ _d *	Current Limit Delay	T_j = 25 °C, Pin 7 to 12 R_L = 1 $K\Omega$		200	400		200	400	ns

^{*} Guaranteed by design. Not 100 % tested in production.

Figure 1 : Open Loop Test Circuit.



Nominal frequency =
$$\frac{1}{R_T C_T}$$
 = 50 kHz
Start voltage = 3 $\frac{(R1 + R2 + R3)}{R2 + R3}$ + 0.2 R1 = 12 V
U.V. fault voltage = 3 $\frac{(R1 + R2 + R3)}{R2 + R3}$ = 8 V

O.V. fault voltage =
$$3 \frac{(R1 + R2 + R3)}{R3} = 32 \text{ V}$$

Current limit = 200mV Current fault voltage = 600mV Duty cycle clamp = 50%

Figure 2: Start U.V. Hysteresis Current.




Figure 4 : Oscillator Frequency.




Figure 6 : Error Amplifier Open-loop Gain and Phase.




Figure 3: PWM Output Saturation Voltage.




Figure 5: PWM Output Minimum Pulse Width.






Figure 7: Shutdown Timing.



APPLICATION INFORMATION

Figure 8: Programmable PWM Controller in a Simplified Flyback Regulator.




In this application [see Fig.8] complete control is maintained on the primary side. Control power is provided by $R_{\rm IN}$ and $C_{\rm IN}$ during start-up, and by a primary-referenced low voltage winding. N2, for efficient operation after start. The error amplifier loop is closed to regulate the DC voltage from N2 with other outputs following through their magnetic coupling - a task made even easier with the UC1840's feed-forward line regulation.

The UC1840 will readily accept digital start/stop commands transmitted from the secondary side by means of optical couplers.

Not shown are protective snubbers or additional interface circuitry which may be required by the choice of the high-voltage switch, Qs, or the application

Figure 9: Power Sequencing Functions.



- Notes: 1. VC represents an analog of the output voltage generated by a primary-referenced secondary winding of the power transformer. It is the voltage monitored by the start/U.V. comparator and, in most cases, is the supply voltage, Vi, for the UC1840.
 - 2. Although input to External Stop, Pin 4, is shown, results are the same for any fault input which sets the Error Latch.

POWER FREQUENCY FUNCTIONS

Time	Event				
Α	Initial Turn-on, V _c Rises with Light Load				
В	Start Threshold. Driver Bias Loads V _c				
C Operating PWM Regulates V _c					
D	Stop Input Sets Error Latch Turning off PWM				
E U. V. Low Threshold. Error Latch Remain Set					
F	Start Turns on Driver Bias Bus Error Latch Still Set				
G H	V _c and Driver Bias Continue to Cycle				
1	Stop Command Removed				
J	Error Latch Reset at U. V. Low Threshold				
K	Start Threshold Now Removes Slow-start				

Time	Event				
L	Return to Normal Run State				
М	Reset Latch Set Signal Removed				
N Error Latch Set with Momentary Fault					
0	Error Latch does not reset as Reset Latch is reset				
P Q	V _c and Driver Bias Recycle with no Turn-on				
R	Reset Latch Set is Set with Momentary Reset Signal				
S	V _c must Complete Cycle to Turn-on				
Т	Start and Error Latches Reset				
U	Normal Start Initiated				
V	Return to Normal Run State				

UC1842/3/4/5 UC2842/3/4/5 UC3842/3/4/5

CURRENT MODE PWM CONTROLLER


- OPTIMIZED FOR OFF-LINE AND DC TO DC CONVERTERS
- LOW START-UP CURRENT (< 1 mA)
- AUTOMATIC FEED FORWARD COMPENSA-TION
- PULSE-BY-PULSE CURRENT LIMITING
- ENHANCED LOAD RESPONSE CHARACTE-RISTICS
- UNDER-VOLTAGE LOCKOUT WITH HYSTE-RESIS
- DOUBLE PULSE SUPPRESSION
- HIGH CURRENT TOTEM POLE OUTPUT
- INTERNALLY TRIMMED BANDGAP REFE-RENCE
- 500 KHz OPERATION
- LOW RO ERROR AMP

DESCRIPTION


The UC1842/3/4/5 family of control ICs provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under voltage lockout featuring start-up current less than 1 mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM compara-

tor which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N-Channel MOSFETs, is low in the off-state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC1842 and UC1844 have UV-LO thresholds of 16 V (on) and 10 V (off), ideally suited to off-line applications. The corresponding thresholds for the UC1843 and UC1845 are 8.5 V and 7.9 V. The UC1842 and UC1843 can operate to duty cycles approaching 100 %. A range of the zero to < 50 % is obtained by the UC1844 and UC1845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.



BLOCK DIAGRAM (toggle flip flop used only in UC1844 and UC1845)




ABSOLUTE MAXIMUM RATINGS *

Symbol	Parameter	Value	Unit
Vi	Supply Voltage (low impedance source)	30	V
Vi	Supply Voltage (I _i < 30 mA)	Self Limiting	
lo ,	Output Current	± 1	Α
Eo	Output Energy (capacitive load)	5	μJ
	Analog Inputs (pins 2, 3)	- 0.3 to 6.3	V
	Error Amplifier Output Sink Current	10	mA
P _{tot}	Power Dissipation at T _{amb} ≤ 50 ° C (minidip, DIP-14)	1	W
P _{tot}	Power Dissipation at T _{amb} ≤ 25 ° C (SO-14)	725	mW
T _{stg}	Storage Temperature Range	- 65 to 150	°C
TL	Lead Temperature (soldering 10 s)	300	°C


 $^{^{\}star}$ All voltages are with respect to pin 5, all currents are positive into the specified terminal.

BLOCK DIAGRAM (top view)

DIP-14 / SO-14.



Minidip Plastic and Ceramic.



ORDERING NUMBERS

TYPE	PLASTIC MINIDIP	CERAMIC MINIDIP	DIP-14	SO-14
UC1842		UC1842J		
UC1843		UC1843J		
UC1844		UC1844J		
UC1845		UC1845J		
UC2842	UC2842N	UC2842J	UC2842B	UC2842D
UC2843	UC2843N	UC2843J	UC2843B	UC2843D
UC2844	UC2844N	UC2844J	UC2844B	UC2844D
UC2845	UC2845N	UC2845J	UC2845B	UC2845D
UC3842	UC3842N	UC3842J	UC3842B	UC3842D
UC3843	UC3843N	UC3843J	UC3843B	UC3843D
UC3844	UC3844N	UC3844J	UC3844B	UC3844D
UC3845	UC3845N	UC3845J	UC3845B	UC3845D

THERMAL DATA

		Ceramic Minidip	Plastic Minidip	DIP-14 Plastic	SO-14
R _{th j-amb}	Thermal Resistance Junction-ambient	200 °C/W	100 °C/W	100 °C/W	165 °C/W

Symbol	Parameter	Test Conditions		JC184 284X	X	U	C384>	(Unit	
1			Min.	Тур.	Max.	Min.	Тур.	Max.		

REFERENCE SECTION

V _{REF}	Output Voltage	T _j = 25 °C	4.95	5.00	5.05	4.90	5.00	5.10	V
ΔV _{REF}	Line Regulation	12 V ≤ V _i ≤ 25 V		6	20		6	20	mV
Δ V _{REF}	Load Regulation	1 ≤ I _o ≤ 20 mA		6	25		6	25	mV
Δ V _{REF} /ΔΤ	Temperature Stability	(Note 2)		0.2	0.4		0.2	0.4	mV/°C
	Total Output Variation	Line, Load, Temperature (Note 2)	4.9		5.1	4.82		5.18	٧
e _N	Output Noise Voltage	10 Hz \leq f \leq 10 KHz T _j = 25 °C (Note 2)		50			50		μV
	Long Term Stability	T _{amb} = 125 °C, 1000 Hrs (Note 2)		5	25		5	25	mV
Isc	Output Short Circuit		-30	-100	-180	- 30	-100	-180	mA

OSCILLATOR SECTION

fs	Initial Accuracy	T _j = 25 °C (Note 6)	47	52	57	47	52	57	KHz
	Voltage Stability	12 ≤ V _i ≤ 25 V		0.2	1		0.2	1	%
	Temperature Stability	T _{MIN} ≤ T _{amb} ≤ T _{MAX} (Note 2)		5			5		%
V ₄	Amplitude	V _{PIN4} Peak to Peak		1.7			1.7		٧

ERROR AMP SECTION

V ₂	Input Voltage	$V_{PIN1} = 2.5 V$	2.45	2.50	2.55	2.42	2.50	2.58	V
Ι _b	Input Bias Current			- 0.3	- 1		- 0.3	- 2	μΑ
	Avol	2 ≤ V _o ≤ 4 V	65	90		65	90		dB
В	Unity Gain Bandwidth	(Note 2)	0.7	1		0.7	1		MHz
SVR	Supply Voltage Rejection	$12 \le V_i \le 25 \text{ V}$	60	70		60	70		dB
I _o	Output Sink Current	$V_{PIN2} = 2.7 \text{ V}$ $V_{PIN1} = 1.1 $	/ 2	6		2	6		mA
l _o	Output Source Current	$V_{PIN2} = 2.3 \text{ V}$ $V_{PIN1} = 5 \text{ V}$	- 0.5	- 0.8		- 0.5	- 0.8		mA
	V _{OUT} High	$V_{PIN2} = 2.3 \text{ V}$; $R_L = 15 \text{ K}\dot{\Omega}$ to Ground	5	6		5	6		V
	V _{OUT} Low	$V_{PIN2} = 2.7 \text{ V}$; R _L =15 K Ω to Pin 8		0.7	1.1		0.7	1.1	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	i .	UC184 UC284		U	C384)	(Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	

CURRENT SENSE SECTION

G _v	Gain	(Notes 3 & 4)	2.85	3	3.15	2.8	3	3.2	V/V
V ₃	Maximum Input Signal	V _{P1N1} = 5 V (Note 3)	0.9	1	1.1	0.9	1	1.1	V
SVR	Supply Voltage Rejection	12 ≤ V _i ≤ 25 V (Note 3)		70			70		dB
I _b	Input Bias Current			- 2	- 10		- 2	- 10	μА
	Delay to Output			150	300		150	300	ns

OUTPUT SECTION

	Output Low Level	I _{SINK} = 20 n	nA		0.1	0.4		0.1	0.4	\/
I _{OL}	Output Low Level	I _{SINK} = 200	mA		1.5	2.2		1.5	2.2	V
	Outout High Lovel	Isource = 2	20 mA	13	13.5		13	13.5		V
Гон	Output High Level	I _{SOURCE} = 2	200 mA	12	13.5		12	13.5		V
t _r	Rise Time	T _j = 25 °C	$C_L = 1 \text{ nF}$ (Note 2)		50	150		50	150	ns
t _f	Fall Time	T _j = 25 °C	$C_L = 1 \text{ nF}$ (Note 2)	1	50	150		50	150	ns

UNDER-VOLTAGE LOCKOUT SECTION

Chart Thurshald	X842/4	15	16	17	14.5	16	17.5	\/
Start Threshold	X843/5	7.8	8.4	9.0	7.8	8.4	9.0	V
Min. Operating Voltage	X842/4	9	10	11	8.5	10	11.5	.,
After Turn-on	X843/5	7.0	7.6	8.2	7.0	7.6	8.2	V

PWM SECTION

	Mayimum Duty Cyala	X842/3	93	97	100	93	97	100	0/
Maximum Duty Cycle	X844/5	44	48	50	45	48	50	%	
	Minimum Duty Cycle				0			0	%

TOTAL STANDBY CURRENT

I _{st}	Start-up Current		0.5	1	0.5	1	mA
l _i	Operating Supply Current	V _{PIN2} = V _{PIN3} = 0 V	11	20	11	20	mA
V _{iz}	Zener Voltage	I _i = 25 mA	34		34		V

Notes: 2. These parameters, although guaranteed, are not 100% tested in production.

3. Parameter measured at trip point of latch with $V_{PIN2} = 0$.

4. Gain defined as:

 $A = \begin{array}{cc} \frac{\Delta \ V_{PIN1}}{\Delta \ V_{PIN3}} \ ; \ 0 \leq V_{PIN3} \leq 0.8 \ V \end{array}$

5. Adjust V_i above the start threshold before setting at 15 V.

Output frequency equals oscillator frequency for the UC1842 and UC1843.
 Output frequency is one half oscillator frequency for the UC1844 and UC1845.

Figure 1 : Error Amp Configuration.






Figure 2: Under Voltage Lockout.



During Under-Voltage Lockout, the output driver is biased to sink minor amounts of current. Pin 6 should be shunted to ground with a bleeder resistor

to prevent activating the power switch with extraneous leakage currents.

Figure 3: Current Sense Circuit.



PEAK CURRENT (Is) IS DETERMINED BY THE FORMULA

$$I_{S max} \approx \frac{1.0 \text{ V}}{R_{S}}$$

A SMALL RC FILTER MAY BE REQUIRED TO SUPPRESS SWITCH TRANSIENTS.

Figure 4.




Figure 6: Timing Resistance vs. Frequency.




Figure 8 : Error Amplifier Open-loop Frequency Response.




Figure 5: Deadtime vs. $C_T (R_T > 5K\Omega)$.




Figure 7: Output Saturation Characteristics.






Figure 9: Open Loop Test Circuit.



High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close

to pin 5 in a single point ground. The transistor and $5 \text{ K}\Omega$ potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.


Figure 10: Shutdown Techniques.



Shutdown of the UC1842 can be accomplished by two methods; either raise pin 3 above 1V or pull pin 1 below a voltage two diode drops above ground. Either method cause the output of the PWM comparator to be high (refer to block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shut-

down condition at pins 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_i below the lower UVLO threshold. At this point the reference turns off, allowing the SCR to reset.

Figure 11: Off-line Flyback Regulator.



Power Supply Specifications

1. Input Voltage:

95 VAC to 130 VAC

(50 Hz/60 Hz)

2. Line Isolation:

3750 V

3. Switching Frequency: 40 KHz

4. Efficiency @ Full Load: 70 %

5. Output Voltage:


A. \pm 5 V, \pm 5 % : 1 A to 4 A load Ripple voltage : 50 mV P-P Max.

B. $+ 12 \text{ V}, \pm 3 \%$: 0.1 A to 0.3 A load

Ripple voltage : 100 mV P-P Max. C. - 12 V, \pm 3 % : 0.1 A to 0.3 A load

Ripple voltage: 100 mV P-P Max.

Figure 12: Slope Compensation.



A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50 %.

Note that capacitor, C, forms a filter with R_2 to supress the leading edge switch spikes.



UCN4801A

BIMOS LATCH/DRIVERS

ADVANCE DATA

- HIGH-VOLTAGE, HIGH-CURRENT OUTPUTS
- OUTPUT TRANSIENT PROTECTION
- CMOS, PMOS, NMOS, TTL COMPATIBLE IN-PLITS
- INTERNAL PULL-DOWN RESISTORS
- LOW-POWER CMOS LATCHES

DESCRIPTION

The UCN4801A is a high-voltage, high-current latch/driver comprised of eight CMOS data latches, a bipolar Darlington transistor driver for each latch, and CMOS control circuitry for the common CLEAR, STROBE, and OUTPUT ENABLE functions. The bipolar/MOS combination provides an extremely low-power latch with maximum interface flexibility.

The CMOS inputs are compatible with standard CMOS, PMOS and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors. The bipolar outputs are suitable for use with relays, solenoids, stepping motors, LED or incandescent displays, and other high-power load.

The unit feature open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 500 mA and will sustain at least 50 V in the OFF state. Because of limitations on package power dissipation,


the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

DIP-22 (Plastic)



ORDER CODE: UCN4801ADP

PIN CONNECTIONS (Top view)



- 1 Clear
- 2 Strobe 3 - Input 1
- 4 Input 2
- 5 Input 3
- 6 Input 4
- 7 Input 5 8 - Input 6
- 9 Input 7
- 10 Input 8
- 11 GND

- 22 Output enable
- 21 Vcc
 - 20 Output 1
 - 19 Output 2
 - 18 Output 3
 - 17 Output 4
 - 16 Output 5
 - 16 Output t
 - 15 Output 6
 - 14 Output 7
 - 13 Output 8
 - 12 Common


September 1988

1/4

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vo	Output Voltage	50	V	
Vcc	Supply Voltage	18	V	
Vı	Input Voltage Range	- 0.3 to V _{CC} + 0.3		
Ic	Continuous Collector Current	500	mA	
P _{tot}	Power Dissipation*	2.0	W	
Top	Operating Ambient Temperature Range	– 20 to + 85	°C	
T _{stg}	Storage Temperature	- 55 to + 125	°C	

 $^{^{\}star}$ Derate at the rate of 20 m/°C above $T_{amb} = + 25$ °C



ELECTRICAL CHARACTERISTICS T_{amb} = + 25 °C, V_{CC} = 5 V (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Io	Output Leakage Current ($V_O = 50 \text{ V}$) $T_{amb} = + 25 ^{\circ}\text{C}$	_	_	50	μА
	$T_{amb} = + 70 ^{\circ}\text{C}$			100	
V _{O(Sat)}	Collector-emitter Saturation Voltage				V
1	$I_O = 100 \text{ mA}$	-	0.9	1.1	
	$I_{O} = 200 \text{ mA}$	-	1.1	1.3	
	$I_O = 350 \text{ mA}, V_{CC} = 7 \text{ V}$		1.3	1.6	
V _{I(O)}	Input Voltage	_	_	1	V
V _{I(1)}	$V_{CC} = 15 \text{ V}$	13.5	_	-	
	$V_{CC} = 10 \text{ V}$	8.5	-	-	
	V _{CC} = 5 V - (note 1)	3.5		_	
R _{IN}	Input Resistance				KΩ
	$V_{CC} = 15 \text{ V}$	50	200	-	
	$V_{CC} = 10 \text{ V}$	50	300	-	
	V _{CC} = 5 V	50	600		
I _{CC(on)}	Supply Current - Outputs Open				mA
(each stage)	$V_{CC} = 15 \text{ V}$	-	1	2	
	$V_{CC} = 10 \text{ V}$	-	0.9	1.7	
1	$V_{CC} = 5 \text{ V}$	-	0.7	1	
I _{CC(off)}	All Drivers off, All Inputs = 0 V		50	100	μΑ
IR	Clamp Diode Leakage Current (V _R = 50 V)				μΑ
	$T_{amb} = +25 ^{\circ}C$	_	_	50	
	$T_{amb} = +70 ^{\circ}C$	-	-	100	
V _F	Clamp Diode Forward Voltage I _F = 350 mA	-	1.7	2	٧

Note: 1. Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to insure the minimum logic "I".

TRUTH TABLE

			Output OUT		JT _N
IN _N	Strobe	Clear	Enable	t-1	t
0	1	0	0	Х	OFF
1	1	0	0	Х	ON
Х	X	1	Х	Х	OFF
Х	Х	Х	1	Х	OFF
Х	0	0	0	ON	ON


X = irrelevant

t-1 = previous output state


t = present output state

Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

TIMING CONDITIONS



A. Minimum data active time before strobe enabled (data set-up time)	100 ns
B. Minimum data active time after strobe disabled (data hold time)	100 ns
C. Minimum strobe pulse width	300 ns
D. Typical time between strobe activation and output on to off transition	500 ns
E. Typical time between strobe activation and output off to on transition	500 ns
F. Minimum clear pulse width	300 ns
G. Minimum data pulse width	500 ns







A.C. PLASMA PANEL DRIVER

- 32-BIT SHIFT REGISTER WITH LATCHES
- DECODING LOGIC CIRCUIT
- LOW TO HIGH VOLTAGE INTERFACE FOR DI-RECT CONNECTION TO 32 ELECTRODES

DIP-40 (Plastic)



ORDER CODE: UEB4732DP

DESCRIPTION

UEB4732 is a BIMOS* IC's especially designed to provide selective and sustain signals needed by the X and Y electrodes of an A.C. plasma panel.

Realizing a complete A.C. plasma panel control system requires only UEB4732 and two high voltage common amplifiers for rows and columns of the panel. The whole network is driven by a few CMOS logical signals.


Bipolar CMOS and complementary DMOS on same chip.

PIN CONNECTION

Clock [1	40 VCC1
Inverting input	2	39 DI
Strobe [3	38 Ground (logic)
Output 1	4	37 Output 32
Output 2	5	36 Output 31
Output 3	6	35 Output 30
Output 4	7	34 Output 29
Output 5	8	33 Output 28
Output 6	9	32 Output 27
Output 7	10	31 Output 26
Output 8	11	30 Dutput 25
Output 9	12	29 Output 24
Output 10	13	28 Output 23
Output 11	14	27 Output 22
Output 12	15	26 Output 21
Output 13	16	25 Output 20
Output 14	17 -	24 Output 19
Output 15	18	23 Output 18
Output 16	19	22 Output 17
VA3	20	21 VA2
'		

- 4 CMOS compatible logic inputs: DI, Clock, Strobe, Inv.
- 32 totem pole 100 V outputs, with clamping diodes to the VA2 and VA3 inputs.
- Logic supplies (Ground and V_{CC1}) separated from hight voltage (VA2, VA3) to avoid disturbances.

TYPICAL APPLICATION




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC1}	Logic Supply Voltage	18	V
V _{A2}	V _{A2} Voltage (V _{A2} ≥ V _{A3})	120	٧
V _{A3}	V _{A3} Voltage	10	٧
Vi	Input Voltage Range	- 0.3 to V _{CC1} + 0.3	V

NOTE: Voltage values are with respect to network ground terminal (ground logic).

SCHEMATIC DIAGRAM



ELECTRICAL OPERATING CHARACTERISTICS (over recommended operating range)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{OH}	High Level Dropout Voltage (for one output) V _{A2} > 20 V		_	40	٧
	$-I_{OH} = -10 \text{ mA}$ $-I_{OH} = -20 \text{ mA}$		5 10	10 20	
V _{OL}	Low Level Dropout Voltage (for one output) V_{A3} = Ground				V
•01	- I _{OL} = 10 mA		5 10	10 20	·
V _{OK}	Dropout Clamp Voltage - I _O = ± 100 mA in One Output			2	V
	$-I_0 = \pm 100$ mA Simultaneously in the 32 Outputs		,	3	
f _{clock}	Maximum Clock Pulse Frequency	4	8		MHz

All typical values are at $V_{CC1} = 12 \text{ V}$, $T_{amb} = 25 \,^{\circ}\text{C}$.

RECOMMANDED OPERATING CONDITIONS (voltage values are referred to logic ground of the IC)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Logic Supply Voltage	10		15	V
V _{A2}	V_{A2} Voltage $(V_{A2} \ge V_{A3})$	- 0.6		120	٧
V _{A3}	V _{A3} Voltage	- 0.6		10	V
lo	Peak Current (for one output) - High Level $V_{A2} > 20 \text{ V}$ - Low Level $V_{A3} = \text{Ground}$		- 20 20		mA
Io	Peak Clamp Current (for one output)		± 100		mA
T _{amb}	Operating Free Air Temperature UEB4732			+ 70	°C

FUNCTION TABLE

Functions	Data	Inputs		Inputs		ıts Strobe		ft Regi	ster		Latchs		(Outputs	s
Functions	Data	Clock	lnv.	Strobe	R1	R2	R32	L1	L2	L32	01	02	032		
LOAD	H L	†	X X	X	H L	R1n R1n	R31n R31n	R1s R1s	R2s R2s	R32s R32s	Levels at 01 through 032 depend on Inv. and strobe (see "strobe").		on Inv. (see		
LATCH	X	H	L H	+	R1n R1n	R2n R2n	R32n R32n	R1n R1n	R2n R2n	R32n R32n	R1n R1n	R2n R2n	R32n R32n		
STROBE	X X X	X X X	L H L	L L H	Levels at R1 through R32 depend only on data and clock (see "load").		R1s R1s R1 R1	R2s R2s R2 R2	R32s R32s R32 R32	R1s R1s L H	R2s R2s L H	R32s R32s L H			

H = High level

X = Irrelevant

↓ = High to low transition

For the outputs, the high level (H) is VA2, the low level (L) is VA3.

R1.....R32 = Levels currently at internal outputs of shift register.

R1n....R32n = Levels at shift register outputs R1 through R32, respectively, before the most recent ↑

transition of clock.


R1s....R32s = Levels at shift register outputs R1 through R32, respectively, before the most recent ↓ transition of strobe (levels currently stored by the 32 latchs L1 through L32).

R1s....R32s = Logical inversion of R1s....R32s.

L = Low level

 $[\]uparrow$ = Low to high transition

SCHEMATIC OF ONE OUTPUT STAGE



During the sustaining signal, $V_{A2} = V_{A3}$ and the current flows through the two clamp diodes.

During the selective signals (write and erase on the plasma panel), V_{A2} is at high voltage (typ.100 V, referred to logic ground) V_{A3} is equal to logic ground, and the output is selectively adressed by complementary by DMOS stage.

DESCRIPTION

The UEB4732 is designed to provide easily the line and the column select operation of a plasma display panel. For an use on the X axis of the panel, the Inv. input is set at a steady low level, the outputs are normally low and are selectively switched high when the strobe input is low. For an use on the Y axis of the panel, the Inv. input is set at a steady high level, the outputs are normally high and are selectively switched low when the strobe input is low (the 32 bit data is inverted).


The Inv. input may also be used as a sustain input: when strobe is high, if the Inv. input is switched low, all outputs switch low, if the Inv. input is switched high, all outputs switch high.

Data is enterred serially in the shift register, on the low to high level transition of clock. It is stored in the 32 latchs on the high to low level transition of strobe, so the outputs are stable during the low level of strobe, regradless of the state of clock and data, and a new data can be enterred immediately.

The logical voltage reference (ground logic) and the high voltage reference (V_{A3}) are separated to avoid disturbances.

All output stages are complementary DMOS and contain clamp diodes to the V_{A2} and V_{A3} supply inputs. These diodes are designed to provide the peak current of the sustaining signal (typ. 100 mA/output) without distorsion of the signal.

TIMING DIAGRAM



Note: X mode circuits are referred to ground. Y mode ones are floating on sustaining voltage.

In X mode, Inv. input is low.

In Y mode, Inv. input is high.



ULN2001A-ULN2003A ULN2002A-ULN2004A

SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500 mA PER DRIVER (600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR IN-DUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HI-GHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays filament lamps, thermal printheads and high power buffers.


The ULN2001A/2002A/2003A and 2004A are supplied in 16 pin plastic DIP packages with a copper leadframe to reduce thermal resistance. They are available also in small outline package (SO-16) as ULN2001D/2002D/2003D/2004D.

DESCRIPTION


The ULN2001A, ULN2002A, ULN2003 and ULN2004A are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.

The four versions interface to all common logic families :

ULN2001A	General Purpose, DTL, TTL, PMOS, CMOS
ULN2002A	14-25 V PMOS
ULN2003A	5 V TTL, CMOS
ULN2004A	6-15 V CMOS, PMOS



DIP-16 Plastic (0.25)




SO-16J

ORDER CODES: ULN2001A/2A/3A/4A (DIP-16) ULN2001D/2D/3D/4D (SO-16)


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vo	Output Voltage	50	V
V_{in}	Input Voltage (for ULN2002A/D - 2003A/D - 2004A/D)	30	V
Ic	Continuous Collector Current	500	mA
l _b	Continuous Base Current	25	mA
T _{amb}	Operating Ambient Temperature Range	- 20 to 85	°C
T _{stg}	Storage Temperature Range	- 55 to 150	°C
Tj	Junction Temperature	150	°C

PIN CONNECTION



SCHEMATIC DIAGRAM



THERMAL DATA

		DIP-16	SO-16
R _{th j-amb}	Thermal Resistance Junction-ambient Max.	70 °C/W	165 °C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25 \, ^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
ICEX	Output Leakage Current	$V_{CE} = 50 \text{ V}$ $T_{amb} = 70 ^{\circ}\text{C}$ $V_{CE} = 50$ $T_{amb} = 70 ^{\circ}\text{C}$ for ULN2002A	V		50 100	μA μA	1a 1a
		$V_{CE} = 50 \text{ V}$ $V_i = 6 \text{ V}$ for ULN2004A $V_{CE} = 50 \text{ V}$ $V_i = 1 \text{ V}$			500	μΑ	1b
					500	μΑ	1b
V _{CE(sat)}	Collector-emitter Saturation Voltage	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	A	0.9 1.1 1.3	1.1 1.3 1.6	V V V	2 2 2
l _{i(on)}	Input Current		/	0.82 0.93 0.35	1.25 1.35 0.5 1.45	mA mA mA mA	3 3 3 3
I _{i(off)}	Input Current	$T_{amb} = 70 ^{\circ}\text{C}$ $I_{C} = 500 \mu$	A 50	65		μΑ	4
V _{i(on)}	Input Voltage	for ULN2002A V _{CE} = 2 V I _C = 300 r for ULN2003A	mA		13	V	5
		$V_{CE} = 2 V$ $I_{C} = 200 \text{ r}$ $V_{CE} = 2 V$ $I_{C} = 250 \text{ r}$ $V_{CE} = 2 V$ $I_{C} = 300 \text{ r}$ for ULN2004A	mA		2.4 2.7 3	V V V	5 5 5
		V _{CE} = 2 V	nA nA		5 6 7 8	V V V	5 5 5 5
h _{FE}	DC Forward Current Gain	for ULN2001A V _{CE} = 2 V I _C = 350 m	A 1000			_	2
Ci	Input Capacitance			15	25	pF	_
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o		0.25	1	μs	-
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o		0.25	1	μs	_
I _R	Clamp Diode Leakage Current	$V_{R} = 50 \text{ V}$ $T_{amb} = 70 ^{\circ}\text{C}$ $V_{R} = 50 ^{\circ}\text{V}$			50 100	μ Α μ Α	6 6
V _F	Clamp Diode Forward Voltage	I _F = 350 mA		1.7	2	٧	7

TEST CIRCUITS

Figure 1a.




Figure 2.




Figure 4.




Figure 6.




Figure 1b.




Figure 3.




Figure 5.





Figure 7.



50 V - 1.5 A QUAD DARLINGTON SWITCHES

- OUTPUT CURRENT TO 1.5 A EACH DARLING-TON
- MINIMUM BREAKDOWN 50 V
- SUSTAINING VOLTAGE AT LEAST 35 V
- INTEGRAL SUPPRESSION DIODES (ULN2064B, ULN2066B, ULN2068B and ULN2070B)
- ISOLATED DARLINGTON PINOUT (ULN2074B, ULN2076B)
- VERSIONS COMPATIBLE WITH ALL POPU-LAB LOGIC FAMILIES


DESCRIPTION

Designed to interface logic to a wide variety of high current, high voltage loads, these devices each contain four NPN darlington switches delivering up to 1.5 A with a specified minimum breakdown of 50 V and a sustaining voltage of 35 V measured at 100 mA. The ULN2064B, ULN2066B, ULN2068B and ULN2070B contain integral suppression diodes for inductive loads have common emitters. The ULN2074B and ULN2076B feature isolated darlington pinouts and are intended for applications such as emitter follower configurations. Inputs of the ULN2064B, ULN2068B and ULN2074B are compa-

tible with popular 5 V logic families and the ULN2066B and ULN2076B are compatible with 6-15 V CMOS and PMOS. Types ULN2068B and ULN2070B include a predriver stage to reduce loading on the control logic.




PIN CONNECTIONS (top view) and ORDER CODES



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CEX}	Output Voltage	50	V
V _{CE(sus)}	Output Sustaining Voltage	35	V
Io	Output Current	1.75	А
Vi	Input Voltage for ULN2066B/70B/74B/76B for ULN2064B/68B	30 15	V
l _i	Input Current	25	mA
V _s	Supply Voltage for ULN2068B for ULN2070B	10 20	V
P _{tot}	Power Dissipation: at T _{amb} = 90 °C at T _{amb} = 70 °C	4.3 1	W W
T _{amb}	Operating Ambient Temperature Range	- 20 to 85	°C
T _{stg}	Storage Temperature	- 55 to 150	°C




ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig
I _{CEX}	Output Leakage Current	for ULN2064B - ULN2066B V _{CE} = 50 V V _{CE} = 50 V T _{amb} = 70 °C			100 500	μ Α μ Α	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage	for ULN2064B - ULN2066B I _C = 100 mA V _i = 0.4 V	35			V	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			1.1 1.2 1.3 1.4	V V V	3
l _{i(on)}	Input Current	for ULN2064B V _i = 2.4 V for ULN2064B V _i = 3.75 V for ULN2066B V _i = 5 V for ULN2066B V _i = 12 V	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
V _{i(on)}	Input Voltage	for ULN2064B VCE = 2 V			2 2.5 6.5 10	V V V	5
t _{PLH}	Turn – on Delay Time	0.5 V _i to 0.5 V _o			1	μS	
t _{PHL}	Turn – off Delay Time	0.5 V _i to 0.5 V _o)		1.5	μs	
I _R	Clamp Diode Leakage Current	for ULN2064B - ULN2066B V _R = 80 V V _R = 80 V T _{amb} = 70 °C			50 100	μ Α μ Α	6
V _F	Clamp Diode Forward Voltage	I _F = 1 A I _F = 1.5 A			1.75	V V	7


Notes: 1. Input voltage is with reference to the substrate (no connection to any other pins) for the ULN2074B and ULN2076B reference is ground for all other types.

2. Input current may be limited by maximum allowable input voltage.



ELECTRICAL CHARACTERISTICS (V $_{s}$ = 5 V for ULN2068B, V $_{s}$ = 12 V for ULN2070B, T $_{amb}$ = 25 $^{\circ}$ C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig
I _{CEX}	Output Leakage Current	for ULN2068B - ULN2070B V _{CE} = 50 V V _{CE} = 50 V T _{amb} = 70 °C			100 500	μ Α μ Α	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage	for ULN2068B - ULN2070B I _C = 100 mA V _i = 0.4 V	35			V	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			1.1 1.2 1.3 1.4 1.1 1.2 1.3 1.4	V V V V V V V V V V V V V V V V V V V	2
l _{i(on)}	Input Current	for ULN2068B V _i = 2.75 V for ULN2068B V _i = 3.75 V for ULN2070B V _i = 5 V for ULN2070B V _i = 12 V			550 1000 400 1250	μΑ μΑ μΑ μΑ	4
V _{i(on)}	Input Voltage	V _{CE} = 2 V I _C = 1.5 A for ULN2068B for ULN2070B			2.75 5	V V	5
Is	Supply Current				6 4.5	mA mA	8
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o			1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o I _C = 1.25 A			1.5	μs	
I _R	Clamp Diode Leakage Current	for ULN2068B - ULN2070B V _R = 50 V V _R = 50 V			50 100	μ Α μ Α	6
V _F	Clamp Diode Forward Voltage	I _F = 1 A I _F = 1.5 A			1.75 2	V V	7



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25 \text{ }^{\circ}\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig
I _{CEX}	Output Leakage Current	for ULN2074B - ULN2076B V _{CE} = 50 V V _{CE} = 50 V T _{amb} = 70 °C			100 500	μ Α μ Α	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage	for ULN2074B - ULN2076B I _C = 100 mA V _i = 0.4 V	35			٧	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			1.1 1.2 1.3 1.4	V V V	3
l _{i(on)}	Input Current		1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
V _{i(on)}	Input Voltage				2 2.5 6.5 10	V V V	5
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o			1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o			1.5	μs	

TEST CIRCUITS

Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 7.




Figure 9: Input Current as a Function of Input Voltage.




Figure 6.




Figure 8.




Figure 10: Input Current as a Function of Input Voltage.





Figure 11 : Collector Current as a Function of Input Current.



TYPICAL APPLICATIONS

Figure 12: Common-anode LED Drivers.





Figure 13: Common-cathode LED Drivers.



MOUNTING INSTRUCTIONS

The R_{th j-amb} can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 14) or to an external heatsink (Fig. 15).

The diagram of figure 16 shows the maximum dissipable power P_{tot} and the $R_{th,j-amb}$ as a function of the side " α " of two equal square copper areas having a thickness of 35 μ (1.4 mils).

Figure 14 : Example of P.C. Board Copper Area which is Used as Heatsink.





Figure 16 : Maximum Dissipable Power and Junction to Ambient Thermal Resistance vs. Side "α".



During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 15: External Heatsink Mounting Example.





Figure 17: Maximum Allowable Power Dissipation vs. Ambient Temperature.






80 V - 1.5 A QUAD DARLINGTON SWITCHES


- OUTPUT CURRENT TO 1.5 A EACH DARLING-TON
- MINIMUM BREAKDOWN 80 V
- SUSTAINING VOLTAGE AT LEAST 50 V
- INTEGRAL SUPPRESSION DIODES (ULN2065B, ULN2067B, ULN2069B and ULN2071B)
- ISOLATED DARLINGTON PINOUT (ULN2075B and ULN2077B)
- VERSIONS COMPATIBLE WITH ALL POPU-LAB LOGIC FAMILIES

DESCRIPTION

Designed to interface logic to a wide variety of high current, high voltage loads, these devices each contain four NPN darlington switches delivering up to 1.5 A with a specified minimum breakdown of 80 V and a sustaining voltage of 50 V. The ULN2065B. ULN2067B. **ULN2069B** ULN2071B contain integral suppression diodes for inductive loads and have common emitters; the ULN2075B and ULN2077B feature isolated darlington pinouts and are intended for applications such as emitter follower configurations. Inputs of the ULN2065B, ULN2069B and ULN2075B are compatible with popular 5 V logic families and the ULN2067B, ULN2071B and ULN2077B are compatible with 6-15 VCMOS and PMOS. The ULN2069B and ULN2071B include a predriver stage to provide extragain, reducing the load on control logic.




PIN CONNECTIONS AND ORDER CODES



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CEX}	Output Voltage	80	V
V _{CE(sus)}	Output Sustaining Voltage	50	V
lo	Output Current	1.75	Α
Vi	Input Voltage for ULN2075B - 2077B for ULN2067B - 2071B for ULN2065B - 2069B	60 30 15	V V V
l ₁	Input Current	25	mA
Vs	Supply Voltage for ULN2069B for ULN2071B	10 20	V
P _{tot}	Power Dissipation: at T _{pins} = 90 °C at T _{amb} = 70 °C	4.3	W
T _{amb}	Operating Ambient Temperature Range	- 20 to 85	∘c
T _{stg}	Storage Temperature	- 55 to 150	∘C




ULN2065B-ULN2067B-ULN2069B-ULN2071B-ULN2075B-ULN20

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25 \text{ } \%$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	for ULN2065B - ULN2067B $V_{CE} = 80 \text{ V}$ $V_{CE} = 80 \text{ V}$ $T_{amb} = 70 \text{ °C}$	•		100 500	μ Α μ Α	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage	for ULN2065B - ULN2067B $I_C = 100 \text{ mA}$ $V_i = 0.4 \text{ V}$	50			٧	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	$I_{C} = 500 \text{ mA}$ $I_{B} = 625 \mu\text{A}$ $I_{C} = 750 \text{ mA}$ $I_{B} = 935 \mu\text{A}$ $I_{C} = 1 \text{ A}$ $I_{B} = 1.25 \text{ mA}$ $I_{C} = 1.25 \text{ A}$ $I_{B} = 2 \text{ mA}$ for ULN2067B – ULN2067B $I_{C} = 1.5 \text{ A}$ $I_{B} = 2.25 \text{ mA}$	•		1.1 1.2 1.3 1.4	V V V	3
l _{i(on)}	Input Current	for ULN2065B $V_i = 2.4 \text{ V}$ for ULN2065B $V_i = 3.75 \text{ V}$ for ULN2067B $V_i = 5 \text{ V}$ for ULN2067B $V_i = 12 \text{ V}$	1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA	4
V _{i(on)}	Input Voltage	for ULN2065B $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$ $V_{CE} = 2 V$			2 2.5 6.5 10	V V V	5
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o			1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o	1		1.5	μs	
I _R	Clamp Diode Leakage Current	for ULN2065B - ULN2067B V _R = 80 V V _R = 80 V			50 100	μ Α μ Α	6
V _F	Clamp Diode Forward Voltage	I _F = 1 A I _F = 1.5 A			1.75 2	V V	7

Notes: 1. Input voltage is with reference to the substrate (no connection to any other pins) for the ULN2075B and ULN2077B reference is ground for all other types.


2. Input current may be limited by maximum allowable input voltage.







Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	for ULN2069B - ULN2071B V _{CE} = 80 V V _{CE} = 80 V			100 500	μ Α μ Α	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage	for ULN2069B - ULN2071B $I_C = 100 \text{ mA}$ $V_i = 0.4 \text{ V}$	50			V	2
VCE(sat)	Collector-emitter Saturation Voltage	$ \begin{array}{llllllllllllllllllllllllllllllllllll$			1.1 1.2 1.3 1.4 1.5 1.1 1.2 1.3 1.4 1.5	V V V V V V V V	2
l _{i(on)}	Input Current				550 1000 400 1250	μΑ μΑ μΑ μΑ	4
V _{i(on)}	Input Voltage	$V_{CE} = 2$ V $I_{C} = 1.5$ A for ULN2069B for ULN2071B			2.75 5	V	5
ls	Supply Current	$\label{eq:controller} \begin{array}{llllllllllllllllllllllllllllllllllll$			6 4.5	mA mA	8
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o			1	μs	
t _{PHL}	Turn-off Delay Time	$0.5 \text{ V}_{i} \text{ to } 0.5 \text{ V}_{o} I_{C} = 1.25 \text{ A}$			1.5	μs	
I _R	Clamp Diode Leakage Current	for ULN2069B - ULN2071B V _R = 80 V V _R = 80 V			50 100	μ Α μ Α	6
V _F	Clamp Diode Forward Voltage	I _F = 1 A I _F = 1.5 A			1.75 2	V V	7



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25 \, ^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	for ULN2075B - ULN2077B V _{CE} = 80 V V _{CE} = 80 V T _{amb} = 70 °C			100 500	μ Α μ Α	1
V _{CE(sus)}	Collector-emitter Sustaining Voltage	for ULN2075B - ULN2077B I _C = 100 mA V _i = 0.4 V	50			٧	2
V _{CE(sat)}	Collector-emitter Saturation Voltage	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			1.1 1.2 1.3 1.4	V V V	3
I _{i(on)}	Input Current		1.4 3.3 0.6 1.7		4.3 9.6 1.8 5.2	mA mA mA mA	4
V _{i(on)}	Input Voltage				2 2.5 6.5 10	V V	5
tpLH	Turn-on Delay Time	0.5 V _i to 0.5 V _o			1	μs	
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o			1.5	μs	

TEST CIRCUITS

Figure 1.




Figure 2.




Figure 3.





Figure 4.



ULN2065B-ULN2067B-ULN2069B-ULN2071B-ULN2075B-ULN2077B

Figure 5.




Figure 7.




Figure 9: Input Current as a Function of Input Voltage.




Figure 6.




Figure 8.




Figure 10 : Input Current as a Function of Input Voltage.





Figure 11: Collector Current as a Function of Input Current.




MOUNTING INSTRUCTIONS

The $R_{th\ j-amb}$ can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 12) or to an external heatsink (Fig. 13).

The diagram of figure 14 shows the maximum dissipable power P_{tot} and the $R_{th\;j\text{-}amb}$ as a function of the side " \sim " of two equal square copper areas having a thickness of 35 μ (1.4 mils).

Figure 12 : Example of P.C. Board Area which is Used as Heatsink.



During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 13: External Heatsink Mounting Example.




Figure 14: Maximum Dissipable Power and Junction to Ambient Thermal Resistance vs. Side "I".





Figure 15: Maximum Allowable Power Dissipation vs. Ambient Temperature.



EIGHT DARLINGTON ARRAYS

- EIGHT DARLINGTONS WITH COMMON EMIT-TERS
- OUTPUT CURRENT TO 500 mA
- OUTPUT VOLTAGE TO 50 V
- INTEGRAL SUPPRESSION DIODES
- VERSIONS FOR ALL POPULAR LOGIC FAMILIES
- OUTPUT CAN BE PARALLELED
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY BOARD LAYOUT


DESCRIPTION

The ULN2801A-ULN2805A each contain eight darlington transistors with common emitters and integral suppression diodes for inductive loads. Each darlington features a peak load current rating of 600 mA (500 mA continuous) and can withstand at least 50 V in the off state. Outputs may be paralleled for higher current capability.


Five versions are available to simplify interfacing to standard logic families: the ULN2801A is designed for general purpose applications with a current limit resistor; the ULN2802A has a 10.5 K Ω input resistor and zener for 14-25 V PMOS; the ULN2803A has a 2.7 K Ω input resistor for 5 V TTL and CMOS:

the ULN2804A has a 10.5 K Ω input resistor for 6-15 V CMOS and the ULN2805A is designed to sink a minimum of 350 mA for standard and Schottky TTL where higher output current is required.

All types are supplied in a 18-lead plastic DIP with a copper lead from and feature the convenient input-opposite-output pinout to simplify board layout.



CONNECTION DIAGRAM (top view)




ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
Vo	Output Voltage	50	V
Vi	Input Voltage for ULN2802A, 2803A, 2804A for ULN2805A	30 15	V
Ic	Continuous Collector Current	500	mA
Ι _Β	Continuous Base Current	25	mA
P _{tot}	Power Dissipation (one Darlington pair) (total package)	1.0 2.25	W
T _{amb}	Operating Ambient Temperature Range	- 20 to 85	°C
T _{stg}	Storage Temperature Range	- 55 to 150	°C

SCHEMATIC DIAGRAM AND ORDER CODES


For ULN2801A (each driver for PMOS-CMOS)




For ULN2802A (each driver for 14-15 V PMOS)




For ULN2803A (each driver for 5 V, TTL/CMOS)



For ULN2804A (each driver for 6-15 V CMOS/PMOS



For ULN2805A (each driver for high out TTL)



ULN2801A-ULN2802A-ULN2803A-ULN2804A-ULN2805A

THERMAL DATA

	The state of the s				
R _{th j-amb}	Thermal Resistance Junction-ambient	Max.	55	°C/W	

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C unless otherwise specified)

Symbol	Parameter	Test Co	onditions	Min.	Typ.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	V _{CE} = 50 V T _{amb} = 70 °C T _{amb} = 70 °C for ULN2802A V _{CE} = 50 V for ULN2804A V _{CE} = 50 V	$V_{CE} = 50 \text{ V}$ $V_i = 6 \text{ V}$ $V_i = 1 \text{ V}$			50 100 500	μΑ μΑ μΑ μΑ	1a 1a 1b
V _{CE(sat)}	Collector-emitter Saturation Voltage	I _C = 100 mA I _C = 200 mA I _C = 350 mA	I _B = 250 μA I _B = 350 μA I _B = 500 μA		0.9 1.1 1.3	1.1 1.3 1.6	V V V	2
l _{i(on)}	Input Current	for ULN2802A for ULN2803A for ULN2804A for ULN2805A	$V_i = 3.85 \text{ V}$ $V_i = 5 \text{ V}$ $V_i = 12 \text{ V}$		0.82 0.93 0.35 1 1.5	1.25 1.35 0.5 1.45 2.4	mA mA mA mA	3
l _{i(off)}	Input Current	T _{amb} = 70 °C	I _C = 500 μA	50	65		μΑ	4
Vi(on)	Input Voltage	for ULN2802A $V_{CE} = 2 \text{ V}$ for ULN2803A $V_{CE} = 2 \text{ V}$ $V_{CE} = 2 \text{ V}$ $V_{CE} = 2 \text{ V}$ for ULN2804A $V_{CE} = 2 \text{ V}$ $V_{CE} = 2 \text{ V}$ $V_{CE} = 2 \text{ V}$ $V_{CE} = 2 \text{ V}$ $V_{CE} = 2 \text{ V}$ $V_{CE} = 2 \text{ V}$ for ULN2805A $V_{CE} = 2 \text{ V}$	I _C = 300 mA I _C = 200 mA I _C = 250 mA I _C = 300 mA I _C = 300 mA I _C = 200 mA I _C = 275 mA I _C = 350 mA I _C = 350 mA			13 2.4 2.7 3 5 6 7 8	V V V V V V	5
h _{FE}	DC Forward Current Gain	for ULN2801A V _{CE} = 2 V	I _C = 350 mA	1000			_	2
Ci	Input Capacitance			1	15	25	pF	-
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o			0.25	1	μs	-
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o			0.25	1	μs	_
I _R	Clamp Diode Leakage Current	V _R = 50 V T _{amb} = 70 °C	V _R = 50 V			50 100	μ Α μ Α	6
V _F	Clamp Diode Forward Voltage	I _F = 350 mA			1.7	2	٧	7

TEST CIRCUITS

Figure 1a.




Figure 2.




Figure 4.




Figure 6.




Figure 1b.




Figure 3.




Figure 5.




Figure 7.




Figure 8 : Collector Current as a Function of Saturation Voltage.




Figure 10 : Allowable Average Power Dissipation as a Function of Ambient Temperature.




Figure 12 : Peak Collector Current as a Function of Duty.




Figure 9 : Collector Current as a Function of Input Current.




Figure 11: Peak Collector Current as a Function of Duty Cycle.




Figure 13: Input Current as a Function of Input Voltage (for ULN2802A).




Figure 14: Input Current as a Function of Input Voltage (for ULN2804A)




Figure 16 : Input Current as a Function of Input Voltage (for ULN2805A)





Figure 15: Input Current as a Function of Input Voltage (for ULN2803A)






ULQ2001R/2R ULQ2003R/4R

SEVEN DARI INGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500 mA PER DRIVER (600 mA PEAK)
- OUTPUT VOLTAGE 50 V
- INTEGRAL SUPPRESSION DIODES FOR IN-DUCTIVE LOADS
- OUTPUT CAN BE PARRALLELED FOR HI-GHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT



DESCRIPTION

The ULQ2001R, ULQ2002R, ULQ2003R and ULQ2004R are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.


The four versions interface to all common families.

ULQ2001R	General Purpose, DTL, TTL, CMOS
ULQ2002R	15-25 V PMOS
ULQ2003R	5 V TTL, CMOS
ULQ2004R	6-15 V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays, filament lamps, thermal printheads and high power buffers.

The ULQ2001R, ULQ2002R, ULQ2003R and ULQ 2004R are supplied in 16 pin ceramic DIP packages.


PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vo	Output Voltage	50	V
V _{in} Input Voltage (for ULQ2002R/2003R/2004R)		30	V
Ic	Continuous Collector Current	500	mA
I _b Continuous Base Current		25	mA
T _{amb}	Operating Ambient Temperature Range	- 20 to + 85	°C
T _{stg}	Storage Temperature Range	- 55 to 150	°C

SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-amb}	Thermal Resistance Junction-ambient	Max	150	°C/W

ELECTRICAL CHARACTERISTICS (T_{amb}= 25° C unless otherwise specified)

Symbol	Parameter	Test Con	ditions	Min.	Тур.	Max.	Unit	Fig.
I _{CEX}	Output Leakage Current	$V_{CE} = 50 \text{ V}$ $T_{amb} = 70 \text{ °C}$ $T_{amb} = 70 \text{ °C}$ for ULQ2002R $V_{CE} = 50 \text{ V}$	$V_{CE} = 50 \text{ V}$ $V_i = 6 \text{ V}$			50 100 500	μΑ μΑ μΑ	1a 1a 1b
		for ULQ2004R V _{CE} = 50 V	$V_i = 0$ V $V_i = 1$ V			500	μΑ	1b
V _{CE} (sat)	Collector-emitter Saturation Voltage	I _C = 100 mA I _C = 200 mA I _C = 350 mA	$I_B = 250 \mu A$ $I_B = 350 \mu A$ $I_B = 500 \mu A$		0.9 1.1 1.3	1.1 1.3 1.6	V	2 2 2
l _{i(on)}	Input Current	for ULQ2002R for ULQ2003R for ULQ2004R $V_i = 12 \text{ V}$	$V_i = 17 V$ $V_i = 3.85 V$ $V_i = 5 V$		0.82 0.93 0.35 1	1.25 1.35 0.5 1.45	mA mA mA mA	3 3 3 3
I _{i(off)}	Input Current	T _{amb} = 70 °C	I _C = 500 μA	50	65		μА	4
Vi _(on)	Input Voltage	for ULQ2002R V _{CE} = 2 V for ULQ2003R	I _C = 300 mA			13	V	5
		V _{CE} = 2 V V _{CE} = 2 V V _{CE} = 2 V	$I_{C} = 200 \text{ mA}$ $I_{C} = 250 \text{ mA}$ $I_{C} = 300 \text{ mA}$			2.4 2.7 3	V V	5 5
		for ULQ2004R V _{CE} = 2 V V _{CF} = 2 V	I _C = 125 mA I _C = 200 mA			5	V	5 5
		$V_{CE} = 2 V$ $V_{CE} = 2 V$	$I_{C} = 275 \text{ mA}$ $I_{C} = 350 \text{ mA}$			7 8	V	5 5
h _{FE}	DC Forward Current Gain	for ULQ2001R V _{CE} = 2 V	I _C = 350 mA	1000			-	2
Ci	Input Capacitance	And the second s			15	25	pF	-
t _{PLH}	Turn-on Delay Time	0.5 V _i to 0.5 V _o			0.25	1	μs	-
t _{PHL}	Turn-off Delay Time	0.5 V _i to 0.5 V _o	consists or consists consists and consists of the constant of		0.25	1	μs	-
I _R	Clamp Diode Leakage Current	V _R = 50 V T _{amb} = 70 °C	V _R = 50 V			50 100	μ Α μ Α	6 6
V _F	Clamp Diode Forward Voltage	I _F = 350 mA			1.7	2	٧	7

TEST CIRCUITS

Figure 1a.




Figure 1b.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.





Figure 7.







HIGH VOLTAGE DUTY CYCLE CONTROLLER

ADVANCE DATA


- INTEGRATED 450V POWER DARLINGTON
- OUTPUT CURRENT UP TO 5A
- HIGH IMPEDANCE DIFFERENTIAL INPUTS
- PROGRAMMABLE DRIVER CURRENT
- DUTY CYCLE CONTROL LINEARITY WITHIN 1.5%
- SWITCHING FREQUENCY UP TO 100 kHz
- THERMAL PROTECTION
- INTEGRATED PROTECTION AT COMPARATOR INPUTS
- MINIMUM EXTERNAL COMPONENT COUNT

The VB100 is a monolithic integrated circuit which acts as a fully independent duty cycle controller with high voltage, high current open collector darlington output.


It is made using the innovative VI Power M1 technology merging a high voltage vertical discrete Darlington transistor together with bipolar control circuitry.

The VB100 is mainly intended as a D.C. motor and high voltage inductive load driver. It is able to adjust the output voltage duty cycle as a function of the input control voltage, at a switching frequency set by an internal stable sawtooh generator.

Built in thermal shut down switches off the power Darlington whenever the junction temperature exceeds an internally set value, typically 150°C with a 5V supply.



TEST AND APPLICATION CIRCUIT



September 1988


ABSOLUTE MAXIMUM RATINGS

V_{CE}	Power Darlington collector voltage	450	V
I _C	Power Darlington collector current	8	Α
V_D	Driver stage supply voltage	15	V
V_S	Control stage supply voltage	15	V
I_D	Driver stage current	350	mA
V_{IN}, V_{NI}	Comparator input voltage	V _S to −10	V
P_{tot}	Power dissipation	internally limited	
T_{op}	Junction operating temperature	- 45 to 150	°C
T_{stg}	Storage temperature	- 55 to 150	°C

THERMAL DATA

- 1				_
ı	R _{thj - case} Thermal resistance junction-case	max	3.0	°C/W
- 1	" " " " " " " " " " " " " " " " " " "			i

CONNECTION DIAGRAM (Top view)



PIN FUNCTION

N°	NAME	FUNCTION
1	V _{E1} High voltage Darlington emitter	Output stage ground n.1. It must be short circuited with V_{E2} ; if no current sensing is used, a filtering capacitor must be provided between this pin and the high voltage supply. If current sensing is required, a shunt resistor can be connected between pin V_{E1} and V_{E2} and power ground and the filtering capacitor must be connected between ground and high voltage supply.
2	V _{SN1} Signal negative supply voltage	This pin is connected to the PWM ground and to the control circuit substrate. Supply range is from 0 to $-5V$. The applied negative supply voltage must be the most negative voltage of the device and must be the same voltage of pin $V_{\rm SN2}$.
3	V _{SN2} High current negative supply voltage	This pin is connected to the driver ground. Supply range is from 0 to $-5\mathrm{V}$. An applied negative supply, speeds-up the output Darlington.
4	V _D Driver stage supply voltage	This pin supplies the base current for the darlington driver during t_{ON} (output darlington on-time) $t_{D\ (on)} = (V_S - V_{D\ (sat)})/R_D$.
5	V _S Control circuit power supply	Supply voltage input. Being the internal reference voltage taken from V $_{\rm S}$ a 5V $\pm 5\%$ D.C. supply is required.
6	V _C High voltage output collector	This pin is internally connected to package header. It is the high voltage open collector output.
7	V _{IN} Inverting input	Input of the PWM comparator. A D.C. value between V_{CHL} and V_{CHH} sets the output duty cycle from minimum to maximum value.
8	V _{CH} Non inverting input	Non inverting input of the PWM comparator and external capacitance pin. The capacitance C_{EXT} (togheter with R_{EXT}) fixes the sawtooth generator frequency (f_{osc}) . A low leakage capacitance is necessary for a linear operation. The relationship between frequency and C_{EXT} R_{EXT} is: $f_{\text{osc}} \simeq 1.1/(R_{\text{EXT}} \times C_{\text{EXT}})$
9	V _R Biasing Resistor	It fixes the current I_{ch} of the current generator which changes according to the following relation: $I_{ch} = 0.56 \times V_S/R_{EXT}$
10	GND Analog ground	It is the control circuit ground: for a reliable circuit operation only few millivolt drop (<10mV) are allowed between this pin and C_{EXT} , R_{EXT} common point.
11	V _{E2} High voltage darlington emitter	Output stage ground n 2. It must be short circuited with V_{E1} ; if no current sensing is used, a filtering capacitor must be provided between this pin and the high voltage supply. If current sensing is required, a shunt resistor can be connected between pins V_{E1} and V_{E2} and power ground and a filtering capacitor must be connected between power ground and high voltage supply.

ELECTRICAL CHARACTERISTICS: $V_S = 5V$; $V_{CC} = 300V$; $V_A = 2V$; $V_B = 0V$; $R_{IN} = 10k\Omega$; $R_{EXT} = 50K\Omega$; $R_{CC} = 88\Omega$; $R_D = 330\Omega$; $R_{CH} = 100\Omega$; $T_C = T_{case} = 25^{\circ}C$ See fig. 1. - unless otherwise specified.

Parameters		Test Condi	Test Conditions		Тур.	Max.	Unit
V _{CE}	Voltage between pins 6 and 1			450			V
I _{C (leak)}	High voltage collector leakage current	V _{CC} = 350 V				1	mA
V _{CE (sat)}	Saturation voltage of the output Darlington (between pins 6 and 1)	V _B = 2 V I _C = 3 A I _C = 5 A	$V_A = 0$ $I_D = 150 \text{ mA}$ $I_D = 250 \text{ mA}$		2.5 2.7	2.9 3.3	V V
V _{D (sat)}	Saturation voltage between pins 4 and 1	V _B = 2 V I _D = 50 mA	$V_A = 0$ $I_C = 2A$		2.8	3.5	V
V _S	Control circuit power supply			4.75	5.0	5.25	٧
I _{S off}	Control circuit current			20	30	45	mA
I _{S on}	Control circut current	V _B = 2 V	V _A = 0	2.5	6	10	mA
V_{inTHH}	PWM comparator high threshold	$V_B = 2 V$ $T_C = -40 \text{ to } 130^{\circ}\text{C}$ $V_A = 0 \rightarrow 3 \text{ V } $	V _C = 50 V	0		120	mV
V _{inTHL}	PWM comparator low threshold	$V_B = 2 V$ $T_C = -40 \text{ to } 130^{\circ}\text{C}$ $V_A = 3 V \rightarrow 0 $ (see fig.	V _C = 50 V	100		260	mV
V _{inTH (hyst.)}	PWM comparator hysteresis	V _B = 2 V T _C = -40 to 130°C (see fig.	V _C = 50 V 2)	50		250	mV
I _{IN}	PWM comparator input bias current	$V_B = 2 V$ $T_C = -40 \text{ to } 130^{\circ}\text{C}$	V _C = 0.3 V		1	10	μА
V _{CHH}	High level threshold sawtooth generator	$V_A = 0 \text{ V} \rightarrow 3.2 \text{ V}$	V _B = 0.3 V	2.45	2.55	2.8	٧
V _{CHL}	Low level threshold sawtooth generator	$V_A = 3.2 \text{ V} \rightarrow 0 \text{ V}$		0.4	0.5	0.7	V
I _{CH} - I _R	External capacitor charging current, pin 8 versus I _R , pin 9	I _R = 50 to 110 μA V _A = 1 V	V _B = 0.3 V	-7		+7	%

ELECTRICAL CHARACTERISTICS:

	Parameters	Test	Conditions	Min.	Тур.	Max.	Unit
$\frac{I_{CH}^*}{T} \times \frac{1}{I_{CH}}$	Capacitor charging current change with temperature (pin 8)	$V_A = 1 V$ $I_R = 100 \mu A$	$V_B = 0.3 \text{ V}$ $T_C = -40 \text{ to } 130^{\circ}\text{C}$			300	ppm
V _R	Reference bias voltage pin 11	I _R = 100 μA		2.7	2.8	2.92	٧
t _r	Rise time of the Darlington collector current, I _C (see fig. 3)	I _D = 150 mA	I _C = 3 A		0.25		μS
t _s	Storage time of the Darlington collector current, I _C (see fig. 3)	$I_C = 3 A$ $V_{SN} = -5 V$ $V_{SN} = 0 V$	I _D = 150 mA		1.5 8.0		μ s μ s
t _f	Fall time of the Darlington collector current, I _C (see fig. 3)	$I_C = 3 A$ $V_{SN} = -5 V$ $V_{SN} = 0 V$	I _D = 150 mA		0.2		μS μS
ton (min)	Minimum duration of the Darlington collector current, I _C (see fig. 3)	$I_{C} = 3 A$ $V_{SN} = -5 V$ $V_{SN} = 0 V$	I _D = 150 mA		2.0 10.0		μs μs

 $I_{CH}^* = I_{CH} (130^{\circ}C) - I_{CH} (-40^{\circ}C)$

N.B.* pulsed operation: $t_{rep.} = 10 \text{ ms}$ $t_{ON} = 100 \mu \text{s}$

Fig. 1 Test Circuit




Fig. 2 Comparator threshold hysteresis




Fig. 3 Switching waveforms





Fig. 4 Switching waveforms



APPLICATION INFORMATION

The VB100 is mainly intended as a quarter bridge controller. The sawtooth generator frequency is set by two external components, R_{EXT} and C_{EXT} :

$$f_{osc} = 1.1/(R_{EXT.} \times C_{EXT.})$$

in the ranges:

The input voltage V_{IN} sets the duration of t_{ON} for

the output stage. As V_{IN} increases t_{ON} increases following the relationship:


$$t_{ON} = t_s + t_f + t_r + 0.91 \times \frac{R_{EXT.} \times C_{EXT.}}{(V_{CHH} - V_{CHI})} \times V_{IN}$$

in the range:

$$\begin{array}{lll} 0.5 \text{Hz} & < f_{\text{osc.}} < & 5 \text{ kHz} & \text{with } V_{\text{SN}} = & 0 \\ 0.5 \text{Hz} & < f_{\text{osc.}} < & 20 \text{ kHz} & \text{with } V_{\text{SN}} = & -5 \text{ V} \end{array}$$

If an inductive load is used, it is necessary to provide a current limiting circuit. The device can form part of a closed loop control by just adding a few external components; fig. 5 shows a typical application example.

Fig. 5 Application Circuit



$R_1 = 100$	$R_5 = 100 \text{ k}\Omega$	$R_9 = 50 \text{ k}\Omega$	$C_1 = 1 \text{ nF}$
$R_2 = 33 \Omega$	$R_6 = 1.8 \text{ k}\Omega$	$R_{10} = 3.3 \text{ k}\Omega$	$C_2 = 1 \text{ nF}$
$R_3 = 1 k\Omega$	$R_7 = 2 k\Omega$	$R_{11} = 4.7 \text{ k}\Omega$	$C_3 = 33 \text{ nF}$
$R_4 = 0.15 \Omega$	$R_8 = 100 \text{ k}\Omega$	$R_{EXT} = 50 \text{ k}\Omega$	$C_{EXT} = 1.8 \text{ nF}$



PACKAGES



DESIGNING WITH THERMAL IMPEDANCE

by T. Hopkins, C. Cognetti, R. Tiziani

REPRINT FROM "SEMITHERM PROCEEDINGS" S. DIEGO (U.S.A.) 1988.

ABSTRACT

control systems are characterized by single or repetitive power pulses, which can reach several hundred watts each. In these applications where the pulse width is often limited to a few milliseconds, cost effective thermal design considers the effect of thermal capacitance. When this thermal capacitance is large enough, it can limit the junction temperature to within the ratings of the device even in the presence of high dissipation peaks. This paper discusses thermal impedance and the main parameters influencing it. Empirical measurements of the thermal impedance of some standard plastic packages showing the effective where: $\triangle Q = \text{heat}$ thermal impedance under pulsed conditions are also presented.

INTRODUCTION

Power switching applications are becoming very common in many industrial, computer and automotive ICs. In these applications, such as switching power supplies and PWM inductive load drivers, power dissipation is limited to short times, with single or repeated pulses. The normal description of the thermal performance of an IC package, Rth (j-a) (junction to ambient thermal resistance), is of little help in these pulsed applications and leads to a redundant and expensive thermal design.

This paper will discuss the thermal impedance and the main factors influencing it in plastic semiconductor packages. Experimental evaluations of the thermal performance of small signal, medium power, and high power packages will be presented as case examples. The effects of the thermal capacitance of the packages when dealing with low duty cycle power dissipation will be presented and evaluated in each of the example cases.

THERMAL IMPEDANCE MODEL FOR PLASTIC **PACKAGES**

The complete thermal impedance of a device can be circuit) soldered on a copper frame surrounded by a modeled by combining two elements, the thermal plastic compound with no external heat sink. Its resistance and the thermal capacitance.

The thermal resistance, Rth, quantifies the capability Power switching techniques used in many modern of a given thermal path to transfer heat. The general definition of resistance of the thermal path, which includes the three different modes of heat dissipation. (conduction, convection and radiation), is the ratio between the temperature increase above the reference and the heat flow, $\triangle P$, and is given by the equation:

$$R_{th} = \frac{\Delta T}{\Delta P} = \frac{\Delta T}{\Delta Q}$$

 $\wedge t = time$

Thermal capacitance, C_{th} , is a measure of the capability of accumulating heat, like a capacitor accumulates a charge. For a given structural element, Cth depends on the specific heat, c, volume V, and density d, according to the relationship:

$$C_{th} = c d V$$

The resulting temperature increase when the element has accumulated the heat Q is given by the equation:

$$\Delta T = \Delta Q/C_{th}$$

The electrical analogy of the thermal behavior for a given application consisting of an active device, package, printed circuit board, external heat sink and external ambient is a chain of RC cells, each having a characteristic time constant:

$$\tau = RC$$

To show how each cell contributes to the thermal impedance of the finished device consider the simplified example shown in figure 1. The example device consists of a dissipating element (integrated equivalent electrical circuit is shown in figure 2.

Fig. 1 - Simplified Package Outline





Fig. 2 - Equivalent Thermal Circuit of Simplified Package



The first cell, shown in figure 2, represents the thermal characteristics of the silicon itself and is characterized by the small volume with a correspondingly lcw thermal capacitance, in the order of a few mJ/°C. The thermal resistance between the junction and the silicon/slug interface is of about 0.2 to 2 °C/W, depending on die size and on the size of the dissipating elements existing on the silicon. The time constant of this cell is typically in the order of a few milliseconds.

The second cell represents the good conductive path from the silicon/frame interface to the frame periphery. In power packages, where the die is often soldered directly to the external tab of the package, the thermal capacitance can be large. The time constant for this cell is in the order of seconds.

From this point, heat is transferred by conduction to the molded block of the package, with a large thermal resistance and capacitance. The time constant of the third cell is in the order of hundreds of seconds. After the plastic has heated, convection and radiation to the ambient starts. Since a negligible capacitance is associated with this phase, it is represented by a purely resistive element.


When power is switched on, the junction temperature increase is ruled by the heat accumulation in the cells, each following its own time constant according with the equation:

$$\Delta T = R_{th} P_{d} [1 - e^{(t/\tau)}]$$

The steady state junction temperature, T_j , is a function of the R_{th} (j - a) of the system, but the temperature increase is dominated by thermal impedance in the transient phase, as is the case in switching applications.

A simplified example of how the time constants of each cell contribute to the temperature rise is shown in figure 3 where the contribution of the cells of figure 2 is exaggerated for a better understanding.

Fig. 3 - Time Constant Contribution of Each Thermal Cell (Qualitative Example)



When working with actual packages, it is observed that the last two sections of the equivalent circuit are not as simple as in this model and possible changes will be discussed later. However, with switching times shorter than few seconds, the model is sufficient for most situations.

EXPERIMENTAL MEASUREMENTS

When thermal measurements on plastic packages are performed, the first consideration is the lack of a standard method. At present, only draft specifications exist, proposed last year and not yet standardized (1).


The experimental method used internally for evaluations since 1984 has anticipated these preliminary recomen-

dations to some extent, as it is based on test patterns having, as dissipating element, two power transistors and, as measurement element, a sensing diode placed in the thermal plateau arising when the transistors are biased in parallel.

The method used has been presented elsewhere (2) for the pattern P432 (shown in figure 4), which uses two small (1000 sq mils) bipolar power transistors and has a maximum DC power capability of 40W (limited by second breakdown of the dissipating elements).

A similar methodology was followed with the new H029 pattern, based on two D-Mos transistors (3) having a total size of 17,000 sq mils and a DC power capability of 300 W on an infinite heat sink at room temperature (limited by thermal resistance and by max operating temperature of the plastics).

Fig. 4



Using the thermal evaluation die, four sets of measurements were performed on an assortment of insertion and surface mount packages produced by SGS-Thomson Microelectronics. The complete characterization is available elsewhere (4). The four measurements taken were:

- 1) Junction to Case Thermal Resistance (Power Packages)
- 2) Junction to Ambient Thermal Resistance
- 3) Transient Thermal Impedance (Single Pulse)
- 4) Peak Transient Thermal Impedance (Repeated Pulses)





Fig. 6 - Set-up for Rth (j - c) Measurement




The junction to case thermal resistance measurements were taken using the well known setup shown in figure 6 where the power device is clamped against a large mass of controlled temperature.

The junction to ambient thermal resistance in still air, was measured with the package soldered on standard test boards, described later, and suspensed in 1 cubic foot box, to prevent air movement.

The single pulse transient thermal impedance was measured in still air by applying a single power pulse of duration t_0 to the device. The exponential temperature rise in response to the power pulse is shown qualitetively in figure 7. In the presence of one single power pulse the temperature, ΔT_{max} , reached at time t_0 , is lower than the steady state temperature calculated from the junction to ambient thermal resistance. The transient thermal impedance R_0 , is obtained from the ratio $\Delta T_{\text{max}}/P_d$.


Fig. 7 - Transient Thermal Response for a Single Pulse



The peak transient thermal impedance for a series of repetitive pulses was measured by applying a string of power pulses to the device in free air. When power pulses of the same height, Pd, are repeated with a given duty cycle, DC, and the pulse length, tp, is shorter than the total time constant of the system, the train of pulses is seen as a continuous source with mean power level given by the equation:

$$P_{davg} = P_{d} DC$$

Fig. 8 - Transient Thermal Response for Repetitive Pulses



On the other hand, the silicon die has a thermal time constant of 1 to 2 ms and the die temperature is able to follow frequencies of some kHz. The result is that T_j oscillates about the average value:

$$\triangle T_{javg} = R_{th} P_{davg}$$

The resulting die temperature excursions are shown qualitatively in figure 8. The peak thermal impedance, R_{thp} , corresponding to the peak temperature, ΔT_{max} , at the equilibrium can be defined:

$$R_{thp} = \triangle T_{max}/P_d = F (t_p, DC)$$

The value of R_{thp} is a function of pulse width and duty cycle. Knowledge of R_{thp} is very important to avoid a peak temperature higher than specificed values (usually 150°C).

EXPERIMENTAL RESULTS


The experimental measurements taken on several of the packages tested are summarized in the following sections.

MULTIWATT Package

The MULTIWATT (R) package, shown in figure 9a, is

a multileaded power package in which the die is attached directly to the tab of package using a soft solder (Pb/Sn) die attach. The tab of the package is a 1.5 mm thick copper alloy slug. The thermal model of the MULTIWATT, shown in figure 9b, is not much different from that shown in figure 2. The main difference being that when heat reaches the edge of the slug, two parallel paths are possible; conduction towards the molding compound, and convection and radiation towards the ambient. After a given time, convection and radiation taked place from the plastic.

Fig. 9



Using the two test die, the measured junction to case thermal resistance is:

P432
$$R_{th}$$
 (j - c) = 2°C/W
H029 R_{th} (j - c) = 0.4°C/W

The measured time constant is approximately 1 ms for each of the two test patterns, but the two devices have a different steady state temperature rise.

The second cell shown in figure 9 is dominated by the large thermal mass of the slug. The thermal resistance of the slug, Rthslug is about 1°C/W and the thermal time constant of the slug is in the order of 1 second.


The third RC cell in the model has a long time constant due to the mass of the plastic molding and its low thermal conductivity. For this cell the steady state is reached after hundreds of seconds.

For the MULTIWATT the DC thermal resistance of the

package in free air, R_{th} j - a, is 36°C/W with the P432 die and 34.5°C/W with the H029 die.

Figure 10 shows the single pulse transient thermal impedance for the MULTIWATT with both the P432 and H029 test die. As can be seen on the graph, the package is capable of high dissipation for short periods of time. For a die like the H029 the power device is capable of 700 to 800 W for pulse widths in the range of 1 to 10 ms. For times up to a few seconds the effective thermal resistance for a single pulse is still in the range of 1 to 3°C/W.

Fig. 10 - Transient Thermal Response MULTIWATT Package



The peak transient thermal impedance for the MULTIWATT package containing the P432 die in free air is shown in figure 11.

Power DIP Package

The power DIP package is a derivative of standard small signal DIP packages with a number of leads connected to the die pad for heat transfer to external heat sinks. With this technique low cost heat sinks can be integrated on the printed circuit board as shown in figure 12a. The thermal model of the power DIP, shown in figure 12b accounts for the external heat sink on the circuit board by adding a second RC cell in parallel with the cell corresponding to the molding compound.

In this model, the second cell has a shorter time constant than for the MULTIWATT package, due in large part to the smaller quantity of copper in the frame (the frame thickness is 0.4 mm compared to 1.5 mm). Thus the capacitance is reduced and the resistance increased.

The increased thermal impedance due to the frame can partially be compensated by a better thermal exchange to the ambient by adding copper to the heat sink on the board. The DC thermal resistance between the junction and ambient can be reduced to the same range as the MULTIWATT package in free air, as shown in figure 13.

Fig. 11 - Peak Thermal Resistance MULTIWATT Package




Fig. 12






Fig. 13 - Rth (j - a) vs. PCB Heat Sink Size 12 + 3 + 3 Power Dip



As a comparison, figure 14 compares the thermal performance of the power DIP and the MULTIWATT package. It is clearly seen that even though the DC

thermal resistance may be similar, the MULTIWATT is superior in its performance for pulsed applications.

Fig. 14 - Transient Thermal Impedance for Single Pulses in Power DIP and MULTIWATT Packages



Standard Signal Packages

In standard, small signal, packages the easiest thermal path is from the die to the ambient through the molding compound. However, if a high conductivity frame, like a copper lead frame, is used another path exists in

parallel. Figure 15 shows the equivalent thermal model of such a package. The effectiveness of a copper frame in transferring heat to the board can be seen in the experimental results in DC conditions.

Fig. 15




Table 1 shows the thermal resistance of some standard signal packages in two different conditions; with the device floating in still air connected to the measurement circuit by thin wires and the same device soldered on a test board.

Table 1 - Thermal Resistance of Signal Packages

Package	Package Frame Thickness & Material		°C/W on board
DIP 8 DIP 14 DIP 16 DIP 20 DIP 14 DIP 20 DIP 24 DIP 24 DIP 20 SO 14 PLCC 44	(0.4 mm Copper)	125-165	78-90
	(0.4 mm Copper)	98-128	64-73
	(0.4 mm Copper)	95-124	62-71
	(0.4 mm Copper)	85-112	58-69
	(0.25 mm Copper)	115-147	84-95
	(0.25 mm Copper)	100-134	76-87
	(0.25 mm Alloy 42)	67-84	61-68
	(0.25 mm Copper)	158-184	133-145
	(0.25 mm Copper)	218-250	105-180
	(0.25 mm Copper)	66-83	48-72

The transient thermal resistance for single pulses for the various packages are shown in figures 16 through 20. The results of the tests, as shown in the preceding figures, show the true capabilities of the packages. For example, the DIP 20 with a Alloy 42 frame is a typical package used for signal processing applications and can dissipate only 0.5 to 0.7 W in steady state conditions. However, the transient thermal impedance for short pulses is low (11°C/W for $t_p=100\ ms$) and almost 7 Watts can be dissipated for 100 ms while keeping the junction temperature rise below 80°C.

The packages using a 0.4 mm Copper frame have a low steady state thermal resistance, especially in the case of the DIP 20. The thicker lead frame increases the thermal capacitance of the die flag, which greatly improves the transient thermal impedance. In the case of the DIP 20, which has the largest die pad, the transient Rth for 100 ms pulses is about 4.3°C/W. This allows the device to dissipate an 18 Watt power pulse while keeping the temperature rise below 80°C.

As with the previous examples the peak transient thermal impedance for repetitive pulses depends on the pulse length and duty cycle as shown in figure 14. With the signal package, however, the effect of the duty cycle becomes much less effective for longer pulses, due primarily to the lower thermal capacitance and hence lower time constant of the frame.

Fig. 16 - Transient Thermal Impedance DIP 20 (Alloy 42)




Fig. 17 - Transient Thermal Impedance 0.4 mm Copper Frame DIP Packages




Fig. 18 - Transient Thermal Impedance 0.25 mm Copper Frame DIP Packages




Fig. 19 - Transient Thermal Impedance 0.25 mm Frame PLCC Package




Fig. 20 - Transient Thermal Impedance 0.25 mm Copper Frame SO14 Package





Fig. 21 - Peak Thermal Impedance 0.25 mm Copper Frame 14 Lead DIP



CONCLUSION

This paper has discussed a test procedure for measuring and quantifying the thermal characteristics of semiconductor packages. Using these test methods the thermal impedance of standard integrated circuit packages under pulsed and DC conditions were evaluated. From this evaluation two important considerations arise:

- The true thermal impedance under repetitive pulsed conditions needs to be considered to maintain the peak junction temperature within the rating for the device.
 A proper evaluation will result in junction temperatures that do not exceed the specified limits under either steady state or pulsed conditions.
- The proper evaluation of the transient thermal characteristics of an application should take into account the ability to dissipate high power pulses


allowing better thermal design and possibly reducing or eliminating expensive external heat sinks when they are oversized or useless.


REFERENCES


- (1) SEMI Draft Specifications 1377 and 1449, 1986
- (2) T. Hopkins, R. Tiziani, and C. Cognetti, "Improved thermal impedance measurements by means of a simple integrated structure", presented at SEMITHERM 1986
- (3) C. Cini, C. Diazzi, D. Rossi and S. Storti, "High side monolithic switch in Multipower-BCD technology", Proceedings of Microelectronics Conference, Munchen, November 1986
- (4) Application Notes 106 through 110, SGS-THOMSON Microelectronics, 1987















SO-14J

SO-20L SO-20 (12+4+4)












PLCC - 20 Plastic Chip Carrier PLCC 15 + 5






PLCC - 44 Plastic Chip Carrier






PLCC -28 Plastic Chip Carrier






8 lead Plastic Minidip 4+4 lead Powerdip





8 lead Plastic Minidip/2






14 lead Plastic Dip







8 lead Ceramic Minidip







14 lead Plastic Dip/2







14 lead Ceramic Dip







16 lead Plastic Dip (0.4) 8+8 lead Powerdip 12+2+2 lead Powerdip







16 lead Plastic Dip (0.25)







16 lead Plastic Dip/2







16 lead Ceramic Dip







18 lead Ceramic Dip







18 lead Plastic Dip 12+3+3 lead Powerdip






20 lead Plastic Dip (0.25)







PACKAGES


20 lead Plastic Dip (0.4) 16+2+2 Powerdip 14+3+3 Powerdip






28 lead Plastic Dip








22 lead Plastic Dip




40 lead Plastic Dip







SOT-82




(1) Within this region the cross-section of the leads is uncontrolled


PENTAWATT



Horizontal Version




Vertical Version




HEPTAWATT




Horizontal Version




Vertical Version




SIP-9






MULTIWATT-11







MULTIWATT-15




Horizontal Version


Vertical Version








TO-3 (4 lead)














AUSTRALIA

NSW 2027 EDGECLIFF

Suite 211, Edgecliff centre 203-233, New South Head Road Tel. (61-2) 327.39.22 Telex: 071 126911 TCAUS Telefax: (61-2) 327.61.76

BRAZIL

05413 SÃO PAULO

R. Henrique Schaumann 286-CJ33 Tel. (55-11) 883-5455 Telex: (39-11) 37988 "UMBR BR"

CANADA

BRAMPTON, ONTARIO

341 Main St. North Tel. (416) 453-4125

CHINA

BEIJING

Beijing No. 5 Semiconductor Device Factory 14 Wu Lu Tong Road Da Shang Mau Wai Tel. (861) 2024378 Telex 222722 STM CH

DENMARK

2730 HERLEV

Herlev Torv, 4 Tel. (45-2) 94.85.33 Telex: 35411 Telefax: (45-2) 948694

FRANCE

94253 GENTILLY Cedex

7 - avenue Gallieni - BP. 93 Tel.: (33-1) 47.40.75.75 Telex: 632570 STMHQ Telefax: (33-1) 47.40.79.10

67000 STRASBOURG

20, Place des Halles Tel. (33) 88.25.49.90 Telex: 870001F Telefax: (33) 88.22.29.32

HONG KONG

WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel. (852-5) 8615788 Telex: 60955 ESGIES HX Telefax: (852-5) 8656589

INDIA

NEW DELHI 110048

Liason Office S114, Greater Kailash Part 2 Tel. (91) 6414537 Telex: 31-62000 SGSS IN

ITALY

20090 ASSAGO (MI)

V.le Milanofiori - Strada 4 - Palazzo A/4/A Tel. (39-2) 8244131 (10 linee) Telex: 330131 - 330141 SGSAGR Telefax: (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Via R. Fucini, 12 Tel. (39-51) 591914 Telex: 226363 Telefax: (39-51) 591305

00161 ROMA

Via A. Torlonia, 15 Tel. (39-6) 8443341/2/3/4/5 Telex: 620653 SGSATE I Telefax: (39-6) 8444474

JAPAN

TOKYO 141

Shinagawa-Ku, Nishi Gotanda 8-11-7, Collins Bldg 8 Tel. (81-3) 491-8611 Telefax: (81-3) 491-8735

KOREA

SEOUL 121

Rm 401, Iljin Bldg 50-1, Dohwangdong Mapo Tel. (82-2) 7167472/3 Telex: K 29998 SGS KOR Telefax: (82-2) 7167409

NETHERLANDS

5612 AM EINDHOVEN

Dillenburgstraat 25 Tel.: (31-40) 550015 Telex: 51186 Telefax: (31-40) 528835

SINGAPORE

SINGAPORE 2056

28 Ang Mo Kio - Industrial Park 2 Tel. (65) 4821411 Telex: RS 55201 ESGIES Telefax: (65) 4820240

SPAIN

BARCELONA

Calle Platon, 6 4°/5ª Tel. (34-3) 2022017-2020316 Telefax: (34-3) 2021461

28027 MADRID

Calle Albacete, 5
Tel. (34-1) 4051615
Telex: 46033 TCCEE
Telefax: (34-1) 4031134

SWEDEN

S-16421 KISTA

Borgarfjordsgatan, 13 - Box 1094 Tel.: (46-8) 7939220 Telex: 12078 THSWS Telefax: (46-8) 7504950

SWITZERLAND

1218 GRAND-SACONNEX (GENÈVE)

Chemin François-Lehmann, 18/A Tel. (41-22) 7986462 Telex: 415493 STM CH Telefax: (41-22) 7984869

TAIWAN

KAOHSIUNG

7FL-2 No 5 Chung Chen 3Rd Road Tel. (886-7) 2011702 Telefax: (886-7) 2011703

TAIPE

6th Floor, Pacific Commercial Building 285 Chung Hsiao E. Road - SEC, 4 Tel. (886-2) 7728203 Telex: 10310 ESGIE TW Telefax: (886-2) 7413837

UNITED KINGDOM

MARLOW, BUCKS

Planar House, Parkway Globe Park Tel.: (44-628) 890800 Telex: 847458 Telefax: (44-628) 890391

U.S.A.

NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS 1000 East Bell Road Phoenix, AZ 85022 (1)-(602) 867-6100

SALES & REPS COVERAGE BY STATE

Huntsville - (205) 533-5995 Huntsville (Rep) - (205) 881-9270

Phoenix - (602) 867-6340

CA

Fountain Valley (Rep) - (714) 545-3255 Irvine - (714) 250-0455 Los Angeles (Rep) - (213) 879-0770 San Diego (Rep) - (619) 693-1111 San Jose - (408) 452-8585 Santa Clara (Rep) - (408) 727-3406

Longmont - (303) 449-9000 Wheat Ridge (Rep) - (303) 422-8957

Altamonte Springs (Rep) - (305) 682-4800 Deerfield Beach (Rep) - (305) 426-4601 St. Petersburg (Rep) - (813) 823-6221

GA

Norcross - (404) 662-1588 Tucker (Rep) - (404) 938-4358

Schaumburg - (312) 490-1890

IN

Fort Wayne (Rep) - (219) 436-3023 Greenwood (Rep) - (317) 881-0110 Kokomo - (317) 459-4700

Cedar Rapids (Rep) - (319) 362-2526

Glen Burnie (Rep) - (301) 761-6000

МΔ

Waltham - (617) 890-6688

Southfield - (313) 358-4250 Southfield (Rep) - (313) 358-4151

Bloomington (Rep) - (612) 884-6515

Florissant (Rep) - (314) 839-0033 Kansas City (Rep) - (816) 436-6445

NC

Charlotte (Rep) - (704) 563-5554 Morrisville (Rep) - (919) 469-9997 Raleigh - (919) 790-9804

Voorhees - (609) 772-6222

NY

Binghamton (Rep) - (607) 772-0651 E. Rochester (Rep) - (716) 381-8500 Hauppauge - (516) 435-1050 Jericho (Rep) - (516) 935-3200 Pittsford (Rep) - (716) 381-3186 Poughkeepsie - (914) 454-8813 Skaneateles (Rep) - (315) 685-5703

Chagrin Falls (Rep) - (216) 247-6655 Dayton (Rep) - (513) 866-6699

Beaverton (Rep) - (503) 627-0838 Tigard - (503) 620-5517

Butler (Rep) - (412) 285-1313 Horsham (Řep) - (215) 441-4300

Jefferson City (Rep) - (615) 475-9012

Austin - (512) 451-4061 Carrollton - (214) 466-8844

Salt Lake City (Rep) - (801) 269-0419

Bellevue (Rep) - (206) 451-3500 Seattle - (206) 524-6421

CANADA

Burnaby (Rep) - (604) 421-9111 Mississauga (Rep) - (416) 673-0011 Nepean (Rep) - (613) 825-0545 Quebec (Rep) - (514) 337-5022 Winnipeg (Rep) - (204) 783-4387

Bogota (Rep) - (011) 57-1-257-8824

MEXICO

Mexico City (Rep) - (905) 577-1883

PUERTO RICO

Rio Piedras (Rep) - (809) 790-4090

URUGUARY

Montevideo (Rep) - (011) 598-2-594-888

FOR RF AND MICROWAVE POWER TRANSISTORS CONTACT THE FOLLOWING REGIONAL OFFICES IN THE U.S.A.

CA

Hawthorne - (213) 675-0742

NJ

Totowa - (201) 890-0884

PA Montgomervville - (215) 362-8500

Carrollton - (214) 466-8844

WEST GERMANY

6000 FRANKFURT 71

Rennbahnstrasse 72-74 Tel. (49-69) 6708191 Telex: 176997 689 Telefax: (49-69) 674377

D-8011 GRASBRUNN BEI MÜNCHEN

Bretonisher Ring 4 P.B. 1122

Tel.: (49-89) 460060 Telex: 528211

Telefax: (49-89) 4605454

3000 HANNOVER 1 Eckenerstrasse 5 Tel. (49-511) 634191 Teletex: 175118418

Telefax: (49-511) 633552

8500 NÜRNBERG 20

Erlenstegenstrasse, 72 Tel.: (49-911) 597032 Telex: 626243 Telefax: (49-911) 5980701

5200 SIEGBURG

Frankfurter Str. 22a Tel. (49-241) 660 84-86 Telex: 889510

Telefax: (49-241) 67584

7000 STUTTGART 1

Oberer Kirchhaldenweg 135 Tel. (49-711) 692041 Telex: 721718 Telefax: (49-711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

 \odot 1988 SGS-THOMSON Microelectronics — Printed in Italy — All Rights Reserved

®: Pentawatt and Multiwatt are registered marks of SGS-THOMSON - TM: Heptawatt is an trademark of SGS-THOMSON

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germany

