PROGRAMMABLE LOGIC MANUAL GAL PRODUCTS

1st EDITION



000533

PRODI

KOGRAMMABLE



PROGRAMMABLE LOGIC MANUAL

GAL PRODUCTS

1st EDITION

OCTOBER 1988

USE IN LIFE SUPPORT MUST BE EXPRESSLY AUTHORIZED

SGS-THOMSON' PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF SGS-THOMSON Microelectronics. As used herein:

- Life support devices or systems are devices or systems which, are intended for surgical implant into the body to support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

TABLE OF CONTENTS	
GENERAL INDEX Pa	ge 5
	7
DATASHEETS	13
LOGIC CONCEPT	73
DEVELOPMENT TOOLS	91
GAL DEVICE APPLICATIONS	99
TECHNOLOGY AND TECHNICAL OVERVIEW	179
QUALITY AND RELIABILITY	197

.

GENERAL INDEX -

Page

	0
	7
GAL IN PLD SCENARIO	9
DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA BOOK	11
DATASHEETS	13
GAL16V8	15
GAL20V8	35
GAL16Z8	55
GAL39V18	61
	73
LOGIC DESIGN BASIC CONCEPTS	75
GAL CONFIGURATION EXAMPLE.	83
DEVELOPMENT TOOLS	91
SOFTWARE AND HARDWARE TOOLS	93
THE DESIGN PROCESS	95
GAL DEVICE APPLICATIONS	99
INTRODUCTION TO GAL APPLICATIONS	100
BASIC GATES.	101
BASIC FLIP-FLOP	118
QUAD 1:1 MULTIPLEXER	136
SEVEN SEGMENT DISPLAY DRIVER	147
7-BIT COUNTER	155
COPY PAL PATTERNS INTO GAL DEVICE	168
USING ELECTRONIC SIGNATURE	175
OVERVIEW OF REGISTER PRELOAD	177
TECHNOLOGY AND TECHNICAL OVERVIEW	179
THE GAL PROCESS	189
POWER CONSIDERATION	191
	194



GENERAL INDEX

	Page
QUALITY AND RELIABILITY	197
QUALITY PROGRAM	199
WAFER FAB STANDARD PRODUCTION PROCESS FLOWCHART	202
QUALITY INSPECTIONS/MONITORS DURING WAFER FABRICATION	203
ASSEMBLY STANDARD PRODUCTION PROCESS FLOW CHART	204
QUALITY TESTS DURING ASSEMBLY PROCESS	205
GROUPS B, C AND D RELIABILITY TESTS	206



INTRODUCTION

GAL IN PLD SCENARIO

With complete logic source philosopy, SGS-THOMSON is today committed to serving the market with high volume families and introducing Programmable Logic Devices (PLDs), which show one of the fastest growth rates in the semiconductor market. PLDs in the ASIC scenario:

PLDs represent today one of the largest families in the ASIC market.



The devices in the ASIC category offer advantages over other alternatives, in that they perform a function defined by the user that is optimized for a specific application. The ASIC category further divides into other categories of functionally specific devices as showned in the above figure.

The standard cell approach uses pre-configured, pre-tested and pre-characterized logic blocks to construct a custom silicon chip for the designer. The chip is usually designed by hand, using a graphics terminal. The outcome is a fairly efficient logic design that may take weeks or months to complete, while incurring a hefty up-front engineering charge, or non-recurring expense (NRE).

In addition, the custom piece of silicon will take additional weeks, if not months, to manufacture. The development time and complexity of a standard cell design severely impacts the ability to incorporate changes or corrections to the design. In addition, the customer is typically obligated for some minimum production lot size to cover the manufacturer's expenses. Since most logic design is subject to revision during the debug phase, the time and dollar penalities of the standard cell approach make this a relatively high risk. The gate array approach has gained extensive market recognition as a more optimal "bridge" between the standard cell (full custom) and programmable alternatives. The gate array is a premanufactured silicon matrix that awaits only a custom interconnected pattern to establish functionality. The designer can choose from NAND gates, flip-flops, and various types of buffers to construct the logic.

The flexibility of a gate array is less than that of a standard cell device, since the user must interconnect existing structures. However, since the device usually has many pins -68 or more it offers greater logic functionality than a typical PLD. This increased functionality, however, comes at the penalty of lower speed performance.

Since the gate array relies on only one or two custom mask layers, the wafer fabrication can be done much more quickly than with a standard cell. The turn time from design completion to final chip for a gate array is, at best, 4 to 8 weeks. Although not as costly up front as a standard cell, there is still an up front development cost, a minimum lot size, and a long and costly cycle for logic changes. These features make this, too, a risky approach.

Advantages of PLDs

The previous alternatives are ideal choices for high volume applications where, once debugged, the design is not subject to change. The average customer, however, uses hundreds to thousands of devices of a given logic pattern, each year. He cannot afford the NRE of a gate array or standard cell, since the volume is not high enough to amortize this expense. Figure 1 shows the cost and development time relationships of the various design alternatives.

Figure 1. Costs vs. Development Time





The PLD offers a solution to these woes. The low unit cost, simple, but powerful and affordable development tools, flexibility, high performance, and proven reliability of these devices results in a more cost-efficient, higher-performance, lower-risk, and more timely design cycle.

Programmable logic is ideal for simplifying the design process, because the designer can implement the exact logic function whenever and wherever required. Programmable logic offers more efficient utilization, as well as reduced chip count, by simplifying the lay-out process at both conceptual and implementation stage.

Consequently PLDs contributes to increase substantially system reliability. It has been statistically demonstrated that systems with higher levels of integration such those as designed with programmable logic, have much higher reliability than equivalent systems designed with many low density standard components.

GAL

SGS-THOMSON has decided to enter the PLD market by producing the GAL (Generic Array Logic) family of devices. GAL's are ideal devices among PLD's for several reasons:

– GAL devices are fabricated using very high speed Electrically Erasable CMOS technology which offers the highest degree of testability and quality of any process technology. In fact AC, DC and functionality can be 100% tested and that guarantees 100% programming and functional yield to the customer with no further board rework. With bipolar technologies, complete testing is not possible and manufacturers must rely on complex schemes using test rows and columns to simulate and correlate devices performances, since the fuse array cannot be tested prior to programming.

Consequently due to incomplete test, failures at the customer location are possible with no recovery possibility since misprogrammed parts must be discarded. Besides, instant erasability makes GALs ideal for prototyping and for unforecasted design changes.

- GAL devices speeds are as fast as any other bipolar programmable logic devices except ECL, but they have the low power consumption of CMOS.
- GAL devices utilize the OUTPUT LOGIC MAC-ROCELL (OLMC) which allows the user to configure outputs as needed and to replace several other programmable logic devices and low density gate arrays.

The main advantage of GAL devices comes from their intrinsic "genericity" that allows the user to define the architecture and functionality of each output and also has advantages at the shop floor level: users can put in inventory one generic GAL type instead of many different PAL device types; this will not only save money, but also minimize the paper work, reduce manufacturing flow because the handling process is simplified, reduce the risk of running out of inventory. For example, the GAL 16V8 can replace 21 different bipolar PALs.

GAL Development Tools

GAL devices have been developed to support the philosophy that users should not be required to purchase special development tools. GALs are in fact supported by existing programmable logic development tools and device programmers.

SGS-THOMSON doesn't offer any special software development package, this shouldn't represent a limitation because user is not required to purchase and maintain a dedicated software for each programmable devices being used.

Software packages such as ABEL from DATA I/O and CUPL from PC ad offer generic development support for all programmable logic devices and SGS-THOMSON can supply all the necessary support to work with these software tools. GALs are in the same way supported by many "devices programmers" that ensure the highest quality.

DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA BOOK

DC Symbols and definitions

VOLTAGES - All voltages are referred to ground. Negative voltage limits are specified as absolute values (i. e. -10V is greater than -1.0V).

Symbol	Parameter	Description
V _{CC}	Supply Voltage	The range of power supply voltage over which the device is guaranteed to operate within specified limits.
VIH	Input HIGH Voltage	The range of input voltages that represents a logic HIGH in the system.
V _{IH} (min)	Minimum Input HIGH Voltage	The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold.
VIL	Input LOW Voltage	The range of input voltages that represents a logic LOW in the system.
V _{IL} (max)	Maximum Input LOW Voltage	The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.
V _{OH} (min)	Output HIGH Voltage	The minimum voltage at an output terminal for the specified output current I_{OH} and the minimum value of $V_{CC}.$
V _{OL} (max)	Output LOW Voltage	The maximum voltage at an output terminal sinking the maximum specified LOW current I _{OL} .

CURRENTS - Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

Symbol	Parameter	Description
I _{CC} , I _{SB}	Supply Current	The current flowing into the V_{CC} supply terminal of a circuit with the specified inputs conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.
IF	Input Leakage Current	The current flowing into an input when the maximum allowed voltage is applied to the input. This parameter guarantees the minimum break- down voltage for the input.
Ιн	Input HIGH Current	The current flowing into an input when a specified HIGH level voltage is applied to that input.
Ι _{ΙL}	Input LOW Current	The current flowing out of an input when a specified LOW voltage is applied to the input.
I _{OH}	Output HIGH Current	The current flowing out of an output which is in the HIGH state.
I _{OL}	Output LOW Current	The current flowing into an output which is in the LOW state.
los	Output Short Circuit Current	The current flowing out of an output which is in the HIGH state when that output is short circuit to ground.
I _{BZH} , I _{FZH}	Bidirectional pin Leakage Current HIGH	The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.
I _{BZL} , I _{FZL}	Bidirectional pin Leakage Current LOW	The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.



AC SWITCHING PARAMETERS

Symbol	Parameter	Description
f _{MAX}	Maximum Clock Frequency	The maximum input frequency at a clock input for predictable perfor- mance. Above this frequency the device may cease to function.
T _{DVQV1} , T _{CHQV}	Propagation Delay Time	The time between the specified reference points on the input and out- put waveforms with the output changing from the defined LOW level to the defined HIGH level.
T _{DVQV1} , T _{CHQV}	Propagation Delay Time	The time between the specified reference points on the input and out- put waveforms with the output changing from the defined HIGH level to the defined LOW level.
T _{DVQZ} , T _{GHQZ}	Output Disable Time from HIGH Level of a 3-State Output	The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the HIGH level to a high impedance "off" state.
T _{DVQZ} , T _{GHQZ}	Output Disable Time from LOW Level of a 3-State Output	The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the LOW level to a high impedance "off" state.
T _{DVQV2} , T _{GLQV}	Output Enable Time to a HIGH Level of a 3-State Output	The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high impedance "off" state to the HIGH level.
T _{DVQV2} , T _{GLQV}	Output Enable Time to a LOW Level of a 3-State Output	The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high impedance "off" state to the LOW level.
T _{CHDX}	Hold Time	The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative setup time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.
T _{DVCH}	Setup Time	The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recog- nized must be maintained at the input to ensure its recognition. A nega- tive setup time indicates that the correct logic level may be initiated sometimes after the active transition of the timing pulse and still be recognized.
T _{CHCL} , T _{CLCH} , T _{CHCH}	Pulse Width	The time between the specified reference points on the leading and trailing edges of a pulse.

Note: 1 - Refer also to switching test conditions

2 - 3 State levels are measured 0.5V from steady-state active level.



DATASHEETS



GAL16V8

PRELIMINARY DATA

E²CMOS PROGRAMMABLE LOGIC DEVICE

ELECTRICALLY ERASABLE CELL TECHNOLOGY

- Reconfigurable Logic
- Reprogrammable Cells
- Guaranteed 100% Yields
- HIGH PERFORMANCE E²CMOS TECHNOLOGY
 - Low Power : 90/70mA Max Active/Standby (Half Power)
 45/35mA Max Active/Standby (Quarter Power)
 - High Speed: 15 to 25ns Access Max (Half Power)
 20 to 35ns Access Max (Quarter Power)
- EIGHT OUTPUT LOGIC MACROCELLS
 - Maximum Flexibility for Complex Logic Designs
 Also Emulates 20-pin PAL* Devices with Full Func-
 - tion/Fuse Map/Parametric Compatibility
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
 - 100% Functional Testability
- HIGH SPEED PROGRAMMING ALGORITHM
- SECURITY CELL PREVENTS COPYING LOGIC
- DATA RETENTION EXCEEDS 20 YEARS

DESCRIPTION

The GAL*16V8 E²CMOS device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 20-pin GAL16V8 features 8 programmable Output Logic Macrocells (OLMCs) allowing each output to be configured by the user. Additionally, the GAL16V8 is capable of emulating, in a functional/fuse map/parametric compatible device, all 20 pin PAL device architectures (excluding XOR devices).

Programming is accomplished using readily available hardware and software tools.

SGS-THOMSON guarantees 100 erase/write cycles and data retention exceeds 20 years.

Unique test circuitry and reprogrammable cells allows complete AC,DC cell and functionality testing during manufacture. Therefore, SGS-THOM-SON guarantees 100% field programmability and functionality of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.





GAL16V8

PIN NAMES

10-115	INPUT
СК	CLOCK INPUT
B0-B15	BIDIRECTIONAL
F0-F7	OUTPUT
ŌĒ	OUTPUT ENABLE
V _{CC}	POWER (+5V)
GND	GROUND

GAL16V8 EMULATING PAL DEVICES

V _{CC} F7 F6 F5 F4 F3 F2 F1 F0 F0 F0	V _{CC} 111 F5 F4 F3 F2 F1 F0 110 I9	V _{CC} 113 112 F3 F2 F1 F0 111 110 I9	V _{CC} 115 114 113 F1 F0 112 111 110 19	V _{CC} F7 F6 F5 F4 F3 F2 F1 F0 OE	V _{CC} B1 F5 F4 F3 F2 F1 F0 B0 OE	V _{CC} B3 B2 F3 F2 F1 F0 B1 B0 OE	V _{CC} F1 B5 B4 B3 B2 B1 B0 F0 I9
10L8 10H8 10P8	12L6 12H6 12P6	14L4 14H4 14P4	16L2 16H2 16P2 GA	16R8 16RP8 L16V8	16R6 16RP6	16R4 16RP4	16L8 16H8 16P8

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7	V
VI	Input Voltage Applied	-2.5 to V _{CC} +1.0	V
Vo	Off-State Output Voltage Applied	- 2.5 to V _{CC} + 1.0	V
T _{stg}	Storage Temperature	-65 to 125	°C

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specification).

OPERATING RANGE

Symbol	Parameter	Temperature Range						
		Military			Commercial			Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	v
T _A	Ambient Temperature				0		70	°C
Т _С	Case Temperature	- 55		125				°C

SWITCHING TEST CONDITIONS

Input Pulse Level	GND to 3.0V
Input Rise and Fall Times	3ns 10%-90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure

 $\ensuremath{\mathsf{3-state}}$ levels are measured $\ensuremath{\mathsf{0.5V}}$ from steady-state active level.



(°) CL INCLUDES JIG AND PROBE TOTAL CAPACITANCE

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0MHz, $V_{CC} = 5V$)

Symbol	Parameter	Test Conditions	Maximum*	Units
Ci	Input Capacitance	V ₁ = 2V	12	pF
C _F	Output Capacitance	V _F =2V	15	pF
CB	Bidirectional Pin Cap	V _B =2V	15	pF

* Guaranteed but not 100% tested



LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS OVER OPERATING CONDITIONS - ADVANCE DATA - Quarter Power GAL16V8

Symbol	Parameter	Test Conditions	Temp. Range	Min.	Max.	Unit
Ι _Η , Ι _{ΙL}	Input Leakage Current	GND≤V _{IN} ≤V _{CC} MAX		_	±10	μA
I _{BZH} I _{BZL}	Bidirectional Input Leakage Current	$GND \le V_{IN} \le V_{CC} MAX$		—	±10	μA
I _{FZL} I _{FZH}	Output Pin Leakage Current	$GND \le V_{IN} \le V_{CC} MAX$		—	±10	μA
Icc	Operating Power	f = 15MHz	COM'L	_	45	mA
Supply Current		V _{CC} = V _{CC} MAX MIL		—	50	mA
I _{OS} (°)	Output Short Circuit Current	$V_{CC} = 5.0V V_{OUT} = GND$		- 30	- 130	mA
I _{SB}	Standby Power	$V_{CC} = V_{CC} MAX$	COM'L	—	35	mA
	Supply Current		MIL	—	45	mA
V _{OL}	Output Low Voltage	I _{OL} =24mA	COM'L	—	0.5	٧
	$V_{CC} = V_{CC} MIN$	I _{OL} = 12mA	MIL	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = - 3.2mA	COM'L	2.4	—	V
	V _{CC} = V _{CC} MIN	I _{OH} = -2.0mA	MIL	2.4	_	V
V _{IH}	Input High Voltage			2.0	V _{CC} + 1	V
VIL	Input Low Voltage			—	0.8	V

HALF POWER GAL16V8

Symbol	Parameter	Test Conditions	Temp. Range	Min.	Max.	Unit
կ _H , կլ	Input Leakage Current	GND≤V _{IN} ≤V _{CC} MAX		-	±10	μA
I _{BZH} I _{BZL}	Bidirectional Pin Leakage Current	GND≤V _{IN} ≤V _{CC} MAX		—	±10	μΑ
I _{FZL} I _{FZH}	Output Pin Leakage Current	$GND \le V_{IN} \le V_{CC} MAX$		_	±10	μΑ
Icc	Operating Power	f = 15MHz	COM'L	_	90	mA
	Supply Current	$V_{CC} = V_{CC} MAX$	MIL	—	90	mA
I _{OS} (°)	Output Short Circuit Current	$V_{CC} = 5.0V V_{OUT} = GND$		- 30	- 130	mA
I _{SB}	Standby Power	$V_{CC} = V_{CC} MAX$	COM'L	— 70		mA
	Supply Current		MIL	—	70	mA

(°) One output at a time for a maximum duration of one second.



ELECTRICAL CHARACTERISTICS OVER OPERATING CONDITIONS (Continued)

Symbol	Parameter	Test Conditions	Temp. Range	Min.	Max.	Unit
V _{OL}	Output Low Voltage	$I_{OL} = 24 \text{mA}$	COM'L	—	0.5	v
	$V_{CC} = V_{CC} MIN$	I _{OL} = 12mA	MIL	—	0.5	v
V _{OH}	Output High Voltage	I _{OH} = - 3.2mA	COM'L	2.4	—	V
	$V_{CC} = V_{CC} MIN$	I _{OH} = -2.0mA	MIL	2.4	-	v
VIH	Input High Voltage			2.0	V _{CC} +1	V
VIL	Input Low Voltage			_	0.8	V

SWITCHING CHARACTERISTICS OVER OPERATING CONDITIONS

ADVANCE DATA - Quarter Power GAL16V8

			TEMPERATURE RANGE							Test Conditions	. (0)																
0	D				0°C to	o 70°C			– 55 to	125°C	11-14-	rest conditions	(⁻)														
Symbol	Para	meter	16V	8-20	16V	8-25	16V	8-35	16V8-30		16V8-30		16V8-30		16V8-30		16V8-30		16V8-30		16V8-30		16V8-30		Units	B (0)	Cı
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		н (У)	(pĒ)														
T _{DVQV1}	Delay from In active output	put to (°°°)	-	20	-	25	-	35	-	30	ns	200	50														
T _{DVQV2}	Product Term Access Time Active Output	to	_	20	_	25	-	35	-	30	ns	Active High $R = \infty$ Active Low $R = 200$	50														
T _{DVQZ} (°°)) Product Term Enable to Outputs Off		-	20	-	25	-	35	-	30	ns	From V _{OH} R = ∞ From V _{OL} R = 200	5														
T _{GHQZ} (°°)	P) OE Output Enable High to Output Off		-	18	-	20	-	25	-	25	ns	From V _{OH} R=∞ From V _{OL} R=200	5														
T _{GLQV}	OE Output Enable Access Time		-	18	-	20	-	25	-	25	ns	Active High $R = \infty$ Active Low $R = 200$	50														
Тсноч	Clock High to Valid Access	Output Time	-	15		15	-	25	-	20	ns	200	50														
Т _{DVCH}	Input or Feed Minimum Set	back Data up Time	-	15	-	20	-	30	-	25	ns	-															
Тснох	Input or Feed Minimum Hole	back Data d Time	-	0	-	0	-	0	-	0	ns	-	-														
тснсн	Minimum Cloo (TDVCH+TC	ck Period CHQV)	-	30	-	35	-	55	-	45	ns																
T _{CHCL}	Minimum Clock Width HIGH		-	12	-	15	-	20	-	15	ns	-	-														
T _{CLCH}	Minimum Clock Width LOW		-	12	-	15	-	20	-	15	ns																
f _{MAX}	Maximum	SYNCH.	33.3	-	28.5	-	18.1	_	22.2	-	MH7	200	50														
	Frequency	ASYNCH.	50.0	-	40.0	_	28.5	-	33.3	-	1411.12	200	30														

(°) Refer also to switching test conditions. (°°) 3-state levels are measured 0.5V from steady-state active level. (°°°) XOR (n) = 1 (active high)



SWITCHING CHARACTERISTICS OVER OPERATING CONDITIONS HALF POWER GAL16V8

				TEMPERATURE RANGE							Test Conditions(%)				
Cumbel	Deres				0°C to	o 70°C				– 55 to	125°()	linito		
Symbol	Falameter		16V	8-15	16V	'8-20 16V8-25		16V8-20		16V8-30		Units	P (0)	CL	
		_	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		n (2)	(pF)
T _{DVQV1}	Delay from Input t active output (°°	0 °)	-	15	-	20	-	25	-	20	-	30	ns	200	50
T _{DVQV2}	Product Term Enable Access Time to Active Output		-	15	-	20	-	25	-	20	-	30	ns	Active High R = ∞ Active Low R = 200	50
T _{DVQZ} (°°)	Product Term Enable to Outputs Off		-	15	-	20	-	25	-	20	-	30	ns	From $V_{OH} R = \infty$ From $V_{OL} R = 200$	5
T _{GHQZ} (⁰°)	OE Output Enable High to Output Off		-	15	-	18		20	-	18	-	25	ns	From V _{OH} R=∞ From V _{OL} R=200	5
T _{GLQV}	OE Output Enable Access Time		-	15	-	18	-	20	-	18	-	25	ns	Active High $R = \infty$ Active Low $R = 200$	50
Тсноу	Clock High to Output Valid Access Time		-	12	-	15	-	15	-	15	-	20	ns	200	50
Тоусн	Input or Feedback I Minimum Setup Ti	Data me	-	12	-	15	-	20	-	15	-	25	ns	-	-
T _{CHDX}	Inputor Feedback I Minimum Hold Tin	Data ne	-	0	-	0	-	0	-	0	-	0	ns	_	-
Тснсн	Minimum Clock Pe (^T DVCH+ ^T CHC	eriod vv)	-	24	-	30	-	35		30	-	45	ns		
TCHCL	Minimum Clock Width HIGH		-	10	-	12	-	15	-	12	-	15	ns	-	-
TCLCH	Minimum Clock Width LOW		-	10	-	12	-	15	-	12	-	15	ns		
fmax	Maximum	SYNCH.	41.6	-	33.3	_	28.5		33.3	-	22.2	-	мн-	200	50
Frequency	ASYNCH.	66.6	-	50.0	-	40.0	-	50.0	-	33.3	-		200		

(°) Refer also to switching test conditions. (°°) 3-state levels are measured 0.5V from steady-state active level. (°°°) XOR (n) = 1 (active high)



SWITCHING WAVEFORMS



OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the Output Logic Macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

The outputs of the AND array are fed into an OLMC, where each output can be individually set to active high or active low, with either combinational (asynchronous) or registered (synchronous) configurations. A common output enable can be connected to all outputs, or separate inputs or product terms can be used to provide individual output enable control. The Output Logic Macrocell provides the designer with maximal output flexibility in matching signal requirements, thus providing more functions than possible with existing 20-pin PAL devices.

The various configurations of the Output Logic Macrocell are controlled by programming certain cells (SYN, ACO, AC1(n) and the XOR(n) polarity bits) within the 82-bit Architecture Control Word. The SYN bit determines whether or not a device will have registered output capability or will have purely combinational outputs. It also replaces the ACO bit in the two outermost macrocells, OLMC(12) and OLMC(19). When first setting up the device architecture, this is the first bit to choose.

Architecture Control bit AC0 and the eight AC1(n) bits direct the outputs to be wired always on, always off (as an input), have a common OE term

(pin 11), or to be three-state controlled separately from a product term. The Architecture Control bits also determine the source of the array feedback term through the FMUX, and select either combinational or registered outputs.

The eight macrocell configurations are shown in each of the macrocell equivalent diagrams, (see fig. 1 to 8 and table 1 and 2). Three of these configurations are not supported by any software development tools. In fact, they are redundant cases included in other configurations. In particular:

- Disabled Output (see fig. 2): the OLMC is completely disabled (nor output neither input function).
- Dedicated input mode (see fig. 7): it is a restrictive case of the other Dedicated input mode configuration shown in fig. 6.
- Dedicated combinational output (see fig. 8): it is a restrictive case of the other Dedicated combinational output shown in fig. 5.

Therefore, if it is strictly necessary to use the previous mentioned configurations, a manual bit-bybit programming using the software package utilities must be implemented.

In all cases, the eight XOR(n) bits individually determine each output's polarity. The truth table associated with each diagram shows the bit values of the SYN, AC0, and AC1(n) that set the macrocell to the configuration shown.



GAL16V8 Output Logic Macrocell: Pin 12 and 19



GAL16V8 Output Logic Macrocell: Pin 13 to 18





SYN	AC0	AC1(n)	РТМИХ	т ѕ мих	о мих	F MUX		
0	0	0	8 PT	Active OUT	Comb. OUT	No Feedback		
0	0	1	Don't Care	3-State OUT	Don't Care	Input Mode		
0	1	0	8 PT	Common OE	Regis. OUT	Direct Registered Feedback		
0	1	1	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input		
1	0	0	8 PT	Active OUT	Comb. OUT	Pin 1(19) / 11(12)		
1	0	1	Don't Care	3-State OUT	Don't Care	Pin 1(19) / 11(12) Pins 1 and 11		
1	1	0	Don't Care	3-State OUT	Don't Care	Pin 1(19) / 11(12) Become Data Inputs		
1	1	1	7 PT	Single OE (PT)	Comb. OUT	Pin 1(19) / 11(12)		
1	1	1			1			

TABLE 1 - ARCHITECTURE OLMC (Pin 12 and 19)

XOR (n)	Output Polarity
0	ACTIVE LOW
1	ACTIVE HIGH

TABLE 2 - ARCHITECTURE OLMC (Pin 13 to 18)

SYN	AC0	AC1(n)	AC1(m)	Р Т МИХ	т ѕ мих	о мих	F MUX
0	0	0	0	8 PT	Active OUT	Comb. OUT	No Feedback
0	0	0	1	8 PT	Active OUT	Comb. OUT	Adjacent Macrocell
0	0	1	0	Don't Care	3-State OUT	Don't Care	No Feedback
0	0	1	1	Don't Care	3-State OUT	Don't Care	Adjacent Macrocell
0	1	0	0	8 PT	Common OE	Regis OUT	Direct Registered Feedback
0	1	0	1	8 PT	Common OE	Regis OUT	Direct Registered Feedback
0	1	1	0	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input
0	1	1	1	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input
1	0	0	0	8 PT	Active OUT	Comb. OUT	No Feedback
1	0	0	1	8 PT	Active OUT	Comb. OUT	Adjacent Macrocell
1	0	1	0	Don't Care	3-State OUT	Don't Care	No Feedback
1	0	1	1	Don't Care	3-State OUT	Don't Care	Adjacent Macrocell
1	1	0	0	Don't Care	3-State OUT	Don't Care	No Feedback
1	1	0	1	Don't Care	3-State OUT	Don't Care	No Feedback
1	1	1	0	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input
1	1	1	1	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input

XOR (n)	OUTPUT POLARITY
0	ACTIVE LOW
1	ACTIVE HIGH



Fig. 1 - Combinational Output



Fig. 2 - Disabled Output









Fig. 4 - Registered Active High or Low Output





Fig. 5 - Dedicated Combinational Output



Fig. 6 - Dedicated Input Mode





Fig. 7 - Dedicated Input Mode



Fig. 8 - Dedicated Combinational Output





ROW ADDRESS MAP DESCRIPTION

Figure 9 shows a block diagram of the row address map. There are a total of 36 unique row addresses available to the user when programming the GAL16V8 devices. Row addresses 0-31 each contain 64 bits of input term data. This is the user array where the custom logic pattern is programmed. Row 32 is the Electronic Signature Word. It has 64 bits available for any user defined purpose. Row 33-59 are reserved by the manufacturer and are not available to users.

Row 60 contains the architecture and output polarity information. The 82 bits within this word are programmed to configure the device for a specific application. Row 61 contains a one bit security cell that when programmed prevents further programming verification of the array. Row 63 is the row that is addressed to perform a bulk erase of the device, resetting it back to a virgin state. Each of these functions is described in the following sections.







ELECTRONIC SIGNATURE WORD DESCRIPTION

An Electronic Signature Word is provided with every GAL16V8 device. It resides at row address 32 and contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. This signature data is always available to the user independent of the state of the security Cell.

ARCHITECTURE CONTROL WORD

All of the various configurations of the GAL16V8 devices are controlled by programming cells within the 82 bit Architecture Control Word that resides at row 60. The location of specific bits within the Architecture Control Word is shown in the control word diagram in Figure 10. The function of the SYN, ACO and AC1(n) bits have been explained in the OUTPUT LOGIC MACROCELL description. The eight polarity bits determine each output's polarity individually by selectively correct logic. The numbers below the XOR(n) and AC1(n) bits in the architecture control word diagram shows the output device pin number that the polarity bits control.

SECURITY CELL

Row address 61 contains the Security Cell (one bit). The Security Cell is provided on all GAL16V8 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array (rows 0-31). The cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Signature data is always available to the user.

Signature data is always available to the use

BULK ERASE MODE

By addressing row 63 during a programming cycle, a clear function performs a bulk erase of the array and the Architecture Control Word. In addition, the Electronic Signature Word and the Security Cell are erased. This mode resets a previously configured device back to its virgin state.





OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e. illegal) state into a registers. Then the machine can be sequenced and the outputs tested for the correct next state conditions.

The GAL16V8 device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. Figure 11 shows the pin functions necessary to preload the register. The register preload timing and pin voltage levels necessary to perform the function are shown below (see fig. 12). This test mode is entered by raising PRLD to VIES, which enables the serial data in (S_{DIN}) buffer and the serial data out (S_{DOUT}) buffer. Data is then serially shifted into the registers on each rising edge of the clock, DLCK. Only the macrocells with registered output configurations are loaded. If only 3 outputs have registers, then only 3 bits need be shifted in. The registers are loaded from the bottom up as shown in figure 11.

Figure 11. Output Register Preload Pinout



LATCH-UP PROTECTION

GAL devices are designed with on board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.



Figure 12. Register Preload Waveforms



Figure 13. Power-up Reset



LATCH-UP PROTECTION (Continued)

Circuitry within the GAL16V8 provides a reset signal to all registers during power-up (see fig. 13). All internal registers will have their Q outputs set low after a specified time (t_{RESET}). As a result, the state on the registered output pins (if they are enabled through \overline{OE}) will always be high on power-up, regardless of the programmed polarity of the output pins. This features can greatly simplify state machine design by providing a known state on power-up.

The timing diagram for power-up is shown above. Because of asynchronous nature of system powerup, some conditions must be met to guarantee a valid power-up reset of the GAL16V8. First, the V_{CC} rise must be monotonic. Second, the clock input must become a proper TTL level within the specified time (t_{PR}). The registers will reset within a maximum of t_{RESET} time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met.

FIELD SUPPORT TOOLS

Although it is possible to program GAL devices manually, SGS-THOMSON strongly recommends the use of approved programming hardware and software. Programming on unapproved equipment will generally void all guarantees.

PROGRAMMER/DEVELOPMENT SYSTEMS

VENDOR	SYSTEM	REVISION
DATA I/O	Model 29B	V04
	Adapter 303A-011A	V06
	Unisite	V1.7
	Model 60A	
	Adapter 360-001A	V12
STAG	Model ZL30A	30A28
Programmable Logic Tech.	Logic Lab	V2.1 (◊)
Qwerty	QPR-1000+	2.0

 In conjunction with IBM PC (or compatible) using FastMap Plus* V2.1 software.

SOFTWARE DEVELOPMENT TOOLS†

PACKAGE	VENDOR	REVISION
CUPL*	Personal Cad Systems	V2.15
ABEL*	Data I/O	V3.0
PLDtest*	Data I/O	V1.0 (†)
DASH-ABEL	Data I/O	V1.0
PALASM*	Monolithic Memories Inc.	(†)
LC9000*	Programmable Logic Tec.	V1.5
PLAQ*	Qwerty Inc.	V1.0

(†) When emulating PAL devices any revision of the software can be used to create the PAL JEDEC file. Some programming hardware will automatically configure the GAL architecture.



GAL16V8 SPECIFICATION (Typical values)





GAL16V8 SPECIFICATION (Continued)



PACKAGE INFORMATION





GAL16V8 SPECIFICATION (Continued)

ORDERING INFORMATION



 Military temperature range is available in ceramic packages only.

SPEED/POWER CROSS-REFERENCE GUIDE

SPEED	POWER	GAL DEVICE	BIPOLAR PAL DEVICE
15ns	45mA	- 15Q	—
15ns	90mA	- 15H	—
15ns	180mA	use - 15H	B
(♦) 20ns	50mA	- 20Q	
(♦) 20ns	90mA	- 20H	
(♦) 20ns	210mA	use - 20H	B MIL
25ns	45mA	- 25Q	—
25ns	90mA	- 25H	B-2
25ns	180mA	use - 25H	A
(♦) 30ns	50mA	- 30Q	
(♦) 30ns	90mA	- 30H	B-2 MIL
(♦) 30ns	210mA	use - 30H	A MIL
35ns	45mA	- 35Q	B-4
35ns	90mA	use - 35Q	A-2
35ns	180mA	use - 35Q	STD
(♦) 40ns	50mA	use - 30Q	B-4 MIL
(♦) 40ns	90mA	use - 30H	A-2 MIL
(♦) 40ns	210mA	use - 30H	STD MIL

() MILITARY TEMPERATURE RANGE

E²CMOS PROGRAMMABLE LOGIC DEVICE

ELECTRICALLY ERASABLE CELL TECHNOLOGY

SGS-THOMSON MICROELECTRONICS

- Reconfigurable Logic
- Reprogrammable Cells
- Guaranteed 100% Yields
- HIGH PERFORMANCE E²CMOS TECHNOLOGY
 - Low Power : 90/70mA Max Active/Standby (Half Power) 45/35mA Max Active/Standby (Quarter Power)
 - High Speed: 15 to 25ns Access Max (Half Power)
 20 to 35ns Access Max (Quarter Power)
- EIGHT OUTPUT LOGIC MACROCELLS
 - Maximum Flexibility for Complex Logic Designs
 Also Emulates 24-pin PAL* Devices with Full Func-
- tion/Fuse Map/Parametric Compatibility PRELOAD AND POWER-ON RESET OF ALL
 - REGISTERS — 100% Functional Testability
- HIGH SPEED PROGRAMMING ALGORITHM
- SECURITY CELL PREVENTS COPYING LOGIC
- DATA RETENTION EXCEEDS 20 YEARS

DESCRIPTION

The GAL20V8 E²CMOS device combines a high performance CMOS process with electrically erasable floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels.

The 24-pin GAL20V8 features 8 programmable Output Logic Macrocells (OLMCs) allowing each output to be configured by the user. Additionally, the GAL20V8 is capable of emulating, in a functional/fuse map/parametric compatible device, all 24 pin PAL device architectures (excluding XOR devices).

Programming is accomplished using readily available hardware and software tools.

SGS-THOMSON guarantees 100 erase/write cycles and data retention exceeds 20 years. Unique test circuitry and reprogrammable cells allows complete AC,DC cell and functionality testing during manufacture. Therefore, SGS-THOMSON guarantees 100% field programmability and functionality of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing proprietary designs with copy protection.




GAL20V8

PIN NAMES

10-119	INPUT
СК	CLOCK INPUT
B0-B5	BIDIRECTIONAL
F0-F7	OUTPUT
ŌĒ	OUTPUT ENABLE
V _{CC}	POWER (+5V)
GND	GROUND

GAL20V8 EMULATING PAL DEVICES

I _O /CK	-1	24	V _{CC}												
11	_	L	113	115	117	119	112	112	112	113					
12	_	L	F7	114	116	118	F7	B1	B3	F1					
13	_	L	F6	F5	115	117	F6	F5	B2	B5					
14	_	L	F5	F4	F3	116	F5	F4	F3	B4					
15	_	L	F4	F3	F2	F1	F4	F3	F2	B3					
16	_	L	F3	F2	F1	F0	F3	F2	F1	B2					
17	_	L	F2	F1	F0	115	F2	F1	F0	B1					
18	-	L	F1	F0	114	114	F1	F0	B1	B0					
19	_	L	F0	113	113	113	F0	B0	B0	F0					
110	_	L	112	112	112	112	111	111	111	112					
GND	12	13	111	111	111	111	ŌĒ	ŌĒ	OE	111					
			14L8	16L6	18L4	20L2	20R8	20R6	20R4	20L8					
			14H8	16H6	18H4	20H2	20RP8	20RP6	20RP4	20H8					
			14P8	16P6	18P4	20P2				20P8					
				GAL20V8											

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7	V
VI	Input Voltage Applied	-2.5 to V _{CC} +1.0	V
Vo	Off-State Output Voltage Applied	-2.5 to V _{CC} +1.0	V
T _{stg}	Storage Temperature	– 65 to 125	°C

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specification).

OPERATING RANGE

Symbol	Parameter		Military		Co	Unit		
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	v
T _A	Ambient Temperature				0		70	°C
т _с	Case Temperature	- 55		125				°C

SWITCHING TEST CONDITIONS

Input Pulse Levels	GND to 3.0V				
Input Rise and Fall Times	3ns 10%-90%				
Input Timing Reference Levels	1.5V				
Output Timing Reference Levels	1.5V				
Output Load	See figure				

 $\ensuremath{\mathsf{3-state}}$ levels are measured $\ensuremath{\mathsf{0.5V}}$ from steady-state active level.



(°) CL INCLUDES JIG AND PROBE TOTAL CAPACITANCE

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0MHz, $V_{CC} = 5V$)

Symbol	Parameter	Test Conditions	Maximum*	Units
CI	Input Capacitance	V ₁ = 2V	12	pF
C _F	Output Capacitance	V _F =2V	15	pF
CB	Bidirectional Pin Cap	V _B =2V	15	pF

* Guaranteed but not 100% tested



LOGIC DIAGRAM





ELECTRICAL CHARACTERISTICS OVER OPERATING CONDITIONS PRELIMINARY - Quarter Power GAL20V8

Symbol	Parameter	Test Conditions	Temp. Range	Min.	Max.	Unit
Ι _{ΙΗ} , Ι _{ΙL}	Input Leakage Current	GND≤V _{IN} ≤V _{CC} MAX		_	±10	μA
I _{BZH} I _{BZL}	Bidirectional Input Leakage Current	$GND \le V_{IN} \le V_{CC} MAX$		_	±10	μΑ
I _{FZL} I _{FZH}	Output Pin Leakage Current	$GND \le V_{IN} \le V_{CC} MAX$		—	±10	μA
Icc	Operating Power	f = 15MHz	COM'L	-	45	mA
	Supply Current	V _{CC} = V _{CC} MAX	MIL		50	mA
I _{OS} (°)	Output Short Circuit Current	V _{CC} =5.0V V _{OUT} =GND		- 30	- 130	mA
I _{SB}	Standby Power	V _{CC} = V _{CC} MAX	COM'L	_	35	mA
	Supply Current		MIL		45	mA
V _{OL}	Output Low Voltage	I _{OL} = 24mA	COM'L		0.5	v
	$V_{CC} = V_{CC} MIN$	I _{OL} = 12mA	MIL		0.5	v
V _{OH}	Output High Voltage	I _{OH} = 3.2mA	COM'L	2.4	—	V
$V_{CC} = V_{CC} MIN$		$I_{OH} = -2.0 \text{mA}$	MIL	2.4	_	V
VIH	Input High Voltage			2.0	V _{CC} + 1	V
V _{IL}	Input Low Voltage			_	0.8	V

(°) One output at a time for a maximum duration of one second.

Half Power GAL20V8

Symbol	Parameter	Test Conditions	Temp. Range	Min.	Max.	Unit
կ _H , կլ	Input Leakage Current	$GND \le V_{IN} \le V_{CC} MAX$		—	±10	μÂ
I _{BZH} I _{BZL}	Bidirectional Pin Leakage Current	GND≤V _{IN} ≤V _{CC} MAX		_	±10	μΑ
I _{FZL} I _{FZH}	Output Pin Leakage Current	$GND \le V_{IN} \le V_{CC} MAX$		_	±10	μA
Icc	Operating Power	f = 15MHz	COM'L	-	90	mA
	Supply Current	V _{CC} = V _{CC} MAX	MIL		90	mA
I _{OS} (°)	Output Short Circuit Current	V _{CC} =5.0V V _{OUT} =GND		- 30	- 130	mA
I _{SB}	B Standby Power $V_{CC} = V_{CC} MAX$		COM'L	—	70	mA
	Supply Current		MIL	—	70	mA

(°) One output at a time for a maximum duration of one second.



ELECTRICAL CHARACTERISTICS OVER OPERATING CONDITIONS (Continued) PRELIMINARY - Quarter Power GAL20V8

Symbol	Parameter	Test Conditions	Temp. Range	Min.	Max.	Unit
V _{OL}	Output Low Voltage	I _{OL} =24mA	COM'L		0.5	v
	$V_{CC} = V_{CC} MIN$	I _{OL} = 12mA	MIL		0.5	V
V _{OH}	Output High Voltage	I _{OH} = - 3.2mA	COM'L	2.4	-	v
	$V_{CC} = V_{CC} MIN$	I _{OH} = - 2.0mA	MIL	2.4	—	v
VIH	Input High Voltage			2.0	V _{CC} +1	V
VIL	Input Low Voltage			—	0.8	v

SWITCHING CHARACTERISTICS OVER OPERATING CONDITIONS PRELIMINARY - Quarter Power GAL20V8

					TE	MPERAT			Test Condition	.(0)							
0					0°C to	o 70°C			– 55 to	0 125°C	11-14-	rest conditions	s(*)				
Symbol	Para	meter	20V	8-20	20V	8-25	20V	8-35	20V8-30		20V8-30		20V8-30		Units	D (0)	C,
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		н (и)	(pF)				
T _{DVQV1}	Delay from Input to active output (°°°)		-	20	-	25	-	35	-	30	ns	200	50				
T _{DVQV2}	Product Term Enable Access Time to Active Output		-	20	-	25	-	35	-	30	ns	Active High R = ∞ Active Low R = 200	50				
T _{DVQZ} (°°)	Product Tern to Outputs O	n Enable Iff	-	20	-	25	-	35	-	- 30		From V _{OH} R=∞ From V _{OL} R=200	5				
T _{GHQZ} (°°)	OE Output E High to Outp	nable ut Off	-	18	-	20	-	25	-	- 25		From $V_{OH} R = \infty$ From $V_{OL} R = 200$	5				
T _{GLQV}	OE Output E Access Time	nable	-	18	-	20	-	25	-	25	ns	Active High $R = \infty$ Active Low $R = 200$	50				
TCHQV	Clock High to Valid Access	o Output Time	-	15	-	15	-	25	-	25	ns	200	50				
т _{оусн}	Input or Feed Minimum Set	lback Data tup Time	-	15	-	20	-	30	-	25	ns	-	-				
тснох	Input or Feed Minimum Hol	lback Data Id Time	-	0	-	0	-	0	_	0	ns	-	-				
тснсн	Minimum Clo	cHOV	-	30	-	35	-	55	-	45	ns						
TCHCL	Minimum Clo Width HIGH	ck	-	12	-	15	-	20	-	15	ns	-	-				
TCLCH	Minimum Clock Width LOW		-	12	-	15	-	20	-	15	ns						
f _{MAX}	Maximum	SYNCH.	33.3		28.5		18.1	_	22.2	22.2 —		200	50				
	Frequency	ASYNCH.	50.0	-	40.0	-	28.5	_	33.3	33.3 —		230					

(°) Refer also to switching test conditions.

(°°) 3-state levels are measured 0.5V from steady-state active level.

(°°°) XOR (n) = 1 (active high)

6/20



SWITCHING CHARACTERISTICS OVER OPERATING CONDITIONS Half Power GAL20V8

				TEMPERATURE RANGE										Test Conditions(9)	
Cumbol	Doros	motor			0°C to	o 70°C				– 55 to	125°0	0		Test Conditions	(*)
Symbol	Falameter		20V	8-15	20V	20V8-20		20V8-25		20V8-20		20V8-30		P (0)	CL
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		n (2)	(pF)
T _{DVQV1}	Delay from Input to active output (°°°)		-	15	-	20	-	25	-	20	-	30	ns	200	50
T _{DVQV2}	Product Term Enable Access Time to Active Output		-	15	-	20	-	25	-	20	-	30	ns	Active High R = ∞ Active Low R = 200	50
T _{DVQZ} (°°)	Product Term Enable to Outputs Off		-	15	-	20	-	25	-	20	-	30	ns	From V _{OH} R=∞ From V _{OL} R=200	5
T _{GHQZ} (°°)	OE Output Enable High to Output Of	e If	-	15	-	18	-	20	-	18	-	25	ns	From V _{OH} R = ∞ From V _{OL} R = 200	5
T _{GLQV}	OE Output Enable Access Time)	-	15	-	18	-	20	-	18	-	25	ns	Active High $R = \infty$ Active Low $R = 200$	50
T _{CHQV}	Clock High to Out Valid Access Time	iput e	-	12	-	15	-	15	-	15	-	20	ns	200	50
T _{DVCH}	Input or Feedback Minimum Setup T	k Data ime	-	12	-	15	-	20	-	15	-	25	ns	-	-
T _{CHDX}	Input or Feedback Minimum Hold Tir	k Data ne	-	0	-	0	-	0	-	0	-	0	ns	-	-
Тснсн	Minimum Clock P (TDVCH+TCHC	eriod 2V)	-	24	-	30	-	35	-	30	-	45	ns		
TCHCL	Minimum Clock Width HIGH		-	10	-	12	-	15	-	12	-	15	ns	-	-
TCLCH	Minimum Clock Width LOW		-	10	-	12	-	15	-	12	-	15	ns		
fmax	Maximum	SYNCH.	41.6	-	33.3	_	28.5	-	33.3	-	22.2	-	MH7	200	50
	requency	ASYNCH.	66.6	-	50.0	-	40.0	-	50.0	-	33.3	-		200	

(°) Refer also to switching test conditions.

(°°) 3-state levels are measured 0.5V from steady-state active level.

(°°°) XOR (n) = 1 (active high)



GAL20V8

SWITCHING WAVEFORMS



٨

OUTPUT LOGIC MACROCELL (OLMC)

The following discussion pertains to configuring the Output Logic Macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

The outputs of the AND array are fed into an OLMC, where each output can be individually set to active high or active low, with either combinational (asynchronous) or registered (synchronous) configurations. A common output enable can be connected to all outputs, or separate inputs or product terms can be used to provide individual output enable controls. The Output Logic Macrocell provides the designer with maximal output flexibility in matching signal requirementes, thus providing more functions than possible with existing 24-pin PAL devices.

The various configurations of the Output Logic Macrocell are controlled by programming certain cells (SYN, AC0, AC1(n) and the XOR(n) polarity bits) within the 82-bit Architecture Control Word. The SYN bit determines whether a device will have registered output capability or purely combinational outputs. It also replaces the AC0 bit in the two outermost macrocells, OLMC(15) and OLMC(22). When first setting up the device architecture, this is the first bit to choose.

Architecture Control bit AC0 and the eight AC1(n) bits direct the outputs to be wired always on, always off (as an input), have a common OE term (pin 13), or to be three-state controlled separately from a product term. The Architecture Control bits also determine the source of the array feedback term through the FMUX, and select either combinational or registered outputs.

The eight macrocell configurations are shown in each of the macrocell equivalent diagrams, (see also table 1 and 2). In all cases, the eight XOR(n) bits individually determine each output's polarity. The truth table associated with each diagrams shows the bit values of the SYN, ACO, and AC1(n) that set the macrocell to the configuration shown.



GAL20V8 Output Logic Macrocell: Pin 15 and 22



GAL20V8 Output Logic Macrocell: Pin 16 to 21





SYN	AC0	AC1(n)	P T MUX	T S MUX	о мих	F MUX
0	0	0	8 PT	Active OUT	Comb. OUT	No Feedback
0	0	1	Don't Care	3-State OUT	Don't Care	Input Mode
0	1	0	8 PT	Common OE	Regis. OUT	Direct Registered Feedback
0	1	1	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input
1	0	0	8 PT	Active OUT	Comb. OUT	Pin 1(22) / 13(15)
1	0	1	Don't Care	3-State OUT	Don't Care	Pin 1(22) / 13(15) Pins 1 and 13
1	1	0	Don't Care	3-State OUT	Don't Care	Pin 1(22) / 13(15) Become Data Inputs
1	1	1	7 PT	Single OE (PT)	Comb. OUT	Pin 1(22) / 13(15)

TABLE 1 - ARCHITECTURE OLMC (Pin 15 and 22)

XOR (n)	Output Polarity
0	ACTIVE LOW
1	ACTIVE HIGH

TABLE 2 - ARCHITECTURE OLMC (Pin 16 to 21)

SYN	AC0	AC1(n)	AC1(m)	P T MUX	т ѕ мих	о мих	F MUX	
0	0	0	0	8 PT	Active OUT	Comb. OUT	No Feedback	
0	0	0	1	8 PT	Active OUT	Comb. OUT	Adjacent Macrocell	
0	0	1	0	Don't Care	3-State OUT	Don't Care	No Feedback	
0	0	1	1	Don't Care	3-State OUT	Don't Care	Adjacent Macrocell	
0	1	0	0	8 PT	Common OE	Regis. OUT	Direct Registered Feedback	
0	1	0	1	8 PT	Common OE	Regis. OUT	Direct Registered Feedback	
0	1	1	0	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input	
0	1	1	1	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input	
1 1	0	0	0	8 PT	Active OUT	Comb. OUT	No Feedback	
1	0	0	1	8 PT	Active OUT	Comb. OUT	Adjacent Macrocell	
1	0	1	0	Don't Care	3-State OUT	Don't Care	No Feedback	
1	0	1	1	Don't Care	3-State OUT	Don't Care	Adjacent Macrocell	
1	1	0	0	Don't Care	3-State OUT	Don't Care	No Feedback	
1	1	0	1	Don't Care	3-State OUT	Don't Care	No Feedback	
1	1	1	0	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input	
1	1	1	1	7 PT	Single OE (PT)	Comb. OUT	Direct Comb. Feedback or Input	

XOR (n)	OUTPUT POLARITY
0	ACTIVE LOW
1	ACTIVE HIGH

Fig. 1 - Combinational Output



Fig. 2 - Disabled Output









Fig. 4 - Registered Active High or Low Output





Fig. 5 - Dedicated Combinational Output



Fig. 6 - Dedicated Input Mode

I





Fig. 7 - Dedicated Input Mode



Fig. 8 - Dedicated Combinational Output





ROW ADDRESS MAP DESCRIPTION

Figure 9 shows a block diagram of the row address map. There are a total of 44 unique row addresses available to the user when programming the GAL20V8 devices. Row addresses 0-39 each contain 64 bits of input term data. This is the user array where the custom logic pattern is programmed. Row 40 is the Electronic Signature Word. It has 64 bits available for any user defined purpose. Row 41-59 are reserved by the manufacturer and are not available to users.

Row 60 contains the architecture and output polarity information. The 82 bits within this word are programmed to configure the device for a specific application. Row 61 contains a one bit security cell that when programmed prevents further programming verification of the array. Row 63 is the row that is addressed to perform a bulk erase of the device, resetting it back to a virgin state. Each of these functions is described in the following sections.

Figure 9. GAL20V8 Row Address Map Block Diagram

SHIFT REGISTER 771 -PT39 🗲 PTS R 0 w A ARRAY ARRAY п D R ٤ s s ELECTRONIC SIGNATURE ELECTRONIC SIGNATURE 40 ε s RESERVED ADDRESS SPACE 60 ARCHITECTURE CONTROL WORD 82 BITS 61 · SECURITY CELL 62 . RESERVED 63 . BULK ERASE

ELECTRONIC SIGNATURE WORD

An Electronic Signature Word is provided with every GAL20V8 device. It resides at row address 40 and contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. This signature data is always available to the user indipendent of the state of the security Cell.

ARCHITECTURE CONTROL WORD

All of the various configurations of the GAL20V8 devices are controlled by programming cells within the 82-bit Architecture Control Word that resides at row 60. The location of specific bits within the Architecture Control Word is shown in the control word diagram in Figure 10. The function of the SYN, AC0 and AC1(n) bits have been explained in the OUTPUT LOGIC MACROCELL description. The eight polarity bits determine each output's polarity individually. The numbers below the XOR(n) and AC1(n) bits in shows the output device pin number that the polarity bits control.

SECURITY CELL

Row address 61 contains the Security Cell (one bit). The Security Cell is provided on all GAL20V8 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, the circuitry enabling array access is disabled, preventing further programming or verification of the array (rows 0-39). The cell can be erased only in conjunction with the array during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Signature data is always available to the user.

BULK ERASE MODE

By addressing row 63 during a programming cycle, a clear function performs a bulk erase of the array and the Architecture Control Word. In addition, the Electronic Signature Word and the Security Cell are erased. This mode resets a previously configured device back to its vergin state.



Figure 10. GAL20V8 Architecture Control Word Diagram

OUTPUT REGISTER PRELOAD

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desidered (ie. illegal) state into a registers. Then the machine can be sequenced and the outputs tested for the correct next state conditions.

The GAL20V8 device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. Figure 11 shows the pin functions necessary to preload the register. The register preload timing and pin voltage levels necessary to perform the function are shown below (see fig. 12). This test mode is entered by raising PRLD to V_{IES}, which enables the serial data in (S_{DIN}) buffer and the serial data out (S_{DOUT}) buffer. Data is then serially shifted into the registers on each rising edge of the clock, DLCK. Only the macrocells with registered output configurations are loaded. If only 3 outputs have registers, then only 3 bits need be shifted in. The registers are loaded from the bottom up as shown in figure 11.





Figure 12. Register Preload Waveforms





Figure 13. Power-up Reset



LATCH-UP PROTECTION

GAL devices are designed with on board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

Circuitry within the GAL20V8 provides a reset signal to all registers during power-up (see fig. 13). All internal registers will have their Q outputs set low after a specified time (t_{RESET}). As a result, the state on the registered output pins (if they are enable through OE) will always be high on power-up, regardless of the programmed polarity of the output pins. This features can greatly simplify state machine design by providing a known state on power-up.

The timing diagram for power-up is shown above. Because of asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the GAL20V8. First, the V_{CC} rise must be monotonic. Second, the clock input mus become a proper TTL level within the specified time (tpR). The registers will reset within a maximum of tRESET time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met.

FIELD SUPPORT TOOLS

Although it is possible to program GAL devices manually, SGS-THOMSON strongly recommends the use of approved programming hardware and software. programming on unapproved equipment will generally void all guarantees.

PROGRAMMER/DEVELOPMENT SYSTEMS

VENDOR	SYSTEM	REVISION
DATA I/O	Model 29B	V04
	Adapter 303A-011A	V06
	Unisite	V1.7
	Model 60A	
	Adapter 360-001A	V12
STAG	Model ZL30A	30A28
Programmable Logic Tech.	Logic Lab	V2.1 (◊)
Qwerty	QPR-1000+	2.0

(◊) In conjunction with IBM PC (or compatible) using FastMap Plus* V2.1 software.

SOFTWARE DEVELOPMENT TOOLS†

PACKAGE	VENDOR	REVISION	
CUPL*	Personal Cad Systems	V2.15	
ABEL*	Data I/O	V3.0	
PLDtest*	Data I/O	V1.0 (†)	
DASH-ABEL	Data I/O	V1.0	
PALASM*	Monolithic Memories Inc.	(†)	
LC9000*	Programmable Logic Tec.	V1.5	
PLAQ*	Qwerty Inc.	V1.0	

(†) When emulating PAL devices any revision of the software can be used to create the PAL JEDEC file. Some programming hardware will automatically configure the GAL architecture.



GAL20V8 SPECIFICATION











SUPPLY VOLTAGE (V)

AMBIENT TEMPERATURE (*C)

GAL20V8 SPECIFICATION (Continued)



PACKAGE INFORMATION





GAL20V8 SPECIFICATION (Continued)

ORDERING INFORMATION

The SGS-THOMSON GAL devices are available in a va- riety of packages and two temperature ranges. General ordering code is reported below.					
GAL20V8 V	V P		1 0°C to 70°C 2 -55°C to 125°C B Plastic DIL F Ceramic Frit-seal (°) C Plastic Chip-Carrier (Quad)(°) D Ceramic Metal-seal (°) Z Ceramic Chip Carrier Leadless (°)		
		POWER	Q Quarter Power H Half Power		
		SPEED	- 15 ns - 20 ns - 25 ns - 30 ns - 35 ns		
EXAMPL half pow	.E: C er ir	Drder Code for a GA	L20V8, 20 ns speed and AL20V8-20HB1		
(°) Pleas	e co	ontact SGS-THOM	SON Sales Office		
- Burn-in (168h, 125°C) also available for these products (add suffix "X").					

-	 Military temperature range is 	available in	ceramic pac-
	kages only.		

SPEED/POWER CROSS-REFERENCE GUIDE

SPEED	POWER	GAL DEVICE	BIPOLAR PAL DEVICE
15ns	45mA	- 15Q	
15ns	90mA	- 15H	
15ns	180mA	use - 15H	B
(♦) 20ns	50mA	- 20Q	B MIL
(♦) 20ns	90mA	- 20H	
(♦) 20ns	210mA	use - 20H	
25ns	45mA	- 25Q	—
25ns	90mA	- 25H	B-2
25ns	180mA	use - 25H	A
(♦) 30ns	50mA	- 30Q	
(♦) 30ns	90mA	- 30H	B-2 MIL
(♦) 30ns	210mA	use - 30H	A MIL
35ns	45mA	- 35Q	B-4
35ns	90mA	use - 35Q	A-2
35ns	180mA	use - 35Q	STD
(♦) 40ns	50mA	use - 30Q	B-4 MIL
(♦) 40ns	90mA	use - 30H	A-2 MIL
(♦) 40ns	210mA	use - 30H	STD MIL

() MILITARY TEMPERATURE RANGE

SGS-THOMSON MICROELECTRONICS

GAL16Z8

IN-SYSTEM RE-PROGRAMMABLE GENERIC ARRAY LOGIC*

PRODUCT PREVIEW

- IN-SYSTEM RECONFIGURABLE—5-VOLT ONLY PROGRAMMING
 - Change Logic "On the Fly" (in less than 1 s)
 Nonvolatile E² Technology
- DIAGNOSTICS MODE FOR CONTROLLABILITY AND OBSERVABILITY OF SYSTEM LOGIC
- HIGH PERFORMANCE E²CMOS TECHNOLOGY
 - High Speed: 25ns Max Propagation Delay
- Low Power: 90mA Max Active
- EIGHT OUTPUT LOGIC MACROCELLS
 - Maximum Flexibility for Complex Logic Designs
 Also Emulates 20-pin PAL Devices with Full
- Function/Fuse Map/Parametric Compatibility PRELOAD AND POWER-ON RESET OF
- ALL REGISTERS
 100% Functional Testability
- SPACE SAVING 24-PIN, 300-MIL DIP
- MINIMUM 10,000 ERASE/WRITE CYCLES
- DATA RETENTION EXCEEDS 10 YEARS
- APPLICATIONS INCLUDE:
 - Reconfigurable Interfaces
 - Copy Protection and Security Schemes
 - erasable hardware
 - password systems
 - proprietary hardware/software interlocks
 - Configurable memory mapping

DESCRIPTION

The GAL16Z8 (patent pending) is a revolutionary programmable logic device featuring a 5-volt only in system programmability. The device combines a high performance CMOS process with electrically erasable (E²) floating gate technology. This programmable memory technology applied to array logic provides designers with reconfigurable logic and bipolar performance at significantly reduced power levels. The 24-pin GAL16Z8 is architecturally equivalent to the familiar 20 pin GAL 16V8 but includes 4 extra pins to control in-systems programming. It features 8 programmable logic OUTPUT LOGIC MACROCELLs (OLMC) allowing each output to be configured by the user. Additionally, the GAL16Z8 is capable of emulating, in a functional/fuse map compatible device, all 20 pin PAL device architectures (excluding XOR devices). Unique test circuitry and reprogrammable fuses allow complete AC, DC, fuse and functionality testing during manufacture. Therefore, SGS-THOMSON guarantees 100% field programmability and functionality of the GAL devices. In addition, electronic signature is available to provide positive device ID. A security circuit is built-in, providing propietary designs with copy protection.





PIN NAMES

10-115	INPUT	I-/CK
СК	CLOCK INPUT	DCLK
DCLK	DATA CLOCK	11
B0-B5	BIDIRECTIONAL	13 14
F0-F7	OUTPUT	15
G(OE)	OUTPUT ENABLE	16 17
MODE	MODE CONTROL	18 9D1
SDI	SERIAL DATA IN	GND
SDO	SERIAL DATA OUT	
V _{CC}	POWER (+5V)	
GND	GROUND	

_V _{CC} _MODE _F7 _F6 _F5 _F4 _F3 _F2 _F1 _F0 _SDO _I9	V _{CC} MODE I11 F5 F4 F3 F2 F1 F0 I10 SDO I9	MODE 113 112 F3 F2 F1 F0 111 110 SDO 19	MODE 115 114 113 F1 F0 112 111 110 SDO 19	MODE F7 F6 F5 F4 F3 F2 F1 F0 SDO G(OE)	MODE B1 F5 F4 F3 F2 F1 F0 B0 SDO G(OE)	MODE B1 F3 F2 F1 F0 B1 B0 SDO G(OE)	MODE F1 B5 B4 B3 B2 B1 B0 F0 SDO I9
10L8 10H8 10P8	12L6 12H6 12P6	14L4 14H4 14P4	16L2 16H2 16P2	16R8 16RP8	16R6 16RP6	16R4 16RP4	16L8 16H8 16P8
GAL16Z8							

BLOCK DIAGRAM





LOGIC DIAGRAM





OVERVIEW

The ispGAL16Z8 device has three basic modes of operation: NORMAL, DIAGNOSTIC and PRO-GRAM. These three modes are controlled by the system designer through the use of a sophisticated on-chip state machine.

In addition, the ispGAL16Z8 has been optimized so that the use of 2 or more devices on a board requires the same amount of control overhead as a single device would. This Serial Loop approach applies to the DIAGNOSTIC and PROGRAM operation modes of the device.

Detailed information on the characteristics, control options and timing for each of the operating modes is available. Contact your sales representative for a copy of this document.

The balance of this document will perform a general review of the operation of the ispGAL16Z8 in its various modes and will explain the use of these control pins.

MODE CONTROL & OPERATION

The signals used to control this device are the same for both the DIAGNOSTIC and PROGRAM modes. During NORMAL mode the control pins serve no function other than to control the transition to another mode. The shared control pin approach allows for a simple multi-mode operation with minimal system or board overhead.

The four control signals are TTL level signals; MODE, DCLK, SDI and SDO. These signals are used to transition from mode to mode an through each of the five states as shown in Figure 1. MODE is used only to control the on-chip state machine. DCLK is used for mode control and for the orderly clocking of data into the 16Z8 from the SDI (serial data in) pin as well as out of the device through the SDO (serial data out) pin. SDI is also used for state machine control.

The current state cannot be explicity observed, however, and "escape" sequence ("HL") to the NORMAL mode is always available to start the process fresh. Caution should be used when using this escape path as the pattern in the device may not be valid if an erase or reprogramming operation was in progress. Figure 1. On-Chip State Machine



DIAGNOSTIC MODE

From the NORMAL mode the device transitions to the DIAGNOSTIC: Preload state (mode: state). In this mode the values in the Macrocell registers can be interrogated or "pre-"loaded for diagnostic testing of the system. Advanced system design requires full control an observability of all registers on a board.

Upon entry to the DIAGNOSTICS: Preload state the data on the device output pins (15-22) is latched and held to its 1, 0 or three-state condition. This is important as the DIAGNOSTIC: Preload state configures a serial loop from the SDI pin through each of the registers to the SDO pin. Data is shifted across all of the registers during diagnostics (Figure 2). The latching of the current ouptut data insures that the system is not influenced by the changin register contents until such time as the DIAGNOSTIC: Preload state is exited.

The access to the macrocell data is through the SDI and SDO pins. While in the DIAGNOSTIC: Preload state the value in each register is serially shifted out through SDO with each pulse of the DCLK pin. Similarly, new data can be pre-loaded into the registers through the SDI pin.



Figure 2. Diagnostic/Program Pinout



The number of registers in a 16Z8 is a function of the configuration of each macrocell. The length of the serial path, and therefore the number of bits of data shifted in or out of the device, is a function of the number of macrocells which are configured to have registers.

PROGRAM MODE

The PROGRAM mode can only be entered from the DIAGNOSTIC: Preload state. When this transition is made the value of the user programmable Three-State Bit (TSB) is examined to determine the data condition that is held on the device output pins 15-22. The data can either remain latched to 1-0-Z as in the DIAGNOSTIC mode or the data can be forced to high impedance. Again, this feature allows complete control of the system during programming.

The DIAGNOSTIC mode consists of three states of the on-chip state machine: SHIFT, READ and WRITE. Proper sequencing of these states is necessary to program and verify the device. Programming and verification is accomplished using a Serial Register Latch (SRL) to program or verify a row of data at a time.

PROGRA: Shift

During the PROGRAM: Shift state the 88 bit SRL is serially loaded with 82 bits of data and 6 bits of row address for each row to be prgrammed. The architecture and Electronic Signature of the 1628 are also programmed in the same manner. DCLK is used the shift data into SDI for the loading process.

PROGRAM: Read

Verification of data in the array is accomplished in the PROGRAM: Read state. Exiting the PRO-GRAM: Read state to the PROGRAM: Shift state causes the contents of the array row to be copied to the SRL. This data can be shifted out as outlined above. Programming the Security Cell prevents valid data from being loaded into the SRL. This feature is provided to prevent subsequent copying of the cell patterns.

PROGRAM: Write

The actual programming cycle occurs in the PRO-GRAM: Write state. The data to be programmed is loaded into the SRL in the PROGRAM: Shift state prior to executing the write cycle. It is the responsability of the system control logic to assure that the device stays in the PROGRAM: Write state for a sufficient time to program the E² cells, approximately 10 ms. The PROGRAM: Write state is then exited to the PROGRAM: Read state for verification of the data.

The 16Z8 is completely erased by addressing an "erase" row address using the same process outlined above. It is necessary to bulk-erase the device prior to rewriting any pattern into the device as each row write cycle does not include an automatic erase of that row.

The entire programming process takes less than 1/2 second. The bulk erase is 10 ms, and each of the 36 programmable rows can be loaded, programmed and verified in approximately 10.5 ms for a total time of 0.39 seconds. During this time the device output pins are latched or high impedance and the 16Z8 is not responding to changes on its input pins. The system must accommodate this programming time.



SERIAL DIAGNOSTIC/PROGRAM LOOP OPERATION

Figure 3 shows a typical ispGAL16Z8 system. Notice that several devices have been cascaded together to form a serial progamming loop. This arrangement allows the simultaneous transfer of programming and diagnostic data through every ispGAL device in the system with no additional control logic necessary. When controlling multiple devices in such a loop, the basic diagnostic and programming algorithms remain unchanged. However, there are some additional considerations. In a serial programming loop, the SDO of the first device is connected to the SDI of the second, the SDO of the second to the SDI of the third, and so on. DCLK and MODE are common for every device. With such an arrangement, devices in the loop are always in the same state, but the data being shifted into their respective SRLs may be different. Note that, before data reaches the SDI input of any given device, it must first pass through the 88-bit SRL of every device ahead of it in the loop. The SRL is asynchronously bypassed (SDO = SDI) whenever MODE = 1 allowing SDI to function as both a data and mode control pin.

In a serial diagnostic loop the length of the loops is a function of the number of OLMC registers being used. On the other hand, in a serial programming loop, data transfers always occur in multiples of 88-bits, as the data must pass through the SRL of other devices in the loop.

Becuase all devices in a loop are always in the same state, reprogramming just one out of "n" devices would seem to be a problem. This, however, is not the case, as several options exist. The most obvious solution is to simply reprogram all of the devices, even if the new pattern is the

PROGRAMMER/DEVELOPMENT SYSTEMS

VENDOR	SYSTEM	REVISION
DATA I/O	Model 29B Adapter 303A-011A	V04 V06
Programmable Logic Tech.	Logic Lab	V2.20

same as the old. The system "down" time is effectively the same since all the devices reprogram in parallel.





SOFTWARE DEVELOPMENT TOOLS†

PACKAGE	CKAGE VENDOR	
CUPL*	Personal Cad Systems	V2.15
ABEL*	Data I/O	V3.0
PLDtest*	Data I/O	V1.0 (†)
DASH-ABEL	Data I/O	V1.0

(†) When emulating PAL devices any revision of the software can be used to create the PAL JEDEC file. Some programming hardware will automatically configure the GAL architecture.





GAL39V18

PRODUCT PREVIEW

CMOS FPLA GENERIC ARRAY LOGIC

ELECTRICALLY ERASABLE CELL TECHNOLOGY

- Instantly Reconfigurable Logic
- Instantly Reprogrammable Cells
- Guaranteed 100% Yields.
- HIGH PERFORMANCE E²CMOS TECHNOLOGY
 - Low Power: 90mA Typical
 - High Speed: 15ns Max. Clock to Output Delay 25ns Max. Setup Time 30ns Max. Propagation Delay
- TTL COMPATIBLE INPUTS AND OUTPUTS
- UNPRECEDENTED FUNCTIONAL DENSITY
 - 10 Output Logic Macro Cells
 - 8 State Logic Macro Cells
 - 20 Input and I/O Logic Macro Cells
- HIGH-LEVEL DESIGN FLEXIBILITY
 - 78×64×36 FPLA Architecture
 - Separate State Register and Input Clock Pins
 - Functionally Supersets Existing 24-pin PAL* and IFL* Devices
 - Asynchronous Clocking
- SPACE SAVING 24-PIN, 300-MIL DIP
- HIGH SPEED PROGRAMMING ALGORITHM
- 20-YEAR DATA RETENTION

DESCRIPTION

Using a high performance E²CMOS technology, GAL has produced a next generation programmable logic divice, the GAL39V18. Using an FPLA architecture known for its superior flexibility in state machine design, the SGS-THOMSON GAL39V18 offers the highest degree of functional integration and flexibility currently available in a 24-pin, 300 mil package. The GAL39V18 has 10 programmable OUTPUT LOGIC MACROCELL (OLMCs) and 8 Programmable "Buried" State Logic Macrocells (SLMCs). In addition, there are 20 input Logic Macrocells (ILMCs). Two Clock inputs are provided for independent control of the Input and State Macrocells. Advanced features that simplify programming and reduce test time, coupled with E2CMOS reprogrammable cells. enable complete AC, DC, programmability, and functionality test of each GAL39V18 during manufacture, This allows SGS-THOMSON to guarantee 100% field programmability and functionality to datasheet specifications. Programming is accomplished using standard hardware and software tools. SGS-THOMSON guarantees a minimum of 100 erase write cycles, and data retention to exceed 20 years. An Electronic Signature word has been provided for user-defined data. In addition, a security cell is available to protect proprietary designs.

B Plastic Package Ceramic Package Ceramic Package



PIN NAMES

10-110	INPUT
ICLK	INPUT CLOCK
O _{CLK}	OUTPUT CLOCK
B0-B9	BIDIRECTIONAL
V _{CC}	POWER (+5V)
GND	GROUND

MACRO CELL NAMES

ILMC	INPUT LOGIC MACRO CELL
IOLMC	I/O LOGIC MACRO CELL
SLMC	STATE LOGIC MACRO CELL
OLMC	OUTPUT LOGIC MACRO CELL

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7	v
VI	Input Voltage Applied	-2.5 to V _{CC} +1.0	V
Vo	Off-State Output Voltage Applied	-2.5 to V _{CC} +1.0	v
T _{stg}	Storage Temperature	-65 to 125	°C

Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specification).

OPERATING RANGE

			Temperature Range					
Symbol	Parameter	Parameter	Military		Commercial		Unit	
			Тур.	Max.	Min.	Тур.	Max.	
v _{cc}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	v
TA	Ambient Temperature				0		70	°C
т _с	Case Temperature	- 55		125				°C

SWITCHING TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns 10%-90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure

 $\ensuremath{\mathsf{3-state}}$ levels are measured $\ensuremath{\mathsf{0.5V}}$ from steady-state active level.



CL INCLUDES JIG PROBE TOTAL CAPACITANCE

CAPACITANCE ($T_A = 25^{\circ}C$, f = 1.0MHz, $V_{CC} = 5V$)

Symbol	Parameter	Test Conditions	Maximum*	Units
CI	Input Capacitance	$V_{CC} = 5.0V, V_1 = 2.0V$	12	pF
C _F	Output Capacitance	$V_{CC} = 5.0V, V_{F} = 2.0V$	15	pF
CB	Bidirectional Pin Cap	$V_{CC} = 5.0V, V_B = 2.0V$	15	рF

* Guaranteed but not 100% tested



LOGIC DIAGRAM



INPUT LOGIC MACRO CELL (ILMC) AND I/O LOGIC MACRO CELL (IOLMC)

The GAL39V18 features two configurable input sections. The ILMC section corresponds to the dedicated input pins (2-11) and the IOLMC to the I/O pins (14-23). Each input section is configurable as a block for asynchronous, latched, or registered inputs. Pin 1 (ICLK) is used as an enable input for latched macrocells (transparent when high) and as a clock for registered macrocells (positive edge triggered).

Configurable input blocks can be used to advantage by system designers. Registered inputs are popular for synchronization and data merging. Transparent latches are useful when the input data is invalid outside a known time window. Direct inputs are used in systems where the input data is well ordered in time. With the GAL39V18, external registers and latches are not necessary.

The various configurations of the input and I/O macrocells are controlled by programming four architecture control bits (INLATCH, INSYN, IOLATCH, IOSYN) within the 68-bit architecture control word. The SYN bits determine whether the macrocells will have register/latch capability or will be strictly asynchronous. The LATCH bits select between latched and registerd inputs.

The three valid macrocell configurations are shown in the macrocell equilavent diagrams on the following pages. The truth table associated with each diagram shows the values of the LATCH and SYN bits required to set the macrocell to the configuration shown.

OUPTUT LOGIC MACRO CELL (OLMC)/STATE LOGIC MACRO CELL (SLMC)

The outputs of the OR array feed two groups of macrocells. One group of eight macrocells is buried; its output feed back directly into the AND array rather than to device pins. These cells are called the State Logic Macrocells (SLMC), as they are useful for building state machines. The second group of macrocells consists of 10 cells whose outputs, in addition to feeding back into the AND array, are available at the device pins. Cells in this group are known as Ouptut Logic Macrocells (OLMC). Like the ILMC and IOLMC discussed above, output and state logic macrocells are configured by programming specific bits in the architecture control word (CKS(i), OUTSYN(i), OXRD(i), XORE(i)), but unlike the input macrocells which must be configured in blocks, these macrocells are configurable on a macrocell-by-macrocell basis. Throughout this data sheet, i = [14...23] for OLMCs and i = [0...7]for SLMCs.

State and Ouptut Logic MacroCells may be set to

one of three valid configurations: combinational, D-type registered with sum term (asynchronous) clock, or D/E-type registered. Output macrocells always have I/O capability, with directional control provided by the 10 output enable (OE) product terms. Additionally, the polarity of each OLMC output is selectable through the XORD(i) architecture bits. Polarity selection is not necessary for SLMCs, since both the true and complemented forms of their ouptuts are available in the AND array. Polarity of all "E" sum terms is selectable through the XORE(i) architecture control bits.

When CKS(i) = 1 and OUTSYN(i) = 0, macrocell "i" is set as "D/E-type registered." In this configuration, the register is clocked from the common OCLK and the register clock enable input is controlled by the associated "E" sum term. This configuration is useful for building counters and state-machines with state hold functions.

When CKS(i) = 0 and OUTSYN(i) = 0, macrocell "i" is set as "D-type registered with sum term clock." In this configuration, the register is enabled and its "E" sum term is routed directly to the clock input. This allows for the popular "asynchronous programmable clock" feature, selectable on a register-by-register basis.

When CKS(i) = 0 and OUTSYN(i) = 1, macrocell "i" is set as "combinational." Configuring a SLMC in this manner turns it into a complement array. Complement arrays are used to construct multi-level logic.

Registers in both the Ouptut and State Logic Macrocells feature a RESET input. This active high input allows the registers to be simultaneously and asynchronously reset from a common signal. The source of this signal is the RESET product term. Registers reset to a logic zero, but since the output buffers invert, a logic one will be present at the device pins.

There are two possible feedback paths from each OLMC: one from before the output buffer (this is the normal path), and one from after the output buffer, through the IOLMCs. The second path is usable as a feedback only when the associated bidirectional pin is being used as an output; during input operations it becomes the input data path, turning the associated OLMC into an additional buried state macrocell.

The D/E registers used in this device offer the designed the ultimate in flexibility and utility. The D/E register construct can emulate RS-, JK-, and T-type registers with the same efficiency as a dedicated RS-, JK-, or T-register.

The three valid macrocell configurations are shown in the macrocell equivalent diagrams on the following pages. The truth table associated with each diagram shows the bit value of CKS(i) and OUTSYN(i) required to set the macrocell to the configuration shown.



ILMC/IOLMC CONFIGURATIONS





ARRAY DESCRIPTION

The GAL39V18 E² reprogrammable array is subdivided into three smaller arrays: AND, OR, and Architecture. These arrays are described in detail below.

AND ARRAY

The AND array is organized as 78 input terms by 75 product term outputs. The 20 input and I/O logic macrocells, 8 SLMC feedbacks, 10 OLMC feedbacks, and ICLK comprise the 39 inputs to this array (each available in true and complemented forms). Product terms 0-63 serve as inputs to the OR array. Product terms 0-63 serve as inputs to the OR array. Product term 64 is the RESET PT; it generates the RESET signal described in the earlier discussion of output and state logic macrocells. Product terms 65-74 are the output enable product terms; they control the output buffers, thus enabling device pins 14-23 to be bi-directional or 3-state.

OR ARRAY

The OR array is organized as 64 inputs by 36 sum term outputs. Product terms 0-63 of the AND array serve as the inputs to this array. Of the 36 sum term outputs, 18 are data ("D") terms and 18 are enable/clock ("E") terms. These terms feed into the 10 OLMCs and 8 SLMCs, one "D" term and one "E" term to each.

ARCHITECTURE ARRAY

The various configurations of the GAL39V18 are enabled by programming cells within the architecture control word. This 68-bit word contains all of the chip configuration data. This data includes: XORD(i), XORE(i), CKS(i), OUTSYN(i), INLATCH, INSYN, IOLATCH, and IOSYN. The function of each of these bits has been previously explained.

ELECTRONIC SIGNATURE WORD

Every GAL39V18 device contains and electronic signature word. The Electronic Signature word is a 72-bit user definable storage area, which can be used to store inventory control data, pattern revision numbers, manufacture date, etc. Signature data is always available to the user, regardless of the state of the security cell.

SECURITY CELL

A security cell is provided with every GAL39V18 device as a deterrent to unauthorized copying of

the array patterns. Once programmed, this cell prevents further read access to the AND, OR, and architecture arrays. This cell can be erased only during a bulk erase cycle, so the original configuration can never be examined once this cell is programmed. Electronic Signature data is always available to the user, regardless of the state of this control cell.

BULK ERASE

Before writing a new pattern into a previously programmed part, the old pattern must first be erased. This erasure is done automatically by the programming hardware as part of the programming cycle and takes only 50 milliseconds.

REGISTERED PRELOAD

When testing state machine designs, all possible states and state transitions must be verified, not just those required during normal machine operations. This is because in system operation, certain events may occur that cause the logic to assume an illegal state: power-up, brown out, line voltage glitches, etc. To test a design for proper treatment of these conditions, a method must be provided to break the feedback paths and force any desired state (i.e., illegal) into the registers. Then the machine can be sequenced and the outputs tested for correct next state generation.

All of the registers in the GAL39V18 can be preloaded, including the input, I/O, and state registers. In addition, the contents of the state and ouptut registers can be examined in a special diagnostics mode. Progamming hardware takes care of all preload timing and voltage requirements.

INPUT BUFFERS

GAL devices are designed with TTL level compatible input buffers. These buffers, with their characteristically high impedance, load driving logic much less than 'traditional bipolar devices''. This allows for a greater fan out from the driving logic.

GAL devices do not possess active pull-ups within their input structures. As a result, Lattice recommends that all unused inputs and 3-state I/O pins be connected to another active input, V_{CC} , or GND. Doing this will tend to improve noise immunity and reduce I_{CC} for the device.



POWER-UP RESET



Circuitry within the GAL39V18 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (t_{RESET}). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown above. Because of the asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the GAL39V18. First, the V_{CC} rise must be monotonic. Second, the clock inputs must be come a proper TTL level within the specified time (t_{PR}). The registers will reset within a maximum of t_{RESET} time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met.

PROGRAMMER/DEVELOPMENT SYSTEMS

VENDOR	SYSTEM	REVISION
DATA I/O	Model 29B Adapter 303A-011A	V04 V06
Programmable Logic Tech.	Logic Lab	V2.20

SOFTWARE DEVELOPMENT TOOLS†

PACKAGE	VENDOR	REVISION
CUPL*	Personal Cad Systems	V2.15
ABEL*	Data I/O	V3.0
LC9000*	Programmable Logic Tec.	V1.5
PLAQ*	Qwerty Inc.	V1.0

(†) When emulating PAL devices any revision of the software can be used to create the PAL JEDEC file. Some programming hardware will automatically configure the GAL architecture.



PACKAGE INFORMATION





GAL39V18 SPECIFICATION (Continued)

ORDERING INFORMATION



 Military temperature range is available in ceran kages only.

SPEED/POWER CROSS-REFERENCE GUIDE

SPEED	POWER	GAL DEVICE	BIPOLAR PAL DEVICE
15ns 15ns 15ns	45mA 90mA 180mA	- 15Q - 15H use - 15H	
(♦) 20ns	50mA	- 20Q	—
(♦) 20ns	90mA	- 20H	—
(♦) 20ns	210mA	use - 20H	B MIL
25ns	45mA	- 25Q	—
25ns	90mA	- 25H	B-2
25ns	180mA	use - 25H	A
(♦) 30ns	50mA	- 30Q	
(♦) 30ns	90mA	- 30H	B-2 MIL
(♦) 30ns	210mA	use - 30H	A MIL
35ns	45mA	- 35Q	B-4
35ns	90mA	use - 35Q	A-2
35ns	180mA	use - 35Q	STD
(♦) 40ns	50mA	use - 30Q	B-4 MIL
(♦) 40ns	90mA	use - 30H	A-2 MIL
(♦) 40ns	210mA	use - 30H	STD MIL

(♦) MILITARY TEMPERATURE RANGE


LOGIC CONCEPT

LOGIC DESIGN BASIC CONCEPTS

The digital logic design process is based on Boolean algebra. Here we deal only with the fundamentals of Boolean algebra necessary to implement basic logic functions in a programmable logic device.

Boolean Algebra - Basic Functions

Boolean algebra is based on the "yes" or "no" conditions that can also be expressed as "true" or "false", "high" or "low", or in digital electronic terms as "1" or "0".

All the operations in Boolean algebra are expressed in terms of these two states through the three basic functions: AND, OR and NOT summarized in Figure 1.

Except for the NOT operator, the "AND" and "OR" follow the basic properties of algebra:

(1)
$$C = \overline{A} + \overline{B}$$

(2) $D = \overline{(A+B)}$

In case 1, values of A and B are inverted before evaluating the OR. In the case 2 OR has to be evaluated before the inverting operation because of the parenthesis.

Commutative Property:

$$X * Y = Y * X$$
$$X + Y = Y + X$$

Associative Property:

$$(X + Y) + Z = X + (Y + Z)$$

 $(X * Y) * Z = X * (Y * Z)$

POSTULATES

Additive and Multiplicative Identity Elements:

X + 0 = XX * 1 = X

Figure 1. Boolean Operators

Distributivity:

$$X + (Y * Z) = (X + Y) * (X + Z)$$

 $X * (Y + Z) = (X * Y) + (X * Z)$

Complementation:

$$X + \overline{X} = 1$$

 $X * \overline{X} = 0$

THEOREMS

Idempotence:

$$X * X = X$$
$$X + X = X$$

Special properties of 0 and 1:

X * 0 = 0	0 = 1
X + 1 = 1	$\overline{1} = 0$
0 * 0 = 0	1+1=1
0 + 0 = 0	1 * 1 = 1

Absorption:

$$X * (X + Y) = X$$
$$X + (X * Y) = X$$

DeMorgan's Law:

$$(\overline{X + Y + Z + \dots}) = \overline{X} * \overline{Y} * \overline{Z} * \dots$$
$$(\overline{X * Y * Z * \dots}) = \overline{X} + \overline{Y} + \overline{Z} + \dots$$

Also very important in Boolean algebra is the Duality principle that states that if the following replacements are made, a logical equivalent expression can be generated:

Replace	all	TRUES	with	FALSES
Replace	all	FALSES	with	TRUES
Replace	all	ANDs	with	ORs
Replace	all	ORs	with	ANDs

LOGIC SYMBOL	TRUTH TABLE	EQUATION	FUNCTION	LOGIC OPERATOR
B	A B C 0 0 0 0 1 1 1 0 1 1 1 1	C = A + B	OR	"+"
B	A B C 0 0 0 0 1 0 1 0 0 1 1 1	C = A*B or $C = A \bullet B$ or C = AB	AND	''*'' or ''∙''
∧ ` >⊶−C	A C 0 1 1 0	C = Ā C = /A	NOT	"/" or "— "



Karnaugh Maps

Once we define the function we want to implement, it is very important to optimize it using the theorems already illustrated or using the visual tool known as Karnaugh maps. This map aids in the reduction of logic functions to either of two special formats that are easily transferred into PLD logic maps: these formats are the Sum Of Products (SOP) and the Product Of Sums (POS).

The goal of the designer of the development software is to transform the logic definition into an acceptable format. The POS format can be used to decribe any combinatorial logic function. This two-level format consists of logical OR terms that are ANDed together. Thus

(1)
$$Y = A * (C + D) + B * C + B * D$$

can be simplified to:

(2)
$$Y = A * (C + D) + B * (C + D)$$

and then

(3)
$$Y = (A + B) * (C + D)$$

which is an AND of sum terms.

The most common representation is the dual of the Product Of Sums format and is known as the Sum Of Products. The basic PLD array interconnects are of this form. The Sum Of Products (SOP) consists of several AND terms ORed (summed) together. Eq. (1) can also be simplified to a SOP form:

(4)
$$Y = A * (C + D) + B * C + B * D$$

and then

(5)
$$Y = A * C + A * D + B * C + B * D$$

The above transformations are shown in Figure 2

DeMorgan's Law

A closer examination of the above two implementations of the same function in POS (Eq. (3)) and SOP (Eq. (5)) forms shows that the number of terms feeding into the final gate varies with the implementation. The SOP format required only 4 terms. This observation is critical, since the total number of terms in any PLD is limited. De Morgan's law (defined earlier in this section) is a simple rule that can quickly convert SOP to POS or back, without altering the final logic function. This can allow the number of terms to be reduced by as much as 50%, to overcome device limitations. Eq. (3) can be converted to SOP as follows:

(3)
$$Y = (A + B) * (C + D)$$

using duality:

- first step is to change all "Trues" to "Falses"

(4)
$$\overline{Y} = (\overline{A} + \overline{B}) * (\overline{C} + \overline{D})$$

Figure 2. Basic Function Formate



- second step is to change all "ANDs" to "ORs" and all "ORs" to "ANDs"

(5)
$$\overline{\mathbf{Y}} = (\overline{\mathbf{A}} * \overline{\mathbf{B}}) + (\overline{\mathbf{C}} * \overline{\mathbf{D}})$$

Eq. (5) is the SOP form. Note, however, that the output function is inverted (or "active low"). A subsequent inversion function will be required to produce the original output function.

Reduction of Equations

Generally a complex logic function must be represented in a specific and reduced format to be implemented into a PLD. The various methods touched on above; Karnaugh maps, DeMorgan's law are used to manipulate the equations in conjunction with the basic Postulates and Theorems.

Current generation software handles all equation minimization and will actually allow the use of higher level functions, such as state description and macro functions, as input functions.



PLD Representation

Let us now a look at the logic conventions used to describe PLD devices. A typical PLD input buffer is showed in fig. 3. Its two outputs are the true and complement of the input.

Figure 3. PLD Input Buffer



Figure 4 illustrates the convention used to reduce the complexity of a logic diagram without sacrificing any of the clarity. The traditional representation of an AND shows three inputs: A, B and C.





The PLD representation has the same three inputs. This shorthand reflects the three distinct input terms of the prior drawing. The structure of a multiple-input AND gate is known as a Product Term.

Referring to Figure 5, we see that the solid-dot connection in the previous figure represents a permanent connection. A programmable interconnection would appear as an X over the intersection, as shown. The X implies that the connection is intact, whereas the absence of an X implies no connection.

Figure 5. PLD Connections



Figure 6 details the default conditions for AND gates.

Figure 6. AND Gate Default Conditions



From the diagram, you can see that the AND gate for output D is connected to all the input terms. The equation for D is

$$= A * \overline{A} * B * \overline{B}$$

n

which can be simplified using Boolean algebra

$$D = (A * \overline{A}) * (B * \overline{B})$$
$$D = (0) * (0)$$
$$D = 0$$

The connection of both the true and complement of a given input buffer to a single product term results in that product term always being a logic 0.



PLD Representation (continued)

A shorthand notation for leaving all of the input buffers connected is illustrated on output E. Since logic diagram maps are usually supplied without any of the connections shows as intact, it is much simpler for the designer to connect a whole product term (the device default) by simply drawing "Xs" within the AND gate. Again, this product term will always be a logic 0.

Output F, in contrast, does not have any input terms connected to its product term. This product term will always float to a logic 1, resulting in a 1 on the ouptut. In the following sections, where various PLD architectures will be examined in detail, we will see why this design practice is not recommended.

PAL Devices

The PAL structure in Fig. 7 shows that a PAL consists of a programmable AND array that feeds a fixed OR array. This approach offers the highest performance and the most efficient architecture for most logic functions.

The quantity of product terms per output is fixed by the hardwired OR array. The typical logic function requires some 3 to 4 product terms, well under the 7 to 8 available on current generation devices.

PAL device architectures (the number of inputs, outputs and product terms) have been fixed by the manufacturer, based on a guess as to what the designer may ultimately want. However, the dozens of device types introduced over the last 8 years essentially offer various permutations of three basic output structures. The first is shown in Figure 8, which illustrates an input and an output with six product terms. The output is always enabled and active low (notice the invert at the OR gate). The true and complement of the input are available to the AND array.











PAL Devices (Continued)

The second output structure is actually an I/O pin, shown in Figure 9. The output logic is an activelow function of seven product terms. The data from the pin also feeds back into the AND array.

Notice that the output buffer is controlled by its own product term, allowing dynamic I/O control. This dynamic control can be used either to determine the ratio of device inputs to outputs or, to disable the outputs when connected in a bus environment.

Third is a sequential, or registered output, shown

in Figure 10. The logic OR of eight products terms is available to the designer. Here, the register state (both true and complement) feeds back into the array, as well as into an output buffer with a bank-controlled output enable feature. The clock is common as well, minimizing switching skew between buffers, and the register is a high speed D type. The feedback of the register data into the AND array allows the current state data (in the registers) to be part of the next state function. This is necessary for most sequential functions, such as counting and shifting operations.



Figure 10. Sequential (Registered) Output Structure



GAL Devices

GAL devices have the same programmable AND array driving a fixed OR array. The difference is in the architecture and flexibility of the output functions.

The GAL device integrates an Output Logic Macrocell (OLMC) on each of its output pins. The GAL

16V8 and its eight OLMCs are shown in figure 14. The OLMCs, shown in detail in the figures 11 and 12, are configured by the designer function. Figure 13 shows the GAL macrocell configured into the four basic operating modes described previously.





Figure 11. GAL Device Output Logic Macrocell (OLMC): Pin 12 and 19 (GAL 16V8); Pin 15 and 22 (GAL 20V8)

Figure 12. GAL Device Output Logic Macrocell (OLMC): Pin 13 to 18 (GAL 16V8); Pin 16 to 21 (GAL 20V8)





Figure 13. OLMC Configurations



The programmable polarity feature of each of the output macrocells deserves a special investigation. Located in the heart of the OLMC, the programmable polarity function is implemented by the exclusive-OR (XOR) gate that follows the OR gate from the array. Recalling the truth table of an XOR gate, it can be shown that the data can be inverted (control = 1) or not inverted (control = 0), depending on state of the second input, as shown in the table below.

Programmable	Polarity	Functionally
--------------	----------	--------------

Data	Control	XOR Output
0	0	0
1	0	1
0	1	1
1	1	0

Programmable output polarity is used extensively in DeMorgan's Law to reduce the number of product terms required to implement a function. As a result, the GAL device can generally implement functions that appear to require more than 8 product terms per output. For example:

$$O = A + B + C + D + E + F + G + H + I$$

is a function of 9 product terms, each representing one input variable. This equation can be reduced to one product term if DeMorgan's Law is applied.

 \overline{O} is now a function of only 1 product term. To obtain O again, we need only invert the function using the polarity feature of the GAL OLMC. This function could not have been implemented in the last generation PAL architecture.

The OLMCs are configurable by the designer to perform the various functions. For example, the designer merely specifies two active-low registers, one active-high register and the device is configured istantly.

Since each of the OLMCs contains the same logic, it is also possible to "tweak" an existing design for the convenience of the manufacturing department. One example might be moving a function to an adjacent pin to optimize board layout.

This could eliminate an interconnect level on a multilevel board, by swapping two functions and eliminating the need to cross traces. The GAL architecture is not fixed until the user specifies the requirements.



Figure 14. GAL 16V8 Block Diagram



GAL CONFIGURATION EXAMPLE

This example shows how the various GAL16V8 architecture bits are derived to implement a device with 12 inputs and 6 programmable combinatorial outputs (figure 15). In practice, the user does not be concerned with these architecture bits, since they are automatically handled by qualified programming equipment.

DERIVING THE ARCHITECTURE CONTROL WORD

The architecture control word bits for this example are determined as follows:

SYN = 1 All outputs are combinatorial (no registers)

(Pins 1, 11 available as inputs in this configuration.)

AC0 = 0	No	tri-state	outputs

AC1(12) = 1	Input
AC1(13) = 0	Output
AC1(14) = 0	Output
AC1(15) = 0	Output
AC1(16) = 0	Output
AC1(17) = 0	Output
AC1(18) = 0	Output
AC1(19) = 0(1)	Input

Figure 15



Since the above example matches a standard PAL architecture (PAL14P6), any logic assembler or compiler capable of supporting PAL14P6 could be used to develop this design.

The resulting PAL14P6 JEDEC file could then be downloaded into a suitable GAL programmer, which would automatically map the PAL14P6 fuses into the GAL16V8 cells, and set the GAL architecture bits accordingly.

Several logic compilers (ABEL, CUPL, PLAQ, LC9000) are capable of supporting GAL devices in non-PAL architectures. With these compilers, you can make a "GAL17P5", for example.





Figure 16. GAL 16V6 Block Diagram





Programming Basic Logic Gates

Examples of implementation of basic gates AND, OR and XNOR are shown. Programming other basic logic gates NAND, NOR and XOR can be obtained similarly.

-		
A	NI	n
м	14	v

Logic Equation	Pins
AND = A * B	18,19,1

The cells A (row 2, column 8) and B (row 6, column 8) must be programmed. Figure 17 shows the equivalent circuit for the AND function.

The number in brackets indicates how many input product terms are programmed at the specified logic level

OR		
Logic Equation	Pins	
OR = C + D	17,2,3	

Two product terms are involved in this case. The cells C (row 0, column 16) and D (row 4, column 17) must be programmed. The equivalent electric circuit for OR function is shown in figure 18. Numbers in brackets indicate how many inputs product terms are programmed at the specified logical level.

XNOR

Logic Equation	Pins
$XNOR = N * \overline{M} + \overline{N} * M$	13,12,11

Also in this case two product terms are involved. We have to program four cells:

Cell	Row	Column
N N	26 27	49 48
M	30 31	48 49

Figure 17









Programming Basic Logic Gates (Continued)

Figure 19



Figure 19 shows the equivalent circuit for the XNOR function.

* Inversion caused by polarity bit at logical "0"

Numbers in brackets indicate how many input product terms are programmed at the specified logical level.

PROGRAMMING RESULT

When a 16V8 has been programmed for the application shown in fig. 15, the logic diagram becomes that of figure 20.







Fuse plot is shown on the following pages



FUSE PLOT FOR THE APPLICATION IN FIGURE 15

POLARITY	SYN/ACO		AC1
98765432	S/A		98765432
x x x - x x	- x		- xxxxx-
Pin #19	111111111122222222233 01234567890123456789012345678901 2048 Pol x 2120 Ac1 -	P D	
0000 0032 0064 0096 0128 0160 0190 0224 Pin #18	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxx	x x x x x x x x x x	Unused product terms must be pro- grammed.
	ВА		
0256 0288 0320 0352 0384	xxx	- × × × ×	AND : B & A; Output is active-HIGH, because "POL" is not programmed (Pol -). Unused product terms must be pro-
0416 0448	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	X X	grammed.
0480	*****	x	
Pin #17	2050 Pol - 2122 Ac1 x		
	C D		
0512 0544	X	-	OR : C # D; Output is active-HIGH because "Pol"
0576	*****	х	is not programmed (Pol -).
0608 0640	××××××××××××××××××××××××××××××××××××××	X X	Unused product terms must be pro-
0672	*****	x	grammed.
0704 0730	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	X X	
Pin #16	2051 Pol x 2123 Ac1 x	^	
1 11 # 10	F F		
0768	xx	-	NAND : E & F ;
0800	*****	×	Output is active-LOW because "Pol" is
0864	*****	x	programmed (FOLX)
0896	*****	х	Unsued product terms must be pro-
0928	****	Х	grammed.
0992	^^^^ XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	X X	
Legend x : - :	Cell Programmed (logical "0") Cell Erased (logical "1")		



FUSE PLO	T FOR THE APPLICATION IN FIGURE 15 (cont	ťd)	
POI ABITY	SYN/ACO		AC1
11111111			1111111
98765432	S/A		98765432
x xx - xx	- x		- XXXXXX-
	11111111122222222233	P	
	01234567890123456789012345678901	D	
Pin #15	2052 Pol x 2124 Ac1 x		
	a		
1001	G H		
1024	×	-	NOR : G # H
1056	×	-	Output is active-LOW, because "Pol"
1000		X	is programmed (Pol X)
1120	****	X	I have a second to the second by the second
1102		X	Unused product terms must be pro-
104		X	grammed.
1210		X	
1240	*****	x	
Pin #14	2053 Pol - 2125 Ac1 x		
	11 11		
1280		-	XOB · I \$ I ·
1312	x	-	Logic operator XOR is equal to:
1344	*****	x	(1 & L) # (1 & L)
1376	****	x	Output is active-HIGH because "Pol" is
1408	*****	x	not programmed (Pol -)
1440	*****	х	1 5 (14)
1472	*****	х	Unused product terms must be pro-
1504	******	х	grammed.
Pin #13	2054 Pol x 2126 Act -		
1 11 # 10			
4500	NM MNM		
1536	xxx	-	XNOR : M \$ N ;
1008	xx	-	Output is active-LOW, because "Pol"
1600	****	X	is programmed (Pol x).
1632	****	x	Harrison and share to share and the same
1604		X	Unused product terms must be pro-
1728		x	grammeu.
2760	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Ŷ	
2700		^	
Pin #12	2055 Pol x 2127 Ac1 -		
1792	****	x	Unused product terms must be pro-
1824	****	x	grammed.
1856	*****	x	9.4
1888	*****	x	
1920	*****	x	
1952	*****	x	
1984	*****	х	
2016	*****	х	
legend v ·	Cell Programmed (logical ''0'')		
	Cell Frased (logical "1")		



DEVELOPMENT TOOLS

SOFTWARE AND HARDWARE TOOLS

SGS-THOMSON Microelectronics Inc. specializes in the business of designing and manufacturing EECMOS programmable logic devices as well as a broad range of commodity and semi-custom semiconductor components. As such SGS-THOMSON does not supply custom software or hardware to program our line of GAL devices. However many excellent third party suppliers provide software and hardware which fully support the SGS-THOMSON GAL devices as well as other PLD devices.

Most current vendors of PLD programming hardware and software support GAL devices. However, an upgrade of some programming hardware may be necessary to support GAL devices. Vendors and equipment model numbers which have been qualified on GAL devices are on file and may be obtained from SGS-THOMSON sales offices, a listing of which is provided at the back of this handbook.

A list of potential hardware vendors and the qualification status of each is provided in the appendix of this chapter. As this list will undergo constant updates as additional vendors are added, it may be instructive for the user to contact the local SGS-THOMSON sales office to determine if a specific vendor's hardware is qualified for programming GAL devices. SGS-THOMSON recommends that only qualified hardware be used to program GAL devices as this will ensure the 100% functional and programming yield of SGS-THOMSON GAL devices.

Software Tools

The availability of user-friendly and functional software tools is the main contribution to the tremendous upsurge in the usage of PLD devices. In the early 70's PLD's had a difficult time being accepted by systems and board designers due to the lack of good programming software. At that time it was necessary to load each individual fuse location into the devices, after extensive analysis of the design requirements. As this was a slow, cumbersome process requiring the designer to learn the architecture of many different devices in addition to the fact that logic errors could not be automatically identified, the acceptance of PLD's into mainstream system design was quite limited.

The late 70's saw the development of assembler software by various PLD vendors in order to help the sales of these devices. The most popular of these assemblers is PALASM*, from Monolithic Memories, which is today in the public domain and therefore not covered by software copyrights. This assembler allows inputs only as Boolean equations, has a difficult command structure, allows equations only in a sum-of-products format, works on PAL devices only and has no intelligence i.e. unable to do logic minimization or identify specific device types which will or will not work with a given set of Boolean equations.

Of course the alternative, manual fuse patterning of the device, was much worse so assemblers found wide market acceptance for PAL device programming. The most severe restriction of this type of approach was the inflexibility of the software to work on other vendors devices thus forcing designers to learn many different assemblers in order to have more than one device supplier to choose from. Fortunately for PLD manufactures and system designers a more generic software approach was not far away.

The development of compiler based software in the early 80's was a response to the need for more flexibility and utility in development tools. The original packages were developed by third-party manufacturers, not device vendors, with the goal of supporting all device types and all manufacturers. These original packages, CUPL* by Assisted Technology (now Personal CAD Systems of Los Gatos, CA) and ABEL* from Data I/O Corp. (Redmond, WA) had the capability of logic equation minimization, macros, truth table and state machine syntax and self-documentation (examples of the uses of these software packages are contained in this guide).

The latest advance in the PLD development software technology has occured in the mid-'80s. These programs allow schematic capture using pre-programmed macros in the software which allow a designer to simply create a logic schematic as the input to a translator. The translator converts the graphic representation to a network list that is then compiled to the fuse maps by the software tool. All the other functions of the software such as logic minimization are then available to streamline the design before it is downloaded into a device. The most widely used of these tools are CAE-1 from Personal-CAD Systems (Los Gatos, CA) and DASH from FutureNet (Data I/O Corp., Redmond, WA).

Hardware Tools

The hardware used to program GAL devices (a list of qualified hardware vendors is available from SGS-THOMSON sales offices, listed at the back of this manual) can be divided roughly into two types; 1. the so-called "universal programmers' (in this case "universal" means with respect to PLD devices only, this terminology should not be confused with the broader sense of "universal" programmers, meaning those that program EPROM memories or EPROM



arrays in microprocessors as well as PLD's, although many of the programmers listed do program the above mentioned device families), and 2. the "GAL only" type programmers.

In the category of universal type programmers are those from Data I/O and Stag Microsystems as well as many others. These programmers support many different PLD devices, including ECL, CMOS EPROM. standard bipolar PALs and GAL EECMOS device types. These universal programmers also support many advanced functions such as test vectors, register preload and even chip handlers for automated handling in a production environment. The second type of programmers are the "GAL only" type programmers such as those from Qwerty and Programmable Logic Technologies. The Qwerty also supports test vectors and register preload for full functional testing of the GAL devices. The big advantage of the GAL only programmers is, of course, their low price which is from one-quarter to one-tenth as costly as the universal programmers. This makes them an excellent low-cost development system for GAL devices.

A further division can be made with respect to the operating mode of the programmers i.e. the "standalone" type units and those which require an IBM PC or equivalent to operate.

Generally the stand-alone units can read a device, store the JEDEC file in a memory and download the information to a newly loaded device including test vectors such that a volume "program and test" operation is possible without having a PC attached to each programmer.

Of course a connection to a peripheral such as a PC is still necessary to load a software developed JEDEC file into the programmer's memory.

The type of tool chosen should reflect the enviroment it will be used in i.e. a GAL-only programmer could be considered in an operation where GAL only development or a small volume of production is occurring in a situation where a low-cost evaluation and programming of GALs is necessary. However in a large development lab where many types of PLD's are being evaluated or a high volume production environment where automated handling of devices is necessary, a universal type programmer with chip handler may be more appropriate. A prime consideration should also be the necessary functions of the programmer as well. For example although SGS-THOMSON guarantees a 100% programming yield on our devices, test vector and register preload support capability is recommended for the designer to verify that the device is doing exactly what was planned.

This is especially important in state machine

design where bringing the outputs to a certain state simply by cycling the inputs can take an inordinate amount of time or may not even be possible. With register preload the outputs can be driven to a specific state (one which may not occur in normal operation) and then next state operation can be checked to verify that the device returns to a normal, expected state. Where this can become an issue is after a power "glitch" in the system or after a power outage when the GAL outputs may be driven to an unknown or illegal state. Then when the power to the device returns to normal the GAL outputs may be in one of these indeterminate states.

Thus the concept of register pre-load allows the designer to test output conditions which may not normally occur but which the designer wishes to know anyway what the next state will be.

The designer can then verify that the device will return to a known, normal state under any conditions in its next state. This is just one example of the utility of the register pre-load function. Applying test vectors is simply the process of forcing specific inputs to the device and monitoring the outputs to verify the correct logical functioning of the device.

Programming the GAL is the process of providing it with the JEDEC file to perform a function and applying the specific series of voltage pulses to actually "burn" the JEDEC "fuse" map into the device. Also, if included in the JEDEC file, the programmer then applies the specific voltage pulses and looks at the outputs to run the test vector verification for functional testing of the device.

"Support" by a hardware manufacturer refers to his ability to provide the correct voltages and timing pulses and make the correct measurements on the outputs, if applicable, for the device. Given this the remainder of the process is merely downloading the JEDEC file to the GAL.

Downloading is the process of loading the JEDEC "fuse" map into the programmer. This "fuse" map can come from a pre-programmed device (i.e. master device), from a computer (a PC or mainframe with appropriate software to construct the JEDEC file from a number of logic or graphic entry methods), or from an attached peripheral such as a tape drive. If the file is transferred in JEDEC format (which is recommended by SGS-THOMSON), a checksum is calculated and verified at the end of data transmission to ensure that data was not lost or corrupted during transfer. Most programmers require a simple keystroke or pushbutton to put the hardware into the download mode.



The programming of the GAL is controlled by the programming hardware and therefore to ensure complete reliability of the SGS-THOMSON-GAL device SGS-THOMSON recommends that only approved programmers be used to program GAL devices. A list of qualified vendors is available from SGS-THOMSON upon request.

Since the GAL device is fabricated using an EEC-MOS technology it is erasable and reprogrammable. In fact the first step in the programming process is a bulk erase of the device. The actual number of program and erase cycles the device will tolerate is guaranteed by SGS-THOMSON to be at least 100. We have seen devices in our lab, however, which have thousands of cycles on them and still continue to function.

The ultimate test is a successful verification of the device which occurs automatically after programming. If no errors occur during the verify cycle the part is programmed and usable no matter how many program-erase cycles it has been through.

The patterning of the GAL device array is done using a parallel programming scheme. This allows the device to be programmed very fast and in fact is less than a second on most programming hardware. This is up to an order of magnitude faster than devices using the UV-CMOS approach. During this programming cycle, the logic array, the architecture matrix programming and the verify cycle are executed. The verify cycle checks programming and margins conservatively such that a minimum data retention of 20 years is ensured.

Finally the GAL device has a security cell which is programmable and erasable (but it can only be erased during a bulk erase when the entire array will also be erased). This prevents a "read" and therefore does not allow re-verification of the device.

This feature is provided to protect proprietary designs from competitive eyes. The fact that the security cell is erasable (simultaneously with the rest of the device) allowing the device to be reused, is a unique cost saving feature of EECMOS technology.

THE DESIGN PROCESS

By choosing generic, compiler-based software generic hardware and generic silicon (such as GAL devices), the biggest decision in the design process have already been made. The choice of the appropriate programmable logic device has traditionally been a difficult first step in starting a design, since with bipolar PLDs, you must guess which one of the dozens of architectures has the right combination of outputs, I/Os and registers.

If your choice is wrong, you must guess again. The SGS-THOMSON GAL concept simplifies the approach, requiring that you merely count the number of inputs and outputs, then select a speed/power option. The development software automatically and dynamically allocates the inputs, I/Os, register, and so on.

The following design example is to implement the functions AND plus XNOR into a GAL16V8. The specific syntax is that of CUPL; however, other generic software (ABEL) has similar syntax and functions. In this cursory "walk-through", segments of code are presented as they would appear on the screen of a personal computer running CUPL software. The manufacturers of the software would, of course, be glad to provide a more comprehensive tutorial.

Once the software knows which device will be used, fields are provided for optional information, such as company name, design description, etc.

he is rd-	Tutorial Us Source F	ing a GAL16V8 ile (401.PLD)
ier ur- ar- cle ng Im	PARTNO NAME REV DATE DESIGNER COMPANY ASSEMBLY	Y00; XX1; 1; 8/3/87; Alberto; SGS-THOMSON; n/a;
ch	LOCATION	n/a

The device pinout and pin labels need to be specified next. Use names that are convenient for you to reference, since the software doesn't care what you call a pin, as long as you are consistent:

> /* inputs */ pin [1,2] = [A, !B]; /* outputs */ pin [18,19] = [Y, !Z];

It's a good idea to specify pin names in a format that is consistent with the actual pin state. In the above pin definitions, signals A,B and Y are activehigh, while Z is active-low. We have choosen to indicate active-low data signals by prefixing the labels with exclamation points in the definition statement. The use of an active-high variation of these signals in subsequent design statements will automatically be resolved by the software compiler.

Entry of the logic functions is next. Traditionally, this entry is in the form of Boolean equations. Current revisions of development software allow truthtable, state-machine and schematic-entry formats, as well.



Here, the traditional equation-entry format is used to create an AND function on Y (pin 18) and an XOR function on Z (pin 19). Since Z has been defined as an active-low signal, however, we will acutally end up with XNOR on pin 19:

/* logic equations */ Y=A & B; Z=!A & B # A & !B;

The operators used in the CUPL language are "!" for invert, "&" for the AND function and "#" for the OR function. The equations are written exactly as needed. All of the inversions for active-low inputs and outputs will be automatically resolved, a routine procedure for compiler software. Although these are simple equations, if they had been complex ones that needed automatic reduction to a specific number of product terms for a given PLD, the software would have performed that reduction, as well.

Next, the CUPL compiler needs to be invoked to process the "source" file, the text and equations provided above.

For the compiler to run one of its "modules" it must be told the target device type ("G16V8" in the example), source file name ("401"), and whatever additional functions the user would have it perform, through the use of flags ("-jkfxs") that are passed at compile time.

The compile directive would typically appear as follows:

CUPL -jlfxs G16V8 401

CUPL Version 2.10B1 Copyright (c) 1983,84,85 Assisted Technology, Inc.

cuplx time: 3 secs

cupla time: 19 secs

cuplb time: 7 secs

cuplm time: 4 secs

cuplc time: 15 secs

csima time: 24 secs

total time: 72 secs

Some of the more recently announced PLD support products such as the Personal Silicon Foundry software available from DATA I/O use a very friendly menu concept that saves defaults, eliminating the need to use flags.

The CUPL compiler produces a report, called a documentation file, part of which is presented here for reference. The purpose of the file is to provide a hard-copy documentation of the final (reduced) equations, the cell map or "fuse plot" and a chippinout diagram, if desidered:

Device G16V8s Library DLIB-d-55-8 Created Mon Aug 3 06:30:10 1987

Expanded Product Terms										
Y = > A	& B	0 10								
Z = > !/	- α D # !A	α !D								
	Syr	nbol Ta	ble							
Pin Pol	Variable Name	Pin	Pterms Used	Max Pterms						
	A	1	-	-						
	В	2	-	-						
	Y	18	1	8						
!	Z	19	2	8						

Fuse Plot

Syn 2192 - AC0 2193 x

Pin #19 2048 Pol x 2120 Ac1 x

0000	-xx
0032	xx
0064	*****
0096	*****
0128	*****
0160	*****
0192	*****
0224	******

Pin #18 2049 Pol - 2121 Ac1 x

0256	x-x
0288	*****
0320	*****
0352	*****
0384	*****
0416	*****
0448	*****
0480	*****

(continued.....)

Legend x : fuse not blown - : fuse blown



THE DESIGN PROCESS (Cont'd)

Chip Diagram



	* QP20 * QF2194 * G0 * F0 * L0000 * L0032 * L0256 * L2048 * L2142 * L2144 * L2176 * C14D6	10011111111111111111111111111111111111
	Test vector sponse fo functionali piler thus s hopefully, ever progr our basic g mulator ro	ors, which indicate the stimulus and re- r a PLD, serve primarily to validate the ty of a desing source file. The CUPL com- simulates the source file on paper so that, only properly functioning patterns are ammed into a PLD for system debug. In gates example, the source file for the si- putine provides the expected data:
	/* The O the fu	rder Statement specifies the layout of nction vector table.
۲	%n=	n spaces inserted between variables. */
	order : vector: /* AB Y 2	: A,B,%1,Y,%1,!Z; s: Z ≭/
	00 L X 01 L X 10 L X 11 H X 00 X H 01 X L 10 X L	/ * test AND gate */ / / /* test XNOR gate */

The simulator processes the validation data, given above, compares it with that in the source file (using the original equations), to produce the following partial output:

JEDEC, a standards organization with representatives from major semiconductor companies on iits committes, has approved a standard for the interchange of PLD data. The JEDEC file is used as the medium of transfer from the development computer environment to that of the hardware device programmer. Included in the file are control bits that determine the status of security cell or fuses, test vectors, and data-transmission checksums.

A portion of the JEDEC file for our example is reproduced here:

Simulation Results							
0001: 0002: 0003:	00 L N 01 L N 10 L N						
0004: 0005: 0006: 0007: 0008:	11 H N 00 N H 01 N L 10 N L 11 N H						



11 X H

GAL DEVICE APPLICATIONS

INTRODUCTION TO GAL APPLICATIONS

The main advantage of the SGS-THOMSON GAL family is its high degree of freedom in the field of logic design.

With the SGS-THOMSON GAL family, the system designer is allowed to replace existing programmable logic; moreover he can use powerful logic compilers to optimize the design of new products. In this section five simple applications are discussed, they are: (see table) Each application example is presented as a GAL design, complete with the required logic function and the actual GAL device logic implementation.

The GAL design specification and the actual CUPL and ABEL outputs for the programmer make the examples complete enough to serve as guides for those designers who are using SGS-THOMSON GALs in their own systems.

APPLICATION	GAL DEVICE	SOFTWARE			
BASIC GATES	16V8	CUPL*/ABEL*			
BASIC FLIP-FLOP	16V8	CUPL/ABEL			
7 SEGMENT DISPLAY DRIVER	16V8	ABEL			
QUAD 4:1 MULTIPLEXER	20V8	CUPL/ABEL			
7 BIT COUNTER	20V8	CUPL/ABEL			



As a beginning example, the implementation of the basic gates: AND, OR, NAND, NOR, XOR, and XNOR (figure 1) in a GAL16V8 is shown. Since 12 inputs and 6 output are needed (figure 2), 2 Output Logic Macrocells (OLMCs) must be configured as dedicated inputs and 6 as dedicated combinational outputs. Programming software automatically handles this task. Active-high or low outputs are no problem either, because of the programmable polarity feature of the GAL16V8.

The program has been compiled using both CUPL and ABEL. Both programs need two files: the logic design input file (figures 3 and 11 respectively) and simulation file (figure 4 and 11).

For the design input file an equation must be written for each output, and pin assignments must be made. The simulation file contains "vectors" that test the functionality of the device. GAL devices are completely tested at the factory and post programming yields are guaranteed to be 100%; therefore, device testing is unnecessary. However since test vectors are useful for design verification, they are included here.

USING CUPL

A JEDEC file with test vectors is shown in figure 6. Because of the GAL device's fuse map compatibility with PAL devices, JEDEC files can be copied directly from PAL device applications into GAL devices. As shown in figure 7, 8 and 9, CUPL software will produce a documentation file which consists of:

- Expanded product terms (figure 7)
- Symbol table (figure 8)
- Chip diagram (figure 9)

The CUPL fuse plot is shown in figure 10

USING ABEL

ABEL software will produce a document generator file which consists of:

- Reduced equations (figure 12)
- Chip diagram (figure 13)
- Chip usage (figure 14)
- Test vectors (figure 15)

The JEDEC file, with test vectors and fuse map, is shown in figure 16.

Figure 1. Basic Logic Gates



Figure 2. GAL16V8 Basic Gates Pinout





Figure 3. CUPL Design Input File

Namet Parte Desi Desi Comp Asse Loca FORM /*** /* /*	no gner any mbly tion AT ******* BASIC G	GA 000 29, 01 ALI 90 PC JEI :**	FES; 001; 06/8; 3ERTC 3-THC AT; ZN1; DEC; ***** ES	37; D; D MSC **** : I)N Mi :****:	sroël ***** FILE	ectroni *****	C5 *****	***	*****	****	*****	**/ */
/***	******	**:	****	****	****	*****	******	******	***	******	*****	******	** /
/*	Allowat)le	Tar	get ∗∗∗∗	Devi	ce Ty	pes: G1 ******	444444 678	***	*****	*****	*****	*/
/***	*****	***	ኮተተሳ	• • • •	*****	• • • • • •	*****	*****	***	• • • • • • • • • • •	• • • • • • •	~~~~~~~	~~/
/**	Inputs	; ;	* */										
Pin	[19.1	1:	= ГА.	.в1					/*	INPUTS	AND		*/
Pin	[2,3	j :	= [C,	,D]					/*	INPUTS	OR		*/
Pin	[4,5] :	= [E,	,F]		;			/*	INPUTS	NAND		*/
Pin	16,7	1	= [G,	,нј					/*	INPUTS	NOR		*/
Pin	[11 12		- Γ× - Γ×	, , , ,					/* /*	INPUTS	XNOR		^/ */
	,		- [1,	, -]		,			/	1111 010	Anon		.,
/**	Output	s	**/										
Pin	1	8 :	= U			;			/*	OUTPUT	AND	*	×/
Pin	1	7 :	= V			;			/*	OUTPUT	OR	*	</td
Pin	1	6 :	= W			;			/*	OUTPUT	NAND	*	4
Pin	1	5 -	= X - V						/* /*		NUR	*	
Pin	1	4 .	- 1						/↑ /*		XNOR	۰ *	×/
		5.				,			/	5511 01			'

/** Declarations and Intermediate Variable Definitions **/

/** Logic Equations **/

U =	A & B	-	/*	ΑN	D		*/
V =	C # D	•	/*	ΟR			*/
W =	!(E & F)		/*	ΝA	Ν	D	*/
X =	!(G # H)		/*	ΝO	R		*/
Y =	I \$ J	;	/*	хо	R		*/
Z =	!(K \$ L)	;	/*	ΧN	0	R	*/



Figure 4. CUPL Simulation File

```
CSIM Version 2.11b Serial# 5-00001-154
Copyright (C) 1983,1986 Personal CAD Systems, Inc.
CREATED Fri Sep 18 17:15:04 1987
```

LISTING FOR SIMULATION FILE: GATES.si

1:	Nam	ıe			GAT	'ES:								
2:	Par	tno			000	01:								
3:	Rev	isid	on		01:	,								
4:	Dat	e.			29/	06/	87:							
5:	Des	iane	er		ALE	BERT	0:							
6:	Com	nan	/		565	- TH	-, NSON	1 M 4 A		ect	ronid			
7:	Loc	atic	on		PLZ	N1:	0		51 001	CU U.				
8:	Ass	emb1	lv		PC	AT:								
g.	For	mat			JED	FC:								
10.	/**	****	*****	****	****	***	*****	***	****	***	****	*****	***********	
11.	/*												*/	
12:	/*	BAS	STC 6	ATES		ST	миі ат	TON	ETLE				*/	
13:	· /*				•	•		20.1					*/	
14-	/**	****	****	****	****	***	*****	***	****	***	****	*****	***********	
15	/*		Target Devices: G16V9									*/		
16-	/**	****	*****	****	****	***	*****	***	****	***:	****	*****	************	
17.	/												/	
19.	Ord	lor.	ΔR	82 1	1 83	C D	%2 V	/ %3`	E E	%2 N	4 %3	G H WC Y		
13.	01 0		~,D, ~?	T 1	,,∧0, ≪2 ∨	· • • •	, 70 Z , 1	×2	, _ , ' , 7 .	/02,1	1,20	, a,, <i>x</i> 2, <i>x</i> ,		
20.			<i>"</i> ,	1,0,	/02,1	, 20	, , , , ,	/02,2	-,					
20.														
21.														
							sin	ulat	ion	Pos	 11+0			•
						м						v		
								M		v				
		N		0		N		0		ô		0		
	٨R		CD	B	EE	5	GH	2	. .	P	КI	D D		
	H []			-			1 1 1 1	13			N 1	13		

	AB	D	CD	R	EF	D	GH	R	īj	R	ΚL	R
0001:	00	L	00	L	00	н	00	н	00	L	00	н
002:	10	L	10	н	10	Н	10	L	10	Н	10	L
2003:	01	L	01	н	01	н	01	L	01	Н	01	L
0004:	11	Н	11	Н	11	L	11	L	11	L	11	н



Figure 5. CUPL JEDEC File

CUPL 2.11b Serial# 5-00001-154 Device g16v8s Library DLIB-f-23-8 Created Fri Sep 18 17:42:10 1987 Name GATES Partno 00001 Revision 01 Date 29/06/87 Designer ALBERTO SGS-THOMSON Microelectronics Company Assembly PC AT Location PLZN1 *QP20 *QF2194 *G0 *F0 *L2112 000000010000001111111111111111111 *L2176 11111111111111111111 *C2F02 *BC18



Figure 6. CUPL JEDEC File with Test Vectors

CUPL 2.11b Serial# 5-00001-154 Device Library DLIB-f-23-8 g16v8s Created Fri Sep 18 17:07:25 1987 Name GATES Partno 00001 Revision 01 Date 29/06/87 Designer ALBERTO Company SGS-THOMSON Microelectronics Assembly PC AT Location PLZN1 *QP20 *QF2194 *QV4 *G0 *F0 *L1536 11111111111111111111111111111101101 *L2176 1111111111111111111 *C2F02 *P 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 *V0001 00000000000HLHHLLON *V0002 010101010N10LHLHHL1N *V0003 101010101N01LHLHHLON *V0004 111111111111HLLLHH1N *DF00



GAL DEVICE APPLICATIONS

BASIC GATES

Figure 7. CUPL Expanded Product Terms

```
*******
                     GATES
2.11b Serial# 5-00001-154
CUPL
Device
         g16v8s Library DLIB-f-23-8
Created
         Fri Sep 18 17:07:24 1987
Name
         GATES
Partno
         00001
Revision
         01
Date
         29/06/87
         ALBERTO
Designer
Company
         SGS-THOMSON Microelectronics
Assembly
         PC AT
Location
         PLZN1
Expanded Product Terms
U =>
  A & B
V =>
  С
 # D
W =>
  E & F
X =>
  G
 # H
Y =>
  I & !J
 # !1 & J
Z =>
  K & !L
 # !K & L
```



Figure 8. CUPL Symbol Table

Symbol Table									
 Pin Var Pol N	iable lame		Ext	Pin	Туре	Pterms Used	Max Pterms	Min Level	
A B C D E F G H I J K J U V W X Y Z				19 1 2 3 4 5 6 7 8 9 1 2 8 9 12 8 7 6 5 4 3 15 4 3	>	 - - - - - - 1 2 1 2 2 2	- - - - - - 8 8 8 8 8 8 8 8 8 8 8		
LEGEND	F : N : V :	field node variable	D : I : X :	default v intermedi extended	ariable ate varia variable	M able T U	: extend : functi : undefi	ed node on ned	



5
Figure 9. CUPL Chip Diagram

	********	********	*	
	*	* *	*	
	****		****	
в	* 1		20 *	VCC
	****		****	
	* (GATES	*	
	****		****	
С	* 2		19 *	А
	****		****	
	*		*	
	****		****	
D	* 3		18 *	U
	****		****	
	*		*	
	****		****	
Е	* 4		17 *	۷
	****		****	
	*		*	
	****		****	
F	* 5		16 *	W
	****		****	
	*		*	
	****		****	
G	* 6		15 *	Х
	****		****	
	*		*	
	****		****	
н	* 7		14 *	Y
	****		****	
	*		*	
_	****		****	-
I	* 8		13 ×	Z
	****		****	
	*		*	
	****		****	
J	* 9		12 *	L
	***		****	
	*		****	
ONE	ችላላች ቁ 10		ጥጥጥች 11 ሠ	r
GND	* IU ****		11 *	r.
	ጥጥጥጥ Ψ		ጥጥጥጥ ¥	
	*************	****		
	<u>ጥጥጥጥጥጥ</u> ጥጥ	r ·r· ·r· ·r· ·r· · · · · · · · · · · ·		



Figure 10. CUPL Fuse Plot

Syn 2192 - Ac0 2193 x

Pin #19 2048 Pol x 2120 Ac1 -	Pin #15 2052 Pol x 2124 Ac1 x
0000 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1024xx
0032 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1056xx
0064 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1088 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0096 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1120 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0128 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1152 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0160 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1184 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0192 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1216 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0224 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1248 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin #18 2049 Pol - 2121 Ac1 x	Pin #14 2053 Pol - 2125 Ac1 x
0256xx	1280x
0288 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1312x
0320 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1344 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0352 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1376 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0384 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1408 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0416 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1440 ***********************************
0448 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1472 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0480 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1504 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin #17 2050 Pol - 2122 Ac1 x	Pin #13 2054 Pol x 2126 Ac1 x
0512 x	1536xx-
0544x	1568xx
0576 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1600 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0608 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1632 xxxxxxxxxxxxxxxxxxxxxxxxxxx
0640 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1664 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0672 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1696 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0704 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1728 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0736 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1760 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Pin #16 2051 Pol x 2123 Ac1 x	Pin #12 2055 Pol x 2127 Ac1 -
0768xx	1792 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0800 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1824 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0832 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1856 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0864 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1888 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0896 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1920 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0928 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1952 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0960 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	1984 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0992 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	2016 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

LEGEND X : fuse not blown - : fuse blown



Figure 11. ABEL Input File and Simulation File

```
module
         BASGATE
title ' Basic Gates example
         By Derrick Tuten 13 July 1987
         SGS-THOMSON Microelectronics
       " device declaration
       " location keyword
                              device code
                                'P16V8S';
           U001
                    device
       " pin declaration
       " inputs
         A, B, C, D, E, F
                          pin 19,1,2,3,4,5;
         G,H,I,J,K,L
                         pin 6,7,8,9,11,12;
       " outputs
                          pin 13,14,15,16,17,18;
         U,V,W,X,Y,Z
equations
                          " And Gate
         Z = A \& B;
        !X = E \& F;
                          " Nand Gate
         Y = C \# D;
                          " Or Gate
                          " Nor Gate
        !W = G \# H;
         V = I $ J;
                          " Exclusive Or Gate
                          " Exclusive Nor Gate
         U = K ! $ L;
              'Test And Gate'
test vectors
       ([A,B] -> Z)
          [0,0] \rightarrow 0;
          [0,1] -> 0;
          [1,0] -> 0;
          [1,1] -> 1;
test vectors 'Test Nand Gate'
       ([E,F] -> X)
          [0,0] -> 1;
          [0,1] \rightarrow 1;
          [1,0] -> 1;
          [1,1] -> 0;
test vectors 'Test Or Gate'
       ([C,D] -> Y)
          [0,0] -> 0;
          [0,1] -> 1;
          [1,0] \rightarrow 1;
          [1,1] -> 1;
```



Figure 11. ABEL Input File and Simulation File (Cont'd)

```
test_vectors 'Test Nor Gate'
        ([G,H] -> W)
          [0,0] -> 1;
          [0,1] -> 0;
          [1,0] -> 0;
          [1,1] \rightarrow 0;
test vectors 'Test Exclusive Or Gate'
        ([I,J] -> V)
          [0,0] -> 0;
          [0,1] -> 1;
          [1,0] \rightarrow 1;
          [1,1] \rightarrow 0;
test_vectors 'Test Exclusive Nor Gate'
        ([K,L] -> U)
          [0,0] \rightarrow 1;
          [0,1] \rightarrow 0;
          [1,0] \rightarrow 0;
          [1,1] \rightarrow 1;
end BASGATE
ABEL(tm) Version 2.10a - Document Generator
 Basic Gates example
          By Derrick Tuten 13 July 1987
```

SGS-THOMSON Microelectronics

```
Device U001
```

- Reduced Equations:

```
Z = (A & B);

X = !(E & F);

Y = (C # D);

W = !(G # H);

V = (!I & J # I & !J);

U = (!K & !L # K & L);
```

Equations for Module BASGATE



Figure 13. Chip Diagram

ABEL(tm) Version 2.10a - Document Generator Basic Gates example By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Chip diagram for Module BASGATE

Device U001





Figure 14. Chip Usage

ABEL(tm) Version 2.10a' - Document Generator Basic Gates example By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics for Module BASGATE

Device U001

Device Type: P16V8S

Terms Used: 10 out of 64

Pin #	Name	Terms Used	Max	Term Type	l Pin Type
1	В				Input
2	С				Input
3	D				Input
4	E				Input
5	F				Input
6	G				Input
7	Н				Input
8	I				Input
9	J				Input
10	GND				GND
11	К				Input
12	L	0	8	Normal	I/0
13	Ŭ	2	8	Normal	I/0
14	V	2	8	Normal	I/0
15	W	2	8	Normal	Output
16	Х	1	8	Normal	Output
17	Y	2	8	Normal	I/0 ⁻
18	Z	1	8	Normal	1/0
19	A	0	8	Normal	I/0
20	Vcc				vcc



Figure 15. Test Vectors

```
ABEL(tm) Version 2.10a - Document Generator
Basic Gates example
By Derrick Tuten 13 July 1987
SGS-THOMSON Microelectronics
Test Vectors for Module BASGATE
```

Device U001

Test And Gate

1 [0--- ---- ---- --0-] -> [---- ---- -L--]; 3 [0--- --- --- ---- --1-] -> [---- ---- -L--]; 4 [1--- ---- ---- --1-] -> [---- ---- -H--]; Test Nand Gate 5 [---0 0--- ---- ----] -> [---- ---- ----H -----]; 6 [---0 1--- ---- ----] -> [---- ---- ----H -----]; 7 [---1 0--- ---- ----] -> [---- ---- ----H -----]; 8 [---1 1--- ---- ----] -> [---- ---- ----L ----]; Test Or Gate 9 [-00- ---- ---- ----] -> [---- ---- L---]; 10 [-01- ---- ---- ----] -> [---- ---- H---]; 11 [-10- ---- ---- ----] -> [---- ---- H---]; 12 [-11- ---- ---- ----] -> [---- ---- H---]; Test Nor Gate 13 [---- -00- ---- ----] -> [---- -----]; 14 [---- -01- ---- ----] -> [---- ---- ---L- ----]; 15 [---- -10- ---- ----] -> [---- ---- ---L- ----]; Test Exclusive Or Gate 17 [---- ---0 0--- ----] -> [---- ---- -L-- -L-- ----];

Test Exclusive Nor Gate

21	[00]	->	[Н];
22	[01]	->	[L];
23	[10]	->	[L];
24	[]	 11]	->	[н	j;

end of module BASGATE



Figure 16. JEDEC File with Test Vectors

```
ABEL(tm) Version 2.10c FutureNet/Data-IO Corp.
      JEDEC file for: P16V8S
Created on: 20-Jul-87 01:51 PM
Basic Gates example
 By Derrick Tuten 13 July 1987
 SGS-THOMSON Microelectronics
OP20* OF2194*
L0000
11111111111111111111011111111111
```



Figure 16. JEDEC File with Test Vectors (Cont'd)

```
11111111111111111111111111111101110
L2048
01100110*
L2056
L2120
1*
L2121
0*
L2122
0*
L2123
0*
L2124
0*
L2125
0*
L2126
0*
L2127
1*
L2128
L2192
10*
N Test And Gate*
N Test Nand Gate*
V0005 XXX00XXXXNXXXXNHXXXN*
V0006 XXX01XXXXNXXXXNHXXXN*
V0007 XXX10XXXXNXXXXNHXXXN*
V0008 XXX11XXXXNXXXXNLXXXN*
N Test Or Gate*
V0010 X01XXXXXXXXXXXXNHXXN*
V0011 X10XXXXXXXXXXXXXNHXXN*
V0012 X11XXXXXXXXXXXXXXXXNHXXN*
```



Figure 16. JEDEC File with Test Vectors (Cont'd)

N Test Nor Gate* V0013 XXXXX00XXNXXXXHNXXXN* V0014 XXXXX01XXNXXXXLNXXXN* V0015 XXXXX10XXNXXXLNXXXN* V0016 XXXXX11XXNXXXXLNXXXN* N Test Exclusive Or Gate* V0017 XXXXXXX00NXXXLNNXXXN* V0018 XXXXXX01NXXXHNNXXXN* V0019 XXXXXXX10NXXXHNNXXXN* V0020 XXXXXX11NXXXLNNXXXN* N Test Exclusive Nor Gate* V0021 XXXXXXXXXN00HXNNXXXN* V0022 XXXXXXXXN01LXNNXXXN* V0023 XXXXXXXXN10LXNNXXXN* V0024 XXXXXXXXX11HXNNXXXN* C2F42* D9EA



In the Basic Gates application on the preceding pages, each "gate" was directly connected to an output pin. Here, the output registers of the GAL16V8 are used. A simple RS latch, a T (Tog-gle) flip-flop, a D flip-flop, and JK flip-flop are incorporated into a GAL16V8 (figure 1). Each is shown with its truth table and defining equations in figures 2 to 5. Note that all 3 flip-flops have synchronous preset (PR) and clear (CLR) inputs, while the RS latch does not. Also, the RS latch is not connected to the clock input; this was done to show the versatility of the GAL16V8; with a GAL device, the user is not locked into a specific architecture.

Design input file and simulation file both for CUPL and ABEL are constructed in a manner similar to the Basic Gates example. Each output must be given a distinct name, and any clocked circuit must be denoted with an appropriate extension (D) in the logic equations. The simulation file is again provided for design verification.

This example has some subtle requirements that may not be apparent to the first time user. When the RS latch is not being tested, it must remain in its latched state with output levels specified, or with the variable N (not tested) in their place. Also, when executing a preset or clear, remember that it will affect all flip-flops; even those not being tested will still respond.

Finally, all output levels should be specified or marked with the variable N; the variable X, which indicates a "don't care" condition, will not suffice. The device was programmed using both CUPL and ABEL.



Figure 1. Basic Flip-Flops Pinout

Figure 2. RS Latch



Figure 3. T Flip-Flop



Figure 4. D Flip-Flop

PR	PR	CLR	D	Q _N	Q _{N+1}	Q _{N+1}	COMMENTS
$- D \qquad O_{N-1} = PR + (\overline{CLR} \cdot D)$	1 1 0	1 0 1	X X X	X X X	1 1 0	1 0 1	Invalid Preset Clear
CLK	0 0	0	0 0	0 1	0 0	1 1	Reset
CLR	0 0	0 0	1 1	0 1	1	0 0	Set

Figure 5. JK Flip-Flop





USING CUPL

The JEDEC file for this particular application is shown in figure 8 and 9. All the elements of the documentation file are shown in figures 10, 11 and 12. The CUPL "fuse" plot is shown in figure 13.

Figure 6. CUPL Input File

USING ABEL

The document generator file is shown in figures 15 through 18. The JEDEC file with fuse map and test vectors is shown in figure 19.

FLIPFLOP; Name Partno 00001; Date 21/05/87: 01; Revision Designer ALBERTO: Company SGS-THOMSON Microelectronics Assembly PC AT; Location PLZN1; FORMAT JEDEC; /* */ /* BASIC FLIPFLOP : INPUT FILE */ /* */ /* Allowable Target Device Types: G16V8 */ /** Inputs **/ Pin [2,3] = [S,R]/* INPUT FLIPFLOP S-R */ ; Pin 5 = T /* INPUT FLIPFLOP T */ ; Pin 8 = D /* INPUT FLIPFLOP D */ Pin [7,8] = [J,K]/* INPUT FLIPFLOP J-K */ ; Pin [4,9] = [PR,CLR]/* PRESET AND RESET */ ; Pin [1, 11] =/* CLOCK AND OUTPUT ENABLE [CLK,OE] */ ; /** Cutputs **/ Pin [19, 18] = [QST, QSC]/* OUTPUT FLIPFLOP S-R */ ; Pin [17, 16] = [QTT, QTC]/* OUTPUT FLIPFLOP T */ ; Pin [15, 14] = [QDT, QDC]/* OUTPUT FLIPFLOP D */ ; Pin [13, 12] = [QJT, QJC]/* OUTPUT FLIPFLOP J-K : */ /** Declarations and Intermediate Variable Definitions **/ /** Logic Equations **/ QST = !S # (R & QST) ;QSC = !R # (S & QSC); QTT.D = PR # (!CLR & !T & QTT) # (!CLR & T & QTC) ; QTC.D = CLR # (!PR & !T & QTC) # (!PR & T & QTT) : QDT.D = PR # (!CLR & D); QDC.D = CLR # (!D & !PR) ; QJT.D = PR # (!CLR & :K & QJT) # (!CLR & J & QJC) ;QJC.D = CLR # (!PR & !J & QJC) # (!PR & K & QJT) :



Figure 7. CUPL Simulation File

CSIM Version 2.11b Serial# 5-00001-154 Copyright (C) 1983,1986 Personal CAD Systems, Inc. CREATED Fri Sep 18 17:58:21 1987

```
LISTING FOR SIMULATION FILE: FLIPFLOP.si
```

1:	Nar	ne			FL	IPF	LOP;												
2:	Par	rtno			00	001	:												
3:	Rev	/isio	n		01	:													
4:	Dat	te			21	/05/	/87:												
5:	Des	signe	r		AL	BER	ro:												
6.	Cor	nnanv	,		56	S-TH	IOMSC	N N	licr	nėle	otr	oni	C 5						
7.	LOC	atic	n		PI	7N1													
â.	Ass	sembl	v		20	AT													
с. с.	For	mat	,		JE	DEC													
10.	/**	****	****	****	****	***	, ****	***	***	****	***	***	***	***	****	***	****	****	**/
11.	/*																		*/
12.	/×	BAST		TPE	IOP		STM	11 A T	TON	I ETI	F								*/
13-	/*	DAOI			201	•	OTHC		10.		-								*/
14.	/***	****	****	****	****	***	*****	c k k k	k * * * *	****	***	***	***	<**	****	×××	****	****	x x /
15.	/*		Ter	rast	Dev	ica	- C1	6V.8	2										*/
16.	/**	*****	1011	900	****	***	5. UI *****		, 	****	***	****	***	***	****	***	****	****	**!
17.	/ * *	****	*****	ኮጥጥጥ	***	~~~~	*****				****		***		••••				**/
10.																			
10.	0	1051	07.0	~ ~ ~	11/ 0		D 20		· τ ο/	~ ~ ~ ~ ~	~ o,				<u>م</u>	·	v٦		
191	010	Jer.	OE,	83,0 °^0	OTC		, r, %2	, 00	⊃i,∧o		0, %	, so , r	г, ж.	2,01	- r , ⁄o	\sim , \sim	, 762,		
201			QII,	,762,	QIC,	ا, ت ٨	٦, ٦٢,	QD	,762	, 000	,702	, J ,	Γ, Άι	۷, ۹	7، , 70	¢∠, ⊌	JC;		
21:																			
												1+0							
							51	mu	lati	ONR	est	1165							
	~- [.]	01.17	~ ~	<u>оот</u>		00		-	<u>отт</u>		~	0.D.T	~~~		~ 1-				
	UE	ULK	SK	921	QS C	PR	ULR	1	QII	QIC	υ	901	QDC	JK	QJI	ພູມບ			
0001.	~	V	10		• 1	v	v	ς,			v	NI	.,	vv	NI	• :			
0001:	Å.	$\hat{\mathbf{v}}$	10	L.	п ,	Ŷ,	÷		N N	IN N	÷	N N	IN N	\sim	N N	IN N			
0002:	Å.	Ň	0.	н	L.	~	÷.	<u>.</u>	IN N	IN .	- Č	N N	IN N	~~	IN N	N .			
0003:	Ň	X	11		<u> </u>	Á	~	Ň	Ń	N N	Å,	N	IN N	XX	IN N	iN			
0004:	X	Ň	00	H	h	X	X	X	N	N	À	in .	N N	λX	N	- À - N			
0005:	X	X	11	н	H	X	X	X	N	N	X	N	N	XX	N	N			
0006:	0	С	11	N	N	1	0	Х	Н	L	X	Н	L	XX	н	L			
0007:	0	С	11	N	N	Ũ	0	1	Ľ	н	X	N	N	XX	N	N			





Figure 8. JEDEC File

CUPL	2.11b Serial# 5-00001-154
Device	g16v8ms Library DLIB-f-23-9
Created	Fri Sep 18 17:57:36 1987
Name	FLIPFLOP
Partno	00001
Revision	01
Date	21/05/87
Designer	ALBERTO
Company	SGS-THOMSON Microelectronics
Assembly	PC AT
Location	PLZN1
*QP20	
*QF2194	
*G0	
*F0	
*L0000 111111111	11111111111111111111111111
*L0032 101111111	111111111111111111111111
*L0064 110101111	11111111111111111111111111
*L0256 11111111	11111111111111111111111111
*L0288 111110111	11111111111111111111111111
*L0320 011111011	111111111111111111111111111111111111111
*L0512 11111111	
*L0544 111111111	
*LU5/0 11111111	
*L0706 11111111	011100111111111111111111
*LUOUU IIIIIIII	
*1102/ 11111111	N1111111111111111111111111111111111111
*11056 11111111	111111101111111111111011
*11280 111111111	1111111111111111111111111
*11312 11111111	011111110111111111111111
*L1536 11111111	011111111111111111111111111
*L1568 11111111	11111111111111110011011
*L1600 111111111	11111111111011111111001
*L1792 111111111	11111111111111111111111
*L1824 11111111	011111111111011111111101
*L1856 111111111	0111111111111101011111
*L2048 11111110	000000000000000000000000000000000000000
*L2112 00000001	1000001111111111111111
*L2144 111111111	1111111111111111111111111
*L2176 111111111	11111101
*C5DAA	
*18A7	



Figure 9. JEDEC File with Test Vectors

CUPL		2.11b	Seri	al#	5-	0000)1-:	154	-			
Device	4	g16v8n	ns Li	bra	ry i		3-f-	-23	-9			
Name	1	FITPE	0P 10	17.	57.	30 1	30	'				
Partno		00001										
Revisio	on	01										
Date		21/05/	/87									
Designe	er	ALBERT	го									
Company	/	565-T	HOMS	DN	Mic	roe	le	ctı	non	ic	5	
Assemb	lу	PC AT										
Locatio	on	PLZN1										
*QP20												
*QFZ194	+											
*60												
*E0												
*: 0000	11111111	111111	11111	111	111	1111	11					
*L0032	10111111		11111	111	111	1 1 1 1	11					
*L0064	11010.11	111111	11111	111	111	1111	11					
*L0256	11111111	111111	11111	111	111	1111	11					
*L0288	11111011	111111	11111	111	111	1111	11					
*L0320	01111101	111111	11111	111	111	1111	11					
*L0512	11,111111	011111	11111	111	111	1111	11					
*L0544	11111111	1101101		111	111	1110	11					
*10765		1111010	/11111	111	111	1110						
AL 0600		101110)	111	111	1101	11					
*L0832	11111111	1011100		111	1 1 1		11					
⊀L1024	111111111	0111111		111	111	1111	11					
*L1056	11111111	111111	10111	111	111	1110	11					
*L1280	111111111	1111111	11111	111	111	1101	11					
*L1312	11111111	1011111	111011	111	111	1111	11					
⊀L:530	111111111	D111111	::::11	111	111	::11	11					
*L1558		111111	11111	111	1:0	0110	011					
*L1600	11111111			011	111	1110	01					
*1192			111111	111	111	1101	11					
*L1856	111111111	1011111	 1 1 1 1 1	101	101		11					
*L2048	11111111	0000000	000000	000	000	0000	000					
*L2112	00000000	100000	001111	111	111	1111	11					
*L2144	11111:1:1	111111	11111	111	111	1111	11					
*L2176	111111111	1111111	101									
*C5DAA												
*P 1 2	3 4 5 6 7	7891	0 11	12	13	14 1	5 1	6	17	18	19	20
*00001	XIGXXXXX	NINANININ' Any ana ang ang ang ang ang ang ang ang ang	NNHLI									
*V0002		CRAINININI ZNUVNININI	INTRA LITTLE									
**0003	200333332	ALX MININE ALX MININE										
*V0005	X11XXXXXX	(NXNNN	JNNHHN									
⊀V0006	C111XXXX	DNOLHL	LHNNN									
*∀0007	C1101XXX	NONNN	HLNNN									
*V0008	C1 101XXX	лионий	L'HNNN									
*V0009	C1100XXX	опонии	ILHNNN									
⊀V0010	C110XXXX	DN1ZZZZ	ZZNNN									
*V0011	C110XXXX1	NOHLHL	HLNN									
*V0012	0110X1XX0	NONNLL	INNHHN									
*V0013	2110/08/20		INNHHN NNHHN									
*V0015	C110XX001	NOHI HI										
⊀V0016	C110XX100	DNGLHNN	NNNNN									
*V0017	C110XX010	NOHLNN	INNNN									
*V0018	C110XX110	NOLHNN	INNNN									
*V0019	C110XX000	NULLUN	INNNNN									
*AA30												



GAL DEVICE APPLICATIONS

BASIC FLIP-FLOP

Figure 10. CUPL Expanded Product Terms

```
FLIPFLOP
CUPL
          2.11b Serial# 5-00001-154
Device
          g16v8ms Library DLIB-f-23-9
Created
          Fri Sep 18 17:57:35 1987
Name
          FLIPFLOP
Partno
          00001
Revision
          01
Date
          21/05/87
Designer
          ALBERTO
          SGS Microelettronica
Company
Assembly
          PC AT
Location
          PLZN1
Expanded Product Terms
QDC.d =>
  CLR
 # !PR & !D
QJC.d =>
  CLR
 # QJC & !PR & !J
 # QJT & !PR & K
QSC =>
  1R
 # QSC & S
QTC.d =>
  CLR
 # QTC & !PR & !T
 # QTT & !PR & T
QDT.d =>
  PR
 # !CLR & D
QJT.d =>
  PR
 # !CLR & QJT & !K
 # QJC & !CLR & J
QST =>
  ! S
 # QST & R
QTT.d =>
  PR
 # !CLR & QTT & !T
 # !CLR & QTC & T,
QSC.oe =>
  1
QST.oe
    = >
  1
```



Figure 11. Symbol Table

		===	=:		===	==:	======= Symb	ol Table	=======	========		Ξ		
====														
Pin Pol	Varia Nam	uble ne			Ex	t	Pin	Туре	Pterms Used	Max Pterms	Min Level			
						-								
					d		14 14	V X	- 2	- 8	- 1			
							12	v	_	_	_			
	QJC				d		12	x	3	8	1			
	QSC						9 18	v V	2	- 7	1			
	QTC QTC				d		16 16	V X	-	- 8	- 1			
	QDT				-		15	Ŷ	-	-	_			
	QDT				d		15	X	2	8	1			
	QJI				-1		13	V	_	-	-			
					u		13		3	8	1			
	OST						19	v	2	- 7	- 1			
	OTT						17	v	_	-	-			
	QTT				d		17	x	3	8	1			
	PR						4	v	_	_	_			
	D						6	V	-	-	-			
	J						7	V	-	-	-			
	К						8	v	-	-	-			
	R						3	V	-	-	-			
	3						2	V	-		-			
	Т						5	V	_	-	-			
	QSÇ QST				oe oe		18 19	D D	1 1	1	0 0			
LEGE	IND	F N V	:	field node variable	D I X	::	default intermed extended	variable iate varia variable	.ble T U	: extenc : functi : undefi	led node on ned			



Figure 12. Chip Diagram

	******	**** *****	****
	*	* *	*
	****		****
CLK	* 1		20 * VCC
	****		****
	*	FLIPFLOP	*
	****		****
S	* 2		19 * QST
	****		****
	*		*
	****		****
R	* 3		18 * QSC
	****		****
	*		*
	****		****
PR	* 4		17 * QTT
	****		****
	*		*
_	****		****
T	* 5		16 * QIC
	****		****
	*		*
_	****		****
D	* 0		10 * QUI
	****		****
	*		* ****
,	****		14 4 000
5	* /		14 * 000
	*		**
	****		****
к	* 8		13 * OUT
	****		****
	*		*
	****		****
CLR	* 9		12 * QJC
	****		****
	*		*
	****		****
GND	* 10		11 * OE
	****		****
	*		*
	******	*****	****



Figure 13. Fuse Plot

Syn 2192 x Ac0 2133 -

Pin #1	9	204	8	Po	1	-	21	20	0	Ac	1			
0000														
0032														
0004	~~~			22	~~					~~~				
0120	~~~		~~~		~~.	~~/	(X)	(X)	·	XX	XX	(XX		
0120	~~~	$\sim \sim \sim$	<u></u>			~~/				~~~	~~	~~~	\sim	
0100	<u>.</u>	~~~~	200			\sim	~~		\sim		0	~~~	~~~	· · · ·
0224	~~~~	~~~~	$\hat{\cdot}$			$\sim \sim$	~~~	~~~			00	~~~	~~~	
Pin #1	â	204	â	20	î			1.2	1	 	<u>`</u>	-	~~/	~~~
0256										~				
0288		v										~		
0320	x		x											
0352	xxx	xxx	xxx	xx	××	xxx		< x .		××	××	\sim	\sim	(x x
0384	xxx	xxx	xxx	xx	xx	xx	(x)	$\frac{1}{2}$	< x x	xx	xx		(x)	cx x
0416	XXX	xxx	xxx	xx	xx	xx:	$\frac{1}{2}$	$\frac{1}{2}$	x x x	xx	2.2	(x x	x	(XX
0448	xxx	xxx	XXX	XX	xx	xx	ŝ	$\frac{1}{2}$	xxx	xx	xx	Ω,	\sim	XX
0480	XXX	XXX	~~~	XX	хx	xx	$\overline{\langle x \rangle}$	(X)	xxx	xx	xx	x	∞	(XX
Pin #1	7	205	0	Ро	7	-	2	122	2	Ac	1	x		
0512			x											
0544				~x		x								(
0576					-x	-x-			~ ~ ~				;	(
0608	XXX	xxx	XXX	(XX)	хx	xx)	$\langle x \rangle$	$\langle x \rangle$	кхх	xx	xx	x	(X)	(XX)
0640	XXX	XXX	XXX	XX.	хx	XX)	(\mathbf{x})	()	ĸхх	хх	XX	∞	(\mathbf{x})	(XX
0672	ххх	(XXX	XXX	(XX)	хх	XX)	$\langle X \rangle$	$\langle x \rangle$	кхх	XX	xx	(\mathbf{X})	(\mathbf{X})	XX
0704	ххх	XXX	ххх	(XX)	хx	xx;	$\langle X \rangle$	$\langle x \rangle$	хxx	xx	××	(\mathbf{X})	(\mathbf{x})	(XX
0736	xxx	XXX	XXX	(XX)	хx	xx)	(\mathbf{X})	<x></x>	кхх	XX	x	(\mathbf{X})	(\mathbf{x})	(XX
Pin #1	6	205	1	Ро	1	-	2 '	123	3	Ac	1	х		
0768													·x-	
0800	~			·x-		xx-								
0832				·xx	-x									
0864	XXX	XXX	XXX	XX:	хx	XX)	$\langle X \rangle$	$\langle X \rangle$	XXX	XX	XX	(XX	(\mathbf{X})	(XX
0896	XXX	XXX	XXX	XX.	хx	xx	(X)	$\langle x \rangle$	кхх	XX	XX	(\mathbf{X})	(\mathbf{x})	XX
0928	XXX	XXX	XXX	XX:	×х	XX)	$\langle x \rangle$	$\langle x \rangle$	(XX	XX	XX.	(X)	(X)	XX
0960	XXX	XXX	XXX	XX.	XX	XXX	(\mathbf{X})	(\mathbf{x})	KXX	XX	XX	(X)	(\mathbf{x})	XX
0992	XXX	XXX	XXX	XX	хх	XX)	(\mathbf{x})	(\mathbf{x})	xxx	xx	XX	(\mathbf{X})	(\mathbf{x})	CXX

Рi	n	#1	5	20	52	Po	1	-	21	24		Ac	1	х	
1	02	4				(
1	05	6							x-						-x
1	08	8	xxx	xx:	xxx,	(X 🗸	хx	xxx	xx	(XX	٨X	xx)	хx	~~	****
1	12	0	***		xxxx	xx	xx	xxx	xx	xx	хx	xx:	xx	хx	XXXX
1	15	2	~××	XX	xxx>	xx	хx	xxx	xx	xx	хx	xx:	xx	хх	xxxx
1	18	4	ххх	XX:	xxx>	xx	хx	xxx	xx	xx	хx	xx:	λx	хx	xxxx
1	21	6	xxx	.xx	XXXX		хx	xxx		(X.X.	~~	×Χ.	~~	22	****
1	24	8	XXX	xx:	xxx>	xx	хx	xxx	x>	xx	хx	xx;	xх	хλ	****
Ρi	n	#1	4	20	53	Po	1	-	21	25		Ac	1	×	
1	28	0													x
1	31	2				-x-			-,	(
1	34	4	XXX	XX	xxx>	xx	хx	xxx	x	XX	хx	xx:	хx	xx	****
1	37	6	xxx	xx	xxx	xx	хx	xxx	×	xx	хx	xx:	xx	xx	xxxx
1	40	8	XXX	XX	xxx>	xx	хx	xxx	x	<u>сл</u> л	×Χ	λλ,	×۸	λx	****
1	44	0	xxx	XX	XXXX	xx	хx	XXX	x	xx	xх	×Χ	хx	×λ	XXXX
1	47	2	xxx	XX:	xxx>	схx	хX	XXX	x>	(XX	х×	λλ.	~ ~	~~	****
1	50	4	xxx	xx.	xxxx	(X 🗸	~>	~~~	x>	xx	хx	XX:	xx	хx	XXXX
Ρi	n	#1	3	20	54	Po	1	-	21	26		Ac	1	х	
1	53	6			>	、									
1	56	8											- x	x-	-x
1	õΟ	0						~			x-				- XX -
1	63	2	XXX	XX	xxx>	(XX	xγ	XXX	X	xx	хх	XX2	хx	XХ	XXXX
1	66	4	XXX	XX	xxx>	(X 🛪	xχ	XXX	×	xx	хx	XX2	2 ~	~~	****
1	69	6	XXX	XX:	×××>	XX	хx	XXX	××	xx	хx	XX2	хx	хx	xxxx
1	72	8	XXX	XX	×××>	xx	хx	XX	xx	(**	۸X	XX2	λX	~ >	XXXX
1	76	0	XXX	XX	xxx>	xx	хx	XXX	XX	xx	хx	XX.	xх	~ >	****
Ρi	n	#1	2	20	55	Ро	1	-	21	27		Ac	1	х	
1	79	2													x
1	82	4				· ~ -			~		- x				
1	85	6				·×-						;	x-	χ-	
1	88	8	ххх	XX	XXXX	(XX	хx	XXX	××	XX	× X	XX	ХX	хх	хххх
1	92	0	XXX	XX	XXXX	xx	хх	XXX	XX	КXХ	хх	XX)	ΧХ	ХΧ	ххуу
1	Э5	2	XXX	XX	XXXX	xx	хx	XXX	XX	XX	~ ~	XX)	XХ	хX	xxxx
1	98	4	XXX	XX	XXXX	XX	хх	ххх	хх	XX	хx	λλ,	xх	хx	хххх
2	01	6	XXX	XX.	××××	XX	ХX	×××	~	(XX	хx	XX3	хх	хx	XXXX

LEGEND	Х	:	fuse	not	blown
		:	fusë	bluv	NN



Figure 14. ABEL Input File and Simulation

```
module
         FLIPFLOP
title ' Basic Flip-flop example
         By Derrick Tuten 13 July 1987
         SGS-THOMSON Microelectronics
       " device declaration
       " location keyword
                              device code
           U002
                    device
                                'P16V8R';
       " pin declaration
       " RS latch
                         pin 2,3,19,18;
         S,R,QST,QSC
       " JK flip-flop
         J,K,QJT,QJC
                         pin 7,8,13,12;
       " T flip-flop
                         pin 5,17,16;
         T,QTT,QTC
       " D flip-flop
         D,QDT,QDC
                         pin 6,15,14;
       " Control
         CLK, PR, CLR, OE pin 1,4,9,11;
equations
       " RS flip-flop
                    !s # (R & QST);
         OST =
                    !R # (S & QSC);
         QSC =
       " JK flip-flop
         QJT :=
                  PR # (J & QJC & !CLR) # (!K & QJT & !CLR);
         QJC :=
                    CLR # (!J & QJC & !PR) # (K & QJT & !PR);
       " T flip-flop
                   PR # (!CLR & !T & QTT) # (!CLR & T & QTC);
         QTT :=
                    CLR # (!PR & !T & QTC) # (!PR & T & QTT);
         QTC :=
       " D flip-flop
         QDT := PR \# (D \& !CLR);
         ODC := CLR \# (!D \& !PR);
test vectors 'Test RS latch'
       ([S,R] \rightarrow [QST,QSC])
          [0,1] -> [ 1 , 0 ];
          [1,0] -> [ 0 , 1 ];
          [1,1] -> [ 0 , 1 ];
         [1,1] \rightarrow [0,1];
[1,0] \rightarrow [0,1];
[0,1] \rightarrow [1,0];
                            1;
          [1,1] -> [ 1 , 0 ];
```



Figure 14. ABEL Input File and Simulation (Cont'd)

```
test_vectors 'Test JK flip-flop'
       ( [CLK,CLR, PR, J , K ] -> [QJT,QJC] )
          [.C., 0 , 1 ,.X.,.X.] -> [ 1 , 0 ];
          [.C., 1, 0, .X., .X.] \rightarrow [0]
                                          1 ];
                                        1
          [.C., 0, 0, 0, 1]
                               1 ->
                                    E
                                      0
                                          1
                                             1;
                                        ,
         i.c.,
               0,0,
                        0
                            0
                               ] ->
                                    ſ
                                      0
                                          1
                                             1;
                          ,
                                        ,
         [.C.,
               0
                 , 0,
                        1
                            1
                                ->
                               ]
                                    [
                                      1
                                          0
                                             1;
                          ,
                                        ,
         [.c., 0
                 , 0 , 1
                                      1,
                            0
                               1
                                 ->
                                    [
                                         0
                                             1;
                          ,
         [.C., 0 , 0 , 0
                            0
                               1
                                ->
                                    [
                                      1,0];
                          ,
         [.C., 0 , 0 , 1 , 1 ] ->
                                    [
                                      0,1];
         [.C., 0 , 0 , 1 , 0 ] ->
                                    [1,0];
         [.C., 0, 0, 0, 1] \rightarrow [0, 1];
test vectors 'Test T flip-flop'
       ( [CLK, CLR, PR, T] \rightarrow [QTT, QTC] )
         [.C., 0 , 1 ,.X.] -> [ 1 , 0 ];
         [.C., 1 , 0 ,.X.] -> [
                                 0,1
                                        1;
         [.C., 0 , 0 , 0 ] -> [
                                  0
                                    , 1
                                        1;
         [.C., 0 , 0 , 1 ] ->
                                    , 0
                                  1
                               Γ
                                        1;
         [.C., 0, 0, 0]
                          1 ->
                                  1
                               ſ
                                      0
                                        1;
                                    ,
         [.C., 0 , 0 , 1
                                    , 1 j;
                          1
                            ->
                               [
                                 0
         [.C., 0 , 0 , 1 ] ->
                               [1,0];
test_vectors 'Test D flip-flop'
       ([CLK, CLR, PR, D] \rightarrow [QDT, QDC])
         [.C., 0 , 1 ,.X.] -> [ 1 , 0 ];
         [.C., 1, 0, .X.] \rightarrow [0]
                                   , 1 j;
         [.C., 0 , 0 , 0 ] -> [
                                 0
                                      1 ];
                                   ,
         [.C., 0 , 0 , 1 ] -> [ 1 ,
                                      0 1;
         [.C., 0 , 0 , 1 ] -> [ 1 ,
                                      0 ];
         [.C., 0 , 0 , 0 ] -> [ 0 ,
                                      1 j;
end FLIPFLOP
```

SGS-THOMSON

Figure 15. Reduced Equations

```
ABEL(tm) Version 2.10a - Document Generator
Basic Flip-flop example
By Derrick Tuten 13 July 1987
SGS-THOMSON Microelectronics
Equations for Module FLIPFLOP
```

Device U002

- Reduced Equations:

QST = (!S # QST & R); QSC = (!R # QSC & S); QJT := (PR # !CLR & J & QJC # !CLR & !K & QJT); QJC := (CLR # !J & !PR & QJC # K & !PR & QJT); QTT := (PR # !CLR & QTC & T # !CLR & QTT & !T); QTC := (CLR # !PR & QTC & !T # !PR & QTT & T); QDT := (PR # !CLR & D); QDC := (CLR # !D & !PR);



Figure 16. Chip Diagram

ABEL(tm) Version 2.10a Document Generator -Basic Flip-flop example By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Chip diagram for Module FLIPFLOP

Device U002







Figure 17. Chip Usage

ABEL(tm) Version 2.10a - Document Generator Basic Flip-flop example By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics for Module FLIPFLOP

Device U002

Device Type: P16V8R

Terms Used: 22 out of 64

Dim # 1	Mama	Terms	Mana		l più mana
Pin #		Usea	max	Term Type	Pin Type
1	CLK				Clock
2	S				Input
3	R				Input
4	PR				Input
5	т				Input
6	D				Input
7	J				Input
8	K				Input
9	CLR				Input
10	GND				GND
11	OE				Enable
12	QJC	3	8	Normal	I/0
13	QJT	3	8	Normal	I/0
14	QDC	2	8	Normal	I/0
15	QDT	2	8	Normal	I/O
16	QTC	3	8	Normal	I/O
17	QTT	3	8	Normal	I/0
18	QSC	2	8	Normal	I/O
19	QST	2	8	Normal	I/O
20	Vcc				vcc



Figure 18. ABEL Test Vectors

ABEL(tm) Version 2.10a - Document Generator Basic Flip-flop example By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Test Vectors for Module FLIPFLOP

Device U002

Test RS latch

1	[-01-]	->	[]	 	 -LH-];
2	[-10-]	->	[-HL-];
3	[-11-]	->	[]	 	 -HL-];
4	[-10-]	->	[-HL-];
5	[-01-	 	 j	->	[]	 	 -LH-];
6	[-11-]	->	[]	 	 -LH-];

Test JK flip-flop

7	[C1	XX	0]	->	[]	 L	H	 ;
8	[C0	XX	1]	->	[]	 H	L	 ;
9	[C0	01	0]	->	[]	 H	L	 ;
10	[C0]	00	0]	->	[H	L	 ;
11	[C0]	11	0	 j	->	[]	 L	Н	 ;
12	[C0]	10	0]	->	[]	 L	Н	 ;
13	[C0	00	0]	->	[]	 L	Н	 ;
14	[C0]	11	0]	->	[]	 H	L	 ;
15	[C0]	10	0	 j	->	[]	 L	H	 ;
16	[C0	01	0]	->	[]	 H	L	 ;

Test T flip-flop

17	[C1	X	0]	->	[]	 	L	H	;
18	[C0]	х	1]	->	[H	L	;
19	[C0	0	0]	->	[Н	L	;
20	[C0	1	0]	->	[L	H	;
21	[C0	0	0	 j	->	[]	 	L	H	;
22	[C0]	1	0]	->	[]	 	H	L	;
23	[C0	1	0	 j	->	[]	 	L	H	;

Test D flip-flop

24	[C1	-x	0]	->	[]	 	-LH-];
25	[C0]	-x	1]	->	[]	 	-HL-];
26	[C0]	-0	0]	->	[]	 	-HL-];
27	[C0	-1	0]	->	[]	 	-LH-];
28	[C0]	-1	0]	->	[-LH-];
29	[C0	-0	0	 j	->	[-HL-];

end of module FLIPFLOP



Figure 19. JEDEC File with Test Vectors

```
ABEL(tm) Version 2.10c FutureNet/Data-IO Corp.
          JEDEC file for: P16V8R
Created on: 20-Jul-87 01:59 PM
Basic Flip-flop example
  By Derrick Tuten 13 July 1987
  SGS-THOMSON Microelectronics
QP20* QF2194*
L0000
111111111111010111111111111111111111
111111111101101111111111111111111111
1111111110010111111111111111111111111
11111111111111110111111111111111111
111111111011111101111111111111111
```



Figure 19. ABEL Jedec File with Test Vectors (Cont'd)

```
1111111111111111111011111111001
1111111111111111111111110011011
11111111101111111111101111111101
111111111011111111111111101011111
L2048
11111111*
1.2056
L2120
11000000*
L2128
L2192
01*
N Test RS latch*
V0001 X01XXXXXXXXXXXXXXLHN*
V0002 X10XXXXXXXXXXXXXXXXHLN*
V0003 X11XXXXXXXXXXXXXXXXHLN*
V0004 X10XXXXXXXXXXXXXXXXHLN*
V0005 X01XXXXXXXXXXXXXXXLHN*
V0006 X11XXXXXXXXXXXXXXXLHN*
N Test JK flip-flop*
V0007 CXX1XXXXONXLHXXXXXXN*
V0008 CXX0XXXX1NXHLXXXXXN*
V0009 CXX0XX010NXHLXXXXXXN*
V0010 CXX0XX000NXHLXXXXXXN*
V0011 CXX0XX110NXLHXXXXXXX*
V0012 CXX0XX100NXLHXXXXXXN*
V0013 CXX0XX000NXLHXXXXXXN*
V0014 CXX0XX110NXHLXXXXXXN*
V0015 CXX0XX100NXLHXXXXXXN*
V0016 CXX0XX010NXHLXXXXXXN*
N Test T flip-flop*
V0017 CXX1XXXXONXXXXLHXXN*
V0018 CXX0XXXX1NXXXXHLXXN*
V0019 CXX00XXX0NXXXXXHLXXN*
V0020 CXX01XXX0NXXXXXLHXXN*
V0021 CXX00XXX0NXXXXXLHXXN*
V0022 CXX01XXX0NXXXXXHLXXN*
V0023 CXX01XXX0NXXXXLHXXN*
N Test D flip-flop*
V0024 CXX1XXXXONXXXLHXXXXN*
V0025 CXX0XXXX1NXXXHLXXXXN*
V0026 CXX0X0XX0NXXXHLXXXXN*
V0027 CXX0X1XX0NXXXLHXXXXN*
V0028 CXX0X1XX0NXXXLHXXXXN*
V0029 CXX0X0XX0NXXXHLXXXXN*
C5DAA*
E61D
```



A 20V8 Application

Widely used in computer and data communications circuits, multiplexers route one of several input banks to an output, based on the condition of select inputs. This particular version has 4 input banks, each 4-bits wide (figure 1); therefore, two select lines are required to choose 1 of 4 inputs, as shown in the functin table of figure 2.

Possible applications for our multiplexer include bus selection in a multibus computer environment, or data manipulation in an arithmetic/logic circuit. With a total of 16 multiplexer inputs and two Select inputs, this design is well suited for the GAL20V8. The Pin Connection choosen for this example is shown in figure 3; actual pin placement of the multiplexer outputs is not critical since the versatility of the GAL20V8 allows the designer to choose that combination of output pins that best suits the board layout. The device was programmed using both CUPL and ABEL.

Figure 1. Block Diagram



Figure 2. Function Table

S ₁	S ₀	A _{OUT}	воит	с _{оит}	D _{OUT}
0	0	A0	B0	C0	D0
0	1	A1	B1	C1	D1
1	0	A2	B2	C2	D2
1	1	A3	B3	C3	D3

Figure 3. Pin Connection



ł

Figure 4. CUPL Design Input File

```
Name
          QUADMUX:
          00001;
Partno
Date
          30/06/87;
Revision
          01;
Designer
         ALBERTO:
Company
         SGS-THOMSON Microelectronics
         PC AT;
Assembly
Location
         PLZN1;
FORMAT
         JEDEC:
/*
                                                          */
/* QUAD 4!1 MULTIPLEXER
                                                          */
/*
                                                          */
/* Allowable Target Device Types: G20V8
                                                          */·
/**
    Inputs **/
       [1..4] = [A0..3];
Pin
                            /* INPUTS MULTIPLEXER A
                                                          */
       [5..8] = [B0..3];
Pin
                            /* INPUTS MULTIPLEXER B
                                                          */
Pin [9..11,13] = [C0..3] ;
                            /* INPUTS MULTIPLEXER C
                                                          */
     [14..17] = [D0..3];
                            /* INPUTS MULTIPLEXER D
Pin
                                                          */
Pin
      [22,23] = [S0,S1];
                            /* MULTIPLEXER SELECT
                                                          */
/**
    Outputs **/
Pin
     [21..18] = [A,B,C,D];
                           /* OUTPUTS MULTIPLEXER
                                                         */
/** Declarations and Intermediate Variable Definitions **/
  CA0 = !S0 \& !S1 :
                            /* CONTROL DATA 0
                                                         */
  CB1 = S0 & !S1
                            /* CONTROL DATA 1
                                                         */
                ;
  CC2 = !S0 &
                           /* CONTROL DATA 2
              S1
                                                         */
                :
  CD3 =
        SO &
              S1
                            /* CONTROL DATA 3
                :
                                                         */
/** Logic Equations **/
 A = (CAO & AO) # (CB1 & A1) # (CC2 & A2) # (CD3 & AS) ;
 B = (CA0 \& B0) # (CB1 \& B1) # (CC2 \& B2) # (CD3 \& B3);
 C = (CAO \& CO) # (CB1 \& C1) # (CC2 \& C2) # (CD3 \& C3)
                                                ;
 D = (CAO \& DO) # (CB1 \& D1) # (CC2 \& D2) # (CD3 \& D3);
```



Figure 5. CUPL Simulation File

```
CSIM Version 2.11b Serial# 5-00001-154
Copyright (C) 1983,1986 Personal CAD Systems, Inc.
CREATED Fri Sep 18 18:29:31 1987
```

LISTING FOR SIMULATION FILE: QUADMUX.si

```
1: Name
                QUADMUX:
  2: Partno
                00001;
  3: Revision
                01;
  4: Date
                30/06/87:
  5: Designer
                ALBERTO:
  6: Company
                SGS-THOMSON Microelectronics
  7: Location
                PLZN1;
  3: Assembly
                PC AT;
  9: Format
                JEDEC:
 11: /*
                                                   */
 12: /*
                                                   */
       QUAD 411 MULTIPLEXER
                                                   */
 13: /*
 15: /*
          Target Devices: G20V8
                                                   */
 17:
 18:
 19: Order: S0,S1,%2,A0..3,%1,A,%3,B0..3,%1,B,%S,C0..3,%1,C,%S,
         D0..3,%1,D;
 20:
 21:
Simulation Results
S01 A0123 A
             B0123 B
                   C0123 C
                          D0123 D
0001: 00
              1000 H
                    1000 H
       1000 H
                           1000 H
0002: 10
       1000 L
              1000 L
                    1000 L
                           1000 L
0003: 01
       1000 L
              1000 L
                    1000 L
                           1000 L
0004: 11
       1000 L
              1000 L
                    1000 L
                           1000 L
0005: 00
       1001 H
              1001 H
                    1001 H
                           1001 H
0006: 10
       1001 L
              1001 L
                    1001
                           1001
                        Ŀ
                              1
0007: 01
       1001 L
              1001
                 L
                    1001 L
                           1001
                              L
0008: 11
       1001 H
              1001 H
                    1001 H
                           1001
                              Н
       OXXX L
0009: 00
              X101 X
                    X101 X
                           1XXX H
0010: 10
       0X11 X
             X101 H
                    X101 H
                           1X00 X
```



Figure 6. ABEL Input and Simulation File

```
module
         QUAD4T01
title
       1
        Quad 4 to 1 Multiplexer
         By Derrick Tuten 13 July 1987
         SGS-THOMSON Microelectronics
       " device declaration
         location keyword
                            device code
           U003
                  device
                              'P20V8S';
       " pin declaration
         " inputs
           A0, A1, A2, A3
                        pin 1,2,3,4;
           B0, B1, B2, B3
                        pin 5,6,7,8;
           C0, C1, C2, C3
                        pin 9,10,11,13;
           D0, D1, D2, D3
                        pin 14,15,16,17;
         " outputs
           Aout, Bout
                        pin 21,20;
           Cout, Dout
                        pin 19,18;
         " control
           S0,S1
                        pin 22,23;
equations
       " A Multiplexer
                   (!S1 & !S0 & A0) # (!S1 & S0 & A1) #
         Aout =
                    (S1 & !S0 & A2) # (S1 & S0 & A3);
       " B Multiplexer
         Bout =
                   (!S1 & !S0 & B0) # (!S1 & S0 & B1) #
                    (S1 & !S0 & B2) # (S1 & S0 & B3);
       " C Multiplexer
        Cout =
                   (!S1 & !S0 & C0) # (!S1 & S0 & C1) #
                    (S1 & !S0 & C2) # (S1 & S0 & C3);
       " D Multiplexer
                   (!S1 & !S0 & D0) # (!S1 & S0 & D1) #
         Dout =
                    (S1 & !S0 & D2) # (S1 & S0 & D3);
test vectors 'Test A Multiplexer'
       ( [S1 ,S0 ,A0 ,A1 ,A2 ,A3 ] -> [ Aout] )
         [0, 0, 1, 0, 0, 0] \rightarrow [
                                         1
                                            ];
         I
          0,1,0,1,0,0] -> [
                                         1
                                            ];
         [1,0,0,0,1,0] -> [
                                         1
                                            1;
         [1,1,0,0,0,1]->[
                                         1
                                            1;
         [0, 0, 0, 0, 0, 0]
                          0,1]->[
                                         0
                                            1;
test_vectors
             'Test B Multiplexer'
       ( [S1,S0,B0,B1,B2,B3] -> [ Bout] )
         [0,0,1,0,0,0]
                                   -> [
                                         1
                                            1;
              1,0,
                       1,0
         [0,
                               0
                                 1
                                   ->
                                      Γ
                                         1
                                            1;
                             ,
          1
         [
              0
                   0
                       0
                               0
                                 1
                                   -> [
            ,
                           1
                                         1
                ,
                    ,
                         ,
                             ,
                                            1;
                 , 0
         ſ
          1
              1
                       0
                          0
                               1
                                 ]
                                   ->
                                      ſ
                                         1
                                            1;
            ,
                     ,
                         ,
                             ,
         ſ
          0
            ,
              0
                 , 0,
                       0,0
                               1]
                                  -> [
                                         0
                                            1;
                             ,
```



Figure 6. ABEL Input and Simulation File (Cont'd)

test vectors 'Test C Multiplexer' ([S1 ,S0 ,C0 ,C1 ,C2 ,C3 1 -> [Cout]) , 0 [0 , 0 , 0 , 1 , 0 1 -> ٢ 1 1; Ľ 0 ı, 0 1 0 0 1 -> 1 . ſ 1; , , , , Γ 1 0 0 0 1 , 0 1 -> Γ 1 1; . . , 1, , 0 E 1 0 , 0, 1] 1 -> 1 1; 1 , 0 1] [0 0 0 0 -> ٢ 0 1; , , , . test vectors 'Test D Multiplexer' ([S1 ,S0 ,D0 ,D1 ,D2 ,D3] -> ſ Dout]) [0,0,1,0,0,0 1 -> 1 [1: [0,1,0,1,0, 0 -> 1]; 1 [[1,0,0,0,1, 0 1 -> 1 1; [[1,1,0,0,0, 1 1 -> [1]; ο, ſ 0,0,0,0, 1 1 -> Ε 0];

end QUAD4T01

Figure 7. ABEL Reduced Equations

ABEL(tm) Version 2.10a - Document Generator Quad 4 to 1 Multiplexer By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Equations for Module QUAD4T01

Device U003

- Reduced Equations:

Aout = (A0 & !S0 & !S1 # A1 & S0 & !S1 # A2 & !S0 & S1 # A3 & S0 & S1); Bout = (B0 & !S0 & !S1 # B1 & S0 & !S1 # B2 & !S0 & S1 # B3 & S0 & S1); Cout = (C0 & !S0 & !S1 # C1 & S0 & !S1 # C2 & !S0 & S1 # C3 & S0 & S1); Dout = (D0 & !S0 & !S1 # D1 & S0 & !S1 # D2 & !S0 & S1 # D3 & S0 & S1);



Figure 8. ABEL Chip Diagram

ABEL(tm) Version 2.10a - Document Generator Quad 4 to 1 Multiplexer By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Chip diagram for Module QUAD4TO1

Device U003



P20V8S



Figure 9. ABEL Chip Usage

ABEL(tm) Version 2.10a - Document Generator Quad 4 to 1 Multiplexer By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics for Module QUAD4TO1

Device U003

Device Type: P20V8S

Terms Used: 16 out of 64

		Terms			
Pin #	Name	Used	Max	Term Type	Pin Type
1	A0				Input
2	Al				Input
3	A2				Input
4	A3				Input
5	во				Input
6	B1				Input
7	B2				Input
8	B3				Input
9	CO				Input
10	C1				Input
11	C2				Input
12	GND				GND
13	C3				Input
14	DO				Input
15	D1	0	8	Normal	I/0
16	D2	0	8	Normal	I/0
17	D3	0	8	Normal	I/O
18	Dout	4	8	Normal	Output
19	Cout	4	8	Normal	Output
20	Bout	4	8	Normal	I/O
21	Aout	4	8	Normal	I/0
22	SO	0	8	Normal	I/0
23	Sl				Input
24	Vcc				vcc



Figure 10. ABEL Test Vectors

ABEL(tm) Version 2.10a - Document Generator Quad 4 to 1 Multiplexer By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Test Vectors for Module QUAD4T01

Device U003

Test A Multiplexer

1	[1000	 	 	-00-]	->	[H]	;
2	[0100	 	 	-10-]	->	[]	 	 	H]	;
3	[0010	 	 	-01-]	->	[]	 	 	H]	;
4	[0001	 	 	-11-]	->	[]	 	 	H]	;
5	[0001	 	 	-00-]	->	[]	 	 	L]	;

Test B Multiplexer

6	[1000	 	 -00-]	->	[Н		; ;
7	[]	0100	 	 -10-]	->	[]	 	 H	2	; ;
8	[]	0010	 	 -01-]	->	[]	 	 Н		;
9	[]	0001	 	 -11-]	->	[]	 	 H		;
10	[0001	 	 -00-]	->	[]	 	 L		;

Test C Multiplexer

11	[]	 100-	0	 -00-]	->	[]	 	 H];
12	[]	 010-	0	 -10-]	->	[]	 	 H-];
13	[]	 001-	0	 -01-]	->	[]	 	 H-];
14	[]	 000-	1	 -11-]	->	[]	 	 H-];
15	[]	 000-	1	 -00-]	->	[L-];

Test D Multiplexer

16	[]	 	-100	0	-00-]	->	[]	 	 -н]	;
17	[]	 	-010	0	-10-]	->	[]	 	 -H]	;
18	[-001	0	-01-]	->	[]	 	 -H]	;
19	[-000	1	-11-]	->	[]	 	 -H	j	;
20	[-000	1	-00-j	->	[]	 	 -L]	;

end of module QUAD4T01


QUAD 1:1 MULTIPLEXER

Figure 11. JEDEC with Test Vectors and Fuse Map

```
ABEL(tm) Version 2.10c FutureNet/Data-IO Corp.
    JEDEC file for: P20V8S
Created on: 20-Jul-87 02:07 PM
Quad 4 to 1 Multiplexer
By Derrick Tuten 13 July 1987
SGS-THOMSON Microelectronics
QP24* QF2706*
L0000
```



QUAD 1:1 MULTIPLEXER

Figure 11. JEDEC File with Test Vectors and Fuse Map (Cont'd)

```
L2560
01111000*
L2568
L2632
1*
L2633
0*
L2634
0*
L2635
0*
L2636
0*
L2637
1*
L2638
1*
L2639
1*
L2640
L2704
10*
N Test A Multiplexer*
N Test B Multiplexer*
V0006 XXXX1000XXXNXXXXXNNHX00N*
V0007 XXXX0100XXXNXXXXNNHX10N*
V0008 XXXX0010XXXNXXXXXNNHX01N*
V0009 XXXX0001XXXNXXXXXNNHX11N*
V0010 XXXX0001XXXNXXXXNNLX00N*
N Test C Multiplexer*
```



QUAD 1:1 MULTIPLEXER

Figure 11. JEDEC File with Test Vectors (Cont'd)

V0011 XXXXXXX100N0XXXXNHXX00N* V0012 XXXXXXX010N0XXXXNHXX10N* V0013 XXXXXXX001N0XXXXNHXX1N* V0014 XXXXXX000N1XXXXNHXX1N* V0015 XXXXXX000N1XXXXNLXX0N* N Test D Multiplexer* V0016 XXXXXXXXXXX1000HNXX0N* V0017 XXXXXXXXXXX1000HNXX0N* V0018 XXXXXXXXXXX0010HNXX01N* V0019 XXXXXXXXXXX0001HNXX1N* V0019 XXXXXXXXXXX0001HNXX1N* V0019 XXXXXXXXXXX0001HNXX1N* V0019 XXXXXXXXXXX0001HNXX1N* V0019 XXXXXXXXXXXX0001HNXX1N* V0019 XXXXXXXXXXXX0001HNXX1N* V0019 XXXXXXXXXXXX0001HNXX1N* V0019 XXXXXXXXXXXXX0001HNXX1N*



Using abel

Here a GAL16V8 is used to drive a seven segment display. Included in the GAL is a decimal up-down counter with asynchronous carry-out and reset functions. The clock and carry-out pins make the counter fully cascadable to form large counters. The ABEL design input files and simulation file are shown in figure 1.

Note that the counter requires seven registers and the asynchronous output, taking full advantage of the GAL architecture.

The JEDEC file with fuse map and test vectors is shown in figure 6.

Figure 1. ABEL Input and Simulation File

module	segcnt7
title '	Seven Segment Display Counter
	By Derrick Tuten 13 July 1987
	SUS-THUMSUN Microelectronics
	a Seven-Segment Counter: counts from 0 - 9
u fi	a b and loops with a carry out at 9 for cascading
	displays.
" e	d c <- Segement identification.
и '.	
"	
"	
"	
"	device declaration
	" location keyword device code
	U005
"	pin declaration
	" inputs
	CIK, CIT, dir, OE pin 1, 2, 3, 11;
	= 0 utputs
	a, b, c, u, e, i, g pin 19, 10, 17, 10, 15, 14, 15; carry out nin 12:
	C, X, Z = .C., .X., .Z.;
11	Counter States
	ZERO = ^b1111110;
	$ONE = \Delta D0110000;$
	TWO = ABII0I101;
	THREE = \wedge B111001;
	FOUR = ABOILOOIL;
	$FIVE = \langle BIOIIOII;$
	SIX = ADIOIIII;
	$SEVEN = \Delta DIII0000;$
	$NINE = ^b1111011;$
	WIND - DITIVITY
"	Counter Modes
	<pre>mode = [clr,dir];</pre>
	up = [1, 1];
	down = [1, 0];
	clear = [0, X];



Figure 1. ABEL Input and Simulation File (Cont'd)

equations

![a,b,c,d carry_out	<pre>,e,f,g] := (mode == clear) & ![1,1,1,1,1,1,0]; = (mode != clear) & a & b & c & d & !e & f & g;</pre>
test_vectors ([cl: [c [c [c [c [c [c [c [c [c [c	<pre>c, mode, OE] -> [a,b,c,d,e,f,g]) ,clear, 0] -> ZERO; , up , 0] -> ONE; , up , 0] -> TWo; , up , 0] -> THREE; , up , 0] -> FOUR; , up , 0] -> FIVE; , up , 0] -> SIX; , up , 0] -> SEVEN; , up , 0] -> SEVEN; , up , 0] -> SEVEN; , up , 0] -> SIGHT; , up , 0] -> SIGHT; , down, 0] -> NINE; , down, 0] -> SIX; , down, 0] -> FIVE; , down, 0] -> FIVE; , down, 0] -> THREE; , down, 0] -> THREE; , down, 0] -> TWO; , down, 0] -> TWO; , down, 0] -> ONE;</pre>
state_diagram [a,b	,c,d,e,f,g]
State ZERO :	<pre>case (mode == up) : ONE; (mode == down) : NINE;</pre>
State ONE :	<pre>endcase; case (mode == up) : TWO; (mode == down) : ZERO;</pre>
State TWO :	<pre>enacase; case (mode == up) : THREE; (mode == down) : ONE;</pre>
State THREE :	endcase; case (mode == up) : FOUR; (mode == down) : TWO;
State FOUR :	<pre>endcase; case (mode == up) : FIVE; (mode == down) : THREE;</pre>
State FIVE :	endcase; case (mode == up) : SIX; (mode == down) : FOUR;
State SIX :	<pre>endcase; case (mode == up) : SEVEN; (mode == down) : FIVE;</pre>
State SEVEN :	<pre>endcase; case (mode == up) : EIGHT; (mode == down) : SIX;</pre>
State EIGHT :	<pre>endcase; case (mode == up) : NINE; (mode == down) : SEVEN;</pre>
State NINE :	<pre>endcase; case (mode == up) : ZERO; (mode == down) : EIGHT; endcase;</pre>

end segcnt7



Figure 2. ABEL Reduced Equations

ABEL(tm) Version 2.10a - Document Generator Seven Segment Display Counter By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Equations for Module segent7

Device U005

- Reduced Equations:

- a := !(a & !b & c & clr & d & !dir & !e & f & g # a & b & !c & clr & d & !dir & e & !f & g # a & b & c & clr & d & dir & !e & !f & g # a & b & c & clr & d & dir & e & f & !g);
- c := !(!a & b & c & clr & !d & dir & !e & !f & !g # a & b & c & clr & d & !dir & !e & !f & g);
- d := !(a & !b & c & clr & d & !dir & !e & f & g # a & b & !c & clr & d & !dir & e & !f & g # a & b & c & clr & d & dir & !e & !f & g # a & b & c & clr & d & dir & e & f & !g # a & !b & c & clr & d & dir & e & f & g # a & b & c & clr & d & ir & e & f & g;
- e := !(a & !b & c & clr & d & !dir & !e & f & g # a & b & c & clr & d & dir & !e & !f & g # !a & b & c & clr & !d & dir & !e & f & g # !a & b & c & clr & !d & !dir & !e & f & g # a & b & !c & clr & d & e & !f & g # a & b & c & clr & d & e & f # a & c & clr & d & e & f
- g := !(a & b & !c & clr & d & !dir & e & !f & g # a & b & c & clr & d & dir & e & f & !g # a & !b & c & clr & d & dir & e & f & g # a & b & c & clr & d & !dir & e & f & g



Figure 2. ABEL Reduced Equations (Cont'd)

```
ABEL(tm) Version 2.10a - Document Generator
Seven Segment Display Counter
By Derrick Tuten 13 July 1987
SGS-THOMSON Microelectronics
Equations for Module segcnt7
```

Device U005

!clr
!a & b & c & !d & !dir & !e & !f & !g
a & b & c & d & dir & !e & f & g);

 $carry_out = (a \& b \& c \& clr \& d \& !e \& f \& g);$

Figure 3. Chip Diagram

```
ABEL(tm) Version 2.10a - Document Generator
Seven Segment Display Counter
By Derrick Tuten 13 July 1987
SGS-THOMSON Microelectronics
Chip diagram for Module segont7
```

Device U005



P16V8R



Figure 4. Chip Usage

ABEL(tm) Version 2.10a - Document Generator Seven Segment Display Counter By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics for Module segcnt7

Device U005

Device Type: P16V8R

Terms Used: 39 out of 64

Pin #	Name	Terms Used	Max	Term Type	Pin Type
1	clk				Clock
2	clr				Input
3	dir				Input
4					Input
5					Input
6					Input
7					Input
8					Input
9					Input
10	GND				GND
11	OE				Enable
12	carry_out	1	8	Normal	I/O
13	g	7	8	Normal	I/0
14	f	7	8	Normal	I/0
15	e	7	8	Normal	I/0
16	d	6	8	Normal	I/0
17	c	2	8	Normal	I/0
18	b	4	8	Normal	I/0
19	a	4	8	Normal	I/0
20	Vcc				VCC



Figure 5. ABEL Test Vectors

ABEL(tm) Version 2.10a - Document Generator Seven Segment Display Counter By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Test Vectors for Module segent7

Device U005

1	[C0X-	 0-	 ?] ->	[]	 	LHHH	ннн-];
2	[C11-	 0-] ->	[]	 	LLLL	HHL-];
3	[C11-	 0-] ->	[]	 	HLHH	LHH-j;
4	[C11-	 0-] ->	[]	 	HLLH	HHH-];
5	[C11-	 0-] ->	[]	 	HHLL	HHL-];
6	[C11-	 0-] ->	[]	 	HHLH	HLH-];
7	[C11-	 0-	 	->	[]	 	HHHH	HLH-];
8	[C11-	 0-]	->	[]	 	LLLL	HHH-];
9	[C11-	 0-	 	j ->	[HHHH	HHH-];
10	[C11-	 0-]] ->	[]	 	HHLH	HHH-];
11	[C11-	 0-]] ->	[]	 	LHHH	HHH-];
12	[C10-	 0-	 	j ->	[HHLH	HHH-];
13	[C10-	 0-	 	j ->	[HHHH	HHH-];
14	[C10-	 1-]] ->	[ZZZZ	ZZZ-j;
15	[C10-	 0-]	j ->	[HHHH	HLH-];
16	[C10-	 0-]	->	[]	 	HHLH	HLH-];
17	[C10-	 0-]	->	[]	 	HHLL	HHL-j;
18	[C10-	 0-]	->	[]	 	HLLH	HHH−];
19	[C10-	 0-]	->	[]	 	HLHH	LHH-];
20	[C10-	 0-]	->	[]	 	LLLL	HHL-];

end of module segcnt7



Figure 6. ABEL JEDEC File with Test Vectors and Fuse Map

```
ABEL(tm) Version 2.10c FutureNet/Data-IO Corp.
                                 JEDEC file for: P16V8R
Created on: 20-Jul-87 01:25 PM
 Seven Segment Display Counter
      By Derrick Tuten 13 July 1987
      SGS-THOMSON Microelectronics
QP20* QF2194*
L0000
0101101011011101110110110111111
0101100111101101110111011011111
0101010111011101110111011011111
01010101110111011101110111101111
0110010111011101110110110111011111
01011010110111011101110111011111
010101101101110111011011011111
0101100111011101110111011101111
0110010111011101110111011101110
0101100111011101110111011011011111
010110101101110111011011011111
0101100111101101110111011011111
0101010111011101110111011011111
01010101110111011101110111101111
01010110110111011101110111011111
01011001110111011101110111011111
010110101101110111011011011111
0101010111011101110111011011011111
01100101110111101110110111011111
01101001110111101110110110111011111
01011101111011011101111011011111
0101110111011101110111011111111
01011111110111011101110111011111
0101010111011101110111011101111
01100101110111101110111011101111
0101100111011101110111011011011111
01010110110111011101110111011111
01011001110111011101110111011111
0110100111011101110110111011111
01011101111011011101111011011111
```



Figure 6. ABEL JEDEC File with Test Vectors and Fuse Map (Cont'd)

```
0101100111101101110111011011111
01010101110111011101110111101111
01010110110111011101110111011111
01011001110111011101110111011111
11101001110111101110111011101110
1101010111011101110110110111011111
0101110111011101110110110110111111
L2048
0000001*
T.2056
L2120
0000001*
L2128
L2192
01*
V0001 COXXXXXXNOXLHHHHHHN*
V0002 C11XXXXXNOXLLLLHHLN*
V0003 C11XXXXXN0XHLHHLHHN*
V0004 C11XXXXXNOXHLLHHHHN*
V0005 C11XXXXXN0XHHLLHHLN*
V0006 C11XXXXXN0XHHLHHLHN*
V0007 C11XXXXXN0XHHHHHLHN*
V0008 C11XXXXXNOXLLLLHHHN*
V0009 C11XXXXXN0XHHHHHHHN*
V0010 C11XXXXXN0XHHLHHHHN*
V0011 C11XXXXXNOXLHHHHHHN*
V0012 C10XXXXXN0XHHLHHHHN*
V0013 C10XXXXXN0XHHHHHHHN*
V0014 C10XXXXXN1XZZZZZZXN*
V0015 C10XXXXXN0XHHHHHLHN*
V0016 C10XXXXXN0XHHLHHLHN*
V0017 C10XXXXXXN0XHHLLHHLN*
V0018 C10XXXXXNOXHLLHHHHN*
V0019 C10XXXXXN0XHLHHLHHN*
V0020 C10XXXXXN0XLLLLHHLN*
C7B51*
```

85BD



In this example a GAL20V8 implements a sevenbit counter with asynchronous carry-out and load functions. As illustrated in the block diagram (figure 1) and Pin Connections diagram (figure 2), the carry-in and carry-out pins make the counter fully cascadable to form larger counters. The CUPL de sign input file is shown in figure 3, and simulation files in figure 4, while the ABEL design input file and simulation file are shown in figure 5. Note that the counter requires seven register and one asynchronous output, taking full advantage of the generic architecture of the GAL20V8.



Figure 1. Block Diagram

Figure 2. Pin Connections





Figure 3. CUPL Design Input File

```
Name
             COUNTER;
Partno
             00001;
Date
             01/07/87;
Revision
             01;
Designer
             ALBERTO;
Company
             SGS-THOMSON Microelectronics
Assembly
             PC AT;
             PLZN1:
Location
Device
             G20V8;
Format.
             JEDEC:
/*
                                                          */
/* 7-BIT COUNTER WITH LOAD AND CARRY : INPUT FILE
                                                          */
.
/*
                                                          */
/* Allowable Target Device Types : G20V8
                                                          */
/**
   Inputs **/
     [2..8] = [D0..6] ;
[1,13,10] = [CLK,OE,CLR] ;
Pin
                                      /* INPUT D0..6
                                                          */
                                      /* CONTRGL INPUT
Pin
                                                          */
Pin
        [9,23] = [LD,CIN];
                                      /* LOAD AND CARRY-IN
                                                          */
/**
    Outputs **/
      [22..16] = [Q0..6];
210
                                      /* OUTPUT Q0..6
                                                          */
Pin
              15 = COUT;
                                      /* CARRY OUTPUT
                                                          */
/** Declarations and Intermediate Variable Definitions **/
 QTOT = Q6 & Q5 & Q4 & Q3 & Q2 & Q1 & Q0 ;
/** Logic Equations **/
QO.D = (LD \& DC)
     # :LD & :QO & CIN) & :CLR ;
Q1.D = (LD \& D1)
     Ŧ
       1LD & 1Q1 & Q0 & CIN
      !LD & Q1 & ! Q0) & ! CLR ;
     #
Q2.D = (LD \& D2)
     # !LD & !Q2 & Q1 & Q0 & CIN
     # !LD & Q2 & (!Q1 # !Q0)) & !CLR :
Q3.D = (LD \& D3)
     #
       :LD & : Q3 & Q2 & Q1 & Q0 & CIN
     # !LD & Q3 & (!Q2 # !Q1 # !Q0)) & !CLR :
Q4.D = (LD \& D4)
     # !LD & !Q4 & Q3 & Q2 & Q1 & Q0 & CIN
     # !LD & Q4 & (!Q3 # !Q2 # !Q1 # !Q0)) & !CLR :
Q5.D = (LD & D5
     #
       1 LD & 1 Q5 & Q4 & Q3 & Q2 & Q1 & Q0 & CIN
     # !LD & Q5 & (!Q4 # !Q3 # !Q2 # !Q1 # !Q0)) & !CLR :
Q6.D = (LD \& D6
     # !LD & !Q6 & Q5 & Q4 & Q3 & Q2 & Q1 & Q0 & CIN
     # !LD & Q6 & (!Q5 # !Q4 # !Q3 # !Q2 # !Q1 # !Q0)) & !CLR:
COUT = !LD & QTOT & CIN :
```



Figure 4. CUPL Simulation File

```
CSIM Version 2.11b Serial# 5-00001-154
Copyright (C) 1983,1986 Personal CAD Systems, Inc.
CREATED Fri Sep 18 18:32:07 1987
```

LISTING FOR SIMULATION FILE: COUNTER.si

1: 2: 3: 4: 5:	Nar Par Rev Dat Des Cor	ne rtno /isio ce signo mpany	on er y		COUNTE 00001; 01; 01/07/ ALBERT SGS-TH	R; 87; 0: 0 MSO 1	N Mic	roele	ectro	nics	
7:	Loc	catio	on		PLZN1;						
8:	ASS	semb	IУ		PC AI;						
9:	101	mat			JEDEC;	ale ale ale ale a			ماد ماد ماد ماد ما	ما الله على	1 4 4 4 4
10:	/**	****	****		****	****	****	****	****	*****	****/ */
12.	/*	7-B		ראווכ						STMULATION FUE	*/
12.	/*	1 0.	11 00			LOAD			•	SINCERTION TILL	*/
14.	/*>	****	****	****	*******	****	*****	****	****	****	****/
15:	/*		Тан	raet	. Devices	: G20	2V8				*/
16:	′ /*>	****	****	****	*******	****	*****	****	****	*****	****/
17:	•										•
18:											
19:	Ord	der:	OE,9	63,0	CLK,%3,CL	R,%3,	,LD,%	2,DO	6,%	2,Q06,%2,COUT,%3,CI	Ν;
20:											
21:											
=====	===:	====:	====	====	==========	22222	====: wulot:			**	=====
						311					
	0F	CLK	CLR		D0123456	0012	23456	COU	CTN		
	02	02.0	02.1	20	20120100	4011			0111		
0001:	0	С	1	0	XXXXXXX	LLL	LLLL	L	1		
0002:	0	С	0	1	0001111	LLL	_нннн	L	1		
0003:	0	С	0	0	XXXXXXX	HLL	ТНННН	L	1		
0004:	0	С	0	0	XXXXXXX	LHL	_НННН	L	1		
0005:	0	С	0	0	XXXXXXX	HHL	_НННН	L	1		
0006:	0	С	0	0	XXXXXXX	LLF	чнннн	L	1		
0007:	0	С	0	0	XXXXXXX	HLF	чннн	L	1		
0008:	0	С	0	0	XXXXXXX	LHF	нннн	L	1		
0009:	0	С	0	0	XXXXXXX	НН	чнннн	н	1		
0010:	0	С	0	0	XXXXXXX	LLI	LLLL	L	1		
0011:	0	С	0	0	XXXXXXX	HLL	LLLL	L	1		
0012:	0	С	0	0	XXXXXXX	LHL		L	1		
0013:	1	c	0	0	0000000	ZZZ	ZZZZZ	Ļ	1		
0014:	0	C	0	0	0000000			Ļ	1		
0015:	0	C	0	0	0000000	HLH		L	1		
0015:	Ű	U O	0	1		- HLF		L			
0017:	0	U O	0	0	******			L 1	0		
0018:	U	U	0	U	~~~~~		1LHLH	L	0		



Figure 5. ABEL Input and Simulation Files

module title	,	BITCNTR7 7 Bit Counter with Asynchronous Carry-out and Load Functions. By Derrick Tuten 13 July 1987	
		SGS-THOMSON Microelectronics	
	11	device declaration	
	"	location keyword device code U004 device 'P20V8R';	
	"	pin declaration " inputs D0,D1,D2,D3 pin 2,3,4,5; D4,D5,D6 pin 6,7,8;	
		" outputs Q0,Q1,Q2,Q3 pin 22,21,20,19; Q4,Q5,Q6 pin 18,17,16;	
		<pre>" control CLK,LD,CLR pin 1,9,10; CARRYIN pin 23; CARRYOUT pin 15; OE pin 13; " declarations C,H,L,X,Z = .C.,1,0,.X.,.Z.;</pre>	
equation	ons	5	
Q0 :=		(LD & DO # !LD & !QO & CARRYIN) & !CLR;	" LOAD D0 " TOGGLE
Q1 :=		(LD & D1 # .!LD & !Q1 & Q0 & CARRYIN # !LD & Q1 & !Q0) & !CLR;	" LOAD D1 " TOGGLE " HOLD
Q2 :=		(LD & D2 # !LD & !Q2 & Q1 & Q0 & CARRYIN # !LD & Q2 & !Q1 # !LD & Q2 & !Q0) & !CLR;	" LOAD D2 " TOGGLE " HOLD " HOLD
Q3 :=		(LD & D3 # !LD & !Q3 & Q2 & Q1 & Q0 & CARRYIN # !LD & Q3 & !Q2 # !LD & Q3 & !Q1 # !LD & Q3 & !Q1 #	" LOAD D3 " TOGGLE " HOLD " HOLD " HOLD
Q4 :=		(LD & D4 # !LD & !Q4 & Q3 & Q2 & Q1 & Q0 & CARRYIN # !LD & Q4 & !Q3 # !LD & Q4 & !Q2 # !LD & Q4 & !Q1 # !LD & Q4 & !Q1 #	" LOAD D4 " TOGGLE " HOLD " HOLD " HOLD " HOLD



Figure 5. ABEL Input and Simulation Files (Cont'd)

Q5	:=	(LD & !LD & !LD & !LD & !LD & !LD & !LD & !LD &	D5 # !Q5 & Q4 & Q3 & Q2 & Q1 & Q0 & CARRYIN # Q5 & !Q4 # Q5 & !Q3 # Q5 & !Q2 # Q5 & !Q1 # Q5 & !Q1 # Q5 & !Q0) & !CLR;	" LOAD D5 " TOGGLE " HOLD " HOLD " HOLD " HOLD " HOLD " HOLD
Q6	:=	(LD & !LD & !LD & !LD & !LD & !LD & !LD & !LD &	D6 # !Q6 & Q5 & Q4 & Q3 & Q2 & Q1 & Q0 & CARRYIN # Q6 & !Q5 # Q6 & !Q4 # Q6 & !Q3 # Q6 & !Q2 # Q6 & !Q1 # Q6 & !Q1 # Q6 & !Q0) & !CLR;	" LOAD D6 " TOGGLE " HOLD " HOLD " HOLD " HOLD " HOLD " HOLD
CARF	RYOUT	= !LD	& Q6 & Q5 & Q4 & Q3 & Q2 & Q1 & Q0 & CARRYIN;	" CARRYOUT
test	_vect	ors '	Test Counter '	
([CI [Q6,	LK, OE, Q5, Q4	CLR,LD ,Q3,Q2	,CARRYIN,D6,D5,D4,D3,D2,D1,D0] -> ,Q1,Q0,CARRYOUT])	
	1, X, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,	X, X	$\begin{array}{llllllllllllllllllllllllllllllllllll$	



Figure 5. ABEL Input and Simulation Files (Cont'd)

[C,	ο,	ο,	Ο,	1,	X,X,X,X,X,X,X,X]	->	[L,L,H,H,H,L,L,	L];
[C,	Ο,	ο,	Ο,	1,	X, X, X, X, X, X, X, X]	->	[L,L,H,H,H,L,H,	L];
[C,	Ο,	Ο,	Ο,	1,	X, X, X, X, X, X, X, X]	->	[L,L,H,H,H,H,L,	L];
[C,	Ο,	Ο,	Ο,	1,	x,x,x,x,x,x,x,x]	->	[L,L,H,H,H,H,H,H,	L];
[C,	Ο,	ο,	Ο,	1,	x,x,x,x,x,x,x,X]	->	[L,H,L,L,L,L,L,L,	L];
[C,	ο,	ο,	ο,	1,	x, x, x, x, x, x, x, x]	->	[L,H,L,L,L,L,H,	L];
[C,	٥,	ο,	1,	x,	0,1,1,1,1,1,1]	->	[L,H,H,H,H,H,H,H,	L];
[C,	ο,	ο,	ο,	ı,	x,x,x,x,x,x,x,x]	->	[H,L,L,L,L,L,L,L,L]	L];
[C,	Ο,	ο,	ο,	1,	X,X,X,X,X,X,X,X]	->	[H,L,L,L,L,L,H,	L];
[C,	Ο,	ο,	1,	X,	1,1,1,1,1,1,0]	->	[H,H,H,H,H,H,L,	L];
[C,	Ο,	Ο,	٥,	1,	X, X, X, X, X, X, X, X]	->	[H,H,H,H,H,H,H,	н];
[C,	Ο,	Ο,	Ο,	1,	X, X, X, X, X, X, X, X]	->	[L, L, L	L];

end BITCNTR7



Figure 6. ABEL Reduced Equations ABEL(tm) Version 2.10a - Document Generator 7 Bit Counter with Asynchronous Carry-out and Load Functions. By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Equations for Module BITCNTR7 Device U004 - Reduced Equations: Q0 := (!CLR & D0 & LD # CARRYIN & !CLR & !LD & !Q0); Q1 := (!CLR & D1 & LD# !CLR & !LD & !Q0 & Q1 # CARRYIN & !CLR & !LD & OO & !O1); Q2 := (!CLR & D2 & LD# !CLR & !LD & !Q0 & Q2 # !CLR & !LD & !Q1 & Q2 # CARRYIN & !CLR & !LD & QO & Q1 & !Q2); Q3 := (!CLR & D3 & LD # !CLR & !LD & !QO & O3 # !CLR & !LD & !Q1 & Q3 # !CLR & !LD & !Q2 & Q3 # CARRYIN & !CLR & !LD & QO & Q1 & Q2 & !Q3); Q4 := (!CLR & D4 & LD# !CLR & !LD & !Q0 & Q4 # !CLR & !LD & !Q1 & Q4 # !CLR & !LD & !Q2 & Q4 # !CLR & !LD & !Q3 & Q4 # CARRYIN & !CLR & !LD & Q0 & Q1 & Q2 & Q3 & !Q4); Q5 := (!CLR & D5 & LD # !CLR & !LD & !Q0 & Q5 # !CLR & !LD & !Q1 & Q5 # !CLR & !LD & !Q2 & Q5 # !CLR & !LD & !Q3 & Q5 # !CLR & !LD & !Q4 & Q5 # CARRYIN & !CLR & !LD & Q0 & Q1 & Q2 & Q3 & Q4 & !05); Q6 := (!CLR & D6 & LD # !CLR & !LD & !Q0 & Q6 # !CLR & !LD & !Q1 & Q6 # !CLR & !LD & !Q2 & Q6 # !CLR & !LD & !Q3 & Q6 # !CLR & !LD & !Q4 & Q6 # !CLR & !LD & !Q5 & Q6 # CARRYIN & !CLR & !LD & Q0 & Q1 & Q2 & Q3 & Q4 & Q5 & !Q6);



Figure 6. ABEL Reduced Equation (Cont'd)

```
ABEL(tm) Version 2.10a - Document Generator
7 Bit Counter with Asynchronous
Carry-out and Load Functions.
By Derrick Tuten 13 July 1987
SGS-THOMSON Microelectronics
Equations for Module BITCNTR7
```

Device U004

CARRYOUT = (CARRYIN & !LD & QO & Q1 & Q2 & Q3 & Q4 & Q5 & Q6);

Figure 7. Chip Diagram

ABEL(tm) Version 2.10a - Document Generator 7 Bit Counter with Asynchronous Carry-out and Load Functions. By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Chip diagram for Module BITCNTR7

Device U004





Figure 8. ABEL Chip Usage

```
ABEL(tm) Version 2.10a - Document Generator
7 Bit Counter with Asynchronous
Carry-out and Load Functions.
By Derrick Tuten 13 July 1987
SGS-THOMSON Microelectronics
for Module BITCNTR7
```

Device U004

Device Type: P20V8R

Terms Used: 37 out of 64

Pin #	Name	Terms Used	Max	Term Type	Pin Type
1	CLK				Clock
2	DO				Input
3	D1				Input
4	D2				Input
5	D3				Input
6	D4				Input
7	D5				Input
8	D6				Input
9	LD				Input
10	CLR				Input
11					Input
12	GND				GND
13	OE				Enable
14					Input
15	CARRYOUT	1	8	Normal	I/O
16	Q6	8	8	Normal	I/0
17	Q5	7	8	Normal	I/0
18	Q4	6	8	Normal	I/O
19	Q3	5	8	Normal	I/0
20	Q2	4	8	Normal	I/0
21	Ql	3	8	Normal	I/0
22	Q0	2	8	Normal	I/0
23	CARRYIN				Input
24	Vcc				vcc



Figure 9. Test Vectors

ABEL(tm) Version 2.10a - Document Generator 7 Bit Counter with Asynchronous Carry-out and Load Functions. By Derrick Tuten 13 July 1987 SGS-THOMSON Microelectronics Test Vectors for Module BITCNTR7

Device U004

Test Counter

1	[0XXX	XXXX	XX	1	 X-]	->	[]		 XZ	ZZZZ	ZZ]	;
2	[CXXX]	XXXX	X1	0	 x-j	->	[LL	LLLL	LLj	;
3	[C111	1111	10	0	 x-j	->	[]		 LH	нннн	HH]	;;
4	[C000]	0000	10	0	 x-j	->	[]		 LL	LLLL	LLj	;
5	[CXXX]	XXXX	00	0	 1-]	->	[]		 LL	LLLL	LH]	;
6	CXXX	XXXX	00	0	 1-j	->	[]		 LL	LLLL	HL]	;;
7	CXXX	XXXX	00	0	 1-]	->	[]		 LL	LLLL	HH]	;
8	CXXX	XXXX	00	0	 1-]	->	[]		 LL	LLLH	LL]	;
9	CXXX	XXXX	00	0	 1-]	->	[LL	LLLH	LH]	;
10	CXXX	XXXX	00	0	 1-]	->	[]		 LL	LLLH	HL]	;
11		XXXX	00	0	 1-]	->	[]		 LL	LLLH	HH]	;
12	CXXX	XXXX	00	0	 1-j	->	[]		 LL	LLHL	LL]	;
13		XXXX	00	0	 1-j	->	[]		 LL	LLHL	LH]	;
14	CXXX	XXXX	00	0	 1-j	->	[]		 LL	LLHL	HL]	;
15	[CXXX]	XXXX	00	0	 1-]	->	[LL	LLHL	нн]	;
16	CXXX	XXXX	00	0	 1-]	->	[LL	LLHH	LL]	;
17	CXXX	XXXX	00	0	 1-j	->	[]		 LL	LLHH	LH1	;
18	cxxx	XXXX	00	0	 1-j	->	[LL	LLHH	HL]	;
19		XXXX	00	0	 1-j	->	[]		 LL	LLHH	HH]	;
20		XXXX	00	0	 1-j	->	[]		 LL	LHLL	LLj	;
21		XXXX	00	0	 1-j	->	[]		 LL	LHLL	LHj	;
22	[CXXX]	XXXX	00	0	 1-]	->	[LL	LHLL	HL]	;
23		XXXX	00	0	 1-j	->	[LL	LHLL	HH1	;
24	CXXX	XXXX	00	0	 1-]	->	[LL	LHLH	LL]	;
25	CXXX	XXXX	00	0	 1-]	->	[]		 LL	LHLH	LH]	;
26	CXXX	XXXX	00	0	 1-j	->	[]	<u> </u>	 LL	LHLH	HLj	;
27	[CXXX	XXXX	00	0	 1-j	->	[]		 LL	LHLH	HH]	;
28	CXXX	XXXX	00	0	 1-j	->	i		 LL	LHHL	LLj	;
29		XXXX	00	0	 1-j	->	r		 LL	LHHL	LHj	;
30		XXXX	00	0	 1-j	->	[]		 LL	LHHL	HL1	;
31	CXXX	XXXX	00	0	 1-j	->	[LL	LHHL	нні	;
32	CXXX	XXXX	00	0	 1-j	->	[]		 LL	LHHH	LL]	;
33	CXXX	XXXX	00	0	 1-j	->	[]		 LL	LHHH	LH]	;
34	[CXXX]	XXXX	00	0	 1-j	->	[LL	LHHH	HL]	;
35		XXXX	00	0	 1-j	->	[LL	LHHH	нн1	;
36	CXXX	XXXX	00	0	 1-j	->	[LL	HLLL	LL1	;
37	CXXX	XXXX	00	0	 1-j	->	[LL	HLLL	LH1	;
38	[C111	1110	10	0	 x-j	->	[LL	нннн	HH1	;
39	CXXX	XXXX	00	0	 1-j	->	ſ		 LH	LLLL	LLi	
40	[CXXX]	XXXX	00	0	 1-i	->	[LH	LLLL	LH1	;
41	[C011	1111	10	0	 x-1	->	[LH	нннн	HL1	;
42	[CXXX	XXXX	00	0	 1-j	->	[HH	нннн	нн1	;
43	[CXXX]	XXXX	00	0	 1-j	->	[LL	LLLL	LL1	;
					-							

end of module BITCNTR7



.

Figure 10. ABEL JEDEC File with Test Vectors

```
ABEL(tm) Version 2.10c FutureNet/Data-IO Corp.
     JEDEC file for: P20V8R
Created on: 20-Jul-87 02:14 PM
7 Bit Counter with Asynchronous
 Carry-out and Load Functions.
 By Derrick Tuten 13 July 1987
 SGS-THOMSON Microelectronics
QP24* QF2706*
L0000
```



Figure 10. ABEL JEDEC File with Test Vectors (Cont'ed)

```
11111111110111111111111111100110111111
L2560
11111111*
L2568
L2632
00000001*
L2640
L2704
01*
Ν
 Test Counter *
V0001 0XXXXXXXXXXN1XXZZZZZZXXX*
V0003 C11111110XN0XLHHHHHHHHXN*
V0004 C00000010XN0XLLLLLLLXN*
V0005 CXXXXXXX00XN0XLLLLLLH1N*
V0006 CXXXXXXX00XN0XLLLLLHL1N*
V0007 CXXXXXXX00XN0XLLLLLHH1N*
V0008 CXXXXXXX00XN0XLLLLLHLL1N*
V0009 CXXXXXXX00XN0XLLLLLHLH1N*
V0010 CXXXXXXX00XN0XLLLLLHHL1N*
V0011 CXXXXXXX00XN0XLLLLLHHH1N*
V0012 CXXXXXXX00XN0XLLLLHLLL1N*
V0013 CXXXXXXX00XN0XLLLLHLLH1N*
V0014 CXXXXXXX00XN0XLLLLHLHL1N*
V0015 CXXXXXXX00XN0XLLLLHLHH1N*
V0016 CXXXXXXX00XN0XLLLLHHLL1N*
V0017 CXXXXXX00XN0XLLLLHHLH1N*
V0018 CXXXXXXX00XN0XLLLLHHHL1N*
V0019 CXXXXXXX00XN0XLLLLHHHHH1N*
V0020 CXXXXXXX00XN0XLLLHLLLL1N*
V0021 CXXXXXXX00XN0XLLLHLLLH1N*
V0022 CXXXXXXX00XN0XLLLHLLHL1N*
V0023 CXXXXXXX00XN0XLLLHLLHH1N*
V0024 CXXXXXX00XN0XLLLHLHLL1N*
V0025 CXXXXXX00XN0XLLLHLHLH1N*
```



Figure 10. ABEL JEDEC File wiht Test Vectors (Cont'd)

V0026 CXXXXXXX00XN0XLLLHLHHL1N* V0027 CXXXXXX00XN0XLLLHLHHH1N* V0028 CXXXXXX00XN0XLLLHHLLL1N* V0029 CXXXXXXX00XN0XLLLHHLLH1N* V0030 CXXXXXX00XN0XLLLHHLHL1N* V0031 CXXXXXX00XN0XLLLHHLHH1N* V0032 CXXXXXX00XN0XLLLHHHLL1N* V0033 CXXXXXX00XN0XLLLHHHLH1N* V0034 CXXXXXX00XN0XLLLHHHHL1N* V0035 CXXXXXX00XN0XLLLHHHHHH1N* V0036 CXXXXXX00XN0XLLHLLLL1N* V0037 CXXXXXX00XN0XLLHLLLH1N* V0038 C11111010XN0XLLHHHHHHHXN* V0039 CXXXXXX00XN0XLHLLLLL1N* V0040 CXXXXXXX00XN0XLHLLLLH1N* V0041 C011111110XN0XLHHHHHHHLXN* V0042 CXXXXXX00XN0XHHHHHHHH1N* V0043 CXXXXXX00XN0XLLLLLLL1N* CAD62* D2A3



COPY PAL PATTERNS INTO GAL DEVICES

The generic architecture of the GAL family offers the user many different device configurations. One particular subset of these myriad architectural possibilities is common PAL architectures. GAL devices are capable of emulating all common PAL architectures with 100% pin, fuse-map, function and parametric compatibility. In short, a GAL device can drop right into any PAL socket.

This technical brief addresses the procedure of copying a PAL pattern-either a PAL master device or a PAL JEDEC file-into a GAL device. The technique is straightforward since existing files or masters can be used without modification. The first step in copying a PAL pattern into a GAL device is to determine whether the GAL device can emulate the particular architecture in question. This is accomplished by referencing tables 1 and 2.

Table 1 lists all of the 20 pin PAL architectures available as a subset of 20 pin GAL16V8 configu-

rations. Likewise, table 2 lists all of the 24 pin PAL architectures available as a subset of the 24 pin GAL20V8 configurations. The user must simply cross-reference the PAL architecture in question with these tables to determine which GAL device is needed.

Functional compatibility is an obvious requirement for copying to be perfomermed. GAL devices are designed with a versatile Output Logic Macrocell (OLMC) that allows emulation of more than twenty different PAL architectures. The OLMC, shown in Figure 1, can be programmed to any of the configurations shown in Figures 2 through 5, namely: dedicated input, dedicated combinational output with programmable polarity, combinational output with feedback and programmable polarity. These four macrocell configurations can be combined as needed to allow full pin and function compatibility with the PAL architectures listed in the tables 1 and 2.

Table 1	. PAL	Architectures	emulated	by	GAL16V8
---------	-------	---------------	----------	----	---------

GAL16V8										
10L8 10H8 10P8	12L6 12H6 12P6	14L4 14H4 14P4	16L2 16H2 16P2	16R8 16RP8	16R6 16RP6	16R4 16RP4	16L8 16H8 16P8			

TABLE 2. PAL Architectures emulated by GAL20V8

GAL20V8										
14L8 14H8 14P8	16L6 16H6 16P6	18L4 18H4 18P4	20L2 20H2 20P2	20R8 20RP8	20R6 20RP6	20R4 20RP4	20L8 20H8 20P8			





Figure 1. Output Logic Macrocell (OLMC): Pin 12 and 19 (GAL 16V8); Pin 15 and 22 (GAL 20V8)

Figura 1a. Output Logic Macrocell (OLMC): Pin 13 to 18 (GAL 16V8); Pin 16 to 21 (GAL 20V8)





Figure 2. Dedicated Input



Figure 3. Dedicated Combinational Output



Figure 4. Combinational Output with feedback



Figure 5. Registered Active-High or Low Output





Fuse-Map Compatibility

The ability of GAL devices to directly accept PAL patterns is the result of more than just functional compatibility. There is an additional stipulation that the "fuse" maps be compatible otherwise the copy procedure requires manual intervention in the form of manipulating JEDEC files or "fuse" plots to get everything into the proper format. Obviously, any manual intervention would be cumbersome and time consuming, and would significantly detract from the utility of the GAL devices.

Therefore, the GAL cell array is designed to be an identical bit-for-bit mapping of a PAL fuse array, in any output configuration. This means that external input signals and feedback signals are phisically connected to the same array input lines in the GAL device as they are in a PAL device. Although this may sound trivial, consider the fol-

lowing example, which examines how different PAL architectures have different array hook-up schemes.

Refer to the partial logic diagrams of a PAL 16L2 and a PAL 16R8 in figure 6 and 7 respectively. Notice in the first figure that pin 1 is an input and is connected to array input lines 2 and 3. Now notice in the second figure that pin 1 is a clock input, and the feedback signal from pin 19 is connected to input lines 2 and 3. These differences pose no problem for the PAL manufacturer, since different PAL devices are manufactured independently of each other. However, for a GAL device to have the flexibility to accomodate different array hook-up schemes required some innovative design techniques. Although these techniques add to the complexity of the OLMC, the benefits of a directly copyable device are obvious.





Figure 7. Partial Logic Diagram of PAL16R8 Device





Figure 8. GAL Device Pinout Codes

DEVICE	РАRТ ТҮРЕ	NO. OF PINS	FAMILY/PINOUT CODE	LOGICPACK REVISION	LOGICPACK ADAPTER	ADAPTER REVISION	DESIGN ADAPTER	DESIGN ADAPTER REVISION	MODEL 60A ADAPTER	MODEL 60 ADAPTER REV.	ABEL VERSION
10L8-15/-35 10P8-15/-35 12H6-15/-35 12H6-15/-35	RAL RAL RAL RAL	20 20 20 20	36/13 36/32 36/19 36/19	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03	303A-100 — 303A-100 303A-100	V01 V01 V01	360A- 001A	V12	2.0 or 3.0
12L6-15/-35 12P6-15/-35 14H4-15/-35 14H8-15/-35	RAL RAL RAL RAL	20 20 20 24	36/14 36/33 36/20 36/08	V04 V04 V04 V04	303A-009 303A-009 303A-109 303A-009	V03 V03 V03 V03	303A-100 — 303A-100 303A-100	V01 V01 V01	360A- 001A	V12	2.0 or 3.0
14L4-15/-35 14L8-15/-35 14P4-15/-35 14P8-15/-35	RAL RAL RAL RAL	20 24 20 24	36/15 36/02 36/34 36/38	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03	303A-100 303A-100 	V01 V01 —	360A- 001A	V12	2.0 or 3.0
16H2-15/-35 16H6-15/-35 16H8-15/-35 16L2-15/-35	RAL RAL RAL RAL	20 24 20 20	36/22 36/09 36/25 36/16	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03	303A-100 303A-100 303A-100 303A-100	V01 V01 V01 V01	360A- 001A	V12	2.0 or 3.0
16L6-15/-35 16L8-15/-35 16P2-15/-35 16P6-15/-35	RAL RAL RAL RAL	24 20 20 24	36/03 36/17 36/35 36/39	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03	303A-100 303A-100 — —	V01 V01 —	360A- 001A	V12	2.0 or 3.0
16P8-15/-35 16R4-15/-35 16R6-15/-35 16R8-15/-35	RAL RAL RAL RAL	20 20 20 20	36/30 36/81 36/80 36/82	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03	 303A-100 303A-100 303A-100	— V01 V01 V01	360A- 001A	V12	2.0 or 3.0
16RP4-15/-35 16RP6-15/-35 16RP8-15/-35 16V8-15/-35	RAL RAL RAL GAL	20 20 20 20	36/85 36/86 36/87 36/55	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V06			360A- 001A	V12	2.0 or 3.0
18H4-15/-35 18L4-15/-35 18P4-15/-35 20H2-15/-35	RAL RAL RAL RAL	24 24 24 24	36/10 36/04 36/40 36/11	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03	303A-100 303A-100 303A-100	V01 V01 — V01	360A- 001A	V12	2.0 or 3.0
20H8-15/-35 20L2-15/-35 20L8-15/-35 20P2-15/-35	RAL RAL RAL RAL	24 24 24 24	36/61 36/05 36/26 36/41	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03	303A-100 303A-100 303A-100 —	V01 V01 V01 —	360A- 001A	V12	2.0 or 3.0
20P8-15/-35 20R4-15/-35 20R6-15/-35 20R8-15/-35	RAL RAL RAL RAL	24 24 24 24	36/62 36/65 36/66 36/27	V04 V04 V04 V04	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V03		V01 V01 V01 V01	360A- 001A	V12	2.0 or 3.0
20RP4-15/-35 20RP6-15/-35 20RP8-15/-35 20V8-15/-35	RAL RAL RAL GAL	24 24 24 24	36/46 36/64 36/63 36/57	V04 V04 V04 V06	303A-009 303A-009 303A-009 303A-009	V03 V03 V03 V06	 		360A- 001A	V12	2.0 or 3.0

The "..." symbol means that the algorithm for this device is under evaluation for possible addition in some future update.



Programmers with RAL Device Codes

The final element required to facilitate direct PAL device copying is the RAL (Reprogrammable Array Logic) code. The RAL code is the user's means of informing the programmer box exactly which architecture the GAL device will be patterned to. It correlates to the family/pin code selection for identifying PAL architectures.

The information shown in figure 8 is taken form the DATA I/O wall chart listing all device manufactures' family pin codes.

Notice that there is an entry for each GAL of the GAL16V8 and the GAL20V8, as well as for many RAL codes. It should be noted that, although there are only two physically different device types - the GAL16V8 and GAL20V8 - these products source all of the 44 device types listed in the figure 8; the RAL codes are provided merely for the purpose of copying PAL devices. To emulate a PAL16R4 family/pin code must be used according to the procedure explained below. The RAL codes directly correspond to each respective PAL device configuration and provide the programmer box with the information to program the GAL device OLMCs. Physically resident inside the GAL device is an 82 bit architecture control word which, once programmed, determines the configuration of the OLMCs. (Refer to the data-sheet for further discussion on the architecture control word). Downloading a PAL pattern to a programmer box transfer array data only; no information as to the device architecture is trasmitted. Thus the RAL code is essential.

Inside the memory of a device programmer is the predetermined GAL architecture control word corresponding to each PAL device configuration. By selecting the appropriate RAL code, the device programmer can append the predetermined architecture control word to the array information previously downloaded. It stands to reason that if the GAL family/pin code were selected, the GAL device's array would be programmed properly but the OLMCs would be left unprogrammed, since there is no predetermined OLMC configuration in a virgin GAL device.

The GAL family/pin code would only be used in the development of a new design from scratch. In the JEDEC file generated by the development sofware is contained an architecture control word specific to the design in question. When copying an existing PAL master device or an existing PAL JEDEC file, the architecture control word only gets physically appended to the cell array information by the programmer box when the appropriate RAL code is selected.

A final reminder: When copying PAL device patterns into GAL devices, use the RAL family/pin code. When beginning a GAL design from scratch, use the GAL family/pin code.

Actual steps for copying PAL service patterns into GAL devices using programmers

With-RAL codes

This procedure is generic in nature and is not specific to any device programmer. A PAL master device or a PAL JEDEC file may be used.

- Load either the PAL-device fuse map or JEDEC file data into the device programmer memory using the normal procedure from.
- 2 Select the appropriate RAL family/pin code form the programmer chart. Note: Remember that the RAL code is required for PAL device copying in order to configure the OLMCs properly. Do not use the GAL device code for copying PAL devices.

(Note: Some programmers require changing adapters when switching from one device manufacturer to another)

3 - Program the GAL device using the appropriate RAL family/pin code to configure to OLMCs properly. The copy procedure is complete and resulting GAL device is 100% compatible with PAL device it copied.

(Note: The GAL device still retains its full erasability feature. The device can be reused with different array patternss and architecture configurations (RAL codes) as selected by the designer).

PAL to GAL JEDEC File Conversions

GAL devices are fuse map compatible with standard PAL devices, so any development software that is capable of creating JEDEC files for use with PAL devices, such as PALASM, can be used with GAL devices. However, GAL devices have addition-"fuses" that define their architecture (synal chronous, asynchronous, or combinations thereof). This architecture information is not provided by PAL only assemblers and compilers. Most programming hardware configure GAL device architectures automatically, using menus or other means to determine the device being emulated. However, some programming fixtures do not configure GAL device architectures automatically, requiring instead, that all necessary architecture information be present in the JEDEC file. This means that JEDEC files developed for use with PAL devices must be modified before they can be used with GAL devices on such a programmer. The program PALtoGAL performs all of the necessary translations required. The program PALtoGAL, which is distributed by SGS-THOMSON, is written in turbo Pascal 3.01 A;



it supports both 16V8 and 20V8 GAL devices. The typical environment used for this software could be an IBM personal computer or equivalent machines, with the following minimum configuration:

- * Single floppy disk drive 5 1/4''-360KB or 3 1/2''-720KB
- * MS-DOS or PC-DOS operating system, 2.0 or later
- * 256KB Minimum free RAM size

The modification PALtoGAL performs are as follows:

1) Appends the proper architecture information.

- 2) Sets unused product terms to all zeros.
- 3) Sets unused input terms to all ones.
- 4) Expands the fuse map to include every fuse (recognizes, but doesn't use the F field).
- 5) Includes a fuse address (L field) every 32 fuses (every 40 fuses for GAL20V8) for JEDEC file readability.
- 6) Recalculates fuse array and transmission checksums.
- 7) Adds "QP" (quantity of pins) and "QF" (quantity of fuses) fields.
- 8) Insert user electronic signature, if specified.



USING ELECTRONIC SIGNATURE

In the course of system development and production, the proliferation of PLD architectures and patterns can be great. To further complicate the record-keeping process, design changes often occur, especially in the early stages of product development. The task of maintaining "which pattern goes to what device for which socket" becomes exceedingly nontrivial. What's more, once a manufacturing flow has been set, it becomes important to "label" each PLD with pertinent manufacturing information, which can be guite beneficial in the event of the customer return traceability aided by a manufacturing history can help to quickly reconstruct details of a defective product and thereby effect a speedy solution. The SGS-THOMSON GAL family can ease the problems associated with document control and traceability, thanks to a feature called Electronic Signature (ES). This brief describes the concept behind ES, how it is used, and the advantages obtainable with regard to manufacturing-flow control, documentation, and traceability.

Electronic Signature is basically a user's "notepad" provided in electrically erasable (EE) cells on lach GAL device. Essentially an extra row that's appended to the array and allocated for data storage; the ES can contain up to 8 bytes. Figure 1 shows Row Address Maps for the GAL 16V8 and GAL 20V8, with the ES row highlighted. Because one GAL device can emulate many different PAL architectures, inventory logistics are greatly simplified. To further simplify the development and manufacturing process, SGS-THOMSON incorporated ES to store such manufacturing data as the manufacturer's ID, programming date, programmer make, pattern code, revision number, and product flow. The intent was to assist users with the complex chore of record maintanance and product flow control. In practice, the ES can be used for any of a number of ID functions.

For user simplicity, ES will be supported by all GAL family software support packages such as CUPL and ABEL, which are discussed with detail in section 4 of this handbook. The user will be able to define data fields, specify information, and write or read ES data from each GAL device. The following paragraphs describe how ES may be managed.

Within the 64 bits (eight bites) available for ES data storage, users may find it helpful to define specific fields, to make better use of information storage. A field may use only one bit (or all 64), and may contain a variety of topics. Some fields should probably be reserved for future expansion. The possibilities for fields are endless, and completely up to the user. As an example, figure 2 divides the ES in five fields: manufacturer's ID, device program date, programmer ID code, pattern code, and reserved section.



Figure 1. Row Address Maps



Even with the GAL device's security feature enabled, the ES can still be read. If a pattern code were stored in the ES, the user could always identify which pattern had been used in a given device. In this way, a device pattern could be confidentially retrieved. As a second safety feature, when a GAL device is erased and repatterned, the ES row is automatically erased. This prevents any situation in which an old ES might be fitted with a new pattern. (No information is better than wrong information). It is the user's responsability to update the ES when reprogramming.

Programming the ES is accomplished in the same mammer as any other array write operation. With the GAL device in Edit mode, the ES can be selected using a row address of 32 on the GAL 16V8, or 40 on the GAL 20V8. By following the shift register and program timings (specified in the data sheets of section 2) to load, program and verify the ES, a routine can be developed on most ATE systems to pattern a user-specific signature into the device.

Though provided to assist the designers and manufacturers who utilize GAL products, making use of ES is not essential to enjoying the many benefits of GAL devices. For those willing to invest in it, however, the reduction of "hidden costs" associated with PLDs can be significant.

Eliminating labels

By automatically storing the appropriate identification information into GAL device ES locations while the programming hardware is patterning the device, the need for a costly additional handling step to apply messy gummed labels or ink is eliminated. What's more, throughput and quality of the patterned devices is greatly increased.

Document Control

The job of document control becomes more manageable when using the GAL device ES, since a pattern code in the ES can specify each pattern and its application. This proves an absolute boon in military programs, where accurate documentation is essential. If a change occurs, it is easily handled with a pattern code in each device, a readout can actually be conducted during board assembly. Code verification would ensure the use of properly patterned devices and serve as a quality monitor step. Moreover, validation is simplified when checking against a lot-or board-traveler, since master devices are not required.

Software Revisions

With ES, a software ID code can be stored and referenced in Document Control to a current-pattern version. When a revision occurs, a new pattern code is simultaneously stored in the ES. For the first time in PLD history, pattern codes can be monitored to verify that incorrect versions of software are not inadvertantly being used.

With GAL devices, of course, any material flagged with an improper pattern code can simply be sent back and reprogrammed to the current-pattern revision. Also, when security is enabled, an ESresident pattern ID code is the only certain means of documenting which pattern resides within a device.



Figure 2. Typical ES Field Definitions



Manufacturing Information

As described earlier, manufacturing information stored in the GAL device ES can help track down problems, should products be returned. If each board-assembly location were coded into GAL devices used as that assembly site, for example, customer board returns might be linked to a common source. Also, identification codes would eliminate the need to use external labels or stamps to signify different vendors.

Manufacturing Flow

With ES, devices can all be preprogrammed at one location and given a destination code. Upon shipment and receipt, sample readouts of destination codes could be performed to ensure that the proper devices were received. As systems become more complex, production and document control costs can become dominant. Electronic Signature is one of many valuable ease-of-use features offered in the GAL device family that can tame such costs. SGS-THOMSON will continue to deliver outstanding user support, by making the ES feature available on all GAL devices.

OVERVIEW OF REGISTER PRELOAD

Register preload is a testability feature that is rapidly gaining prominence throughout the chipdesign market place. Because it allows any arbitrary state value to be loaded into a PLD's output register, this powerful feature is capable of breaking down complex logic design into simple testable blocks. All GAL family devices from SGS-THOMSON incorporate the feature, and though extremely valuable for testing the device during manufacture, register preload allows the discerning user to convince himself of this bold claim: because of the testability advantages of the E²CMOS technology, SGS-THOMSON guarantees 100% programming and functional yields for GAL devices after programming. Although its comprehension is not a prerequisite for GAL device usage. this technical brief provides a technical overview of register preload and how it can be useful.

By allowing any arbitrary state value to be loaded into a device's output registers, register preload can provide an easy method of testing registered devices for logical functionality.

For conclusive testing of state-machine designs, all possible states and state transitions must be verified, not just those required in the normal machine operations.

This is because, during system operation, certain events (power-up, line voltage glitches, brown-outs, etc.) can throw the logic into an illegal state. To test a design for proper handling of such conditions, a way must be provided to break the feedback paths, and force any desidered -even illegal - state into the registers. Then the machine can be sequenced, and the outputs tested for the correct next-state conditions.

The GAL 16V8 and GAL 20V8 devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present-state-condition can be forced for test sequencing. Figure 3 shows the pin functions necessary to preload the registers. The register preload timing and pin voltage levels necessary to perform the function are shown in figure 4 (See section GAL device specification) for parametric specifications and the register preload. This test mode is entered by raising PRLD to VIES (a supervoltage of 15V), which enables serial data in (S_{DIN}) buffer and the serial data out (SDOUT) buffer. Data is serially shifted into the registers on each rising edge of the clock, DCLK. Only the macrocells with registered output configurations are loaded. If only 3 outputs have registers, then only 3 bits need to be shifted in. The registers are loaded from the bottom up, as illustrated in figure 3. A typical functional test sequence would be to verify all possible state transitions for the device being tested. To verify these transitions requires the ability to set the state registers into an arbitrary "present-state" value, and to set the device inputs to any arbitrary present-input" value. Once this is done, the state machine is then clocked into a new state or "next-state". The next state is then checked to validate the transition from the present state. In this way any state transition can be checked.





* The $S_{\rm DOUT}$ - output buffer is an open-drain output. This pin should be terminated to V_{CC} with a 10K resistor.



Shorter test sequences

The difficulty in getting to certain states or conditions can lead to logic-verification sequences that are either incomplete or excessively long. Long test sequences result when feedback signals from state registers combine with inputs to determine the "next-state" values. This condition forces the state machine to go through many state transitions before it can reach the state that requires testing. Therefore, the test sequence will be mostly state initialization and not actual testing. The test sequence can become excessively long when a state must be reentered many times to test a wide variety of input combinations.

Consider a device programmed as a seven-bit counter that, among other functions, asserts an output signal from an eighth output once the counter reaches 127; or binary 111111.In order to test this eighth output for the proper logic level; it is necessary to cycle the counter 127 times just to set up the desired test condition. Also if several different input combinations need testing with seven bit counter in this state, each set of input conditions will require the test sequence to lengthen by 128 test vectors, of which 127 vectors are for initialization only.

Register preload allows the desired "present-state" to be loaded into the device in one test vector and allows testing for the "next-state" with a second test vector. The benefits of this feature are readily apparent for shortening test sequences.

Unreachable States

Complete logic verification is often impossible when states that need to be tested can not be entered with normal state transitions. Included among these are "forbidden", "power-up", or "don't care " states that are not nomally entered but need to be tested to ensure that they return to the defined state. Consider a design including a counter that counts the sequence 0,1,2,5,0,1,2,5,...Under normal conditions, the state registers for this counter would never reach states "3" and "4"."However, to guarantee proper functionality, these states must be entered, to ensure the machine will reset if either of these forbidden states is ever errantly entered. Without register preload, this task is impossible, since there would be no way to force the counter into forbidden states.With register preload, the states are simply loaded into the counter, which is subsequently clocked to the next state to verify proper return to a known state and normal operation.

For the most demanding users, register preload is an invaluable feature for testing all possible state transitions in a registered device, and one that can significantly shorten test sequences, as well as allow forbidden states to be tested.

These benefits translate to higher quality systems, because of the greater degree of confidence that all components in the system function properly prior to shipment. The point for all users of GAL devices to remember is that the inherent testability of SGS-THOMSON's E²CMOS technology removes the testing burden from the user by assuring the highest-quality programmable logic devices available 100% programming yield, 100% functional yields guaranteed.



Figure 4. Timing Diagram



TECHNOLOGY AND TECHNICAL OVERVIEW
E²CMOS Technology and Circuit Considerations

The E²CMOS technology employed on all GAL devices combines a state-of-the-art, highperformance CMOS static RAM process with an electrically erasable, nonvolatile memory process to form SGS-THOMSON's E²CMOS technology. This technology yields products with the best speed-power characteristics available from any user-programmable technology. A cross section of the E²CMOS technology is illustrated in figure 1, with key process features listed in table 1. The foundation of the technology is an oxide-isolated N-well CMOS process fabricated on a, P-type substrate.

Figure 1. E²CMOS Process Cross-Section



further reduce device capacitance in all areas. The E²CMOS technology utilizies fully self-aligned, polysilicon-gate processing coupled with low temperature process steps to minimize key circuit and device performance limiting parasitic capacitances, such as gate-source and gate-drain overlap capacitances.

The floating-gate memory cell technology utilized is based upon a 95 Å oxide, utilizing the principles of Fowler-Nordheim tunnelling. This technology was chosen due to its high quality, reliability and repeatibility.

In fact, the memory cell proliferated throughout the GAL family of devices has proven its reliability through exhaustive testing (millions of write-erase cycles) and over extended periods of time (over 1,000,000 device-hours have been logged at the time of this writing).

In addition to the floating-gate (or "sense") device, an additional select transistor (or "pass gate") is added in series with the cell in E²CMOS designs, to isolate the sense device from the array during read and write operations. A schematic representation of this type of cell is shown in figure 2. In addition to the conventional bit line and word line, the E²CMOS cell has additional line for control gate, or top gate, which controls the potential of the floating gate. In the GAL family of programmable logic devices, this line occupies little additional area.





The use of negative substrate-bias generation eliminates the requirements for expensive (and defect-inducing) epitaxial processing techniques, while enhancing device performance due to reduced junction capacitance on all N-channel devices. The oxide-isolation techniques serves to



The cell is programmed by applying a programming pulse to either the control gate or the drain region of a cell that has been selected by an applied high voltage on the select-line.

Programming takes place when electrons "tunnel" through a thin dieletric, which is indicated in the schematic by the small notch in the floating gate over the drain of the sense device. A microphotographed cross-section of the E²CMOS cell, as well

SGS-THOMSON MICROELECTRONICS

Figure 3. E²CMOS Cell Cross-Section





as its schematic representation, is shown in figure Note that the sense-transistor channel length is defined by a masking layer and not by polysilicon gate, as in the case of the select, or pass, transistor. This technique minimizes the size of the cell while maintaining a high coupling ratio between the floating gate and the control gate. As in the case of an ultraviolet-light erasable PROM (EPROM) cell, the E²CMOS cell requires an very low-leakage, highquality oxide between the two levels of polysilicon to guarantee good data retention characteristics. A more dramatic illustration of the cell is shown in the scanning-electron-microscope (SEM) photograph of figure 4 in which the various layers have been etched back to reveal the floating-gate structure. Once the charge has been placed on the floating gate, the actual floating-gate potential can be modulated by the voltage on the control gate

Figure 4. Etched Back E²CMOS Cell



through capacitive coupling. It is this capacitive coupling that is used to generate the high voltage across the tunnel dieletric at the beginning of a programming pulse. During a programming cycle, the cell is first erased to a 1, or nonconducting state, then selectively written to a 0, or conducting state by a write cycle. This prevents the sense device from conducting current during the write operation, when voltage is applied to the drain of the device.

E²CMOS Circuitry

The circuitry employed on all GAL devices has been specifically designed to provide user key benefits. AC and DC parametric performance has been optimized over the full military temperature and voltage range, through the use of substratebias generation coupled with temperature compensated, self-biasing sense amplifiers.

All GAL devices have been designed to provide total parametric compatibility with existing bipolar TTL circuit technologies. Fig. 5 illustrates the typical room-temperature transfer characteristics of a number of TTL circuit technologies, along with the typical GAL device characteristic. The lowtemperature and high-temperature characteristics are provided in Figures 6 and 7. The effects of temperature and voltage on two key AC parameters (input-to output and clock-to output delays) can be studied in figeres 8,9,10, and 11. The scales have been normalized to 25°C and 5.0V operation, for reference.

The advantages of E²CMOS technology become apparent upon examination of these figures. The transfer characteristic is significantly improved with E²CMOS, both in terms of static V_{OH} level (at specified I_{OH}) as well as the "squareness" and narrow transition region of the curve. The switching threshold is extremely stable, as compared with



that of TTL circuit technologies, whose thresholds are based upon PN diode stacks; the latter has a strong exponential dependence on temperature, while E²CMOS thresholds are primarily a function of device size ratios, which are, of course, not temperature-dependent.

The normalized access times vs.temperature

curves illustrate the linearity of E²CMOS, as contrasted with the classical bipolar "bowl" shaped temperature characteristic. It can be seen that E²CMOS produces performance commensurate with TTL above 25°C, while significantly outperforming TTL characteristics below 25°C.

Figure 6. + 125°C Transfer Characteristics



Figure 5. Room Temperature Transfer Characteristics



Figure 7. - 55°C Transfer Characteristics









Figure 9. Normalized t_{CO} vs. Supply Voltage







Figure 11. Normalized t_{PD} vs. Temperature







E²CMOS Output Characteristics

The schematic representation of the output driver utilized on all GAL devices is illustrated in Figure 12. This is a specially designed high-drive output stage with two key benefits for the system designer. The first point to notice is the exclusive use of N-channel transistors for both pull up and pulldown devices in the push-pull stage connected to the device pin (Q1,Q2,Q3). The use of P-channel devices on circuit outputs is one of the major sources of destructive "SCR latch-up" common to many CMOS technologies.

The reason for this is due to output overshoot, un-

dershoot, or "ringing" due to signal reflections and noise in a system application.

The second salient feature of the GAL output-stage design is the phased, "soft" turn-on of its highcurrent (24mA) pull-down drivers, Q_1 and Q_2 . This feature benefits system disigners by controlling transient current spikes, which often occur when switching heavy, capacitive loads and many outputs in parallel. Dynamic switching spikes often play havoc with system V_{SS} and V_{CC} bus lines, due to inductive coupling according to the equation.

$$V_{\text{NOISE}} = L_{\text{bus}} \left(\frac{dI}{dt} \right)$$



Where V_{NOISE} is the equivalent noise voltage, and L_{BUS} is the bus inductance. The phased output turn-on circuit serves to limit the V_{NOISE} component by effectively reducing the dl/dt term.

This is accomplished through the use of paired pulldown devices.

In effect, the circuit has two output drivers, a dynamic driver (Q_1) and a static driver (Q_2) . Q_1 is driven by a very fast inverter stage (I_1) , while Q_2 is driven by an inverter stage (I_2) designed to turn on more slowly (by about 1.5 ns), but still turn off turn off quickly. This design effectively smoothes the dynamic output current spike generated when switching heavy, capacitive loads, yet provides a solid DC I_{OL} drive characteristic.

The propagation delay induced by capacitive output loading is illustrated in Figure 13 and 14. The DC output drive characteristics (I_{OH} and I_{OL}) are illustrated in figure 15 and 17. The 200-ohm load line in Figure 15 clearly illustrates the ability of GAL devices to drive heavy loads and still maintain a solid V_{OH} level of approximately 2.9 volts.

Figure 13. Delta t_{PD} vs. Output Loading



Figure 14. Delta t_{CO} vs. Output Loading





Figure 15. I_{OH} vs. Output Voltage





Figure 17. IOI vs. Output Voltage





tive, but demonstrates the sensitivity and noise filtering capability of the GAL device input buffer. Two other important input characteristics of GAL devices are related to current-voltage (I-V) relationships. One of these is the input current (IIN) versus the input voltage (VIN), and is illustrated along with the common TTL characteristic in Figure 19. As can be readily discerned from the figure, E²CMOS provides the user with an ideal "open circuit" input load characteristic, whereas the TTL devices present a significant DC load to the driving circuitry. Ten TTL devices in parallel can easily present a 4mA DC load to a driver. The remaining I-V characteristic is related to the static I_{CC} consumed by the input translators as a function of the applied input voltage. As the input voltage transi tions from a logic 0 to a logic 1, there exists a region typically between $V_{IN} = 1$ to 3V, in which Q_{2A} and Q_{2B} are

Figure 16. Input Translator/Buffer



E²CMOS Input Characteristics

A schematic representation of the input transistor/buffer utilized on all GAL devices is illustrated on Figure 16. The transistor is specifically designed for compatibility with existing bipolar TTL circuit technologies, while providing significantly improved noise margins. Note the presence of an internal decoupling capacitor (C1) physically integrated on each device input and I/O. Decoupling significantly improves transient-noise rejection ratio and makes it possible to use GAL devices successfully within noisy system environments, which would induce failures in other circuit technologies.

Figure 18 is provided as an example of this "designed-in" noise margin by illustrating a GAL16V8 operating as a counter with a 10MHz clock input signal that has only a 200mV swing. This is, of course, not recommended design prac-



both slightly on and a current path exists beween V_{CC} and V_{SS} . The same situation occurs with Q_{3A} and Q_{3B} , such that an E²CMOS input buffer characteristic will allow small amounts of DC current to flow as a function of input driving voltage levels. This input buffer characteristic is shown in Figure 20. Note that there are two different curves illustrated in this figure -one for dedicated input buffers, and one for I/O (bidirectional) buffers. The I/O buffers consume roughly twice as much I_{CC} as dedicated inputs, due to the fact that they have been scaled up in size to help compensate for the extra delay (about 1ns) they incur in the I/O feedback multiplexer circuit that dedicated inputs do not experience.

ESD Protection Network

It should be noted that all GAL device inputs have an integral electrostatic discharge (ESD) protection structure comprising a diffused N + resistor and a "grounded gate" transistor (refer to Figure 16) with a special phosphorous implant in its drain region that is designed to non-destructively break down between source and drain at approximatively 23 volts.

This breakdown of Q_1 provides a low impedance path to ground, thus dissipating any potentially damaging charge that would otherwise pass to the internal circuitry.

GAL device inputs are guaranteed to provide in excess of 1500V of protection when tested according to the MIL-STD -38510 ESD test methods.





Figure 20. Input Translator I_{CC} vs. V_{IN}



Overshoot Characteristics

With signal propagation delays decreasing as a result of device improvements, signal slew rates are approaching 5V/ns in some technologies. Proper attention to impedance-matching and termination becomes paramount, as system designers are faced with transmission line effects, such as reflections which are the source of a majority of signal overshoots and undershoots on a board. Bipolar TTL circuit technologies have historically been very forgiving in this area, due to the integration of input and output Schottky "clamping" diodes.

MOS technologies, in general, do not have the luxury of having a readily available Schottky diode in the process. E²CMOS technology is no exception; to ensure that GAL devices did not have or cause problems in a customer's system, SGS-THOMSON design goals included a requirement to sustain large overshoots and undershoots on device pins while having no functional effect on the device performance. The reader is referred to Figure 21 which illustrates the same device and pattern as utilized



TECHNOLOGY AND TECHNICAL OVERVIEW

in Figure 18, except the clock signal is now 16 volts peak-to-peak (-8.0V to + 8.0V), still clocking the circuit at 10 MHz with no device malfunction. The specific I-V curves for input and output circuits are shown in Figures 22 and 23. The output circuit characteristic is very similar to that of TTL technologies. The input circuit can be seen to have a limited current-sourcing ability, as compared with TTL technology.

Figure 22. Output Voltage vs. Output Current



Figure 23. Input Voltage vs. Input Current





Figure 21. 10MHz Clocking with 16V P-P Input



THE GAL PROCESS

While it is the responsibility of component manufactures to maximize product quality and reliability by testing to weed out infant mortality and thereby delivering units with a low failure rate, programmable-logic-device (PLD) manufacturers have traditionally placed the responsibility of testing on the user.

Primarily because bipolar fuse-link technology does not lend itself well to testability prior to programming, PAL device consumers have been forced to bear the burden of testing.

GAL devices are the only PLDs that are completely tested before shipment.

Incorporating design-for-testability features, GAL devices are reprogrammed in milliseconds and tested extensively through the actual circuitry used in device operation, rather than by means of "shadow" arrays and "dummy" columns that onetime-programmable PLDs resort to. When a consumer purchases a GAL device and programs it, he can feel 100% confident that the device will adhere to all performance specifications outlined in the GAL data sheet. This can be assured because prior to shipment, each GAL device has been programmed with hundreds of worst-case patterns, cycled for endurance and tested over temperature with every scheme of architecture.

PLDs have historically been impossible to test and characterize on a volume-production level, because complete performance testing could not be accomplished until after a device was programmed for a specific application. Only the customer could verify that performance specifications were indeed being met, by testing each device fully after programming.

Manufacturers of bipolar fuse-link PAL devices present statistical data that implies that if the device programs, it will probably operate adequately. Consequently, the user has to program the device and test it over temperature to screen out statistical anomalies. If programming yield is 98% and functional yield is 99%, then each user can expect to return 3% of all PAL devices purchased or three parts per hundred.

Predictable Programming

From a standpoint of device reliability, it is important for users to distinguish between the untestable behavior of fusible links and highly predictable and repeatable retention characteristics of the GAL device's E²CMOS arrays. Design features enable each E²CMOS cell to be checked for sufficient margin after programming, to ensure that cells comply with the retention requirements dictated by SGS-THOMSON quality and reliability goals. All devices undergo retention testing, in which every cell's charge is measured before and after a hightemperature "bake", to detect any unusual degradation that might portend potential failures. For the user, this means that programmer "sensitives" are a thing of the past. In contrast, poorly processed fuse links in a bipolar PLD - which might require a higher current to program - can combine with a weak programmer (low current sourcing) to produce poor fusing characteristics. If proper fuse apping is not achieved 100% of the time, reliability problems will arise. With fuse link technology, reliability can often be a function of programming hardware: with SGS-THOMSON E²CMOS cells, reliability is inherent. Once programmed, the GAL device is programmed for life (unless, of course, the user decides to erase and program it again).

Figure 24. Standard Product Manufacturing Flow

COMMERCIAL MANUFACTURING FLOW MANUFACTURING TESTING WAFER SORT **OPENS/SHORTS DC PARAMETERS FUNCTIONALITY** PRE-BAKE ARRAY PATTER ASSEMBLY PLASTIC ASSEMBLY BAKE (150°C) 48 HOUR RETENTION BAKE HIGH-TEMP OPEN/SHORTS DC PARAMETERS RETENTION FUNCTIONALITY AC PERFORMANCE TEST (88 °C) LOW-TEMP OPEN/SHORTS DC PARAMETERS AC PERFORMANCE TEST (-3°C) MARK MARK BY SPEED AND POWER QUALITY ASSURANCE TESTING OA L(85°C) OPEN/SHORTS DC PARAMETERS EURCTIONALITY AC PERFORMANCE OPEN/SHORTS DC PARAMETERS FUNCTIONALITY 'QA II (25°C) AC PERFORMANCE FINAL PRODUCT FINISHED GOODS AOI ~ 05% 200 UNIT LOT SAMPLE DEALLURES

Testing GAL Devices

The GAL device standard manufacturing flow (figure 24) has been designed to test and stress 100% of the device circuitry over the full commercial or military temperature operating range. Only with E²CMOS technology is such an objective realizable, and SGS-THOMSON is one of few PLD manufacturers able to make that claim. To thoroughly check the GAL device, its circuits are partioned into four sections, each of which is subjected to a specific test routine.



As shown in the GAL16V8 block diagram of figure 25, the four sections are: Input logic, Output Logic Macrocell (OLMC), E²CMOS cell array, and programming circuitry. The parameters and specifications of each of the four sections are thoroughly validated, as described in the following paragraphs.





Figure 26. Basic Function Test Coverage



DC Parameters

All DC parameters are measured twice, with ample guardbands: during die-probing at the wafer level, and after the GAL devices are packaged. Tests include input leakage, I/O leakage, stand-by current, V_{IL} , V_{IH} , V_{OL} , I_{OL} , I_{OH} , and V_{OH} - all measured under worst-case bias conditions at both temperature (either commercial or military) and voltage limits.

Basic Function

Basic functional testing verifies that the E²CMOS cell array and all programming circuitry is operational. Timings and levels associated with serialshift register operation and array-addressing are used in conjunction with several data patterns to detect any array defects. During basic function testing the opportunity is also taken to test other GAL device features, such as register preload and power-on reset. The tinted region of figure 26 indicates the areas of basic function test coverage.

AC Performance

Since GAL device performance is taken very seriously, triple guardbands are used (voltage, timing and temperature) to ensure that device performace is well within specifications.

Every timing specification is strictly tested, using worst-case patterns for each architectural configuration. By AC testing with different architectures, every AC path of the Output Logic Macrocell is tested. With AC performance testing, input logic and I/O feedback are verified, as is the AC integrity of the array. Figure 27 highlights the portions of the GAL16V8 tested in this step. Note that the patterns used for AC verification are placed into the normal array; no test rows or columns are used. In fact, so extensive is the testing performed on units prior to leaving the factory that SGS-THOMSON guarantees 100% AC yields.





Active Power

For the GAL device power measurement, operating current is maximized through use of a pattern that combines standby current an peak transient power. The device is tested with an asynchronous



(16L8 type) architecture to take advantage of all available outputs. Eight inputs are cycled at a frequency in excess of 15MHz, while the supply voltage is maintained at its upper limit.

(Most applications will require as a little as half the power demanded by the above pattern).

Reliability

To optimize GAL device reliability, two special test features were incorporated into the GAL family: margin testing and internal verify. Margin testing provides the ability to individually measure the charge content of each cell, and is used primarily for two evaluations:

1) To measure each cell after programming, and thereby verify that sufficient voltage margin has been attained;

2) To measure cell charge before and after a high temperature stress, and thereby identify weak cells that would likely exhibit poor retention characteristics.

Internal verify provides the ability to monitor the voltage and current on internal nodes.

Stress-induced changes can be identified through internal verify, and a primary use of this feature is to monitor internal circuit nodes before and after a high voltage dynamic stress. Small changes in internal characteristics often forewarn premature circuit fatigue.

With the implementation of margin test and internal verify, reliability screens are made more effective. Used in conjunction with a dynamic and static stress, these two device features ensure dependable circuit operation and rock-solid E²CMOS cell retention.

Quality

To promote quality in the SGS-THOMSON GAL products, strict policies and procedures for manufacturing are closely adhered to. Electrostaticdischarge (ESD) levels are continuously monitored on samples taken at each manufacturing step.

100% actual step test, using generous guardbands in temperature, timings, signal levels and supply voltage, guarantees that all shipped material meets published specifications.

Testability, Quality and reliability were foremost objectives during the design, development and manufacturing of the GAL family.

The time and energy expended on this product indeed support that 100% programming and functional yield are hard-earned facts-not just claims.

POWER CONSIDERATION

Beginning with an understanding of some fundamental power-consumption characteristics of bipolar and CMOS circuit technologies, a technique can be developed that allows system designers to accurately predict typical and worst-case power consumption of GAL devices in a specific application. Here, we investigate the components of GAL device power consumption - and its dependence on the programming pattern - to develop such a structured technique.

Power consumption in integrated circuits comprises of two fundamental components: A static (DC) component and a dynamic (AC) component. The total power consumed by an integrated circuit in a system is simply the sum of these two components:

$$P_{D} = P_{DAC} + P_{DDC}$$
$$= (V \cdot I_{AC}) + (V \cdot I_{DC})$$
$$= V (I_{AC} + I_{DC})$$

where: P_D is the total power dissipation, I_{AC} is the dynamic (switching) current consumption, I_{DC} is the static (standby) current consumption, and V is the operating supply voltage.

Dividing both sides by the operating voltage (V) yields the total current:

$$I_{CC(TOTAL)} = I_{AC} + I_{DC}$$

The IAC term can be further simplified:

$$I_{AC} = \frac{dQ_{AC}}{dt} = C_{TOTAL} \frac{dV}{dt} = (C_L + C_{EQ})\frac{dV}{dt}$$

where C_L is the total output load capacitance being driven by the integrated circuit, C_{EQ} is the total equivalent capacitance presented to the system by the integrated circuit due to the internal device nodes being charged and discharged during switching, dV is equal to the supply voltage, and dt = 1/f (where f = switching frequency in Hz). Therefore:

 $I_{AC} = (C_L + C_{EQ})Vf$

 $I_{CC(TOTAL)} = (C_L + C_{EQ}) Vf + I_{DC}$

It can be seen that I_{DC} is a constant, while I_{AC} is linear with respect to frequency, voltage, and load capacitance. In order to simplify the following discussion. We can assume an unloaded integrated circuit and set $C_L = 0$. We are now left with the equivalent capacitance (C_{EQ}) presented to the system by the integrated circuit:

 $I_{CC(TOTAL)} = C_{EQ} Vf + I_{DC}$



Bipolar integrated circuits have historically been dominated by the I_{DC} term and have, therefore, ignored the I_{AC} term (commonly referred to as the 'CVf' term.) With the advent of bipolar technologies capable of attaining operating frequencies of 50-100 MHz, this ''CVf'' term is no longer negligible. Of couse, when considering high-performance CMOS technologies, this CVf term is often the dominant component of total I_{CC} . In fact, many CMOS devices now separate these two components out and supply separate specifications:

 $I_{SB} = I_{CC}$ standby (or I_{DC} specified in mA)

I_{AC} = "CVf" component of I_{CC} (in mA/MHz)

The intent is to allow a designer to determine the total I_{CC} of a specific IC in a specific application. Programmable Logic Devices (both bipolar and CMOS) have complicated matters for the users and manufacturers of these devices, owing to their inherent configurability. Each unique PLD pattern may generate significantly different values for both I_{SB} and CVf power, depending on the functions and features utilized in each application. The SGS-THOMSON GAL device family has been thoroughly characterized in terms of both of these components, in order to provide a simple and accurate technique for estimating total I_{CC} in a specific application.

Separating I_{SB} and I_{AC} Components

Each GAL device can be divided into two distinct areas of circuitry: one that consumes DC power and one that doesn't. The high-speed single ended sense amplifier section consumes DC power (I_{SB}) to attain perfomance through its ability to sense and amplify internal signal swings of as little as 50mV to full-supply-level logic signals. (Additionally, the oscillator circuitry that generates the negative substrate bias contributes about 2 mA to I_{SB}.)

All remaining circuitry is 100% CMOS technology, which essentially generates no I_{SB} component. This circuitry includes input buffers, row drivers, output logic macrocells, and output drivers. While contributing negigible $I_{SB'}$ these circuits have direct and measurable contributions to C_{EQ} Vf current.

Standby current (ISB)

E²CMOS GAL devices employ a high-speed sense amplifier on each product term in the array. Each sense amplifier typically consumes $\sim 560\mu$ A of standby bias current. On a GAL 16V8 there are sixty-four product terms, such that a typical I_{SB} contribution is:

(64 PT) (0.56 mA/PT) = 36mA

Adding the 2mA for the oscillator circuit yields: Total $I_{SB} = 36mA + 2mA = 38mA$ Due to variations in wafer fabrication process parameters, this "typical" number will vary approximately $\pm 20\%$. This variation of typical I_{SB} versus process parametric spread at 5.25V and 25°C is illustrated in Figure 28 for both half-power GAL devices.

CEQ Vf Current (IAC)

Due to the use of E²CMOS technology, each of the many different paths and functions available to a system designer contributes to the C_{EQ} Vf current only when actively switching.

To accurately estimate this C_{EQ} Vf current in a GAL device requires partitioning it into independent fundamental components that can be treated separately, then added together for a net contribution. There are basically three distinct circuit areas that contribute to C_{EQ} Vf current:

- 1) Switching input and I/O buffers (includes rows in the array)
- 2) Switching product terms (Columns in the array)
- Switching output logic macrocells and output drivers

Each of these circuit blocks represents a significant capacitance that must be charged or discharged each time it switches logic states. The C_{EQ} Vf current may be expressed as the sum of these components:

 $C_{EQ}Vf = (C_1 + C_2 + C_3)Vf$

$$= (C_1 V + C_2 V + C_3 V)f$$

Where C_1 , C_2 , C_3 refer to equivalent capacitances for the above-referenced components.

Each of the three CVf components has been characterized as a function of frequency and provided for reference in Figure 29,30 and 31. Figure 29 provides I_{AC} characteristics as a function of the number of switching device input or I/O pins. Figure 3 illustrates the I_{AC} characteristics as a function of the number of switching product terms. Finally, Figure 31 provides I_{AC} characteristics as a function of the number of switching outterms. Table 2 provides a summary of these components.

Table :	2.	Summary	of	AC	Current	Components
---------	----	---------	----	----	---------	------------

Term	Half Power GAL I _{AC} Contribution	Quarter Power GAL I _{AC} Contribution	Description
C ₁ V	30μA/MHz 40μA/MHz	30μA/MHz 40μA/MHz	Per switching input Per switching I/O
C ₂ V	7μA/MHz	6μA/MHz	Per switching product term
C ₃ V	100μA/MHz	50μA/MHz	Per switching output





Figure 28. Standby Current vs Process Parameters







Figure 30. AC Current vs. Product terms Switching



Figure 31. AC Current vs. Outputs Switching



ICC(TOTAL)

It now becomes a simple task to calculate total I_{CC} for a specific application by merely summing the components, according to the following equation:

$$I_{CC(TOTAL)} = I_{SB} + (C_1VI + C_2VP + C_3VO)f$$

where I = # of switching inputs P = # of switching product terms O = # of switching outputs

To try a specific example, consider a typical 10MHz application of a half-power GAL 16V8. A system application may utilize eight inputs, four outputs, two I/Os, with sixteen product terms utilized. Substituting into the equation yields:

 $I_{CC(TOTAL)} = 38mA + [(30\mu A/MHz)(8) + (7\mu A/MHz)(16) + (100\mu A/MHz)(4) + (40\mu A/MHz)(2)]10 MHz$

- = 38mA + (240μA/MHz + 112μA/MHz + 400μA/MHz + 80μA/MHz) 10MHz
- = 38mA + (832µA/MHz) 10MHz
- = 38mA + 8.32mA

= 46.32mA

This is significantly less than the data sheet specification of 90mA. There are three considerations which explain this discrepancy:

1) This application is a 10MHz application. The data sheet specifies I_{CC} at 15MHz.

2) This application does not use all inputs and I/Os, all product terms, and all outputs. The "CVf" component of I_{CC} is, therefore, significantly reduced. 3) The effects of temperature have not yet been included. Figure 32 provides normalized I_{CC} as a function of ambiente temperature (normalized to 25° C). To calculate the worst-case power for the example above at -55° C requires multiplying by the temperature coefficient Θ_T :

ICC(TOTAL, WORST CASE) = $ICC(TYPICAL) \cdot \Theta T$ = (46.32mA) (1.19) = 55.1mA

Now, for illustration, look at the worst-case I_{CC} possible on a half-power GAL device. This requires:

 $T_A = -55$ °C # of switching inputs = 8 # of switching I/O = 8# of switching PTs = 64 # of switching outputs = 8 System frequency = 15MHz

Plugging into the equation yields:

I_{CC(TOTAL)} = (48mA + [(30μA/MHz)(8) + (7μA/MHz) (64) + (100μA/MHz)(8) + (40μA/MHz)(8)] 15MHz)1.19



= (48mA + [240μA/MHz + 448μA/MHz + 800μA/MHz + 320μA/MHz] 15MHz) 1.19

=(48mA+27.1mA)1.19

=(75.1mA)(1.19) = 89.37mA

This is quite close to the maximum $I_{CC}\ \text{of }90\text{mA}$ quoted on the data sheet.

It is now a simple task to generate a chart that graphically compares the total operating I_{CC} of GAL devices with that of bipolar PLDs. The following scenarios are illustrated in Figure 33:

A) Bipolar "A-PAL" operating ICC

B) Half-power GAL 16V8 with a "typical" pattern
 C) Half-power GAL 16V8 with a "worst case" pattern

D) Quarter-power GAL 16V8 woth a "typical-"pattern.

Only room-temperature curves are illustrated, as both bipolar PLDs and E²CMOS GAL devices have similar temperature coefficients for I_{CC} . It can be seen that the half-power GAL16V8 significantly outperforms the bipolar PLD in terms of operating I_{CC} (by typically 90mA per device during stanbdy, and by 75mA per device at 30MHz).

Figure 32. Normalized Current vs. Temperature







LATCH-UP PROTECTION

Latch-up is destructive bipolar-device action that can potentially occur in any CMOS-processed device. It is characterized by extreme runaway supply current and consequential smoking plastic packages. Latch-up is peculiar to CMOS technology, which integrates both P and N channel transistors on one chip.

In the doping profile of a CMOS inverter, parasitic bipolar (PNPN) silicon-controlled-rectifier (SCR) structures are formed. Figure 34 shows the process cross section of a CMOS inverter, as well as the bipolar components to the parasitic SCR structure. In steady-state conditions, the SCR structure remains off. Destruction results when stray current injects into the base of either Q_1 or Q_2 in Fig. 34.

The current is amplified with regenerative feedback (assuming that the beta product of Q_1 and Q_2 is greater than unity), driving both Q_1 and Q_2 into saturation and effectively turning on the SCR structure between the device supply and ground. With the parasitic SCR on, the CMOS inverter quickly becomes a nonrecoverable short circuit; metal trace lines melt and the device becomes permanently demages.

Causes of Latch-Up

It has been explained that parasitic bipolar SCR structures are inherent in CMOS processing. If triggered, the SCR forms a very low-impedance path from the device supply to the substrate, resulting in the destructive event. Two conditions are necessary for the SCR to turn on: The beta product of Q_1 and Q_2 must be greater than unity, which, although minimized, is usually the case; and a trigger current must be present.

The cause of latch-up is best understood by examining the mechanisms that produce the initial injection current to trigger the SCR network. Figure 35 is a schematic of the parasitic bipolar network present in a CMOS inverter, where node "b" is the inverter output. It can be seen that two events might trigger latch-up: 1) The inverter output could overshoot the device supply, thereby turning on Q₃ and injecting current directly into the base of Q₂; and the inverter output could undershoot the device ground, turning on Q₂ immediately. However, a third condition could also trigger latch-up: if the supply voltage to the P + diffusion were to rise more quickly than the N-well bias, Q1 could turn on. Within the device circuitry, overshoot and undershoot can be controlled by design. A problem area exists at the device inputs, outputs and I/Os because external conditions are not always perfect. Powering up can also be a potential problem because of unknown bias conditions that may arise.



With CMOS processing the possibily of latch-up is always present. The major causes of latch-up are understood and it is clear that if CMOS is to be used, solutions to latch-up will have to be created. As the technology evolves, solutions to latch-up are becoming more creative.

Figure 34. CMOS Inverter Cross-Section



Figure 35. Parasitic SCR Schematic



Approach to Eleminate Latch-Up

The intent of the GAL family was to implement costeffective solutions to each major cause of latch-up. The goal was met through three device features.

The most susceptible areas for latch-up are the device inputs, outputs and I/Os. Extreme externally applied voltages may cause a P+N junction to forward-bias, leading to latch-up.

To prevent latch-up by large positive swings on the device inputs, ESD protections don't use P + diffusion diode connected to V_{CC} to safe device outputs or I/O pins, NMOS output drivers were used. This eliminates the possibility of turning on Q_3 (Figure 35) with an output bias in excess of the device supply voltage. Figure 36 contains the effective NMOS output driver and its switching characteristics. Note that the output does not fully reach the supply voltage, but still provides adequate V_{OH} margin for TTL compatibility.

To prevent negative swings on device input, output and I/O pins from forward-biasing the baseemitter junction of Q_2 , a substrate-bias generator was employed. By producing a V_{SUB} of approximately -2.5V, undershoot margin is increased to about -3V.

Figure 36. NMOS Output Driver



To insure that non undesired bias conditions occur with P + diffusions, SGS-THOMSON has developed the power-up circuitry, illustrated in Figure 37. In short, the drain of all P channel devices normally connected to the device supply, are now connected to an alternate supply that powers up after the device N-wells have been biased and the substrate has reached its negative clamp value. This prevents any hazardous bias conditions from developing in the power-up sequence. After powerup is complete, the power-up circuitry becomes dormant until a full power-down has occurred; this eliminates the chance of an unwanted P channel power-down during device operation.



Figure 37. Power-Up Circuitry



To determine the amount of latch-up immunity achieved with the three device features utilized in the GAL family, an intensive investigation was carried out. Each step was conducted at 25° and 100° C; inputs, outputs, and I/Os were sequentially forced to -8V and +12V while the device underwent fast and slow power-ups; devices were repeatedly "hot-socket" switched with up to 7.0V.

Even under the extreme conditions specified, no instance of latch-up, occured. In attempt to provoke latch-up ± 50 mA was forced into each output and I/O pin. The device output drivers were damaged in the battle, and still latch-up was not induced.

Based on the data, it is evident that the GAL family is completely immune to latch-up, even when subjected to a wide variety of extreme conditions, including current at inputs, outputs, and I/Os, power-supply rise time, hot-socket power-up and temperature.



QUALITY AND RELIABILITY

.

QUALITY PROGRAM

The quality and reliability of a product depend on a range of activities starting from the conception and design of a new product through to the production shipment and the follow-up given to the customer.

It is well known that reliability must be designed into the product and the process.

But to manufacture consistently reliable high quality products, SGS-THOMSON believes that it is essential for everyone in the company to appreciate the importance of maintaining and improving the levels of Quality and Reliability.

SGS-THOMSON has adopted a "Total Quality Control" approach which means that different departments must work together with the aim of improving Quality. With this approach potential problems can be solved at the stage where they arise, so that defects are not passed on the finished product.

Total Quality Control assures the prevention of quality problems rather than simply eliminating defective finished products.

The customer benefits from this approach because it guarantees better quality and reliability and reduces costs.

Reliability

Semiconductor devices must function normally in a stable manner throughout the specified life of the product.

SGS-THOMSON therefore takes meticulous care in the design and manufacturing stages and analyzes the different factors that effect the Reliability of semiconductors.

Component reliability is described in quantitative terms by measuring the failure rate as a function of time.

The failure rate distribution of a typical device follows the familiar bathtub curve shown in Fig. 1. This curve is divided into three zones.

Zone A covers the so called "infant mortality" period. The predominant failure mechanism are related to assembly defects. Actions and checks throughtout the process allow SGS-THOMSON to reduce infant mortality failure.

Zone B represents the random failure portion of the curve related to the useful life of the device. This duration, generally very long, depends on the applied stresses such as temperature, voltage, and power, etc.

In Zone C there are wearout mechanism resulting in parametric and catastrophic failures.

Fig. 1 - Failure rate distribution curve



Reliability testing

There are two types of reliability tests: those performed during design and development and those carried out in production. The first type is usually performed on a small sample but for long periods of time under highly accelerated conditions in order to investigate wearout failures and to determine tolerances and limits of the design. The second type of tests are performed periodically during production to check, maintain and improve the assured Quality and Reliability levels. All reliability tests performed by SGS-THOMSON are under more severe conditions than those met in the field. These conditions although accelerated, are chosen to simulate stresses that devices are subjected to in actual operation, and care is taken to ensure that the failure modes are unchanged.

Accelerated tests

Through accelerated stress it is possible to evaluate the failure rates of the components, as a percentage of devices expected to fail every 1000 hours under test conditions. Derating the data at different conditions, we can estimate the life expectancy under acual operating conditions. In its simplest form the failure rate (F.R.) under given conditions is:

 $\begin{array}{c} N = \text{No of failures} \\ F.R. = \underbrace{N}_{DH} & \text{where} & D = \text{No of devices} \\ H = \text{No of testing hours} \end{array}$



If we intend to determine the failure rate under different conditions an acceleration factor must be considered. Data obtained for device families under accelerated conditions give a relationship between the stress applied and failure rate that is supported by data collected in the field. Data collected from operating life tests performed at high temperature are derated for normal operating conditions and the failure rate may be estimated with sufficient accuracy.

Fig. 2 - Life-Hours



Figure 2 shows temperature derating curves and the multiplying factors for temperature reduction based on the assumption of the Arrhenius law:

F.R. = Ae-Ea/KTj

(1)

A = Constant K = Boltzman's constant

Ea = Activation energy

tj = Absolute temperature

For two different temp. F.R. $(T_1) = F(T_1, T_2) F.R.(T_2)$

from (1) it is: $F(T_1, T_2) = EXP\left[\frac{-E_a}{K}\left(\frac{1}{T_1} - \frac{1}{T_2}\right)\right]$

Activation energies are in the range 0.3 to 0.6 eV (typically 0.44 eV) for infant mortality failures and 0.6 to 1.4 eV (typically 1 eV) for random failures.

PPM (Results and targets)

As a consequence of its quality improvement programmes SGS-THOMSON has continually improved outgoing quality and is pursuing ambitious quality targets.

PPM values and targets for cumulative electrical failures* (inoperative mechanical included)

YEAR	1987	1988	1989	1990
PPM	75	40	25	10 ÷ 20

* Values referred to the end of years.

Field Programmable Logic Devices (FPLD)

Subgroup	Parameters	Insp. level	AQL
A1	Visual and mechanical inspection	I	0.04*
A2 + A3 + A4	Cumulative electrical and inoperative mechanical failures	11	0.04

* - 0.065 for SMD (Surface Mounted Devices)

- Guaranteed temperatur range: according to SGS-THOMSON data books.



Product qualification

A "no compromise" strategy was adopted at each stage of production from development to preproduction, to full production stage; quality and reliability were always priority targets.

We have envisaged 3 main check points:

- 1. project validation at design stage
- 2. prototypes qualification
- final product qualification.

At design stage CAD tools (for simulation and design rule checks) and quality council meeting are used for continuous monitoring of quality aspects of the circuits.

Prototypes qualification is performed by means of an agreed and fixed set of tests for reliability and product characterization. The final outputs are:

- a) circuit characterization manual
- b) circuit qualification report
- c) failure analysis reports (when needed).

See below for operative data and flow.

Finally product qualification at production stage is obtained with a set of reliability tests mainly based upon:

- d) accelerated temperature life tests
- e) high temperature storage
- f) temperature-humidity accelerated conditions
- g) high voltage stresses (inputs-outputs protection, latch-up).

Both circuit and process parameters are monitored.





WAFER FAB STANDARD PRODUCTION PROCESS FLOW CHART





QUALITY INSPECTIONS/MONITORS DURING WAFER FABRICATION

The Table emphasizes the most important fabrication steps with the relevant Quality inspections/monitors performed.

PROCESS STEPS	IN-PROCESS INSPECTIONS/MONITORS
OXIDATION	 Visual Thickness CV plot (Stability of ionic concentration and contamination control)
DEPOSITION: Nitride, BPSG, PSG, Poly Si	 — Visual — Thickness — Doping content
PHOTO LITHOGRAPHY	 Mask and wafer cleanliness Visual (alignment and focusing accuracy) Critical dimensions
ETCHING	 Visual (quality of etching and wafer cleanliness) Critical dimensions
DOPING BY IMPLANT (P, As, B)	 Sheet resistance (dose and implant uniformity)
Doping by Diffusion (Poci ₃ ,)	 Sheet resistance Thickness CV plot (Stability of ionic concentration and contamination control)
METALLIZATION	 Visual SEM (step coverage and film quality) Thickness CV plot (stability of ionic concentration and contamination control)
PASSIVATION	 Thickness Phosphorus concentration Passivation integrity (density of pinholes and cracks) Visual
BACK FINISHING	— Wafer thickness
ELECTRICAL CHARACTERIZATION	 Threshold voltage Electrical Characteristics: e.g.: leakage current, breakdown voltage, resistivity, etc.
WAFER INSPECTION	 Visual (microscope and/or laser surface inspection system)



QUALITY AND RELIABILITY

ASSEMBLY STANDARD PRODUCTION PROCESS FLOW CHART



* Omitted when the intrinsic quality meets the specified quality level.

** For non military products, these reliability tests can be performed after step 23 on 100% electrically tested samples (when requested).



٦

QUALITY TESTS DURING ASSEMBLY PROCESS

r.

Process steps	Tests	Descriptions
10	QUALITY CONTROL (die attach)	 MIL STD 883C Method 2010 cond. B (internal visual) and Method 2019 (die shear strength)
12	QUALITY CONTROL (bonding)	 MIL STD 883C Method 2010 cond. B (internal visual) and Method 2011 cond. D (bond strength)
14	QUALITY INSPECTION (precap)	— MIL STD 883C Method 2010 cond. B (internal visual)
17	SEALING ATMOSPHERE CONTROL	Moisture content: < 200 ppm for Ceramic packages
18	SEAL CONTROL	Fine Leak:
		- MIL STD 883C Method 1014 cond. A1 Helium leak detector after pressurization in He for 2 h at 4.2 atm Limit: $5 \cdot 10^{-8}$ cc/s for ICV* < 0.4 cc $2 \cdot 10^{-7}$ cc/s for ICV ≥ 0.4 cc * ICV = internal cavity volume
		Gross Leak
		 MIL STD 883C Method 1014 cond. C1 (fluorocarbon gross leak) 5 Torr vacuum for 1h followed by pressurization of the devices immersed in mineral oil at 4.2 atm for 2h, and subsequent immersion in mineral oil at Ta = 125°C
	LID TORQUE CONTROL	Ceramic packages only MIL STD 883C Method 2024 (e.g. \geq 60 kg • cm for seal area values between 1.41 and 1.73 cm ²)
20	SOLDERABILITY INSPECTION	— MIL STD 883C Method 2003 Soldering temperature 245 \pm 5°C for 5 \pm 0.5 sec. with preconditioning of 1h (1) above boiling distilled water and 5 to 10 sec. in rosin base flux
21	INTERNAL WATER VAPOR CONTENT CONTROL	Dew Point method MIL STD 883C Method 1018 procedure 3 5000 ppm max (dew point temperature less than - 15°C) Ceramic packages only.
22	FINAL BAKE	For SMD only (according to internal specifications)
23	RAW LINE INSPECTION	External Visual MIL STD 883C Method 2009
		Note: at this step some reliability tests (pressure pot, temperature cycling, life test etc.) are performed as a monitor, generally on a weekly basis, to have fast feedback on process behaviour (Real Time Control Tests)



QUALITY TESTS DURING ASSEMBLY PROCESS (Continued)

Process steps	Tests	Descriptions
25	GROUP A INSPECTION	- See page 200
26	GROUPS B, C AND D TESTS	Performed on the product family representative types (by rotation); the results are extended to all the other devices of the same family according to the structure similarity concept
28	PACKING AND DOCUMENTATION INSPECTION	Inspection for: — right quantity — right type — right boxing — right labelling — right documentation — various

(1) This preconditioning is going to be substituted by 8h as per MIL-STD-883 C requirements Please consult our sales organization for any further information.

GROUPS B, C AND D RELIABILITY TESTS

Every week or every 3 months on raw line material and/or finished products

Test		MIL-STD-883 C	
	Method	Condition	211.0
SUBGROUP 1 physical dimensions	2016	Major dimensions according to data sheet	2 devices (no failure)
SUBGROUP 2 (1) resistance to solvents	2015	1 minute immersion in solvent solution followed by 10 strokes with a soft brush (the procedure shall be repeated 3 times) solvent solution 2.1a only for moulded packages.	4 devices (no failure)
SUBGROUP 3 (1) solderability (*)	2003	Soldering temperature 245 \pm 5°C for 5 \pm 0.5 sec. with preconditioning of 1 h above boiling distilled water and 5 to 10 sec. in rosin base flux	10
SUBGROUP 4 high temperature operating life test	1005	1000 h at Ta = 125°C, V _{CC= 5,5} V	5**
high temperature retention high VT		1000 h at Ta=150°C V _{CC} =5.5V	
high temperature retention low VT		1000 h at Ta=150°C V _{CC} =5.5V	
extended endurance		1000 cycles Ta = 25°C V _{CC} 5.5V	

Performed weekly on finished product
 See note 1 page 206
 (**) Different samples for each test.



GROUPS B, C AND D RELIABILITY TESTS (Continued)

Every week or every 3 months on raw line material and/or finished products

Test		MIL-STD-883 C	
reat	Method	Condition	
SUBGROUP 5 (hermetic packages only) temperature cycling	1010	test condition C (10 cycles Ta = -65° C to $+150^{\circ}$ C); 10 minutes at temperature extremes; recovery time max 15 minutes after 1 minute max transfer time	10
constant acceleration	2001	test condition E (30000 g) Y1 orientation only (2)	
seal - fine - gross end-point electrical	1014	test condition A1 test condition C1 (see step 18 pag. 205) as specified in the applicable device specification	
parameters SUBGROUP 6 (1) (moulded packages only)			
pressure pot		Ta = 121°C, 2 atm, 168 h minimum	10
end-point electrical parameters		as specified in the applicable device specification	
SUBGROUP 7 (1) (moulded packages only)			
HAST (Highly Accelerated Stress Test)	-	130°C -85% RH with bias $t = 48$ h according to detail specification	10
		as specified in the applicable device specification	
SUBGROUP 8 (hermetic packages only)			
seal - fine - gross	1014	test condition A1 test condition C1 (see step 18 pag. 205)	10
thermal shock	1011	test condition B, 60 cycles (Ta = -55° C to + 125°C) 5 minutes at temperature extremes transfer time \leq 10 sec.	
seal - fine - gross	1014	test condition A1 test condition C1 (see step 18 pag. 205)	
end-point electrical parameters		as specified in the applicable device specification	

Performed weekly on finished product
 20000 g for packages with cavity perimeter of 5 cm or more and for with a mass of 5 grams or more



GROUPS B, C AND D RELIABILITY TESTS

Every 6 months on raw line material and/or finished products

Teet		MIL-STD-883 C	
	Method	Condition	
SUBGROUP 1 lead integrity	2004	test condition B2 (lead fatigue) - dual-in-line moulded packages; three leads shall be bent, 3 times, simultaneouslY for at least 15° permanent bend, returning then to the original position	10
seal (hermetic packages only) - fine - gross	1014	test condition A1 test condition C1 (see step 18 pag. 205)	
SUBGROUP 2 (hermetic packages only) thermal shock	1011	test condition B; 15 cycles (Ta = -55° C to $+125^{\circ}$ C) 5 minutes at temperature extremes transfer time \leq 10 sec.	10
temperature cycling	1010	test condition C; 100 cycles (Ta = -65° C to + 150°C) 10 minutes at temperature extremes; recovery time max 15 minutes after 1 minute max transfer time	
moisture resistance	1004	Lead bend stress initial conditioning followed by 10 cycles of 24h; Ta = 25° C to 65° C RH = 80% to 100% one 3h cycle at Ta = -10° C	
seal - fine - gross	1014	test condition A1 test condition C1 (see step 18 pag. 205)	
visual examination		per visual criteria of method 1004 and 1010	
end-point electrical parameters		as specified in the applicable device specification	
SUBGROUP 3 (hermetic packages only)			
mechanical shock	2002	test condition B; 1500 g - 0.5 msec 5 blows in each of the 6 orientations - not operating	10
vibration, variable frequency	2007	test condition A; 20 g - 3 orientations f = 20 to 2000 cps; four 4 minutes cycles; 48 minutes total - not operating	
constant acceleration (1) seal - fine - gross	2001 1014	test condition E (30000 g), Y1 orientation only test condition A1 test condition C1 (see step 18 pag. 205)	
visual examination		per visual criteria of Method 1011 or 1010	
end-point electrical parameters		as specified in the applicable device specification	



GROUPS B, C AND D RELIABILITY TESTS

Every 6 months on raw line material and/or finished products (continued)

Test		MIL-STD-883 C	
1631	Method	Condition	
SUBGROUP 4 salt atmosphere	1009	test condition A; 10 to 50 gr of NaCl per square meter per day for 24 h at Ta = 35° C	
seal (hermetic packages only) - fine - gross	1014	test condition A1 test condition C1 (see step 18 pag. 205)	
visual examination		per visual criteria of method 1009	
SUBGROUP 5 (moulded packages only)			
temperature cycling	1010	test condition C; 100 cycles (Ta = -65 to + 150 °C 10 minutes at temperature extremes; recovery time max 15 minutes after 1 minute max transfer time	5
visual examination		per visual criteria of Method 1010	
end-point electrical parameters		as specified in the applicable device specification	
SUBGROUP 6 (moulded packages only)			
humidity test	CECC 90000	85°C/85% RH with bias, t = 1000 h according to detail specification	5
end-point electrical parameters		as specified in the applicable device specification; measurements at 0, 168, 500 and 1000 h	
SUBGROUP 7 (hermetic packages only)		·	3 devices 0 failures or
internal water-vapor content	1018	dew point method-procedure 3 (5000 ppm max)	5 devices 1 failure (2)
SUBGROUP 8 (ceramic packages only)			
lid torque (3)	2024	(see step 18 pag. 205)	10

1) 20000 g for packages with cavity perimeter of 5 cm or more and/or mass of 5 grams or more.

2) Test three devices if one fails test two additional devices with no failure.

3) lid torque test shall apply only to packages which use a glass-frit seal to lead frame, lead or package body (i.e. wherever frit seal establishes hermeticity or package integrity)



GROUPS B, C AND D RELIABILITY TESTS

Additional tests done during qualification:

Test	MIL-STD-883 C		
	Method	Condition	
Electrostatic discharge sensitivity	3015	C=100 pF R=1.5KΩ	
Latch susceptability		$V = \pm 10$ per pin	



-

SALES OFFICES

AUSTRALIA

NSW 2027 EDGECLIFF

Suite 211, Edgecliff centre 203-233, New South Head Road Tel (61-2) 327 39 22 Telex 071 126911 TCAUS Telefax (61-2) 327 61 76

BRAZIL

05413 SÃO PAULO R Henrique Schaumann 286-CJ33 Tel (55-11) 883-5455 Telex (39-11) 37988 "UMBR BR"

CANADA

BRAMPTON, ONTARIO 341 Main St North

Tel (416) 455-0505 Telefax 416-455-2606

CHINA

BELJING Beijing No 5 Semiconductor Device Factory 14 Wu Lu Tong Road Da Shang Mau Wai Tel (861) 2024378 Telex 222722 STM CH

DENMARK

2730 HERLEV Herley Tory, 4 Tel (45-2) 94 85 33 Telex 35411 Telefax (45-2) 948694

FRANCE

94253 GENTILLY Cedex

7 - avenue Gallieni - BP 93 Tel (33-1) 47 40 75 75 Telex 632570 STMHQ Telefax (33-1) 47 40 79 10

67000 STRASBURG

20, Place des Halles Tel (33) 88 25 49 90 Telex 870001F Telefax (33) 88 22 29 32

HONG KONG

WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel (852-5) 8615788 Telex 60955 ESGIES HX Telefax (852-5) 8656589

INDIA

NEW DELHI 110 001

Liason Office c/o Diners Business Services Pvt Ltd World Trade Tower - First Floor Barakhamba Lane Tel 331 4668 - 331 2840 Telex 031 63421 DBSD IN Telefax 331 2830

ITALY

20090 ASSAGO (MI)

V le Milanofiori - Strada 4 - Palazzo A/4/A Tel (39-2) 89213 1 (10 linee) Telex 330131 - 330141 SGSAGR Telefax (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Via R Fucini, 12 Tel (39-51) 591914 Telex 512442 Telefax (39-51) 591305

00161 ROMA

Via A Torlonia, 15 Tel (39-6) 8443341/2/3/4/5 Telex 620653 SGSATE I Telefax (39-6) 8444474

JAPAN

TOKYO 108 Nisseki - Takanawa Bld 4F 2-18-10 Takanawa Minato-Ku Tel (81-3) 280-4121 Telefax (81-3) 280-4131

KOREA

SEOUL 121 8th floor Shinwon Building 823-14, Yuksam-Dong Kang-Nam-Gu Tel (82-2) 552-0399 Telex SGSKOR K29998 Telefax (82-2) 552-1051

NETHERLANDS

5612 AM EINDHOVEN

Dillenburgstraat 25 Tel (31-40) 550015 Telex 51186 Telefax (31-40) 528835

SINGAPORE

SINGAPORE 2056

28 Ang Mo Kio - Industrial Park 2 Tel (65) 4821411 Telex RS 55201 ESGIES Telefax (65) 4820240

SPAIN

08021 BARCELONA Calle Platon, 6 4th Floor, 5th Door Tel (34-3) 2022017-2020316 Telefax (34-3) 2021461

28027 MADRID

Calle Albacete, 5 Tel (34-1) 4051615 Telex 27060 TCCEE Telefax (34-1) 4031134

SWEDEN

S-16421 KISTA Borgarfjordsgatan, 13 - Box 1094 Tel (46-8) 7939220 Telex 12078 THSWS Telefax (46-8) 7504950

SWITZERLAND

1218 GRAND-SACONNEX (GENÈVA) Chemin Franois-Lehmann, 18/A Tel (41-22) 7986462 Telex 415493 STM CH Telefax (41-22) 7984869

TAIWAN

TAIPEI 12th Floor 571, Tun Hua South Road Tel (886-2) 755-4111 Telex 10310 ESGIE TW Telefax (886-2) 755-4008

UNITED KINGDOM and EIRE

MARLOW, BUCKS Planar House, Parkway Globe Park Tel (44-628) 890800 Telex 847458 Telefax (44-628) 890391

SALES OFFICES

U.S.A.

NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS 1000 East Bell Road Phoenix, AZ 85022-2699 (1)-(602) 867-6340

SALES COVERAGE BY STATE

ALABAMA Huntsville - (205) 533-5995

ARIZONA Phoenix - (602) 867-6340

CALIFORNIA Irvine - (714) 250-0455 San Jos - (408) 452-8585

COLORADO Boulder (303) 449-9000

GEORGIA Norcross - (404) 242-7444

ILLINOIS Schaumburg - (708) 517-1890

MARYLAND Columbia - (301) 995-6952 MASSACHUSSETTS

Waltham - (617) 890-6688

NEW JERSEY Voorhees - (609) 772-6222

OREGON Tigard - (503) 620-5517 TEXAS Austin - (512) 339-4191 Carrollton - (214) 466-8844

WASHINGTON Seattle - (206) 524-6421

FOR RF AND MICROWAVE POWER TRANSISTORS CONTACT THE FOLLOWING REGIONAL OFFICES IN THE U S A

CALIFORNIA Hawthorne - (213) 675-0742

NEW JERSEY Totowa - (201) 890-0884

PENNSYLVANIA Montgomeryville - (215) 362-8500 TEXAS Carrollton - (214) 466-8844

WEST GERMANY

6000 FRANKFURT Gutleutstrabe 322 Tel (49-69) 237492 Telex 176997 689 Telefax (49-69) 231957 Teletex 6997689=STVBP

8011 GRASBRUNN

Bretonischer Ring 4 Neukeferloh Technopark Tel (49-89) 460060 Telex 528211 Telefax (49-89) 4605454 Telefax 897107=STDISTR

3000 HANNOVER 1 Eckenerstrasse 5 Tel (49-511) 634191 Telex 175118418 Teletex 5118418 csfbeh Telefax (49-511) 633552

8500 NÜRNBERG 20 Erlenstegenstrasse, 72 Tel (49-911) 597032 Telex 626243 Telefax (49-911) 5980701

5200 SIEGBURG Frankfurter Str 22a Tel (49-2241) 660 84-86 Telex 889510 Telefax (49-2241) 67584

7000 STUTTGART Oberer Kirchhaldenweg 135 Tel (49-711) 692041 Telex 721718 Telefax (49-711) 691408

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1988 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

 GAL and ispGAL are registered trademarks of Lattice Semiconductor Corporation, E²CMOS, Generic Array Logic and PALtoGAL are trademarks of Lattice Semiconductor Corporation, IFL is trademark of Signetics, PAL, PALASM are registered trademarks of Monolithic Memores, Inc , CUPL is a trademark of Personal CAD Systems Inc, ABEL, PLD test and DASH-ABEL is trademark of Data I/O Corporation FastMap Plus, LC9000 are trademarks of PLT Inc PLAQ is a trademark of QWERTY Inc

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A. - West Germany

