


MOS AND


COS/MOS
$\mathrm{l}^{\text {st }}$ EDITION
ISSUED
NOV. 1979

## INTRODUCTION

This databook contains data sheets on the SGS-ATES range of products in MOS and COS/MOS technology.
The information on each product has been specially presented in order that the performance of the product can be readily evaluated within any required equipment design.
The databook also contains a summary of the processes available in SGS-ATES for the development and production of the products listed.

## FUNCTIONAL INDEX

| Type | Technology | Function | Paga |
| :---: | :---: | :---: | :---: |
| MUSIC |  |  |  |
| M082 | $N$ channel MOS | Tone generator | 33 |
| M083 | $N$ channel MOS | Tone generator | 33 |
| M086 | $N$ channel MOS | Tone generator | 33 |
| M087 | P channel MOS | Tone generator | 37 |
| M108 | $N$ channel MOS | Single chip organ (solo + accompaniment) | 55 |
| M147 | P channel MOS | 13-bit latch pedal sustain | 73 |
| M251 | P channel MOS | Arpeggio chord and bass accompaniment generator | 113 |
| M252 | P channel MOS | Rhythm generator | 121 |
| M253 | P channel MOS | Rhythm generator | 133 |
| M254 | P channel MOS | Rhythm generator | 145 |
| M255 | P channel MOS | Rhythm generator | 15\% |
| M258 | N channel MOS | Rhythm generator | 158 |
| M259 | N channel MOS | Rhythm generator | 159 |
| M738 | COS/MOS | 7-stage divider | 184 |
| M740 | COS/MOS | 7-stage divider | 187 |
| M741 | COS/MOS | 7-stage divider | 187 |
| M747 | COS/MOS | 7-stage divider | 187 |
| TV \& RADIO |  |  |  |
| M054 | N channel MOS | 1 of 16 decoder | 2 |
| M055 | N channel MOS | 1 of 16 decoder | $2{ }^{4}$ |
| M1025 | $P$ channel MOS | 30-channel remote control receiver | 21. |
| M1130 | $P$ channel MOS | 30-channel remote control receiver | 221 |
| M193A | $N$ channel MOS | Electronic Program Memory | 98 |
| M190 | N channel MOS | 16 key keyboard encoder and latch | 78 |
| M191 | N channel MOS | On-screen tuning scale and band display | 8 |
| M106 | N channel MOS | TV microprocessor interface | $4{ }^{2}$ |
| M1124 | COS/MOS | 30-channel remote control transmitter | 214 |
| M1024 | COS/MOS | 30-channel remote control transmitter | 20 寿 |
| M192 | COS/MOS | 4-bit binary 7-segment decoder driver | 95 |
| TELECOMMUNICATIONS |  |  |  |
| M005 | P channel MOS | 4 channel multiplexer | g |
| M006 | P channel MOS | Counter-controlled 8-channel sequential multiplexer | 18 |
| M009 | P channel MOS | 2 channel multiplexer | 23 |
| M089 | N channel MOS | $2 \times 8$ cross-point matrix | 4 91 |
| M751 | C.OS/MOS | Touch tone generator | 194. |
|  |  | 4 |  |

## FUNCTIONAL INDEX (continued)

| Type | Technology | Function | Page |
| :---: | :---: | :---: | :---: |
| MEMORIES |  |  |  |
| M120 | N channel MOS | 1024 bit non-volatile random access memory | 65 |
| M120-2 | N channel MOS | 1024 bit non-volatile random access memory | 65 |
| M2102A | N channel MOS | 1024 bit static random access memory | 227 |
| M2102AL | N channel MOS | 1024 bit static random access memory | 227 |
| M2316E | N channel MOS | 16384 bit read only memory | 233 |
| M36000 | $N$ channel MOS | 64 K-bit read only memory | 267 |
| M2708 | N channel MOS | M2708-8K bit ( $1024 \times 8$ ) UV erasable PROM | 237 |
| M2704 | N channel MOS | M2704-4K bit ( $512 \times 8$ ) UV erasable PROM | 237 |
| M4027 | N channel MOS | 4096-bit dynamic random access memory | 243 |
| M4116 | N channel MOS | 16384-bit dynamic random access memory | 255 |
| CLOCKS \& TIMERS |  |  |  |
| M702 | COS/MOS | 16-stage counter | 167 |
| M706 | COS/MOS | 16-stage counter | 171 |
| M714 | COS/MOS | 23-stage counter | 175 |
| M730 | COS/MOS | 23-stage counter | 179 |
| M731 | COS/MOS | 16-stage counter | 183 |
| M750 | COS/MOS | 23-stage counter with intermediate output at the 16th stage | 191 |
| M752 | COS/MOS | 16-stage counter | 199 |
| M754 | COS/MOS | 23-stage counter with intermediate output at the 16 th stage | 203 |
| SHIFT REGISTERS |  |  |  |
| M142 | N channel MOS | Quad 80-bit static shift register | 69 |
| M142A | N channel MOS | Quad 80-bit static shift register | 69 |

## SGS-ATES MOS processes history and summary

SGS-ATES entered the MOS market in 1969 with the newly developed Planox process. This was followed by development of the $\mathbf{P}$-channel Silicon Gate process in 1971 and the N -channel Silicon Gate process in 1973.
In 1976 the company began development of the $N$-channel process with double polycrystalline silicon which is extremely important for the realization of very high complexity circuits or memories.
In 1977 SGS-ATES developed electrically programmable read-only memories and in 1978 Non-Volatile read and write memories.
Concerning COS/MOS technologies, in 1974 SGS-ATES put the type A Aluminium Gate Process into production followed in 1976 by the type $B$ process with ion implantation.
The Low Voltage Aluminium Gate process was developed in 1978 and put into production in 1979.

## SGS-ATES MOS processes

1. P-channel enhancement mode with a $P$-type polycrystalline silicon gate

- Threshold voltage: 1.5 to 2.5 V
- Supply voltages: $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}$
- Used in static and dynamic $2 \emptyset$ applications
- Compatible with bipolar circuits

2. Low threshold $N$-channel enhancement/depletion mode with an $N$-type polycrystalline silicon gate - Threshold voltage: 0.6 to 1.2 V

- Supply voltage: $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$
- Used in static and dynamic systems
- Compatible with bipolar circuits

3. N-channel enhancement/depletion mode with an $N$-type polycrystalline silicon gate

- Threshold voltage: 0.8 to 1.2 V with $\mathrm{V}_{\mathrm{BB}}=-5 \mathrm{~V}$
- Supply voltages: $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Used in static and dynamic systems
- Compatible with bipolar circuits

4. N-channel enhancement/depletion mode with an N -type polycrystalline silicon gate

- Threshold voltage: 0.8 to 1.2 V
- Supply voltages: $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Used in static and dynamic systems
- Compatible with bipolar circuits

5. N-channel enhancement/depletion mode with double N-type polycrystalline silicon gate

- Threshold voltage: 0.8 to 1.2 V with $\mathrm{V}_{\mathrm{BB}}=-5 \mathrm{~V}$
- Supply voltages: $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Used for UV erasable and electrically programmable ROMs
- Compatible with bipolar circuits

6. N-channel enhancement/depletion mode with double N-type polycrystalline silicon gate

- Threshold voltage: 0.8 to 1.2 V
- Supply voltage: $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Used for UV erasable and electrically programmable ROMs
- Compatible with bipolar circuits

7. COS/MOS Aluminium Gate A \& B process

- Threshold voltage: 1 to 2V
- Supply voltage: $\mathrm{V}_{\mathrm{DD}}=+3$ to +18 V

8. COS/MOS Aluminium gate - low threshold voltage

- Threshold voltage: 0.5 V to 1 V
- Supply voltage: $\mathrm{V}_{\mathrm{DD}}=1.5$ to 5 V


## DATA-SHEETS

## 4 CHANNEL MULTIPLEXER

The M005 is a 4 channel multiplexer constructed on a single monolithic chip using P-channel low threshold silicon gate technology. The device is available in 10-lead metal case similar to Jedec TO-100.

## ABSOLUTE MAXIMUM RATINGS

| $V_{\text {DS }}$ | Drain to source voltage | -10 to 0.3 | V |
| :--- | :--- | ---: | ---: |
| $\mathrm{~V}_{\mathrm{GS}}$ | Gate to source voltage | -35 to 0.3 | V |
| $\mathrm{~V}_{\mathrm{GD}}$ | Gate to drain voltage | -25 to 0.3 | V |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

ORDERING NUMBER: M 005 T1

## MECHANICAL DATA



## PIN CONNECTIONS (top view) SCHEMATIC DIAGRAM




STATIC ELECTRICAL CHARACTERISTICS ( $T_{a m b}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $V_{i}$ | Analog input voltage <br> Threshold voltage |  |  | $V_{G S}=-20 \mathrm{~V}$ | $V_{\text {BULK }}=10 \mathrm{~V}$ |  |  | $\pm 10$ | V |
| $\mathrm{V}_{\text {THO }}$ |  | $\begin{aligned} & V_{\mathrm{DS}}=\mathrm{V}_{\mathrm{GS}} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | $\mathrm{I}^{\text {DS }}=100 \mu \mathrm{~A}$ | -1 |  | -2.5 | V |
| $\mathrm{R}_{\text {DS }}$ | Drain to source on resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | $I_{\text {DS }}=10 \mathrm{~mA}$ |  | 20 | 50 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | $\mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA}$ |  | 13 | 30 | $\Omega$ |
| $\mathrm{I}_{\mathrm{GL}}$ | Gate leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | $\mathrm{V}_{\text {DS }}=0$ |  |  | -1 | nA |
| IDL | Drain leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{DS}}=-5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | $\mathrm{V}_{\mathrm{GS}}=0$ |  |  | -20 | nA |
| ${ }^{1} 0$ | Drain current | $\mathrm{V}_{\text {GS }}=\mathrm{V}_{\text {DS }}=$ | $\mathrm{V}_{\mathrm{BS}}=0$ |  | -60 |  | mA |

DYNAMIC ELECTRICAL CHARACTERISTICS ( $T_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{Y}_{\mathrm{fs}}$ | Forward transadmittance |  |  | $\begin{aligned} & V_{D S}=-3 V \\ & V_{B S}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathbf{G S}}=-10 \mathrm{~V}$ |  | 12.000 |  | $\mu \mathrm{mho}$ |
| $\mathrm{C}_{\text {DS* }}$ | Drain to source capacitance | $\begin{aligned} V_{D S} & =0 \\ V_{\text {IPP }} & =15 \mathrm{mV} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 0.15 | 0.20 | pF |
| $\mathrm{C}_{\text {GD }}{ }^{*}$ | Gate to drain capacitance | $\begin{aligned} V_{\mathrm{GD}} & =0 \\ \mathrm{~V}_{\mathrm{IPP}} & =15 \mathrm{mV} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 2 | 3 | pF |
| CGS* | Gate to source capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=0 \\ & \mathrm{~V}_{\mathrm{IPP}}=15 \mathrm{mV} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 2 | 3 | pF |
| $\mathrm{C}_{\text {SB }}{ }^{\text {* }}$ | Source to body capacitance | $\begin{aligned} & V_{\text {SB }}=0 \\ & V_{\text {IPP }}=15 \mathrm{mV} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 8 | 10 | pF |
| $\mathrm{C}_{\text {DB* }}$ | Drain to body capacitance | $\begin{aligned} & V_{\mathrm{DB}}=0 \\ & \mathrm{~V}_{\text {IPP }}=15 \mathrm{mV} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 32 | 40 | pF |
| $\mathrm{C}_{\mathrm{GB}}{ }^{*}$ | Gate to body capacitance | $\begin{aligned} & V_{\mathrm{GB}}=0 \\ & \mathrm{~V}_{\mathrm{IPP}}=15 \mathrm{mV} \end{aligned}$ | $f=1 \mathrm{MHz}$ |  | 4 | 6 | pF |

* This parameter is periodically sampled and not $100 \%$ tested.


## SMALL SIGNAL EQUIVALENT CIRCUIT

(conditions: $\mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BS}}=0$ ) $\mathrm{I} \simeq 150 \mathrm{~mA}$


| Symbol | Characteristics | Typical <br> values | Unit |
| :--- | :--- | :--- | :--- |
| Diodes | All diodes are to be considered perfect diodes |  |  |
| $r_{G S}$ | Gate to source leakage resistance and diode leakage |  |  |
|  | resistance | $10^{10}$ | $\Omega$ |
| $r_{D}$ | Dynamic drain resistance | 0.5 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{GS}}$ | Gate to source capacitance | 2 | pF |
| $\mathrm{C}_{\mathrm{GD}}$ | Gate to drain capacitance | 2 | pF |
| $\mathrm{C}_{\mathrm{DS}}$ | Drain to source capacitance | 0.15 | pF |
| $\mathrm{C}_{\mathrm{GB}}$ | Gate to body capacitance | 6 | pF |
| $\mathrm{C}_{\mathrm{DB}}$ | Drain to body capacitance | 40 | pF |
| $\mathrm{C}_{\mathrm{SB}}$ | Source to body capacitance | 10 | pF |
| $\mathrm{Y}_{\mathrm{fS}}$ | Forward transadmittance | 12.000 | $\mu \mathrm{mho}$ |

Drain current vs. drain to source voltage

Drain current vs. drain to source voltage


Drain current vs. drain to



## TYPICAL APPLICATIONS

Variable gain amplifier with multiplexed inputs


Sample and hold


## TYPICAL APPLICATIONS(continued)

Multiplexing - demultiplexing


## COUNTER-CONTROLLED 8-CHANNEL SEQUENTIAL MULTIPLEXER

- LOW ON RESISTANCE
- LOW CAPACITANCE BETWEEN IN/OUT CHANNELS
- FULLY TTL or DTL COMPATIBLE
- LOW POWER DISSIPATION: 70 mW TYP.

The M006 is a monolithic integrated circuit using low threshold P-channel silicon gate MOS technology. It is supplied in a 16 -pin dual in-line plastic or ceramic package. Functionally the device consists of a modulo-8 counter, sequentially controlling the opening or closing of 8 analogic switches. Each of the switches is formed by two transistors T1 and T2 with their drains connected together. The closure of each in/out switch occurs on the rising edge of the clock and has a duration of half the clock period. The inputs to the device are:
clock input, to drive the counter;
reset input, to return the counter to zero;
matrix enable, to enable the logic network which decodes the counter states and drives the eight switches shunt enable, which determines whether transistors T2 can switch or not.
The eight transistors T 1 have their sources connected together and brought out on the "Seriai Bus". Similarly the sources of transistors T2 are commoned and brought out on the "Parallel Bus".

## ABSOLUTE MAXIMUM RATINGS

| $V_{G G}{ }^{*}$ | Source supply voltage | -20 to 0.3 | V |
| :--- | :--- | ---: | ---: |
| $\mathrm{~V}_{1}$ | Analog input voltage (distortion $<70 \mathrm{~dB}$ ) | $\pm 2$ | V |
| $\mathrm{~V}_{1}{ }^{*}$ | Input voltage | -20 to 0.3 | V |
| $\mathrm{~V}_{1 / 0}{ }^{*}$ | Bus voltage | -20 to 0.3 | V |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | 0 to .70 | ${ }^{\circ} \mathrm{C}$ |

* This voltage is with respect to $\mathrm{V}_{\mathrm{SS}}$ (GND) pin voltage.


## ORDERING NUMBERS:

M006 B1 for dual in-line plastic package
M006 D1 for dual in-line ceramic package

006

MECHANICAL DATA (dimensions in mm)


## PIN CONNECTIONS



006

## LOGIC DIAGRAM



## TIMING DIAGRAM


RESET $\longrightarrow \square$

in/OUT 5
in/OUT 6

IN/OUT 7 L
in/OUT 8

## TRUTH TABLE (negative logic)

To simplify the description of the functional operation of the device this truth table has been compiled assuming the serial and parallel bus terminals as inputs, and the eight in/out terminals as outputs.
Closure of the switches T1 and T2 is controlled by the signals Shunt Enable, Matrix Enable and Reset, and the counter states.

| S. E. | M.E. | RESET | $\begin{gathered} \text { COUNTER } \\ \text { STATES } \\ \text { OO Q1 } 02 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { PARALLEL } \\ \text { BUS } \end{gathered}\right.$ | $\left\|\begin{array}{c} \text { SERIAL } \\ \text { BUS } \end{array}\right\|$ | $\underset{1}{\text { IN/OUT }}$ | $\begin{array}{\|c\|} \hline \text { IN/OUT } \\ 2 \end{array}$ | $\begin{array}{\|c\|} \hline \text { IN/OUT } \\ 3 \end{array}$ | $\underset{4}{\mid \operatorname{IN} / \mathrm{OUT}}$ | $\underset{5}{\text { IN/OUT }}$ | $\underset{6}{\text { IN/OUT }}$ | $\begin{array}{\|c\|} \hline 7 \\ \hline \end{array}$ | $\underset{8}{\text { IN/OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 000 | $x$ | X | F | F | F | F | F | F | F | F |
| 0 | 0 | 1 | COUNTING | $x$ | X | F | F | F | F | F | F | F | F |
| 0 | 1 | 0 | 000 | $x$ | $Y$ | ${ }^{\bullet} \mathrm{F} \mathrm{Y} / \mathrm{F}$ | F | F | F | F | F | F | F |
| 0 | 1 | 1 | $1^{\circ}$ 1 100 | x | $Y$ | F | F | F | $Y$ | F | F | F | F |
| 1 | 0 | 0 | 00 | 2 | $Y$ | 2 | 2 | $z$ | $z$ | $z$ | $z$ | 2 | 2 |
| 1 | 0 | 1 | counting | 2 | $Y$ | 2 | 2 | $z$ | 2 | 2 | $z$ | 2 | 2 |
| 1 | 1 | 0 | 000 | $z$ | $Y$ | * $\mathrm{V} / \mathrm{z}$ | $z$ | $z$ | 2 | $z$ | $z$ | 2 | 2 |
| 1 | 1 | 1 | $0^{\circ} 001$ | 2 | $Y$ | Z | 2 | $z$ | 2 | $Y$ | 2 | $z$ | 2 |

[^0]TIMING AND DYNAMIC ELECTRICAL CHARACTERISTICS $\left(V_{s s}=4.75\right.$ to 5.25 V , $V_{G G}=-11.5$ to $-12.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amp}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\phi H}$ | Clock high voltage |  |  |  |  | $\mathrm{V}_{\text {SS }}{ }^{-1.5}$ |  | $\mathrm{V}_{\text {SS }}$ | V |
| $\mathrm{V}_{\phi \mathrm{L}}$ | Clock low voltage |  |  | $\mathrm{V}_{\mathrm{GG}}$ |  | 0.4 | V |
| $\mathrm{R}_{\text {DS }}$ | Drain to source on resistance | $I_{05}=100 \mu A$ <br> T1 serial IN/OUT <br> T2 parallel IN/OUT | $\begin{array}{r} -2 V \\ 5 V \end{array}$ |  |  | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\boldsymbol{\Omega}$ |
| ${ }^{\text {f }} \mathrm{CL}$ | Maximum clock frequency |  |  |  | 1 |  | MHz |
| ${ }^{\text {t }}$ ¢ PW | Clock pulse width |  |  | $\begin{gathered} v_{\mathrm{SS}^{-1.5}} \\ \mathrm{v}_{\mathrm{GG}} \end{gathered}$ | 0.5 |  | $\mu \mathrm{s}$ |
|  | Shunt enable, matrix enable, reset to high |  |  |  |  | V |  |
|  | Shunt enable, matrix enable, reset to low |  |  | 0.4 |  | V |  |
| $\mathrm{C}_{1}$ | Input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 6 |  | pF |
| $\mathrm{Cl}_{1 / \mathrm{O}}$ | Capacitance between adjacent channels | $\mathrm{V}_{\text {IPP }}=15 \mathrm{mV}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 0.5 | pF |

## TYPICAL APPLICATIONS

PAM section of 32-channel PCM terminal in transmit mode. (Negative logic)


The "parallel bus" is floating since transistors $T 2$ are hold off by the shunt enable input. The telephone inputs are IN/OUT 1 . . . . . . . . IN/OUT 32.
The output is obtained on the "serial bus" as a train of pulses on a single line sequentially combining all the input signals.
The $300 \Omega$ on resistance of $T 1$ is acceptable in the transmit mode.

## TYPICAL APPLICATIONS (continued)

PAM section of a 32-channel PCM terminal in receive mode. (Negative logic)


In reception a train of amplitude modulated pulses on the input bus is demultiplexed into 32 channel outputs S1 . . . . . . . S32. Since a low series resistance is essential the M005 ( $\mathrm{R}_{\mathrm{DS} / \mathrm{ON}} \cong 20 \Omega$ ) has. been used.

TYPICAL APPLICATIONS (continued)
Block diagram


Timing waveforms refer to a.m. 32-channel PAM telephone system


## 2 CHANNEL MULTIPLEXER

The M009 is a 2 channel multiplexer constructed on a single monolithic chip using P-channel low threshold silicon gate technology. The device is available in 8-lead metal case similar to Jedec TO-99.

## ABSOLUTE MAXIMUM RATINGS

| $\mathbf{V}_{\text {DS }}$ | Drain to source voltage | -10 to 0.3 | V |
| :--- | :--- | ---: | ---: |
| $\mathbf{V}_{\text {GS }}$ | Gate to source voltage | -35 to 0.3 | V |
| $\mathbf{V}_{\text {GD }}$ | Gate to drain voltage | -25 to 0.3 | V |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathbf{T}_{\text {op }}$ | Operating temperature range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

ORDERING NUMBER: M 009 T1


PIN CONNECTIONS (top view)


## SCHEMATIC DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS $\left(T_{\text {amb }}=0\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $V_{i}$ | Analog input voltage |  |  | $V_{G S}=-20 \mathrm{~V}$ | $\mathrm{V}_{\text {BULK }}=10 \mathrm{~V}$ |  |  | $\pm 10$ | v |
| $\mathrm{V}_{\text {THO }}$ | Threshold voltage | $\begin{aligned} & V_{D S}=V_{G S} \\ & V_{B S}=0 \end{aligned}$ | $\mathrm{I}_{\text {DS }}=100 \mu \mathrm{~A}$ | -1 |  | -2.5 | V |
| $\mathrm{R}_{\mathrm{DS}}$ | Drain to source on resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | ${ }^{\prime} \mathrm{Ds}=10 \mathrm{~mA}$ |  | 20 | 50 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | $\mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA}$ |  | 13 | 30 | $\Omega$ |
| $\mathrm{I}_{\mathrm{GL}}$ | Gate leakage current | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{BS}}=0 \end{aligned}$ | $V_{D S}=0$ |  |  | -1 | nA |
| IDL | Drain leakage current | $\begin{aligned} & V_{D S}=-5 V \\ & V_{B S}=0 \end{aligned}$ | $\mathrm{V}_{\mathrm{GS}}=0$ |  |  | -20 | nA |
| ${ }^{1} \mathrm{D}$ | Drain current | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=$ | $\mathrm{V}_{\mathrm{BS}}=0$ |  | -60 |  | mA |



This parameter is periodically sampled and not $100 \%$ tested.

## BMALL SIGNAL EQUIVALENT CIRCUIT

(conditions: $\mathrm{V}_{\mathrm{GS}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=-3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BS}}=0$ ) $\mathrm{I} \simeq 150 \mathrm{~mA}$ )


| Symbol | Characteristics | Typical values | Unit |
| :---: | :---: | :---: | :---: |
| Diodes | All diodes are to be considered perfect diodes |  |  |
| rigs | Gate to source leakage resistance and diode leakage resistance | $10^{10}$ | $\Omega$ |
| ${ }^{\text {r }}$ | Dynamic drain resistance | 0.5 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {GS }}$ | Gate to source capacitance | 2 | pF |
| $\mathrm{C}_{\text {GD }}$ | Gate to drain capacitance | 2 | pF |
| $C_{\text {DS }}$ | Drain to source capacitance | 0.15 | pF |
| $\mathrm{C}_{\mathrm{GB}}$ | Gate to body capacitance | 6 | pF |
| $\mathrm{C}_{\text {DB }}$ | Drain to body capacitance | 40 | pF |
| $\mathrm{C}_{\text {SB }}$ | Source to body capacitance | 10 | pF |
| $Y_{f s}$ | Forward transadmittance | 12.000 | $\mu \mathrm{mho}$ |



Drain current vs. drain to



Drain current vs. drain to

Drain current vs. drain to


## TYPICAL APPLICATIONS

Variable gain amplifier with multiplexed inputs


S-0724

## Sample and hold



## TYPICAL APPLICATIONS (continued)

Multiplexing - demultiplexing


Series parallel chopper (low direct voltage amplification)

$10 S$ INTEGRATED CIRCUITS
i

## OF 16 DECODER <br> SPECIFICALLY DESIGNED FOR TV APPLICATION <br> MINIMIZATION OF THE EXTERNAL COMPONENTS <br> INTERNAL PULL-UP FOR USE WITH LIGHT PRESSURE SWITCHES (M054) <br> OPEN DRAIN OUTPUTS FOR TOUCH CONTROL (M055)

The M 054, M 055 are monolithic integrated circuits specifically designed to act as interface between W 1025 ( 30 channel ultrasonic receiver) and H 580/590 (quad analog switch) in TV applications. The himputs $A, B, C, D, E$ are driven directly from the corresponding outputs of the $M 1025$. If $G$ input is high the lircuits decode the binary combinations from 0 to 15 , if $G$ is low the combinations from 16 to 31 are mecoded instead. The M 054 has an internal pull-up circuit on the outputs to minimize the number of external components when light pressure switches are used. The M 055 has open drain outputs for touch pontrol applications. The circuits are constructed with N -channel silicon gate technology and are supplied in a 24 -lead dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DD }}{ }^{*}$ | Supply voltage | -0.5 to 20 | V |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | -0.5 to 20 | V |
| $V_{0}$ (off) | Off state output voltage (M 055 type) | 20 | V |
| Ptot | Total power dissipation | 1 | W |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^1]DRDERING NUMBERS: M 054 B1
M 055 B1



## PIN CONNECTIONS



## BLOCK DIAGRAM



TRUTH TABLE (positive logic)

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E | A | B | C |  | G | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 0 | 0 | 0 | 0 | 0 | $1$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1. | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| $\times$ | $\times$ | $\times$ | $\times$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| $1$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| X | X | X | X | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage | 17 to 19 | V |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}^{\text {O (off) }}$ | Off state output voltage (M055 type) | 19 | V |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |



STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

| Parameter |  |  | Test conditions | Values at $\mathbf{2 5}^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $V_{\text {IH }}$ | High level input voltage | A-B-C-D-E Inputs |  |  | $\mathrm{V}_{\text {DD }}{ }^{-1}$ |  | $V_{\text {DD }}$ | V |
|  |  | G Input |  | 3 |  | $V_{\text {DD }}$ |  |  |
| $V_{\text {IL }}$ | Low level input voltage | A-B-C-D-E Inputs |  | 0 |  | $\mathrm{V}_{\mathrm{DD}} \mathrm{V}^{-4}$ | V |  |
|  |  | G . Input |  | 0 |  | 0.3 |  |  |
| TOL | Low level output current |  | $\mathrm{V}_{\mathrm{DD}}=17 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |  |
| OH | High level output current (M 055 Type) |  | M 054 Type $\mathrm{V}_{\mathrm{DD}}=19 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{OH}}=8 \mathrm{~V}$ |  |  | -200 | $\mu \mathrm{A}$ |  |
| O(off) | Off state output current (M 054 Type) |  | $\begin{array}{ll} \begin{array}{l} \text { M 055 Type } \\ V_{D D} \end{array}=19 \mathrm{~V} & V_{\text {O(off) }}=8 \mathrm{~V} \\ \hline \end{array}$ |  |  | 1 | $\mu \mathrm{A}$ |  |
| IDD | Supply current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=19 \mathrm{~V} \\ & \text { All input to } \mathrm{V}_{\mathrm{SS}} \\ & \hline \end{aligned}$ |  |  | 25 | mA |  |

## TYPICAL APPLICATIONS

Fig. 1 and 2 show a typical application of M 054 and M 055 respectively in a TV remote control system.
Fig. 1 - M054 with light pressure switches


## TYPICAL APPLICATIONS (continued)

Fig. 2 - M055 with direct touch controls
 mOS INTEGRATED CIRCUITS

PRELIMINARY DATA

## TONE GENERATOR

M 082 (30\% Duty Cycle) 13 TONE OUTPUTS

- M 083 (50\% Duty Cycle) 13 TONE OUTPUTS
- M 086 ( $50 \%$ Duty Cycle) 12 TONE OUTPUTS
- SINGLE POWER SUPPLY
- WIDE SUPPLY VOLTAGE OPERATING RANGE
- LOW POWER DISSIPATION $<500 \mathrm{~mW}$
- HIGH OUTPUT DRIVE CAPABILITY
- HIGH ACCURACY OF OUTPUT FREQUENCIES: ERROR LESS THAN $\pm 0.069 \%$
- INPUT PROTECTED AGAINST STATIC CHARGES
- LOW INTERMODULATION
!
The M 082, M 083 and M 086 are monolithic tone generators specifically designed for electronic organs. Constructed on a single chip using low threshold N -channel silicon gate technology they are supplied in - 16 lead dual in-line plastic package.



## CONNECTION DIAGRAMS



* $V_{D D}$ is the highest supply voltage
** $V_{\text {SS }}$ is the lowest supply voltage


## BLOCK DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {SS }}$ | Lowest supply voltage |  |  | 0 |  | 0 | V |
| $\mathrm{V}_{\text {DD }}$ | Highest supply voltage |  | +10 | +12 | +14 | V |

ELECTRICAL CHARACTERISTICS $\left(0^{\circ} \mathrm{C} \leqslant T_{\text {amb }} \leqslant 50^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to +14 V unless otherwise specified)

| Parameter |  | Test conditions | Values |  |  | Unit | Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $V_{\text {IL }}$ | Input clock, low |  |  | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\text {SS }}{ }^{+1}$ | V | 1 |
| $\mathrm{V}_{\text {IH }}$ | Input clock, high |  | $\mathrm{V}_{\mathrm{DD}^{-1}}$ |  | $\mathrm{V}_{\text {DD }}$ | V |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input clock rise and fall times $10 \%$ to $90 \%$ | 4.5 MHz |  |  | 30 | ns | 1 |
| $t_{\text {on }}, t_{\text {off }}$ | Input clock on and off times | 4.5 MHz |  | 111 |  | ns | 1 |
| $\mathrm{C}_{1}$ | Input capacitance |  |  | 5 | 10 | pF |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high | 0.75 mA | $\mathrm{V}_{\mathrm{DD}^{-1}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | 2 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low | 0.70 mA | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{SS}}+1$ | V | 2 |
| $\mathrm{tro}_{\text {ro }} \mathrm{t}_{\text {fo }}$ | Output rise and fall times 500 pF load |  | 250 |  | 2500 | ns | 3 |
| $t_{\text {on, }} t_{\text {off }}$ | Output duty cycle | M 082 |  | 30 |  | \% |  |
|  |  | M 083, M 086 |  | 50 |  |  |  |
| ${ }^{\text {IDD }}$ | Supply current |  |  | 24 | 35 | mA | * |
| $\mathrm{f}_{1}$ | Input clock frequency |  | 100 | 4000.48 | 4500 | kHz |  |

* Output unloaded.

Fig. 1 Input clock waveform


Fig. 2 - Output signal d.c. loading


Fig. 3 - Output loading

$\qquad$

## TONE GENERATOR

- 12 TONE OUTPUTS TTL COMPATIBLE
- HIGH ACCURACY OF OUTPUT FREQUENCIES: ERROR LESS THAN $\pm 0.069 \%$
- LOW IMPEDANCE PUSH-PULL OUTPUTS

LOW POWER DISSIPATION: < 400 mW

- INPUT PROTECTED AGAINST STATIC CHARGES
- LOW INTERMODULATION

The M 087 is a monolithic tone generator specifically designed for electronic organs.
Constructed on a single chip using low threshold P -channel silicon gate technology it is supplied in a 16-lead dual in-line plastic package .

## ABSOLUTE MAXIMUM RATINGS

| $\mathbf{V}_{\text {GG }}{ }^{*}$ | Source supply voltage | -20 to 0.3 | V |
| :--- | :--- | ---: | ---: |
| $\mathbf{V}_{i}{ }^{*}$ | Input voltage | -20 to 0.3 | V |
| $\mathbf{I}_{0}$ | Output current (at any pin) | 3 | mA |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathbf{T}_{\text {op }}$ | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

*This voltage is referred to $\mathrm{V}_{\mathrm{SS}}$ pin voltage

DRDERING NUMBER: M 087 B1 for dual in-line plastic package

## MECHANICAL DATA

## CONNECTION DIAGRAM



BLOCK DIAGRAM


* f 1 is the highest output frequency and its musical equivalent is: C
** f 12 is the lowest output frequency and its musical equivalent is: C \#

STATIC ELECTRICAL CHARACTERISTICS (positive logic, $\mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{SS}}-16.15$ to -18.75 V , $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SS}}-9$ to $-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUT |  |  |  |  |  |
| $\mathrm{V}_{1} \mathrm{H} \quad$ Clock high voltage |  | $\mathrm{V}_{\text {SS }}-0.5$ |  | $\mathrm{V}_{\text {SS }}$ | V |
| $V_{\text {IL }} \quad$ Clock low voltage |  | $\mathrm{V}_{\mathrm{ss}}-6$ |  | $\mathrm{V}_{\mathrm{Ss}}-4.5$ | V |
| DATA OUTPUTS |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ Output low voltage | $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}$ | $V_{\text {DD }}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ Output high voltage | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ | $\mathrm{V}_{\text {SS }}{ }^{-0.5}$ |  | $\mathrm{V}_{\text {Ss }}$ | V |
| ILO Output leakage current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V} \quad \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| POWER DISSIPATION |  |  |  |  |  |
| IGG Supply current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 11 | 13 | mA |
| IDD Supply current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 13 | 16 | mA |

DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, $\mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{SS}}-16.15$ to -18.75 V , $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SS}}-9$ to $-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)


## TYPICAL APPLICATION



## PRELIMINARY

## $2 \times 8$ CROSS-POINT MATRIX

- VERY LOW ON-RESISTANCE
- HIGH CROSS-TALK AND OFF-STATE-ISOLATION
- SERIAL SWITCH ADDRESSING, MICROPROCESSOR COMPATIBLE

The M089 $2 \times 8$ cross-point matrix is realized with $16 n$-channel MOS transistors. The device has been specially designed to provide switches with low on-reistance. Cross-talk and off-state-isolation are guaranteed less than -90 dBm . The device is designed for PABX applications and is fully microprocessor compatible. It is available in 16 lead dual-in-line plastic and ceramic packages.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DD }}{ }^{* *}$ | Supply voltage | -0.5 to 17 | V |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage pins 4, 5, 12, 13 | -0.5 to 17 | V |
| $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ | Differential voltage across any disconnected switch | 10 | V |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation | 640 | mW |
| $T_{\text {op }}$ | Operating temperature range: for plastic | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
|  | for ceramic | -40 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
** With respect to $\mathrm{V}_{\text {SS }}$ (GND) pin.
1

ORDERING NUMBERS:
M089 B1 for dual-in-line plastic package
M089 D1 for dual-in-line ceramic package
M089 F1 for dual-in-line ceramic package, frit seal

MECHANICAL DATA (dimensions in mm)


Dual in-line ceramic packege frit-seal



PIN CONNECTIONS


LOGIC DIAGRAM



## CIRCUIT DESCRIPTION

The M089 $2 \times 8$ cross-point matrix is made up of 16 switches realized with low on-resistance $n$-channel MOS transistors.
A latch maintains each switch in the previous state. Switches are addressed when both enable inputs $\overline{E 1}$ and E2 are low.
The address is loaded into a 5 bit internal shift register which holds the contents.

| $D$ | $Y_{0}$ | $X_{2}$ | $X_{1}$ | $X_{0}$ |
| :--- | :--- | :--- | :--- | :--- |

where $X_{0}$ to $X_{2}$ are used to select 1 of 8 outputs, $Y_{0}$ is to select one of two inputs and $D$ defines whether the addressed switch is connected or disconnected.
The data bits are loaded on the high to low transition of the $\overline{\mathrm{CP}}$ clock input. The status of the switches is changed on the low to high transition of one or both enable inputs. If more than 5 clock transitions are applied during loading of the shift register, only the last 5 data bits are loaded into the register.

ENABLE INPUTS TRUTH TABLE

| $\overline{\mathbf{E 1}}$ | $\overline{\mathbf{E 2}}$ | Function |
| :--- | :--- | :--- |
| L | L | data load |
| $\square$ | L | addressed <br> switch <br> changed |

DATA INPUT TRUTH TABLE

| Data | Switch status |
| :---: | :--- |
| L | disconnect |
| H | connect |

TRUTH TABLE FOR SWITCH SELECTION (positive logic $1=$ High, $0=$ Low)
The table shows the hexadecimal code for the bits $X_{0} X_{1} X_{2} Y_{0}$ which must be loaded to address the inputs and outputs shown.

|  | $\mathbf{0}_{1}$ | $\mathbf{0}_{2}$ | $\mathbf{0}_{\mathbf{3}}$ | $\mathbf{0}_{\mathbf{4}}$ | $\mathbf{0}_{5}$ | $\mathbf{0}_{6}$ | $\mathbf{0}_{7}$ | $\mathbf{0}_{\mathbf{8}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN A | F | D | B | $\mathbf{9}$ | 7 | 5 | 3 | 1 |
|  | 1111 | 1101 | 1011 | 1001 | 0111 | 0101 | 0011 | 0001 |
| IN B | E | C | A | 8 | 6 | 4 | 2 | 0 |
|  | 1110 | 1100 | 1010 | 1000 | 0110 | 0100 | 0010 | 0000 |

For example to address the switch connecting INA to 05 the shift register must be loaded with the address code 0111 (7)

- to connect, D = High (1)

| $\mathrm{X}_{0}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{Y}_{\mathbf{0}}$ | D |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |

## Custom options

There are two possible custom options for the M089 chip. These implement on "all switches reset" function in two ways:
Option 1. The "all switches reset" function could be implemented by an additional data bit in the switch register. The new 6 -bit word would be made up as follows.

| $D$ | $Y_{0}$ | $X_{2}$ | $X_{1}$ | $X_{0}$ | $R$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

With $R$ low ( 0 ) the circuit would function as previously described with $R$ high (1) all the switches would be disconnected in the low to high transition of one or both of the enable inputs.

Option 2. The function could alternatively be implemented by modifying the enable input truth table as follows.

| $\overline{E 1}$ | $\overline{E 2}$ | Function |
| :--- | :--- | :--- |
| L | L | data load |
| - | L | addressed switch |
| L | - | changed |
| H | H | all switches disconnected |

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ for M089 B1, -40 to $70^{\circ} \mathrm{C}$ for M089 F1, D1, $V_{D D}=14 \mathrm{~V}$ to 16 V )

| Parameter |  |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{R}_{\mathrm{ON}}$ | ON-resistance |  |  | $\begin{aligned} & V_{i(A, B)}=3.5 \mathrm{~V} \\ & V_{O(1,8)}=3.75 \mathrm{~V} \\ & V_{D D}=14 \mathrm{~V} \quad \mathrm{I}_{\mathrm{D}(\text { min })}=10 \mathrm{~mA} \end{aligned}$ |  |  | 25 | $\Omega$ |
| IDD | Supply current |  |  |  |  | 7 | mA |
| ILI | Input leakage | $\begin{aligned} & \text { pins } 4,5 \\ & 12,13 \\ & \hline \end{aligned}$ | $V_{i}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | pins 1, 9 | $\begin{aligned} & V_{i A}, V_{i B}=4.5 \mathrm{~V} \\ & V_{O 1}, V_{O 8}=1.5 \mathrm{~V} \end{aligned}$ |  |  | 0.2 | $\mu \mathrm{A}$ |
|  |  | pin 0 | $\begin{aligned} & V_{i A}, V_{i B}=6 \mathrm{~V} \\ & V_{O 1}, V_{O 8}=1.5 \mathrm{~V} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| ILO | Output leakage | pins 2, 6, 7 <br> 8, 10, 14 <br> 15, 16 | $\begin{aligned} & \mathrm{V}_{\mathrm{O1}}, \mathrm{~V}_{\mathrm{OB}}=4.5 \mathrm{~V} \\ & \mathrm{v}_{\mathrm{iA}}, \mathrm{v}_{\mathrm{iB}}=1.5 \mathrm{~V} \end{aligned}$ |  |  | 0.2 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{O1}}, \mathrm{~V}_{\mathrm{OB}}=6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{iA}}, \mathrm{~V}_{\mathrm{iB}}=1.5 \mathrm{~V} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {low }}$ | Logic 0 input level |  | All inputs | -0.3 |  | 0.8 | V |
| $V_{\text {high }}$ | Logic 1 input level |  | All inputs | 4.5 |  | $V_{\text {DD }}$ | V |
| CT | Cross-talk |  | See fig. 1 |  |  | -90 | dB |
| 10 | Off insulation |  | See fig. 2 |  |  | -90 | dB |
| ${ }^{\text {f CL }}$ | Maximum clock input frequency |  |  |  |  | 1 | MHz |
| TLG | Lag time |  | See fig. 3 | 100 |  |  | ns |
| TLD1 | Lead time |  | See fig. 3 | 400 |  |  | ns |
| TLD2 |  |  |  | 150 |  |  | ns |
| TWR | Write time |  | See fig. 3 |  |  | 3 | $\mu \mathrm{s}$ |
| ${ }_{\text {tw }}$ | Clock pulse width |  | See fig. 3 | 0.4 |  | 100 | $\mu \mathrm{s}$ |

## TEST CIRCUIT

Fig. 1 - Crosstalk measurements


Fig. 2 - Off isolation measureme


## TIMING DIAGRAM

Fig. 3


## TV MICROPROCESSOR INTERFACE

- 6 PWM D/A CONVERTERS, WITH 64 STEP RESOLUTION, FOR ANALOGUE CONTROLS - 13 BIT (8192 STEP) PULSE WIDTH-RATE MULTIPLIER D/A CONVERTER FOR TUNING VOLTAGE. BUILT IN ANALOGUE SWITCH.
- CRT DISPLAY SECTION BASED ON A $64 \times 64$ FULLY PROGRAMMABLE MATRIX, UNDER SOFTWARE CONTROL, WORKS WITH ANY TV STANDARD
- OPEN DRAIN OUTPUTS RATED UP TO 13.2 V
- MAIN 5V POWER SUPPLY (12V USED FOR BIAS)
- STANDARD 40 PIN PLASTIC PACKAGE

The M 106 is a programmable LSI device for microprocessor controlled applications in TV and industrial control fields. The M 106 uses state-of-the-art N-Channel MOS Silicon gate technology, with a single +5 V power supply and TTL compatible inputs and outputs. $\mathrm{A}+12 \mathrm{~V}$ supply is used for bias of the analogue switch circuit built on the chip.
The microprocessor interface includes a single phase clock input, a bidirectional 8 bit system bus, two strobe inputs and an interrupt request output. A total of 7 variable duty cycle output signals are available. After simple RC filtering these signals become the analogue outputs of the system. One blanking and three colour outputs are provided to display alphanumeric or graphic data on a CTV screen. Eight general purpose digital outputs are provided with open-drain configuration. The M 106 is available in a standard 40 pin dual-in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DD }}{ }^{* *}$ | Supply voltage | -0.3 to | 7 | V |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ref }}$ | Reference voltage | -0.3 to | 7 | V |
| $V_{G G}$ | Bias voltage | -0.3 to | 14 | V |
| $V_{1}$ | Input voltage | -0.3 to | 7 | V |
| $V_{0 \text { (off) }}$ | Off-state output voltage: P0 to P6; $\mathbf{Q 0}$ to $\mathrm{Q7}$ all other outputs | -0.3 to | 14 | V |
|  |  | -0.3 to | 7 | V |
| Io | Output current: all outputs except pins $25,26,27,28$pins $25,26,27,28$ | max. | 5 | mA |
|  |  | max. | 15 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total package power dissipation |  | 0.8 | W |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | 0 to |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 to |  | ${ }^{\circ} \mathrm{C}$ |

[^2]MECHANICAL DATA (dimensions in mm)


## CONNECTION DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage | 4.5 to 5.5 | V |
| :---: | :---: | :---: | :---: |
| $V_{\text {ref }}$ | Reference voltage | 5 to 6 | V |
| $V_{\text {GG }}$ | Bias voltage | 10.8 to 13.2 | V |
| $V_{1}$ | Input voltage | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{O} \text { (off) }}$ | Output off voltage: P0 to P6; Q0 to Q7 all other outputs | $\begin{aligned} & \max 13.2 \\ & \max V_{D D} \end{aligned}$ | V |
| 10 | Output current: all outputs except pins $25,26,27,28$ pins 25, 26, 27, 28 | $\begin{array}{ll} \max & 2 \\ \max & 8 \end{array}$ | mA |
| $\phi$ | Clock frequency (selectable) | (pin 19 at $\mathrm{V}_{\mathrm{DD}}$ ) 2 (pin 19 at $\mathrm{V}_{\mathrm{SS}}$ ) 4 | MHz MHz |
| f | Oscillator frequency | 3.2 | MHz |
| R | Resistance of the clock oscillator | 2.2 to 10 | $k \Omega$ |
| C | Capacitance of the clock oscillator | 10 to 30 | pF |
| Top | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

BLOCK DIAGRAM


STATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions
Typ. values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{V}_{\text {Ref }}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{GG}}=12 \mathrm{~V}$ )

| Parameter |  |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input high voltage | All input pins except 22-23 $\left(\mathrm{H}_{5}-\mathrm{V}_{\mathrm{s}}\right)$ |  |  | 2.5 |  | $V_{\text {DD }}$ | V |
|  |  | $\begin{aligned} & \text { pins 22-23 } \\ & \left(H_{s}-\nabla_{s}\right) \end{aligned}$ |  | 3 |  | $V_{\text {DD }}$ |  |  |
| $V_{\text {IL }}$ | Input low voltage | All inputs excepts pins 22-23 $\left.\left(H_{5}-\bar{V}_{5}\right)\right)$ |  | 0 |  | 0.8 | V |  |
|  |  | $\begin{aligned} & \text { pins 22-23 } \\ & \left(\mathrm{H}_{5}-V_{s}\right) \end{aligned}$ |  | 0 |  | 0.4 |  |  |
| 11 | Input leakage current | All inputs except pin 18 | $\mathrm{V}_{1}=0$ to 5.5 V |  |  | 10 | $\mu \mathrm{A}$ |  |
| ${ }^{\prime}{ }_{\phi}$ | Input bias current | pin 18 | $\mathrm{V}_{\phi}=5.5 \mathrm{~V}$ | 10 |  | 70 | $\mu \mathrm{A}$ |  |
| VOL | Output low voltage | All outputs except pins 25-26-27-28-7 | $\mathrm{I}^{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |  |
|  |  | $\begin{aligned} & \text { pins } \\ & 25-26-27-28 \end{aligned}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  | 1 | V |  |
|  |  | pin 7 | $\mathrm{I}_{\mathrm{OL}}=0.25 \mathrm{~mA}$ |  | 30 | 45 | mV |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | pin 7 | $\mathrm{I}^{\mathrm{OH}}=-0.25 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {DD }}-30$ | $\mathrm{V}_{\text {DD }}-45$ | mV |  |
| IO(off) | Leakage current | All output except <br> pins <br> $3-5-25-26-27-28$ <br> $30-32-34-36-38-40$ | $\mathrm{V}_{\mathrm{O} \text { (off) }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |  |
|  |  | $\begin{aligned} & \hline \text { pins } \\ & 3-5-25-26-27-28 \\ & 30-32-34-36-38-40 \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{O} \text { (off) }}=13.2 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |  |
| IDD | Supply current | pins 3-5-25-26-34 | $V_{D D}=5.5 \mathrm{~V}$ |  |  | 60 | mA |  |
| IGG | Bias current |  | $\mathrm{V}_{\mathrm{GG}}=13.2 \mathrm{~V}$ |  |  | 300 | $\mu \mathrm{A}$ |  |

Note: The $\bar{V}_{s}$ and $H_{s}$ inputs have Schmitt-trigger action for accepting slow transition time signals.

## DYNAMIC ELECTRICAL CHARACTERISTICS

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{t}_{10}$ | Loading time of the first byte from the strobe display command (STA and STB both low) |  | see fig. 1 |  | 26 |  | $\mu \mathrm{s}$ |
| $t_{1}$ | Loading time of any successive byte from the end of the previous load time |  |  | 24 |  | $\mu s$ |
| $\mathrm{t}_{\text {setup }}$ | Setup time |  |  | 4 |  | $\mu s$ |
| thold | Hold time |  |  | 4 |  | $\mu \mathrm{s}$ |

Fig. 1


## $\phi$ - System clock

The $\phi$ input (pin 18) must be connected to the microprocessor clock, or to the clock oscillator pin in the base where the microprocessor has a built in clock generator.
The clock signal can be 2 or 4 MHz . Pin 19 must be connected to $\mathrm{V}_{\mathrm{DD}}$ if the frequency is 2 MHz , to $\mathrm{V}_{\mathrm{SS}}$ it is 4 MHz .

## Internal registers load and read operations

A 106 can be fully programmed by loading a set of internal registers.
Fable 1 shows the binary address code and function of each internal register.
The loading of each register, as shown by fig. 2, is performed in two steps: in the first phase, the four bit address code ( $\overline{\mathrm{DO}}$ to $\overline{\mathrm{D} 3}$ ) is sent on the bus, and latched by the $\overline{\mathrm{STA}}$ strobe signal; in the second phase The bus carries the 6 to 8 bit register content which is transferred to the addressed register by the STB litrobe signal.
When both STA and $\overline{\text { STB }}$ are in the HIGH state, the content of the addressed register will be read back to the bus. The read operation is not allowed for registers 8 to 12.

Table 1 - Summary of the internal registers
.

| $\mathbf{N}^{\circ}$ | ADDRESS |  |  |  | Number of bit | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { D3 }}$ | $\overline{\text { D2 }}$ | $\overline{\text { D1 }}$ | $\overline{\text { DO }}$ |  |  |
| 0 | H | H | H | H | 6 | Converter n. 0 (PWM) |
| 1 | H | H | H | L | 6 | Converter n. 1 (PWM) |
| 2 | H | H | L | H | 6 | Converter n. 2 (PWM) |
| 3 | H | H | L | L | 6 | Converter n. 3 (PWM) |
| 4 | H | L | H | H | 6 | Converter n. 4 (PWM) |
| 5 | H | L | H | L | 6 | Converter n. 5 (PWM) |
| 6 | H | L | L | H | 6 | Converter n. 6 MSB (PWM) |
| 7 | H | L | L | L | 7 | Converter n. 7 LSB (BRM) |
| 8 | L | H | H | H | 6 | Window upper side position |
| 9 | L | H | H | L | 6 | Window lower side position |
| 10 | L | H | L | H | 6 | Window left side position |
| 11 | L | H | L | L | 6 | Window right side position |
| 12 | L | L | H | H | 6 | CRT display control |
| 13 | L | L | H | L | 8 | Open drain digital outputs |
| 14 | L | L | L | H | - | Reset (only for testing) |
| 15 | L | L | L | L | - | Not used |

Fig. 2


## D/A converters for analogue controls

The 6 bit contents of registers 0 to 5 , after a pulse-width conversion and external filtering, are used for analogue commands as volume, brightness, colour saturation, contrast, tone and fine tuning.
The pulse width modulated output has a fixed period of 64 microseconds and variable width. The output is open drain, can be filtered by a simple RC network and can be varied from OV to the reference voltage ( 13.2 V max) in $2^{6}=64$ steps.

## Tuning voltage D/A converter

Registers 6 and 7 may be considered as a single 13 bit register. The corresponding outputs value is normally used as a tuning voltage for a varicap tuner. The conversion uses a double modulation system, in order to minimize the ripple after the filter. The 6 most significant bits (register 6) are converted using the same pulse width modulation technique as registers 0 to 5 .
The 7 least significant bits (register 7) generate a series of pulses with variable width and frequency (bit rate multiplier).
This approach greatly reduces the amplitude of the low frequency components in the output voltage, and allows an easier and more efficient filtering.
The converter's output, P6, uses an internal analogue switch, operating in a push-pull mode, and switches a very precise reference voltage, which is connected to the $\mathrm{V}_{\text {ref }} \mathrm{pin}$.
The 0 volt level, in order to minimize the ground noise, is supplied through a dedicated pin $\mathrm{V}_{\mathbf{5 S 2}}$, that is externally connected to ground.
A 12 V bias voltage must be connected to the $\mathrm{V}_{\mathrm{GG}}$ pin in order to operate the output stage in the pushpull mode.

## On screen display

The on-screen display interface uses a vertical sync signal applied to the $\overline{\mathrm{V}}_{\mathrm{S}}$ input and horizontal sync signal applied to the $\mathrm{H}_{\mathrm{S}}$ input.
A "vertical clock" is internally generated by dividing the line frequency $\mathrm{H}_{\mathrm{s}}$ by a number N which defines the height of the matrix element.
Assigning to $N$ a value of $4 / 5 / 6$ the height of the corresponding matrix element becomes $4 / 5 / 6$ lines. The choice of one of these values of $N$ will adapt the $M 106$ to display on any video standard.
An internal RC oscillator, synchronized by the $H_{S}$ input, gives a "horizontal clock", whose period

## DESCRIPTION (continued)

defines the width of the matrix element. The frequency must be adjusted in order to have a width equal to $1 / 64$ th of the actual width of the screen.
The data to be displayed on the screen is normally contained in a rectangular "window". Inside the window the BLK output generates a blanking signal, thus creating a black rectangular background for the image. Position, height and width of the window are programmable by loading in registers 8-9-1011 a 6 bit position value of each side of the window. The value is calculated in terms of the number of vertical or horizontal clock pulses from an origin.
The origin $(0,0)$ corresponds to the trailing edge of the $\bar{V}_{S}$ and $H_{S}$ pulses and is therefore located in the upper left corner of the screen.
Inside the M 106, a dual 64 bit shift register synchronized by the horizontal clock, repeats the same pattern over N lines using the first shift register, while the $\mu \mathrm{P}$ can load the second one with the new pattern to be used in the next lines. Afterwards the new pattern content is transferred in parallel into the first register. The loading of the second shift register is synchronized by the $\phi$ clock. This takes 8 sequential bytes, with the timing shown in fig. 1 . The loading time for each byte is 24 microseconds.
The loading begins when both STA and STB go LOW. The corresponding state is decoded as a "strobe display" command.
If the "strobe display" state is terminated by the $\mu \mathrm{P}$ before the internal shift register is completely loaded, the remaining bits are zero-filled.
The display control register (12) defines the start and the end of the display function, the combination of the colour outputs enabled (and therefore the colour of the image) and the timing signals used during the load operation.
Table 3 shows the function of each bit of the display control register.
No timing signals are used if the pattern doesn't change from line to line of the display (vertical or horizontal bands). In this case the pattern can be loaded asynchronously only at the beginning, and will be automatically repeated until the window is completely scanned.
The timing signals must be enabled for displaying character, because the line pattern is variable and must be loaded in synchronism with the screen scan. The STA pin, normally used as a strobe input, becomes bidirectional and generates for each frame a single pulse, negative going, and approximately 45 microseconds long, N lines before the beginning of the window.
This signal is used by $\mu \mathrm{P}$ to initiate the first load operation.
The $\overline{\mathrm{NNT}}$ gives a series of pulses for each frame, with a period of N lines, starting N lines before the beginning of the window and stopping N lines before the end of the window.
During the STA output pulse no control register loading is permitted and only the "strobe display" state is accepted.

Table 3-CRT display control register ( ${ }^{\circ} \mathbf{~ 1 2 )}$

| Bit | Function | Logic level L | Logic level H |
| :---: | :---: | :---: | :---: |
| 0 | Output R (Red) | disabled | enabled |
| 1 | Output B (Blue) | disabled | enabled |
| 2 | Output G (Green) | disabled | enabled |
| 3 | Nr. of lines each dot | $5\left(4^{*}\right)$ | 6 |
| 4 | Timing outputs $\overline{N T}-\overline{S T A}$ | disabled | enabled |
| 5 | Display control | stop | start |

- Available with metal option (contact local SGS-ATES sales office).


## MOS INTEGRATED CIRCUIT

## PRELIMINARY DATA

## SINGLE CHIP ORGAN (SOLO + ACCOMPANIMENT)

- SIMPLE KEY SWITCH REQUIREMENTS FOR 61 KEYS, IN A MATRIX OF $12 \times 6$
- LOW TIME REQUIRED FOR A SCANNING CYCLE OF $576 \mu \mathrm{sec}$.
- ACCEPTANCE OF ALL KEYS PRESSED
- TWO KEYBOARD FORMATS: 61 KEYS (SOLO)OR 24+37 KEYS (ACC. + SOLO) WITH POSSIBILITY OF AUTOMATIC CHORDS OF THE "ACCOMPANIMENT" SECTION
- TOP OCTAVE SYTHESIZER INCORPORATED FOR GENERATION OF 3 "FOOTAGES"
- MORE THAN ONE CHIP CAN BE EMPLOYED WITH SYNCHRONIZATION THROUGH THE RESET INPUT
- SEPARATED ANALOG OUTPUTS (FOR EACH FOOT) FOR "SOLO", "ACC." AND "BASS" SECTIONS (SQUARE WAVE 50\% D.C.) WITH AVERAGE VALUE CONSTANT
- INTERNAL ANTI-BOUNCE CIRCUITS
- KEY DOWN AND TRIGGER OUTPUTS FOR "SOLO", "ACC." AND "BASS" SECTIONS
- SUSTAIN FOR THE LAST KEYS RELEASED IN THE "SOLO" SECTION (61 OR 37 KEYS)
- CHOICE OF OPERATING MODE IN "ACC." SECTION
- MANUAL, WITH OR WITHOUT MEMORIZATION OF THE SELECTED KEYS (FREE CHORDS WITH ALTERNATE BASS)
- AUTOMATIC, WITH OR WITHOUT MEMORIZATION OF THE SELECTED KEY (PRIORITY TO THE LEFT FOR AUTOMATIC CHORDS AND BASS ARPEGGIO)
- MULTIPLE CHOICE POSSIBILITY ON THE CHORDS IN AUTOMATIC MODE
- MAJOR OR MINOR THIRD
- WITH OR WITHOUT SEVENTH
- LOW DISSIPATION OF $\leqslant 600 \mathrm{~mW}$
- STANDARD SINGLE SUPPLY OF +12V $\pm 5 \%$
- INPUTS PROTECTED FROM ELECTROSTATIC DISCHARGES

The M 108 is realized on a single monolithic silicon chip using N -channel silicon gate technology. It is available in a 40 lead dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DOP }}{ }^{* *}$ | Source supply voltage | -6. 3 to +20 | V |
| :---: | :---: | :---: | :---: |
| $V_{i}^{* *}$ | Input voltage | -0.3 to +20 | V |
| Io | Output current (at any pin) | 3 | mA |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^3]MECHANICAL DATA (dimensions in mm)
Dual in-line plastic pack age


BLOCK DIAGRAM

PIN CONNECTIONS

| *VSS | 1 | 401 | MCK |
| :---: | :---: | :---: | :---: |
| RESET | 2 | 397 | TCK |
| $8 \mathrm{th} / 7 \mathrm{th}$ | 3 | 38 | 81 |
| 4/5th | 4 | 37 | B2 |
| 6/3rd | 5 | 36 | B3 |
| 161ROOT | 6 | 35 | 84 |
| BASS | 7 | 34 | 85 |
| A | 8 | 33 | B6 |
| B | 9 | 32 | F1 |
| C | 10 | 31 | $\overline{\mathrm{F}}$ |
| $\overline{\text { NPA }}$ | 11 | 30 | $\overline{\text { F }}$ |
| $\overline{\text { TDA }}$ | 12 | 29 | F4 |
| TDS | 13 | 28 | F5 |
| $\overline{\mathrm{KPA}}$ | 14 | 27 | F6 |
| $\overline{\text { KPS }}$ | 15 | 26 | $\overline{\text { F }}$ |
| $16^{\prime}$ | 16 | 25 | $\overline{\text { F }}$ |
| $8^{\prime}$ | 17 | 24 | $\overline{\text { F9 }}$ |
| 4 | 18 | 23 | $\overline{\mathrm{F} 10}$ |
| $\overline{\text { TEST }}$ | 19 | 22 | $\overline{F 11}$ |
| $* *{ }^{\text {OD }}$ | 20 | 21 | $\overline{F 12}$ |

* $V_{\text {SS }}$ is the lowest supply voltage
** $V_{D D}$ is the highest supply voltage



## GENERAL CHARACTERISTICS

The circuit comprises:
a) $\mathbf{2}$ pins for clock input: one for the matrix scanning, the other for the incorporated T.O.S.;by connecting both the clock inputs to the same matrix scanning clock ( 1000.12 KHz ), the three "footages" generated are $16^{\prime}, 8^{\prime}$ and $4^{\prime}$.
b) 6 inputs from the octave bars (keyboard and control scanning
c) 3 multiplexed data inputs for addressing the bass selection. These inputs normally come from the outputs of an external memory (negative or positive logic with control inside the chip)
d) 8 signal outputs divided by section: 3 for the "SOLO" section ( $16^{\prime}, 8^{\prime}, 4^{\prime}$ ), 4 for the "ACC." section ( $16^{\prime}$ or root, $8^{\prime}$ or 3 rd, $4^{\prime}$ ' or 5 th, 8 th $/ 7$ th according to operating mode), 1 for the bass
e) 12 outputs for the matrix scanning
 (key pressed "ACC."), $\overline{N P A}$ (pitch present in "ACC." outputs), $\overline{\text { TDB }}$ (trigger decay "BASS") respectively. These outputs, in conjunction with an external time constant, allow the formation of the envelope of the sustain and percussion effects. The duration of the trigger pulses is $\cong 9 \mathrm{msec}$.
g) 1 input (reset) to synchronize the device or more than one device (with the same keyboard scanning and using a single contact per key).
The reset action, provided by an external circuit, is of the "POWER ON RESET" (high active) type and its duration must be $\cong 0.5 \mathrm{msec}$.
h) 1 TEST pin (in use it must be connected to $V_{D O}$ )
i) 2 supply pins.

## MATRIX ORGANIZATION (Keyboard and controls)

| M 108 <br> Matrix outputs | M 108 Octave bar inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{B}_{1}$ | $\mathrm{B}_{2}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{4}$ | $B_{5}$ | $\mathrm{B}_{6}$ |
| $\overline{F_{1}}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{6}$ |
| $\overline{F_{2}}$ | $\mathrm{C}_{1} \#$ | $\mathrm{C}_{2}{ }^{\text {\# }}$ | $\mathrm{C}_{3} \#$ | $\mathrm{C}_{4}$ \# | $\mathrm{C}_{5}$ \# | 7th OFF/7th ON |
| $\overline{F_{3}}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $3 \mathrm{rd}+/ 3 \mathrm{rd}$ - |
| $\overline{F_{4}}$ | $\mathrm{D}_{1}{ }^{\#}$ | $\mathrm{D}_{2}{ }^{\text {\# }}$ | $\mathrm{D}_{3}{ }^{\text {\# }}$ | $\mathrm{D}_{4}{ }^{\text {\# }}$ | $\mathrm{D}_{5}{ }^{\text {\# }}$ | Sust. OFF/Sust. ON |
| $\overline{F_{5}}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{2}$ | $E_{3}$ | $\mathrm{E}_{4}$ | $\mathrm{E}_{5}$ | Latch/Latch |
| $\overline{F_{6}}$ | $F_{1}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{4}$ | $\mathrm{F}_{5}$ | Man/Auto |
| $\overline{F_{7}}$ | $\mathrm{F}_{1}{ }^{\#}$ | $\mathrm{F}_{2}{ }^{\text {\% }}$ | $\mathrm{F}_{3}{ }^{\prime}$ | $\mathrm{F}_{4}{ }^{\text {\# }}$ | $\mathrm{F}_{5} \#$ | $61 / 24+37$ |
| $\overline{F_{8}}$ | $\mathrm{G}_{1}$ | $\mathrm{G}_{2}$ | $\mathrm{G}_{3}$ | $\mathrm{G}_{4}$ | $\mathrm{G}_{5}$ | Antibounce ON/Antibounce OFF |
| $\overline{F_{9}}$ | $\mathrm{G}_{1} \#$ | $\mathrm{G}_{2}{ }^{\text {\# }}$ | $\mathrm{G}_{3}{ }^{\text {\# }}$ | $\mathrm{G}_{4}$ \# | $\mathrm{G}_{5}{ }^{\text {\# }}$ | ROM Low/ROM High |
| $\overline{F_{10}}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{5}$ | ------ |
| $\overline{F_{11}}$ | $\mathrm{A}_{1}{ }^{\text {\# }}$ | $\mathrm{A}_{2}{ }^{\text {\# }}$ | $\mathrm{A}_{3} \#$ | $\mathrm{A}_{4}{ }^{\text {\# }}$ | $A_{5} \#$ | --- |
| $\overline{F_{12}}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{2}$ | $B_{3}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{5}$ | --- |
| is the firs | he left | is the | key o | e righ | he ke |  |

The main feature of this chip is the possibility of formating the keyboard either with 61 keys (only "SOLO" without automatism) or separating it into two sections of 24 and 37 keys respectively ("ACCOMPANIMENT + SOLO") with the possibility of chord and bass automatic in the first section.

## B) AUTOMATIC

The chip recognizes in the "ACC." section only the first on the left of the keys pressed and, according to the setting of the following controls, produces a major or minor chord with or without seventh only the $4^{\prime}$ footage but with separated outputs for root, third, fifth and eighth (or seventh if the chord is with seventh).
The bass section gives the bass arpeggio among root, third, fourth, fifth, sixth, seventh and eighth with pitch switching dependent on an external ROM (3 bits).
In automatic mode the two octaves of the "ACC." section inside the chip are connected in parallel both for the chord and for the bass; therefore by pressing anyone of the two keys of the same note the chip generates the same chord.
The "LATCH" control stores the major chord and the bass pitches (until new keys are pressed); the modification of the chord stored (from major to minor, addition of seventh) is always possible by operating the proper controls: by releasing these controls the chord becomes major again.
It is possible to delete the stored pitches both is manual and in "AUTOMATIC" mode by a Latch control signal.
Once again there are $\overline{\mathrm{KPA}}, \overline{\mathrm{NPA}}$, and $\overline{\mathrm{TDB}}$ information; however the $\overline{\mathrm{TDB}}$ pulse, which normally appears at each arrival of the ROM codes, does not appear if there are no pitches in the "ACC." (and bass) outputs or, in the case of alternate bass (in manual mode) if the codes indicate conditions of indifference.

## RECOMMENDED OPERATING CONDITIONS

|  | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | Lowest supply voltage |  | 0 |  | 0 | V |
| $V_{\text {DD }}$ | Highest supply voltage |  | 11.4 | 12 | 12.6 | V |

STATIC ELECTRICAL CHARACTERISTICS (Positive Logic, $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}$, $T_{\text {amb }}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | Unit | ( |
| :--- |

## dNPUT SIGNALS

| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage | Note 1 |  | $V_{D D^{-1}}$ | $V_{\text {DO }}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Note 2 |  | 4 | 18 | V |
|  |  | Note 3 |  | $V_{D D-2}$ | $V_{\text {DO }}$ | V |
| $V_{\text {IL }}$ | Input low voltage | Note 1 |  | $\mathrm{v}_{\mathrm{ss}}$ | $\mathrm{v}_{\text {Ss }}+1$ | V |
|  |  | Note 2 |  | $\mathrm{v}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}+0.6$ | V |
|  |  | Note 3 |  | $\mathrm{v}_{\text {SS }}$ | $\mathrm{v}_{\mathrm{ss}}+2$ | V |
| ILI | Input leakage current | $V_{1}=+14 \mathrm{~V}$ | $T_{\text {amb }}=25^{\circ} \mathrm{C}$ |  | 10 | $\mu \mathrm{A}$ |

## LOGIC SIGNAL OUTPUTS

| $\mathrm{R}_{\text {ON }}$ | Output resistance with respect to $\mathrm{V}_{\mathrm{SS}}$ |  |  | 300 | 500 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{ON}}$ | Output resistance with respect to $V_{D D}$ | $V_{O U T}=V_{D D^{-1}}$ <br> (driver off) |  | 15 | 25 | kS |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage |  | $V_{\text {DD }}-0.4$ |  | $V_{\text {DO }}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage |  |  | $\mathrm{v}_{\mathrm{SS}}+0.2$ | $\mathrm{v}_{\mathrm{SS}}+0.4$ | V |

## POWER DISSIPATION

| IDD | Supply current | $T_{\text {amb }} 25^{\circ} \mathrm{C}$ |  | 30 | 45 |
| :--- | :--- | :--- | :--- | :--- | :--- |

ANALOG SIGNAL OUTPUTS (the external load must be connected to $V_{D D} / 2$ )

| IOH | Output current with respect <br> to $V_{D D} / 2$ | Outputs loaded with 1 KS 2 <br> resistor versus $V_{D D} / 2$ | 35 | 50 | 70 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| IOL | Output current with respect <br> to $V_{S S}$ | Outputs loaded with 1 KS 2 <br> resistor versus $V_{D D} / 2$ | -35 | -50 | -70 |

Note 1 : Refers only to the clock inputs.
Note 2 : Refers only to the inputs from the external memory.
Note 3 : Refers only to the reset input

## FEATURES

a) The " $61 / 24+37$ " control chooses the keyboard operating mode, i.e. the whole keyboard dedicated to "SOLO" or 24 keys (dedicated) to "ACCOMPANIMENT" and 37 to "SOLO".
b) The "Man/Auto" control, which operates only in case of "ACC. + SOLO", chooses the manual or the automatic accompaniment.
c) The "Sust OFF/Sust ON" allows the storage of the "SOLO" section and handles the whole keyboard or 37 keys depending on the operating mode.
d) The " $\overline{\text { Latch/ }}$ Latch" similarly allows the storage of the "ACC." section and operates in "ACC. + SOLO" only.
e) The "3rd+/3rd-" which operates only in case of "ACC. + SOLO" and "AUTOMATIC", changes the automatic chord generated from major to minor or viceversa.
f) The "7th OFF/7th ON" adds the seventh to the automatic chord generated.
g) The "Antibounce ON/Antibounce OFF" disables the antibounce circuit which is usually enabled.
h) The "ROM Low/ROM High" selects between ROMs with return to "1" (Low active) or with return to " 0 " (High active). Usually the chip is enabled for ROMs with return to " 1 " (Low active).

## "SOLO" Operation

In this case the chip recognizes the whole keyboard as "SOLO" and does not read the controls which concern the "ACC. + SOLO" operation.
The chip identifies all the keys pressed and transfers to the outputs of each section ( 24 and 37 keys) the analog sum of corresponding pitches.
The outputs are current generators with average value constant, therefore it is sufficient to connect the pins to one load and send the signals on to the filters.
In the case of "Sustain OFF" each new key pressed or released is accepted or deleted in a time $\leqslant 576 \mu$ sec. In the case of "Sustain ON" the chip has a different operation according to whether the new key (keys) is pressed or released: each new key pressed is always accepted in a time $\leqslant 576 \mu \mathrm{sec}$. , whereas each key released is deleted with a delay of 73 msec . and only if there are still keys pressed.
In fact, if after the 73 msec . there are no keys pressed, the last key (or keys) released remains stored until new keys are pressed.
In this mode it is possible to have Sustain, with external envelope shaping, for the last keys (or key) released.
The pitch envelope is controlled by a D.C. signal $\overline{K P S}$ (any key pressed) and there is also an A.C. signal TDS (trigger decay "SOLO") which provides a pulse whenever a key is pressed.
An appropriate antibounce circuit, inside the chip, solves the problems associated with the keyboard contacts.

## "SOLO + ACCOMPANIMENT" Operation

In this case the chip identifies the "ACCOMPANIMENT" on the first 24 keys on the left, and the "SOLO" on the remaining 37 keys and reads all the controls which concern the "ACC." section.
The "SOLO" function is identical to " 61 keys" mode, but for the "ACC." section there are two possibilities:

## A) MANUAL

The chip identifies which keys are pressed in the "ACC." section, and transfers to the "ACC." outputs the analog sum of the corresponding pitches.
The "ACC." section is fully independent of the "SOLO" section and the signals(if there is no "LATCH") remain at the output only while the keys are pressed even if there is "SUSTAIN ON".

The "BASS" section gives at the bass output an alternating bass between the first on the left and the first on the right of the keys pressed in the "ACC." section; the pitch switching timing is dependent on an external ROM (3 bits).
The "LATCH" control stores the last keys released and the output signals, including the bass output, remain until new keys are pressed.
The $\overline{T D B}$ (trigger decay "BASS") output gives a pulse corresponding to every output change; there are also two D.C. signals, KPA (any key pressed accompaniment) and NPA (pitches in output accompaniment) relative only to the "ACC." section.
The first of these signals (analogous to $\overline{\mathrm{KPS}}$ ) concerns the keyboard and does not consider the "LATCH" condition.
The second on the contrary concerns the "ACC." output and considers the "LATCH" condition.

## BASS TRUTH TABLES

## MEGATIVE LOGIC

| External <br> Memory Code |  |  | Bass Arpeggio Output <br> (Automatic mode) | Alternate Bass Output <br> (Manual mode) |
| :---: | :---: | :---: | :---: | :---: |
| C | B | A |  |  |
| 1 | 1 | 1 | No change | Noo change |
| 1 | 1 | 0 | Root | 1st on the left |
| 1 | 0 | 1 | 4 th | --- |
| 1 | 0 | 0 | 5 th | --- |
| 0 | 1 | 1 | 6 th | 1 st on the right |
| 0 | 1 | 0 | 7 th | --- |
| 0 | 0 | 1 | 8 th | --- |
| 0 | 0 | 0 |  | --- |

## MSITIVE LOGIC

| External Memory Code |  |  | Bass Arpeggio Output <br> (Automatic mode) | Alternate Bass Output (Manual mode) |
| :---: | :---: | :---: | :---: | :---: |
| C | B | A |  |  |
| 0 | 0 | 0 | No change | No change |
| 0 | 0 | 1 | Root | 1st on the left |
| 0 | 1 | 0 | 3rd | - - - |
| 0 | 1 | 1 | 4th | - |
| 1 | 0 | 0 | 5th | 1st on the right |
| 1 | 0 | 1 | 6th | - - - |
| 1 | 1 | 0 | 7th | - - |
| 1 | 1 | 1 | 8th | - - |

DYNAMIC ELECTRICAL CHARACTERISTICS

| Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MASTER CLOCK INPUT |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{i}} \quad$ Input clock frequency |  |  | 1000. 12 |  | KHz |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \quad$ Input clock rise and fall time 10\% to $90 \%$ | 1000.12 KHz |  |  | 40 | ns |
| ton. ${ }^{\text {off }}$ Input clock ON and OFF times | 1000 KHz |  | 500 |  | ns |

T.O.S. CLOCK INPUT

| $f_{i}$ | Input clock frequency |  | 100 | 1000.12 | 2500 |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $t_{r}, t_{f} \quad$Input clock rise and fall times <br> $10 \%$ to $90 \%$ | 1000.12 KHz |  |  |  |  |
| ton, $t_{\text {off }}$ Input clock ON and OFF times | 2000 KHz |  | 40 | ns |  |

$\overline{T D S}$ and $\overline{T D B}$ OUTPUTS

| ton | Pulse duration | 1000 KHz | 9.216 |  | ms |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{r}, t_{f}$ | Outputs rise and fall times <br> $10 \%$ to $90 \%$ | 1000 KHz |  | 100 | ns |

INPUT CLOCK WAVEFORM


FREQUENCY RANGE OF EACH OCTAVE ( $16^{\prime}, 8^{\prime}, 4^{\prime}$ footages)

| \% | f | $\because$ | 61 | 65 | 123 | 130 | 246 | 261 | 493 | 523 | 987 | 1046 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $r$ |  | - | F |  | B | $\bigcirc$ | B | C | B | C | B | C |
| \% |  | 65 | 123 | 136 | 246 | $\angle 61$ | 493 | 523 | 987 | 1046 | 1975 | 2093 |
| E | 8 | C | 8 | C | ¢ | C | B | C | B | C | B | C |
| ! |  | 1 | 246 | $25^{\circ}$ | 493 | 523 | 987 | 1046 | 1975 | 2093 | 3951 | 4186 |
| 5 | $\checkmark$ |  | - |  | B | c | B | C | B | C | B | C |
| i |  |  |  |  |  |  |  |  |  |  |  | 86 |
| \% | ACC. SECTION |  |  |  |  |  |  | SOLO SECTION |  | 5-3369 |  |  |

## CONNECTION OF THE KEYBOARD AND CONTROL SWITCHES



Hote: The switch "OPEN" corresponds to "KEY NOT PRESSED" or "CONTROL IN THE FIRST CONDITION" (see the drawing "MATRIX ORGANIZATION").

## TYPICAL APPLICATION



TIMING DIAGRAMS


Note: MCK is the master clock input (matrix scanning), $\varphi 1, \varphi 2, \varphi 3$ are internal phases to generate $\overline{\mathrm{F1}} \div \overline{\mathrm{F} 12}$.


Note: The matrix scanning starts (after the power on reset) at the second arrival in output of $\overline{\mathrm{F} 1}$ (*) from B1 to B6 in continuous sequence.

```
    024 BIT - NON VOLATILE RANDOM ACCESS MEMORY
    256 x 4 ORGANIZATION, FULLY DECODED
    OPERATING MODES: READ, MODIFY
    MODIFY MODE PERFORMS SIMULTANEOUS WRITING AND ERASURE ON THE ADDRESSED
    WORD
    INPUT LATCHES FOR ADDRESSES AND DATA IN
    OUTPUT DATA LATCHED
    ACCESS TIME: M 120-2: 450 ns - M 120:700 ns
    WORD MODIFY TIME: LESS THAN 100 msec. END OF MODIFY OPERATION IS INDICATED
        BY A FLAG (MODIFY END)
    104 MODIFY CYCLES PER WORD
    DATA RETENTION ONE ORDER OF MAGNITUDE HIGHER THÁN MNOS TECHNOLOGY
    N-CHANNEL,SI-GATE, DOUBLE POLY-SILICON MOS TECHONOLOGY
    TTL-COMPATIBLE, OPEN DRAIN OUTPUTS
    POWER SUPPLY V
    LOW POWER CONSUMPTION: }300\textrm{mW}\mathrm{ PEAK POWER FROM VPP (DURING WRITE OPER-
    ATION ONLY)
    350 mW ACTIVE POWER FROM VDD
    STANDBY POWER LESS THAN }100\textrm{mW
```

The M 120 is a non volatile memory which the user can consider as a RAM with a fast access time and an wach slower write cycle. The device operates with an address strobe control ( $\overline{\mathrm{AS}}$ ) and has no limit on the Gaximum period of $\overline{\text { AS. The }} \overline{\mathrm{AS}}$ control performs the Chip Select (CS) function as well; the device is e-selected (standby mode) by a high level on AS. Both read and modify cycles begin on the falling edge F AS; if R/W remains true, while $\overline{A S}$ is active, a read cycle occurs; if, instead, $R / \bar{W}$ is false while $\overline{A S}$ is Ktive a modify cycle starts. Data on the data bus are latched during the rising edge of $\mathrm{R} / \mathbb{W}$, then an inernal circuitry performs a comparison between "old", and "new" data and, according to the result, rites or erases or leaves unchanged each single bit of the word. If writing is necessary on one bit and an rasure on another, both operations are performed simultaneously. After the rising edge of R/W, addresbs and data are latched internally and no external holding is necessary during the modify time. Since hodify time lengthens during the device lige, the "modify end" control, which outputs a high level at he end of the cycle, can be used to speed up system operations. As long as ME is low the device is inmally disconnected from buses and controls. The device is available in 18-lead dual in-line ceramic meckage (metal seal) and ceramic package (frit seal).
e
IBSOLUTE MAXIMUM RATINGS

| 1 | Input voltage | -0.5 to |  | V |
| :---: | :---: | :---: | :---: | :---: |
| fot | Total power dissipation |  | 0.5 | W |
| Ptg | Storage temperature range | -65 to |  | ${ }^{\circ} \mathrm{C}$ |
| 100 | Operating temperature range | 0 to | 70 | ${ }^{\circ} \mathrm{C}$ |

RDDERING NUMBERS: M 120
F1 for dual in-line ceramic package (frit seal)
M 120
D1 for dual in-line ceramic package (metal seal)
M 120-2 F1 for dual in-line ceramic package (frit seal)
M 120-2 D1 for dual in-line ceramic package (metal seal)

## MECHANICAL DATA (dimensions in mm)

Dual in-line ceramic package metal-seal


## PIN CONNECTIONS

AS

DC AND OPERATING CHARACTERISTICS $\quad\left(T_{a m b}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{Pp}}=25 \mathrm{~V} \pm 5 \%$ )

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| IDDI | $\mathrm{V}_{\text {DD }}$ supply current |  |  |  |  | 30 | mA |
| IPP 1 | $\mathrm{V}_{\mathrm{PP}}$ súpply current |  |  |  | 12 | mA |
| IDD2 | Standby $V_{\text {DD }}$ supply current |  |  |  | 10 | $m A$ |
| $\mathrm{IPP}^{\text {P }}$ | Standby Vpp supply current |  |  |  | 5 | mA |
| $\mathrm{V}_{\text {IH }}$ | Input high voltage |  | 2.4 | 5 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  | -0.3 | 0 | 0.6 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{I}_{\mathrm{L}}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\text {LI }}$ | Input load current |  |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output leakage current |  |  |  | 10 | $\mu \mathrm{A}$ |

## AC CHARACTERISTICS

| Parameter |  | M 120-2 |  | M 120 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {t }}$ ch | Access time from address strobe |  | 450 |  | 700 | ns |
| ${ }^{\text {tasL }}$ | Address strobe active time | 450 |  | 700 |  | ns |
| ${ }^{\text {t }}$ ASH | Address strobe inactive time | 160 |  | 300 |  | ns |
| ${ }^{\text {toFF }}$ | Output buffer turn-off delay |  | 100 |  | 150 | ns |
| $\mathrm{t}_{5}$ | Set-up time |  | 20 |  | 40 | ns |
| $t_{n}$ | Hold time |  | 80 |  | 150 | ns |
| twR | Write time (1) | 2 | 100 | 2 | 100 | ms |
| $t_{\text {D1 }}$ | $\overline{\text { AS }}$ to R/W delay (2) (3) (4) | 100 | 350 | 200 | 600 | ns |
| $t_{p}$ | Modify pulse width (3) (4) | 200 |  | 300 |  | ns |
| ${ }^{\text {tsw }}$ | $R / \bar{W}$ to $\overline{A S}$ rising edge | 200 |  | 300 |  | ns |
| ${ }_{\text {t } 2}$ | ME turn-on delay |  | 100 |  | 200 | ns |

## motes:

I) tWR max is 2 ms for the first 10 modify cycles and increases to 100 ms according to Figure 1 .
b) $R / \bar{W}$ is internally disabled up to $t_{D 1}$ min but can change before $t_{D 1}$ min and even before the falling edge of $\overline{A S}$.
(1) If $t_{D 1} \leqslant t_{D 1 \text { max }}$ then $D_{O U T}$ remains floating and there is no conflict between $D_{O U T}$ and $D_{I N}$; in this mode, $D_{I N}$ can be stable within $t_{A S L}$ min; otherwise it must be

```
yhere
    tP tOFF + trr + ts
```

$t_{t r}$ is the transition time for the data bus.
l). It must be $\mathrm{t}_{\mathrm{P}}+\mathrm{t}_{\mathrm{D} 1} \geqslant \mathrm{t}_{\mathrm{ASL}}$ min.

Pig. 1 - Plot of modify time vs. number of modify cycles


## TIMING WAVEFORMS

## Read Cycle



* The first negative edge of $\overline{A S}$ following the end of a modify cycle must commence at least $t_{A S H}$ after the positin edge of $M E$.

```
RUAD 80-BIT STATIC SHIFT REGISTER
    SINGLE VOLTAGE SUPPLY: }\mp@subsup{V}{cc}{}=5\textrm{V}\pm5
    DC to 3 MHz OPERATION GUARANTEED
    FULLY TTL COMPATIBLE
FULLY DC OPERATION
SINGLE LINE CLOCK
    PIN-FOR-PIN REPLACEMENT for MK 1007P-TMS 3409-2532-3347
    LOW POWER DISSIPATION: }250\textrm{mW}\mathrm{ (TYP.)
    INPUT GATE PROTECTION
    M142A IS A HIGH SPEED SELECTION
```

The M142 and M142A are quad 80-bit fully DC shift register constructed on a single chip using very low breshold N -channel silicon gate technology which allows high speed ( 3 MHz guaranteed) and fully TTL iompatibility without using any external resistor.
Each of the four 80 -bit registers has an independent input, output and recirculate control. The single Hock line is common to all four registers.
Fransferring data into the register is accomplished when the clock is high (logic "1") Shifting of data bocurs when the clock goes low. Output data appears on the negative going edge of the clock.
When the recirculate line is high, data recirculates, while input is inhibited. When data is entered, the pcirculate line is at logic " 0 ".
Butput data attain the same logic state that was shifted into the register 80 clocks prior. Available in l6-lead dual in-line plastic or ceramic package.

## Absolute maximum ratings*

| bec | Supply voltage | -0.5 to | 7 | V |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Input voltage on any pin | -0.5 to | 7 |  |
| fsg | Storage temperature range | -65 to 1 |  | ${ }^{\circ} \mathrm{C}$ |
| fop | Operating temperature range | 0 to | 70 | ${ }^{\circ} \mathrm{C}$ |

[^4]
## RDERING NUMBERS:

B142 B1 for dual in-line plastic package
1142 D1 for dual in-line ceramic package
142A B1 for dual in-line plastic package
142A D1 for dual in-line ceramic package

MECHANICAL DATA (dimensions in mm)

Dual in-line plastic package
for M142 D1 and 142A D1


## PIN CONNECTIONS



Dual in-line ceramic package for M142 B1 and M142A B1


BLOCK DIAGRAM (one of four shown)


TRUTH TABLE (positive logic)

| Recirculate | Input | Function |
| :---: | :---: | :---: |
| $" 0 "$ | $" 0 "$ | $" 0 "$ is written |
| $" 0 "$ | $" 1 "$ | $" 1 "$ is written |
| $" 1 "$ | $" 0 "$ | Recirculate |
| $" 1 "$ | $" 1 "$ | Recirculate |

$$
" 0 "=0 V, " 1 "=5 V
$$

STATIC ELECTRICAL CHARACTERISTICS $\left(V_{c c}=5 \mathrm{~V} \pm 5 \%, T_{a m b}=0\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | Test conditions | Values** |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {IH }}{ }^{*}$ | Input high voltage |  |  | 2 |  | $V_{C C}$ | V |
| $V_{\text {IL }}{ }^{*}$ | Input low voltage |  | -0.3 |  | 0.8 | $\checkmark$ |
| $\mathrm{V}_{\text {OH }}$ | Output high voltage | $\mathrm{I}_{\mathrm{OH}^{\prime}}=-100 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | $\mathrm{I}_{\text {OL }}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{ILI}^{*}$ | Input leakage current | $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\mathrm{cc}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Icc | Supply current |  |  | 48 |  | mA |

*These parameters apply to all inputs including clock.
** Typical values at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$.
DYNAMIC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{amb}}=0\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $f$ | Clock repetition rate |  |  |  |  |  |  | 3 | MHz |
| ${ }^{t}{ }_{\phi}$ pw 1 | Clock high pulse width |  |  | 110 |  |  | ns |
| $t_{\text {¢ pwo }}$ | Clock low pulse width |  |  | 220 |  |  | ns |
| $t_{r}, t_{f}$ | Clock rise and fall time |  |  |  |  | 5 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ setup | Setup time |  |  | 100 |  |  | ns |
| $t_{\text {nold }}$ | Hold time |  |  | 80 |  |  | ns |
| $t_{\text {s }}$ R | Recirculate setup time |  |  | 100 |  |  | ns |
| $t_{\text {hR }}$ | Recirculate hold time |  |  | 80 |  |  | ns |
| $\mathrm{t}_{\text {Dr }}$, $\mathrm{t}_{\text {ff }}$ | Delay time to rise and fall | TTL load $C_{L}=10 \mathrm{pF}$ | for M142 type for M142A type |  |  | $\begin{aligned} & 230 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{C}_{\mathrm{iR}}$ | Recirculate input capacitance | $V_{i}=0 \mathrm{~V}$ | $f=1 \mathrm{MHz}$ |  |  | 8 | pF |
| $\mathrm{C}_{\boldsymbol{\phi}}$ | Clock capacitance | $\mathrm{V}_{\phi}=0 \mathrm{~V}$ | $f=1 \mathrm{MHz}$ |  |  | 12 | pF |

## WAVEFORMS



## 13-BIT LATCH PEDAL SUSTAIN

- PRIORITY OF THE FIRST LEFT PEDAL
- PRIORITY PEDAL FREQUENCY MEMORIZATION
- TRIGGER OUTPUT FOR ENVELOPE CIRCUITS
- CHOICE BETWEEN TWO DIFFERENT INPUT FREQUENCIES ( 2.00024 MHz or 500.06 kHz )
- ANTIBOUNCE INTERNAL CIRCUIT ON BOTH TOUCH AND RELEASE SITUATION
- STANDARD POLYPHONIC KEYBOARDS
- P-CHANNEL SILICON GATE PROCESS

The M 147 is a monolithic integrated circuit for pedal sustain specifically designed for electronic organs and other musical instruments.
Constructed on a single chip using P-channel Silicon Gate technology it is supplied in a 24 -iead dual in line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{G G}{ }^{* *}$ | Source supply voltage | -20 to 0.3 | V |
| :---: | :---: | :---: | :---: |
| $V_{1}{ }^{* *}$ | Input voltage | -20 to 0.3 | V |
| 10 | Output current (at any pin) | 3 | mA |
| $\mathrm{T}_{\text {tg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {op }}$ | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
** All voltage values are referred to $\mathrm{V}_{\text {SS }}$ pin voltage.

ORDERING NUMBER: M 147 B1



CONNECTION DIAGRAM

| $v_{\text {ss }}$ | 1 | 24 |
| :---: | :---: | :---: |
| $\overline{T P}$ | 12 | 23 |
| Ti | 3 | 22 |
| $\overline{12}$ | 4 | 21 |
| $\overline{5}$ | 5 | 20 |
| $\overline{T 4}$ | 6 | 19 |
| $\overline{5}$ | 07 | 18 |
| $\overline{T 6}$ | 0 | 17 |
| $\overline{T 7}$ | 0 | 16 |
| T8 | 010 | 15 |
| $\overline{T 9}$ | ¢11 | 4 |
| $\overline{T 0}$ | 412 | 13 |

## GENERAL CATACTERISTICS

## BLOCK DIAGRAM



The circuit comprises
a) 13 pins for input pedals
b) 1 clock pin for input frequency
c) 1 input for MODE selection
d) 5 frequency outputs
e) 1 output for trigger sustain (TS)
f) 1 output for trigger percussion (TP)
g) 2 supply pins

## DESCRIPTION OF OPERATION

The first negative front, which is obtained by pressing any key, starts a delay circuit whose duration is a function of the key pressed and varies from 4 to 8 ms in normal mode (with the MODE input at $\mathrm{V}_{\text {ss }}$ and $f_{1}=500 \mathrm{kHz}$ or with the MODE input at $\mathrm{V}_{\mathrm{GG}}$ and $\mathrm{f}_{\mathrm{l}}=2 \mathrm{MHz}$ (note 1)).
If the key is released before this delay time has passed, it will not be memorized.
Releasing the key retriggers the delay circuit, and not until the end of the delay will any further keys to the right be accepted, unless the new key was already pressed before the release of the first key then the new key is accepted immediately.
Any key to the left will be accepted immediately it is pressed. Re-pressing the same key will output the same frequency but with a jump of phase as the internal counters will be reset to zero.
When a pedal is depressed, the corresponding frequency (square wave, $50 \%$ of duty cycle) in 5 octaves is present in parallel at the 5 outputs.
These outputs remain when the pedal is released, until a new pedal is depressed. When two or more pedals are depressed, only the left one is accepted (corresponding to the lowest, frequency).
A TP output pulse is present whenever a pedal with priority is depressed. If the pedal is again depressed, successive TP pulses are generated.
A pulse appears at the TP output if, when two pedals are depressed, the left one is released.
The TS output is activated only when one or more pedals are depressed. An internal circuit provides bounce suppression on this output.
Note 1: With MODE at $\mathrm{V}_{\mathrm{ss}}$ and $\mathrm{f}_{\mathrm{I}}=1 \mathrm{MHz}$ the time is halved ( 2 to 4 ms )
With MODE at $\mathrm{V}_{\mathrm{GG}}$ and $\mathrm{f}_{\mathrm{l}}=1 \mathrm{MHz}$ the time is doubled ( 8 to 16 ms ).

## MODE OF OPERATION

If the MODE input is connected to $\mathrm{V}_{\mathrm{SS}}$, the input frequency must be 500.06 kHz . If the MODE input is connected to $\mathrm{V}_{\mathrm{GG}}$, the input frequency must be 2.00024 MHz .

STATIC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{GG}}=-16\right.$ to $-18 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

|  | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input high voltage |  | $\mathrm{V}_{\text {SS }}{ }^{-1}$ |  | $\mathrm{V}_{\text {SS }}$ | V |
| $V_{\text {IL }}$ | Input low voltage |  | $\mathrm{V}_{\mathrm{GG}}$ |  | $\mathrm{V}_{\text {ss }}$-5 | $\checkmark$ |
| $\mathrm{R}_{\text {ON }}$ | Output resistance | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {SS }}-1 \mathrm{~V}$ to $\mathrm{V}_{\text {SS }}$ |  | 1 | 1.6 |  |
| Io(otf) | Output leakage current | $\begin{aligned} & V_{1}=V_{1 H}, V_{O}=V_{S S}-10 \mathrm{~V} \\ & T_{\text {amb }}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{L}$ | Input leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}-14 \mathrm{~V} \quad \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IGG | Supply current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 35 | 45 | mA |

DYNAMIC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{GG}}=-16\right.$ to $-18 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified; $\mathrm{f}_{1}=2.00024 \mathrm{MHz}$ if MODE input is connected to $\mathrm{V}_{\mathrm{GG}} ; \mathrm{f}_{1}=500.06 \mathrm{kHz}$ if MODE input is connected to $\mathrm{V}_{\text {SS }}$ ).

|  | Parameter | Test conditions | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{0}$ | Input frequency "1" time |  | 150 |  |  | ns |  |
| $\mathrm{t}_{1} \mathrm{~A}$ | Input frequency positive half period |  | 0.8 | 1 |  | $\mu \mathrm{s}$ | 1-3 |
| $\mathrm{t}_{2} \mathrm{~A}$ | Input frequency negative half period |  | 0.8 | 1 |  | $\mu \mathrm{s}$ | 1-3 |
| ${ }^{1} 18$ | Input frequency positive half period |  | 200 | 250 |  | ns | 2-3 |
| $\mathrm{t}_{2 \mathrm{~B}}$ | Input frequency negative half period |  | 200 | 250 |  | ns | 2-3 |
| $\mathrm{t}_{\mathrm{ds}}$ | Delay time of TS |  |  | 300 | 1000 | ns | 3 |
| $t_{d p}$ | Delay time of TP |  |  |  | 10 | $\mu \mathrm{s}$ | 3 |
| ${ }^{t} \mathrm{p}$ | Width of TP |  |  | 10 | 22 | ms | 3 |

Notes: 1) With MODE connected to $\mathrm{V}_{\mathrm{SS}}$
2) With MODE connected to $V_{G G}$
3) All these delay and width times are measured at $50 \%$ of the swing.

## OUTPUT FREQUENCIES ( Hz )

| Input | Outputs |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $1^{\prime}$ | $2^{\prime}$ | $4^{\prime}$ | $8^{\prime}$ | $16^{\prime}$ |
| T1 | 523.075 | 261.538 | 130.769 | 65.384 | 32.692 |
| T2 | 554.390 | 277.195 | 138.598 | 69.299 | 34.649 |
| T3 | 586.925 | 293.462 | 146.731 | 73.366 | 36.683 |
| T4 | 621.965 | 310.983 | 155.491 | 77.746 | 38.873 |
| T5 | 659.710 | 329.855 | 164.927 | 82.464 | 41.232 |
| T6 | 698.408 | 349.204 | 174.602 | 87.301 | 43.650 |
| T7 | 739.734 | 369.867 | 184.933 | 92.467 | 46.233 |
| T8 | 783.793 | 391.897 | 195.948 | 97.974 | 48.987 |
| T9 | 830.664 | 415.332 | 207.666 | 103.833 | 51.917 |
| T10 | 880.387 | 440.194 | 220.097 | 110.048 | 55.024 |
| T11 | 932.948 | 466.474 | 233.237 | 116.618 | 58.309 |
| T12 | 988.261 | 494.130 | 247.065 | 123.533 | 61.766 |
| T13 | 1046.151 | 523.075 | 261.538 | 130.769 | 65.384 |

## TIMING WAVEFORMS



* In order tq obtain memorization the key must be pressed for more than Tp/2.
** If the key is pressed twice for a time less than Tp only a single percussion trigger Tp output will be available.


## TYPICAL APPLICATIONS

## Typical application circuit



Circuit for a 25 pedal system using the M 147


## 16 KEY KEYBOARD ENCODER AND LATCH

- ANTIBOUNCE AND ANTINOISE CIRCUITRY
- interlock prevents incorrect selection
- OpERATES WITH SINGLE POLE PUSH-BUTTONS
- selection of program 1 at power on
- MUTING OUTPUT AVAILABLE DURING PROGRAM CHANGES AND POWER SUPPLY SWITCHING
- STEP-BY-STEP PROGRAM CHANGE INPUT
- KEYBOARD LOCKING
- OUTPUTS DIRECTLY COMPATIBLE WITH M 193 (ELECTRONIC PROGRAM MEMORY), M 192 (7-SEGMENT DECODER DRIVER), H 770/1/2/3 (QUAD ANALOG SWITCHES)

The M 190 is a monolithic integrated circuit which automatically scans an up to 16 Key keyboard, genbrating continuous sequential pulses on X outputs and detecting key closure on Y inputs.
A key closure is retained as valid when the key remains closed for all the time corresponding to one scan pulse (i.e. when the bounce is over).
When it occurs an internal flip-flop is set but the key closure is accepted only if it is detected on a becond scan cycle. At this point a 4 bit word corresponding to the key closed is internally latched and a pulse is available on the Muting output.
Buring the time this pulse lasts, no other key closure will be recognized. The new output code follows the Mute signal with a delay.
All the timing for the circuits is determined by the clock oscillator whose frequency is externally fixed by an RC network.
The M 190 also includes a "step-by-step" program change input that, when connected to $\mathrm{V}_{\text {SS }}$ (GND), pdvances by one the selected channel and a Lock which blocks the circuit on the last selected channel. The circuit is produced in N -channel silicon gate technology and is available in a 18 pin dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $\mathbf{V}_{\text {DO }}{ }^{* *}$ | Supply voltage | -0.5 to | 20 |
| :--- | :--- | ---: | ---: |
| $\mathbf{V}_{1}$ | Input voltage | V |  |
| $\mathbf{V}_{\text {O (off) }}$ | Off state output voltage (pins 1-2-3-4-11) | -0.5 to | 20 |
| $\mathbf{J O}_{0}$ | Output current | 20 | V |
| $\mathbf{P}_{\text {tot }}$ | Total package power dissipation | $15 \mid$ | mA |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature | 500 | mW |
| $\mathbf{T}_{\text {Op }}$ | Operating temperature | -65 to | 125 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

[^5]ORDERING NUMBER: M 190 B1

MECHANICAL DATA (dimensions in mm)


PIN CONNECTIONS


## BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

| lod | Supply voltage | 10.8 to 13.5 | V |
| :---: | :---: | :---: | :---: |
| 1 | Input voltage | 0 to 13.5 | V |
| Po (off) | Off state output voltage (pins 1-2--3-4-11) | max 13.5 | V |
| 0 | Output current | max \|2| | mA |
| Sop | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| , | Timing resistor | 8 to 47 | K $\Omega$ |
| 4 | Timing capacitor | 1 to 330 | nF |

## \$TATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

| Parameter |  | Test conditions | Values at $\mathbf{2 5}^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $M_{1 H}$. | High level input voltage |  | pins 5, 6, 7, 8, 9, 10 | 3.5 |  |  | V |
| $N_{1 L}$ | Low level input voltage | pins 5, 6, 7, 8, 9, 10 |  |  | 0.8 | V |
| ${ }_{1} \mathrm{H}$ | High level input current | $\begin{array}{ll} V_{D D}=13.5 \mathrm{~V}, & V_{1 H}=13.5 \mathrm{~V} \\ \text { pins } 5,6,7,8,9,10 & \end{array}$ |  |  | 10 | $\mu \mathrm{A}$ |
| 1 L | Low level input current | $\begin{array}{ll} V_{D D}=13.5 \mathrm{~V}, & V_{I L}=0.8 \mathrm{~V} \\ \text { pins } 5,6,7,8,9,10 & \end{array}$ | 0.1 |  | 0.8 | mA |
| $\mathrm{VOH}$ | High level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V} \quad \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \\ & \operatorname{pin} 12 \end{aligned}$ | 2.4 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V} \\ & \text { pins } 13.14,15,16 \end{aligned} \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA},$ | 4 |  |  |  |
| Mol | Low level output voltage | $\begin{aligned} & V_{D D}=10.8 \mathrm{~V} \\ & \text { pins } 1,2,3,4,11 \end{aligned} \quad \mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{OD}}=10.8 \mathrm{~V} \\ & \text { pins } 13,14,15,16 \end{aligned} \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA},$ |  |  | 0.4 |  |
| O(off) | Output leakage current | $\begin{aligned} & V_{D D}=V_{O(o f f)}=13.5 \mathrm{~V} \\ & \text { pins } 1,2,3,4,11 \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  | Supply current | $V_{D D}=13.5 \mathrm{~V}$ <br> (all inputs and outputs open) |  |  | 18 | mA |

## TRUTH TABLE

| Key | Connection | Output code (positive logic) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PA | PB | PC | PD |
| 1 | $\mathrm{X}_{1}-\mathrm{Y}_{1}$ | L | L | L | L |
| 2 | $\mathrm{X}_{1}-\mathrm{Y}_{2}$ | H | L | L | L |
| 3 | $X_{1}-Y_{3}$ | L | H | L | L |
| 4 | $X_{1}-Y_{4}$ | H | H | L | L |
| 5 | $X_{2}-Y_{1}$ | L | L | H | L |
| 6 | $X_{2}-Y_{2}$ | H | L | H | L |
| 7 | $X_{2}-Y_{3}$ | L | H | H | L |
| 8 | $X_{2}-Y_{4}$ | H | H | H | L |
| 9 | $X_{3}-Y_{1}$ | L | L | L | H |
| 10 | $X_{3}-Y_{2}$ | H | L | L | H |
| 11 | $X_{3}-Y_{3}$ | L | H | L | H |
| 12 | $X_{3}-Y_{4}$ | H | H | L | H |
| 13 | $X_{4}-Y_{1}$ | L | L | H | H |
| 14 | $X_{4}-Y_{2}$ | H | L | H | H |
| 15 | $X_{4}-Y_{3}$ | L | H | H | H |
| 16 | $X_{4}-Y_{4}$ | H | H | H | H |

## DESCRIPTION

## Pins 1, 2, 3, 4- $X_{1}, X_{2}, X_{3}, X_{4}$ outputs

The internal open drain transistors on these outputs are sequentially switched on.


Pins 5, 6, 7, 8- $Y_{1}, Y_{2}, Y_{3}, Y_{4}$ inputs
These inputs correspond to the columns of the keyboard matrix. When a key is pushed, one of the $X$ output signal is present on one of the 4 rows, putting a low level on the Y input.
An interlock circuit rejects more than one key pressed at the same time.
To increase the noise immunity of the system and to avoid bouncing problems, the key closure is con sidered valid only when it is present for all the time corresponding to the scan pulse. With this system spurious noise signals are also rejected.
Another increase in the noise immunity is given by detecting key closure over two consecutive scanning. cycles.

## DESCRIPTION (continued)

After the key bounce time, the acceptance time of a command is between 35 T and 63 T , where T is the period of the clock pulse.
When any input is open it is pulled-up to logic H by an integrated MOS load of about $50 \mathrm{~K} \Omega$ and protected by a diode.


## Pin 9 - Step-by-step program change

This input advances by one the previously selected channel every time ti is connedted to ground.
This input can be considered as a 17 th key and follows all the rules of command acceptance time and partially of interlock.
The unput is pulled-up to logic H by an integrated resistor of about $50 \mathrm{~K} \Omega$; if the input is not used, it should be connected to $V_{D D}$.

## Pin 10 - Lock

If this input is connected to $\mathrm{V}_{\mathrm{SS}}$ (GND) the circuit is locked on the selected channel.
If the input is not used, it must be connected to $\mathrm{V}_{\text {DD }}$.

## Pin 11 - RC network (clock oscillator input)

An internal clock provides all the timing for the circuits.
The frequency of the clock oscillator is controlled by two external components, resistor $R_{t}$ and capacitor $\mathrm{C}_{\mathrm{t}}$.
The period of the clock pulse is approximately given by $T=R_{t} C_{t}$.
The oscillator works in the following way: assuming the capacitor $C_{t}$ is discharged, the resistor $R_{t}$ charges the capacitor till an internal threshold is reached. At this point the capacitor is discharged by an internal transistor.
Afterwards the internal transistor is switched off and the cycle can restart.
With $R_{t}=22 \mathrm{~K} \Omega$ and $C_{t}=39 \mathrm{nF}$ a clock frequency of about 800 Hz is obtained, corresponding to a scan cycle of the keyboard of about 40 ms .
In these conditions the mute signal will be present for about 100 ms before the program changing and will last 300 ms .


## Pin 12 - Mute

The mute signal is available as a high level output (source follower transistor). It is present during power ON/OFF and program changes.


When a command is given the Mute signal and the program information are available in the following way:


The Mute signal is not available when the same program is selected again.

Pins 13, 14, 15, 16 - PA, PB, PC, PD outputs
These static outputs select the program according to the truth table.
They interface directly with the inputs of M 193 (Electronic Program Memory), M 192 (7 segment Decoder/Driver), H 770/1/2/3 (Quad Analog Switches).
The program 1 is internally selected at power ON.


## ON-SCREEN TUNING SCALE AND BAND DISPLAY <br> - DIGITAL TUNING BAR DISPLAY WITH MINIMUM EXTERNAL PRESETS <br> - ON-SCREEN DISPLAY OF THE BAND <br> - VERTICAL POSITION ON THE SCREEN EXTERNALLY ADJUSTABLE <br> - AUTOMATIC DISPLAY AT SEARCH COMMAND <br> - DESIGNED FOR USE WITH THE M193 ELECTRONIC PROGRAM MEMORY

The M191 is a monolithic integrated circuit designed to display on the screen of the television receiver a yariable length strip corresponding to the voltage applied to the varicap tuner.
A variable number of rectangles symbolizing the selected band can also be displayed.
The circuit operates in conjunction with the M193 Electronic Program Memory, from which it takes the voltage and band information in a digital serial mode.
The 7 most significant digits of voltage information coming from the M193 are digitally converted into a 64 step variable pulse width giving either positive and negative polarity outputs for easy and versatile interfacing.
The variable length strip is displayed over 11 lines of a half frame picture with nine vertical graduations of 31 lines.
The vertical position of the strip can be adjusted with an external potentiometer over the whole screen. The 2 digits of band information determine the number of rectangles appearing on the screan under the tuning strip. The rectangles are displayed over 11 lines of a half frame picture.
Automatic display is provided when the Electronic Program Memory is in the Search Mode; display on command is always possible.
The M191 is constructed in N-channel silicon gate technology and is available in a 16 pin dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {OD }}{ }^{*}$ | Supply voltage | -0.3 to 20 | V |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | -0.3 to 20 | V |
| 1 | Input current | -5 | mA |
| $V_{0}$ (off) | Off-state output voltage | 20 | V |
| 10 | Output current (except pins 12-13) | 5 | mA |
|  | (pins 12-13) | 15 | mA |
| $P_{\text {tot }}$ | Total package power dissipation | 500 | mW |
| $\mathrm{r}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{r}_{\text {op }}$ | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^6][^7]MECHANICAL DATA (dimensions in mm)


PIN CONNECTIONS


## BLOCK DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

|  | Parameter | Min. | Typ. | Max. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DO }}$ | Supply voltage | 11.5 | 13 | 14.5 | V |
| $V_{1}$ | Input voltage |  |  | 14.5 | V |
| $V_{\text {O (off) }}$ | Off-state output voltage |  |  | 14.5 | V |
| 10 | Output current (all pins except 4-6-12-13)* (pin 6) |  |  | 1 3 | mA $m A$ |
|  | (pins 12-13) |  |  | 10 | mA |
| $f$ | Clock frequency |  | 1.8 |  | MHz |
| Top | Operating temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $P_{\text {tot }}$ | Total package power dissipation |  |  |  | mW |
| C9 | Capacitance at pin 9 |  | 330 | 390 | pF |
| $\mathrm{C}_{6}$ | Capacitance at pin 6 |  | 68 | 100 | pF |
| $\mathrm{C}_{15}$ | Capacitance at pin 15 |  | 270 | 330 | nF |
| $\mathrm{C}_{4}$ | Capacitance at pin $4^{* *}$ |  | 10 | 12 | $\mu \mathrm{F}$ |
| $\mathrm{R}_{4}, 15$ | Resistance at pins 4-15 |  | 220 | 270 | $K \Omega$ |

${ }^{*} \mathrm{I}_{04}$ The output current of pin 4 is internally limited.
** $\mathrm{C}_{4}$ Values up to $100 \mu \mathrm{~F}$ are allowed using a $1 \mathrm{~K} \Omega$ resistor in series with pin 4 .

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions).
Typical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=13 \mathrm{~V}$.

| Parameter |  | Test conditions | Pins | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |
| $V_{\text {IL }}$ | Low level input voltage |  | $V_{D D}=11.5$ to 14.5 V | 1-2-10-11-14 |  |  | 0.8 | V |
| $V_{1 H}$ | High level input voltage | $V_{D D}=11.5$ to 14.5 V | 1-2-10-11-14 | 3.5 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=11.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA} \end{aligned}$ | 12-13 |  |  | 1 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=11.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \end{aligned}$ | 3 |  |  | 1 | V |
| $V_{\text {, }}$ | Threshold voltage | $V_{\text {DD }}=11.5$ to 14.5 V | 6-9-15 |  | 4 |  | v |
|  |  |  | 4-8 |  | 2 |  |  |
| $1 /$ | Input current | $V_{1}=14.5 \mathrm{~V}$ |  |  | $\cdot$ | 10 | $\mu \mathrm{A}$ |
| IO (off) | Off-state output current | $V_{D D}=14.5 \mathrm{~V}$ | 3-4-5-9-15 |  |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | 12-13 |  |  | 100 |  |
| IDD | Supply current | $V_{D D}=14.5 \mathrm{~V}$ |  |  |  | 25 | mA |

DYNAMIC ELECTRICAL CHARACTERISTICS $\left(T_{a m b}=25^{\circ} \mathrm{C}\right)$

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}} \\ & \mathrm{t}_{\mathrm{THL}} \\ & \hline \end{aligned}$ | Transition time |  | Pins 12-13 See fig. 3 |  | 80 |  | ns |
| ${ }^{t} \mathrm{D}$ | Delay time |  |  | 50 |  | ns |

## TYPICAL APPLICATION

Fig. 1


Fig. 2


* : THE LINES CORRESPOND TO A HALF FRAME

Fig. 3


## DESCRIPTION

## Pins 1, 2 - Horizontal synchronization

Two Horizontal sync inputs are provided to allow for positive or negative pulses from the TV receiver. Pin 1 is designed to accept a positive pulse deroved from the line flyback through an interface. The circuit is triggered on the negative edge of the incoming pulse.

Fig. 4 - Pin 1


The negative flyback pulses must be applied to pin 2. In this case the circuit is triggered on the positive edge of the pulse.

Fig. 5 - Pin 2


The display is delayed for a time corresponding to 32 clock periods after the triggering.
With a clock frequency of 1.8 MHz the delay is $9 \mu \mathrm{sec}$.
When pin 1 is used, pin 2 must be connected to $V_{S S}$ (GND), when using pin 2, pin 1 must be at $V_{D D}$.

## Pin 3 - Field blanking output

An open drain transistor is disabled during the lines which correspond to the display of the tuning scale and band information. This makes it possible to write the tuning scale and the band identification rectangles on a dark or alternative colour area. The signal is present for the full line period.

## Pin 4 - Display time input

The display is automatically enabled when the M193 electronic program memory is in the Search mode. The RC network applied to pin 4 determines the time the display will last after a station is found.
When identification occurs the capacitor is unclamped and allowed to charg no the external resistor. The display is disabled when an internal threshold is reached.
The opposite applies when the capacitor is discharged by connecting this pin to $V_{\text {SS }}$ (GND) with an external clamp.
If a capacitor $>10 \mu \mathrm{~F}$ is used a $1 \mathrm{~K} \Omega$ resistor must be placed in series with pin 4.

## Pin 5-1/2 frequency clock output

The clock frequency divided by two is present on this pin for measurement purposes. To allow this, connect temporarily pin 1 to $\mathrm{V}_{\mathrm{SS}}$ and pin 2 to $\mathrm{V}_{\text {DD }}$. The output is open drain and an external pull-up resistor is needed.
If the output is not used it must be connected to $\mathrm{V}_{\text {Ss }}$.

## DESCRIPTION (continued)

## Pin 6 - Clock oscillator input

This pin is connected to a RC network as shown in fig. 1.
The clock frequency determines the horizontal width on the screen of the tuning scale, of the rectangles and the distance of the display from the left edge of the screen.
Fine adjustment of the clock frequency is obtained by the trimming resistor. Typical clock frequency is 1.8 MHz .

## Pin $7-V_{D D}$

## Pin 8 - Band display enable

When this pin is connected to $\mathrm{V}_{\text {SS }}$ (GND) a band display with the following format is enabled, on command, together with the tuning voltage display.

Fig. 6


If this pin is connected to $V_{\text {DD }}$ only the tuning voltage will be displayed.

## Pin 9 - Latching time constant

An RC time constant must be applied to this pin to generate the internal latching signal.
The content of the internal shift register is transferred to the internal decoding circuit only at the end of the clock burst to avoid noise on the display during data transfer.
This is made by integrating the incoming clock burst with the RC time constant connected to pin 9 as shown in fig. 7.

Fig. 7


## DESCRIPTION (continued)

## Pin 10 - Clock input

This pin accepts the burst containing the 15 clock pulses available from the M193. The burst is used to load the serial Data on pin 11 into the internal 15 bit shift register (see fig. 8).

Fig. 8


## Pin 11 - Data input

This pin accepts the 15 bit serial Data information available from the M193 EPM.
The burst contains 2 bits for band information, 4 bits for program, 8 bits for tuming voltage and 1 bit which indicates if the system is in the Search mode.

## Pin 12 - Inverted video signal output

The signals of pin 13 are inverted and presented on this pin to allow easy interfacing in some chroma kits. The output is open drain.

## Pin 13 - Video signal output

The tuning scale and band information video signal is available on this pin, a load resistor is connected between the open drain output transistor and $V_{D D}$. White level corresponds to diuable of the internal transistor.

## Pin 14 - Vertical synchronization

The frame flyback pulse must be applied to this pin by means of an interface. The signal must be positive. The circuit is triggered by the negative edge of the pulse.

Fig. 9


## DESCRIPTION (continued)

## Pin 15 - Vertical position input

An internal monostable is triggered by the frame pulse applied on pin 14.
The display is allowed at the end of the cycle of the monostable. The RC network applied to this pin gives the time constant of the monostable determining the position of the display on the screen.

Pin 16 - V ss (GND)
All voltages quoted are referred to $P$ in 16.

## PRELIMINARY DATA

## 4-BIT BINARY 7-SEGMENT DECODER DRIVER

- 4-BIT BINARY CODE INPUT GENERATES 1 TO 16 NUMBERS ON OUTPUT
- DIRECT DRIVING OF 1 AND $1 / 2$ DIGIT 7-SEGMENT (COMMON CATHODE) LED DISPLAY
- WIDE SUPPLY VOLTAGE RANGE
- TTL COMPATIBLE INPUTS
- SMALL QUIESCENT SUPPLY CURRENT
- SPECIFICALLY DESIGNED FOR TV OR RADIO APPLICATIONS

The M 192 is a monolithic integrated circuit which direct drives a 1 and $1 / 2$ digit 7 -segment LED (common cathode) display to present the numbers 1 to 16 . The inputs accept a 4-bit binary code having TTL levels. This device is especially designed to show the program number in TV or radio sets in conjunction with M 190 keyboard encoder, M 1130 ultrasonic remote control receiver, M 193 electronic program memory or $H 770 / 1 / 2 / 3$ analog switches. All outputs are designed to supply and sink current, except the additional " $r$ " output (pin 1) which is designed for a brightness control in a current generator configurations. The circuit is produced in COS/MOS technology and is supplied in a 16-pin dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DO }}{ }^{* *}$ | Supply voltage | -0.5 to | 16.5 | V |
| :---: | :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | -0.5 to | +0.5 | V |
| $\mathrm{V}_{0}$ | Output voltage (pin 1) |  | +0.5 | $V$ |
| ${ }^{\mathrm{IOH}}$ | Output source current |  | -25 | $m A$ |
| $\mathrm{I}_{\mathrm{OL}}$ | Output sink current (except pin 1) |  | 10 | mA |
| $P_{\text {tot }}$ | Total package power dissipation |  | 400 | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 to | 150 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature | 0 to | 70 | ${ }^{\circ} \mathrm{C}$ |

[^8]ORDERING NUMBER: M 192 B1
MECHANICAL DATA


PIN CONNECTIONS


TRUTH TABLE

| INPUTS |  |  |  | Number displayed | OUTPUTS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | D |  | a | b | c | d | e | $f$ | g | h | i | r |
| L | L | L | L | 1 | L | H | H | L | L | L | L | L | L | H |
| H | L | L | L | 2 | H | H | L | H | H | L | H | L | L | H |
| L | H | L | L | 3 | H | H | H | H | L | L | H | L | L | H |
| H | H | L | L | 4 | L | H | H | L | L | H | H | L | L | H |
| L | L | H | L | 5 | H | L | H | H | L | H | H | L | L | H |
| H | L | H | L | 6 | H | L | H | H | H | H | H | L | L | H |
| L | H | H | L | 7 | H | H | H | L | L | L | L | L | L | H |
| H | H | H | L | 8 | H | H | H | H | H | H | H | L | L | H |
| L | L | L | H | 9 | H | H | H | H | L | H | H | L | L | H |
| H | L | L | H | 10 | H | H | H | H | H | H | L | H | H | H |
| L | H | L | H | 11 | L | H | H | L | L | L | L | H | H | H |
| H | H | L | H | 12 | H | H | L | H | H | L | H | H | H | H |
| L | L | H | H | 13 | H | H | H | H | L | L | H | H | H | H |
| H | L | H | H | 14 | L | H | H | L | L | H | H | H | H | H |
| L | H | H | H | 15 | H | L | H | H | L | H | H | H | H | H |
| H | H | H | H | 16 | H | L | H | H | H | H | H | H | H | H |

## INPUT CONFIGURATION



## OUTPUT CONFIGURATION



Note: pin 1 has not the pull down N -channel transistor.

## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage | 10.8 to |  | V |
| :---: | :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage |  | $V_{D D}$ | $\checkmark$ |
| $V_{0}$ | Output voltage (pin 1) |  | $V_{D D}$ | $V$ |
| 1 OH | Output source current | max | -10 | mA |
| Iol | Output sink current | max | 0.5 | mA |
| Top | Operating temperature | 0 to | 70 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS (over recommended operating conditions)
typical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $V_{1 H}$ | High level input voltage |  |  |  |  | 3.5 |  | $V_{\text {DD }}$ | $\checkmark$ |
| $V_{\text {IL }}$ | Low level input voltage |  |  | 0 |  | 0.8 | V |
| $\mathrm{I}_{1 \mathrm{H}}$ | High level input current | $V_{D D}=15 \mathrm{~V}$ | $V_{1 H}=15 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{T}+}$ | Input current at positive threshold | $V_{D D}=15 \mathrm{~V}$ |  |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $I_{O H}=-10 \mathrm{~mA}$ | $\begin{aligned} & V_{D D}=10.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=13 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=13 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=70^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{~V} \end{aligned}$ | $V_{D D}{ }^{-3}$ | $V_{D D^{-3}}$ <br> $\mathrm{V}_{\mathrm{DD}^{-2}}$ <br> $V_{D D^{-2}} 2.5$ <br> $\mathrm{V}_{\mathrm{DD}}{ }^{1.5}$ |  | $V$ $V$ $V$ $V$ |
| VOL | Low level output voltage (except pin 1) | $V_{D D}=13 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |  | 1 | 1.5 | V |
| IDD | Supply current Input to $V_{D D}$ Outputs open | $V_{D D}=15 \mathrm{~V}$ |  |  | 2 | 2,4 | mA |

## APPLICATION INFORMATION

Fig. 1 - Light emitting diode readout
a - Current generator configuration


Fig. 2 - Liquid crystal readout


Fig. 4 - Incandescent redout

b - Standard configuration


Fig. 3 - Fluorescent readout


Fig. 5 - Gas discarge readout


## TYPICAL APPLICATIONS (continued)

## Program display with stand-by indication

This application is useful in a remote controlled set. The stand-by condition of the set, i.e. when only the remote control is supplied, is shown by two dots.
The program display number is controlled by the same output of the remote control receiver as that which drives the mains relay.

Fig. 6


Fig. 7 - M 192 interfacing
a



OS INTEGRATED CIRCUITS

5

## ELECTRONIC PROGRAM MEMORY

- ONE CHIP SOLUTION INCLUDING CONTROL AND NON VOLATILE MEMORY FOR 16 PROGRAMS
- 10 YEARS MEMORY RETENTION
- UNLIMITED NUMBERS OF READ CYCLES
- AUTOMATIC AND MANUAL STATION SEARCH
- externally adjustable Search speed
- FINE TUNING IN 8 STEPS, STORABLE FOR EACH PROGRAM SEPARATELY
- mute output
- 4.43 MHz QUARTZ or LC REFERENCE FREQUENCY

The M193 is a monolithic integrated circuit constructed in N -channel silicon gate technology, designed to control digitally via a D/A converter, with a resolution of 8192 steps, a TV or Radio varicap tuner. It also contains a 17 bit $\times 16$ words NVRAM, whose control timing is internally generated, and after having been externally buffered, is returned to the integrated circuit to drive the memory. Each memory word contains information for 1 program, i.e. band ( 2 bit ), tuning voltage ( 12 bit) and fine tuning offset ( 3 bit). The circuit is able to operate either in automatic or manual search. The search speed is externally controlled by a simple RC network. In the automatic mode the M193 works in conjunction with the TDA 4431, which provides TV station recognition and converts the AFC-S-curve into a digital command. This command controls the 13 bit up/down counter in the M193, whose position determines the tuning voltage. A mute output is provided to avoid noise on the audio during automatic search, program change or when the supply voltage is switched on/off. The circuit accepts standard program selection on 4 bus lines. 7 -segment program display is possible by using the M192 circuit connected at the same lines. A serial information output is provided to display on the screen, via the M191 integrated circuit, the varicap voltage in the form of a linear tuning bar and the band. The M193 is available in a 28 lead dual in-line plastic package. Two different types are available which differ as specified below.
M193-Standard type.
M193A - As M193 but the fine tuning is also reset during a manual search.

| ORDERING NUMBERS: M193 B1 <br>  M193A B1 |  |  |  |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| upersedes issue dated $6 / 79$ | 99 | $11 / 79$ |  |

ABSOLUTE MAXIMUM RATINGS*

| $\mathrm{V}_{\text {DD } 1}, \mathrm{~V}_{\text {DD2 }}{ }^{* *}$ | Supply voltages | -0.3 to |  | $V$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {Pp }}$ | Memory supply voltage ( $\operatorname{pin} 9$ ) | -0.3 to | 31 | $V$ |
| $V$, | Input voltage | -0.3 to |  | V |
| $V_{\text {O (off) }}$ | Off-state output voltage (except pin 14) (pin 14) |  | 20 | V |
| $\mathrm{IOL}_{\text {OL }}$ | Output current (except pins 15-19) (pins 15-19) |  | 5 | mA |
| $\mathrm{IOH}_{\mathrm{OH}}$ | Output current (pin 27) |  | -5 | $m A$ |
| $P_{\text {tot }}$ | Total package power dissipation |  | 1 | W |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -25 to | 125 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature | 0 to | 70 | ${ }^{\circ} \mathrm{C}$ |

[^9]MECHANICAL DATA (dimensions in mm)


PIN CONNECTIONS


NOTE, TEST PINS must be connected to VSS (GND)
$s 3215$

## RECOMMENDED OPERATING CONDITIONS

| $\mathrm{V}_{\text {DD1 }}$ | Supply voltage | 17 to 19 | V |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD2 }}$ | Supply voltage | 10.8 to 13.5 | V |
| $V_{\text {PP }}$ | Memory supply voltage (pin 9) | 28 to 30 | V |
| $V_{1}$ | Input voltage | 0 to 19 | $V$ |
| $\mathrm{V}_{\mathrm{O} \text { (off) }}$ | Off-state output voltage (except pin 14) | max. 19 | V |
|  | Off-state output voltage (pin 14) | max. 30 | $\checkmark$ |
| Iol | Output current (except 15-19) | max. 2.5 | mA |
|  | (pins 15-19) | max. 10 | mA |
| $\mathrm{IOH}^{\text {a }}$ | Output current (pin 27) | max. -2.5 | mA |
| ${ }_{f}^{t_{p d}}$ | Delay between memory timing and memory supply pulses Clock frequency | max. 4.43 | $\underset{\sim}{\mu \mathrm{MS}}$ |
| $\mathrm{t}_{\mathrm{wl}}$ | Fine tuning + pulse width (pin 4) | > 1.8 | ms |
| $\mathrm{t}_{\mathbf{w} 2}$ | Fine tuning - pulse width (pin 4) | < 1.7 | ms |
| Top | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{12}$ | Search speed resistance (pin 12) | 18 to 330 | K $\Omega$ |
| $\mathrm{C}_{12}$ | Search speed capacitor (pin 12) | max. 100 | nF |

## BLOCK DIAGRAM



## EPM SYSTEM CONFIGURATION



STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)
Typical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=18 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ unless otherwise specified


DYNAMIC ELECTRICAL CHARACTERISTICS $\quad\left(f_{\text {clock }}=4.43 \mathrm{MHz}\right)$

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $f_{0}$ | Fine tuning output repetition rate |  | Pin 19 (see also fig. 9) |  | 17305 |  | Hz |
| D | Fine tuning output duty cycle | 1/8 |  |  | 8/8 |  |
| $t_{\text {w }}$ | Width of erase pulses | Pin 14 <br> See also fig. 3 and 6 |  | 115 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{3}$ | Period of erase pulses |  |  | 231 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{3}$ | Total time for one erase cycle (about 500 pulses) |  |  | 115 |  | ms |
| $t_{\text {w4 }}$ | Width of write pulses | Pin 14 <br> See also fig. 2 and 5 |  | 115 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{4}$ | Period of,write pulses |  |  | 462 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{4}$ | Total time for one write cycle about 950 pulses) |  |  | 440 |  | ms |
| $t_{w 5}$ | Width of clock pulses | Pin 16 <br> Pin 17 <br> See also fig. 8 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{5}$ | Period of data and clock pulses |  |  | 3.6 |  | $\mu \mathrm{s}$ |
| $t_{5}$ | Total time for one display burst (15 pulses) |  |  | 54 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{6}$ | Burst repetition time |  |  | 3.69 |  | ms |
| $\mathrm{t}_{7}$ | Acceptance time of the commands | Pins 2-3-28 |  | 31 |  | ms |
| $\mathrm{t}_{8}$ | Acceptance time of the commands | Pin 20 |  | 3.6 |  | $\mu \mathrm{s}$ |

## Input and output configurations

All outputs (except the Mute one) have open drain configuration.
The Mute output has a source follower.
Inputs have the following configurations:

Fig. 1
a) Pins 2, 3, 28
b) Search speed
(pin 12)
c) Clock input (pin 11)
d) Other inputs

(pin 4-8-12-20-21-22)


## DESCRIPTION

The circuit description will be made following both pin sequence and pin function.

## Pin 1 - Vss (GND)

The substrate of the integrated circuit is connected to this pin. It is the reference point for all voltage parameters of the device and must be connected to the lowest potential of the supply voltage, normally ground.

## Pin 2 - Store/sequential band change input

If this input pin is briefly connected to $\mathrm{V}_{\text {ss }}$ the 12 bits of the digitized tuning voltage, the $\mathbf{2}$ bits for band selection and the 3 bits of fine tuning information are stored.
The command is disabled during search and the execution of the store cycle.
The store cycle consists of two operations: at first the old word is cancelled and afterwards the new content is written.
If this input pin is briefly connected to $\mathrm{V}_{\mathrm{DD}}$, the selected band output changes in the sequence written below, to obtain a step-by-step band selection.

```
VHF III
UHF
VHF I
AV
VHF III and so on
```


## Pin 3 - Fine tuning + /- (on panel)

This input accepts the Fine tuning $+/-$ commands given from the panel.
The commands are accepted according to the following rules:

| Input levels | Command |
| :--- | :---: |
| $M$ (input floating) | No command |
| H | FT + |
| L | FT - |

Each command corresponds to one step change; to have more changes the key must be released and the command repeated.

## Pin 4 - T input (fine tuning +/- from remote control)

The Fine tuning $+/-$ commands given from Remote control are applied to this input in the form of a series of positive pulses.
Short pulses ( $\widetilde{\sim} 1.8 \mathrm{~ms}$ ) correspond to the FT -command while long pulses ( $(\mathbb{} 1.8 \mathrm{~ms}$ ) correspond to the FT + command.
This input is compatible with the T output of M 1130 Remote control receiver.
When the Fine tuning command is given, the duty cycle of the output of pin 19 (Fine tuning output) is changed at the rate of one step every 0.56 sec .
If the pulses are present for less than 0.56 sec . step-by-step operation can be obtained.
If this input is not used it must be connected to $V_{\text {SS }}$ (GND).

| Pins 5-6-7-8 - Program inputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Whis 4-line bus selects the program according to the truth table given below |  |  |  |  |
| Program | PA | PB | PC | PD |
| 1 | L | L | L | L |
| 2 | H | L | L | L |
| 3 | L | H | L | L |
| 4 | H | H | L | L |
| 5 | L | L | H | L |
| 6 | H | L | H | L |
| 7 | L | H | H | L |
| 8 | H | H | H | L |
| 9 | L | L | L | H |
| 10 | H | L | L | H |
| 11 | L | H | L | H |
| 12 | H | H | L | H |
| 13 | L | L | H | H |
| 14 | H | L | H | H |
| 15 | L | H | H | H |
| 16 | H | H | H | H |

## Pin 9 - Vpp - Memory supply

A series of pulses is applied to this pin during the store cycle. The timing of these pulses is given by the output of pin 14 and it is different during erase and write cycle as shown in fig. 2 and 3.
During a store cycle the old word is at first cancelled and the new one is written afterwards.

Fig. 2 - Memory Erase supply


Fig. 3 - Memory Write supply


## Pin 10 - V ${ }_{\text {DD1 }}$

This pin has to be connected to a power supply with the characteristics shown in the recommended operating conditions.

## Pin 11 - Clock input

When the device is used alone the internal oscillator operates with a 4.43 MHz crystal or parallel LC network connected between pin 11 and ground.
It can also operate with a single crystal together with M1130 as shown in fig. 4.
Fig. 4


## Pin 12 - Search speed

An external RC network is connected to this pin in order to set the frequerrcy of the internal oscillator which, in turn, sets the scan speed during Search mode.
The scan speed can be adjusted over a wide range.
The relationship of search speeds between UHF, VHF and AV is a follows:

## Automatic:

FAST UP VHF = the frequency externally fixed
FAST UP UHF $=A V=1 / 2$ FAST UP VHF
MEDIUM DOWN VHF $=1 / 4$ FAST UP VHF
MEDIUM DOWN UHF = AV $=1 / 4$ FAST UP UHF ( $1 / 8$ FAST UP VHF)
SLOW UP VHF = UHF = AV $=67.7 \mathrm{~Hz}$
SLOW DOWN VHF = UHF = AV $=8.4 \mathrm{~Hz}$

## Manual: UP or DOWN UHF = AV $=1 / 2$ UP or DOWN VHF

The manual Fast up or down speed is obtained by changing the frequency of the oscillator. The maximum capacitance which should be connected to this pin is 100 nF .

## Pin 13 - $V_{\text {DD2 }}$

This pin has to be connected to a power supply with the characteristics indicated in the recommended operating conditions.

## Pin 14 - Memory write timing output

This output gives the timing for the pulses to be applied on pin 9 during the store cycle. The output consists of an open drain transistor.
The waveforms are shown in fig. 5 and 6, and are different during erase and write cycle, as already described for pin 9.

Fig. 5 - Memory Erase Current


Fig. 6 - Memory Write Current


## in 15 - Digitized tuning voltage output

he output consists of a variable frequency/variable width pulse train which, after filtering, provides the Ining voltage to the varicaps.
This signal carries 13 bits of information (only 12 bits however are stored in the memory).
The output circuit consists of an open drain transistor which offers a low impedance to ground when in me ON state.
The output waveforms are shown in fig. 7.
Fig. 7


## Pin 16 - Clock output for external display

A burst containing 15 clock pulses is available on this pin. These clock pulses are synchronized with Data Information as described in fig. 8.

## ?

## Pin 17 - Data information output for external display

A 15 bit burst is available on this pin.
In contains the 8 most significant bits of the digitized tuning voltage, 2 bits for band information, 4 bits for program information and 1 bit which indicates whether the system is in the Search mode (both in mutomatic and manual). The Data Information is complementary form (see fig. 8).
These two outputs (pins 16 and 17) work in connection with the M191 (On screen tuning bar display). When the burst is not transmitted, the output transistor is in the off position.

Fig. 8


## Pins 18-21-Test pins

These pins must be connected to $\mathrm{V}_{\mathrm{SS}}$ (GND).

## Pin 19 - Fine tuning output

Fine tuning information is available on this pin in the form of a square wave having a frequency of 17305 Hz and duty cycle variable in 8 positions as indicated in fig. 9.
The voltage generated after filtering is fed to the AFC loop and detunes the receiver by a small $\angle \mathrm{f}$ while maintaining the action of the AFC:
The Fine tuning function operates as follows:

- during the search the output is set at mid-range (see fig. 9). (In the M193 only in automatic mode).
- when the search has been completed it is possible to operate on the Fine tuning +/- commands (pin 3 for Remote control operation or pin 4 for panel operation). The Store command memorizes this information together with the 12 bit tuning voltage and 2 bit band information
- when a memorized program is recalled it is still possible to act on the Fine tuning commands.

Any change in Fine tuning is only memorized by the Store command.

Fig. 9


## Pin 20 - Automatic/manual selection

This pin is used to change the Search mode. When it is connected to $V_{D D}$ the system operates in Automatic mode; when it is at $\mathrm{V}_{\mathrm{SS}}$ (GND) the system works manually. The change Auto-manual or viceversa can be made at every time without precluding the right operation of the system.

## Pin 22 - Stop/afc input

This pin is used only in automatic search mode.
When the EPM is manual operation this pin is internally disabled.
The Stop/afc is also internally disabled during any program change for the time the Mute signal lasts. This input can have three different levels: high (H), middle (M), low (L). The middle level, unlike the other three level inputs of the circuit, is not internally generated and has to be externally determined according to the recommended operating conditions. If this input is not used it has to be connected to $\mathrm{V}_{\mathrm{SS}}$ (GND) or to $\mathrm{V}_{\mathrm{DD} 2}$.

The input has two different functions depending on whether the system is in the search or in normal pperation (AFC control).
) Search mode: after depressing the Search start key, the transitions and levels of the signals coming from the TDA 4431, applied to this pin, control the search function and determine when the search must stop, i.e. a TV station has been recognized.
The circuit operates with the following sequence (see fig. 10 for reference and explanation of pin 12 for speed definition):
1 - after pressing the search start key the search occurs in the Fast up mode
2 - subsequent transitions on pin 22 Stop/afc input are ignored during the first 15 search steps. After that the first $M-H$ transition on the input preceded by at least one $M-L$ transition will set the search into the Medium down (fast up/4) mode.
The acceptance delay of 15 search steps has been introduced to avoid the condition where the system could stop on the previous station (for example in the case the search start command has been given just before an AFC control command).
3 - the next M-L transition will switch the search to Slow up speed $(67.7 \mathrm{~Hz})$.
At this point the system is in normal AFC operation.

Fig. 10 -- Automatic station capture diagram

B) AFC operation: when a station is perfectly tuned, the input signal coming from TDA 4431 is at middle level.
If the tuning moves lower than the threshold (below 38.9 MHz ), the pin 22 goes low and the 13 bit internal counter is moved with Slow up speed to determine an increasing of the varicap voltage. When a detuning occurs in the opposite direction the input will go high and the tuning voltage is decreased with Slow down speed ( 8.4 Hz ).
The increase or decrease of the tuning voltage is stopped as soon as the input returns to M level. Therefore during normal operation pin 22 acts as AFC control command.
C) Recall from memory: when the circuit is in automatic operation mode and a pre-memorized program is recalled from Memory, a fixed value of 8 steps ( $\cong 31.2 \mathrm{mV}$ ) is subtracted from the tuning voltage. This corresponds to a detuning of about 0.6 MHz (UHF) and of 0.3 MHz in VHF III into that part of the IF response curve which corresponds to the fully transmitted sideband.
At this point the AFC operation takes over as described in point B) above and the exact tuning is reached in about 0.2 sec .
Due to this feature the AFC capture ratio will be increased and the requirements for stability of the tuner, of the reference voltage sources and of stability of the D/A converter are less severe. In manual operation mode the memory content is instead read without any change.

## Pins 23-24-25-26 - Band drive outputs

The information for band selection is present on these outputs, consisting of open drain transistors, one of which, in connection with the selected band, is conducting (see fig. 11).
The relations between pins and bands are as follows:
$\operatorname{Pin} 23=$ VHF I
$\operatorname{Pin} 24=$ VHF III
Pin $25=U H F$
$\operatorname{Pin} 26=A V$

Fig. 11


## Pin 27 - Mute output

A source follower transistor is provided to give a high level output during mute function.
The mute is present in the following cases:

- during automatic search. The mute is present 110 msec before the start of the search.
- during any program change for 320 msec .

The mute is active 110 msec before the program change takes place.

- when the supply voltage $\mathrm{V}_{\mathrm{DD} 2}$ is applied, for about 320 msec .
- when the supply voltage $\mathrm{V}_{\mathrm{DD} 2}$ is removed.

This input is a three level one, i.e. it is normally in the middle level and the above mentioned functions bre activated when it is connected to $\mathrm{V}_{\mathrm{DD} 2}$ or to GND.
The input is kept at a voltage corresponding to about the half of the supply voltage by an internal divider made with two resistors of about 1 Mohm.

## A) Automatic operation

When the pin 28 is briefly connected to GND the search starts on the bands VHF III-UHF which are scanned in sequence. If it is connected to $\mathrm{V}_{\text {DD2 }}$ the search is made on band VHF I and AV.
If the key is kept pushed, another search can start only by releasing the key and connecting it again to GND or $\mathrm{V}_{\mathrm{DD} 2}$.
If a Search start command is given while the system is already in search operation, the search is immediately stopped and after restarted on the new group of selected bands; the band where the system will search is that which has the same search speed of the previous one.
During the search the tuning voltage is always changing from lower to higher voltage levels.
The search is automatically stopped when the first station is found.
The search is also stopped whenever a program change command is given.
When the upper limit of the tuning voltage is reached, the search restarts from the lower limit of another band after 210 msec of temporary stop.
The search speed is determined by the RC network connected to pin 12.

## D) Manual operation

When the input is connected to $V_{D D 2}$ the content of the internal counter is changed in such a way to have an increasing of the varicap voltage.
If the input is connected to GND the varicap voltage is decreased.
The search speed is determined by the RC network applied on pin 12.
Fast/low search speed is possible by changing the value of the same RC network (see fig. 12).
in manual operation the search is always made in the same band.
Wo inhibit of the search is provided when the lower or the upper limits of the varicap voltage are reached. tep-by-step band selection is possible by temporarily connecting pin 2 to $V_{\text {DD2 }}$.

Fig. 12


## GENERAL INFORMATION

## Command acceptance rules

1) When a manual command at pin $2,3,28$ is given, an internal counter is immediately started. The command is accepted only after about 31 msec . of its continuous presence. If the command disappears before (for example in consequence of contact bouncing), the counter is immediately reset. When a command has been accepted, no other manual command is accepted until the previous command has been released.
2) Program change commands are immediately accepted and if the circuit is in the automatic search position, the search is stopped.
Manual commands given during the execution of the program change are not accepted except the automatic search start command.
This one is internally stored and executed at the end of the program change.
3) During the store cycle only the program change and the search start commands are accepted and executed at the end of the cycle.
The other commands are ignored.

## IRPEGGIO, CHORD AND BASS ACCOMPANIMENT GENERATOR

```
CHOICE OF OPERATING MODE:
- AUTOMATIC WITH MEMORIZATION OF THE SELECTED KEY
- SEMIAUTOMATIC WITH MEMORIZATION OF THE SELECTED KEYS
- SEMIAUTOMATIC WITHOUT MEMORIZATION OF THE SELECTED KEYS
SIMPLE KEY SWITCH REQUIREMENTS (24 NOTE KEYBOARD WITH ONE SWITCH PER KEY)
INTERNAL ANTI-BOUNCE CIRCUITS
THREE OUTPUTS FOR THE ARPEGGIOS
ANALOG OUTPUT FOR CHORDS
BASS OUTPUT (AUTOMATIC OR ALTERNATE)
TRIGGER OUTPUTS FOR PERCUSSION EFFECT ON BOTH ARPEGGIO AND BASS SECTIONS
MULTIPLE CHOICE POSSIBILITY ON THE CHORDS IN AUTOMATIC MODE:
- MAJOR OR MINOR THIRD
- FIFTH OR DIMINISHED FIFTH
- SIXTH OR SEVENTH
LOW DISSIPATION: <400 mV TYP.
STANDARD SUPPLIES (+ 5V AND - 12V)
INPUTS PROTECTED FROM ELECTROSTATIC DISCHARGE
```

he M 251 is realized on a single monolithic silicon chip using low threshold P-channel silicon gate MOS ichnology. It is available in a 40-lead ceramic or plastic package.

## bsolute maximum ratings

| GG* | Source supply voltage | -20 to 0.3 | V |
| :--- | :--- | ---: | :---: |
| $\mathbf{f}^{*}$ | Input voltage | -20 to 0.3 | V |
| Stg | Output current (at any pin) | 3 | mA |
| Op | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |  |

This voltage is with respect to $\mathrm{V}_{\mathrm{SS}}$ pin voltage

RRDERING NUMBERS: M 251 B1 AC for dual in-line plastic package
M 251 D1 AC for dual in-line ceramic package

## MECHANICAL DATA (dimensions in mm)

## M 251 B1 AC



## M 251 D1 AC



## CONNECTION DIAGRAM



## BLOCK DIAGRAM



## GENERAL CHARACTERISTICS

sThe circuit comprises:
fa) 12 pins for input frequencies
(b) 12 inputs from the keyboard with the possibility to provide the control of two octaves (in semiautomatic modes only) by multiplexing the two octaves. In automatic mode the second octave repeats the first
c) 4 multiplexed data inputs for addressing the internal selection circuits. These inputs are normally coming from the outputs of an external memory
d) 5 signal outputs: arpeggio 1, arpeggio 2, arpeggio 3, bass and chord respectively
e) 2 trigger outputs: arpeggio (TDA), and bass (TDB), respectively. These outputs, in conjunction with an external time-constant, allow the formation of the envelope of the arpeggio and bass notes.
The duration of the trigger pulses is equivalent to one period of the external memory clock line
f) 3 inputs for mode selection
(8) 2 supply pins.

M 251 is normally used in conjunction with an external self-scanning ROM (such as the M 252 - 3 or 4) which performs the selection of the various notes in the arpeggio/chord/bass accompaniment.

## AUTOMATIC OPERATION

When a number of keys in the two available octaves are played, the lowest key is taken as a reference by the circuit and this note is memorized internally. When the lowest key played changes, the memory is erased and the new information from the keyboard is now fed into the circuit and memorized. When all the keys are released the last "update" is held in the memory and is only changed when a different lowest key is played. If keys in the upper octave only are played then the two octaves act in parallel. The memorized key by means of the internal multiplexer selects the corresponding tonic and all the other notes programmed for arpeggio, chord and bass accompaniment in the correct relationship of intervals. Internal dividers provide all the octaves we need as shown in the tables below. By means of the external yommands it is possible to choose between major third and minor third, between fifth and diminished fifth and between sixth and seventh. To reset the key memorized at the end of a piece played the automatic signal must be interrupted for a moment while none of the keys on the two available octaves is played.

ARPEGGIO TRUTH TABLE (positive logic)

| EXTERNAL MEMORY CODE |  |  |  | SELECT $6{ }^{\text {th }}$ |  |  | SELECT 7 th |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 05 | 04 | 03 | 02 | ARP. I | ARP. 11 | ARP. III | ARP. I | ARP. II | ARP. III |
| 1 | 1 | 1 | 1 | TONIC | $3^{\text {ra }}$ | $5^{\text {th }}$ | TONIC | $3^{\text {rd }}$ | $5^{\text {th }}$ |
| 1 | 1 | 1 | 0 | $3{ }^{\text {rd }}$ | $5^{\text {th }}$ | TONIC $\times 2$ | $3^{\text {rd }}$ | $5^{\text {th }}$ | 7 th |
| 1 | 1 | 0 | 1 | $5^{\text {th }}$ | TONIC $\times 2$ | $3^{\text {rd }} \times 2$ | $5^{\text {th }}$ | 7th | $3^{\text {rd }} \times 2$ |
| 1 | 1 | 0 | 0 | $6^{\text {th }}$ | - | - | 7 th | - | - |
| 1 | 0 | 1 | 1 | TONIC $\times 2$ | $3^{\text {rd }} \times 2$ | $5^{\text {th }} \times 2$ | 7 th | $3^{r d} \times 2$ | $5^{\text {th }} \times 2$ |
| 1 | 0 | 1 | 0 | $3^{\text {rd }} \times 2$ | $5^{\text {th }} \times 2$ | TONIC $\times 4$ | $3^{\text {rd }} \times 2$ | $5^{\text {th }} \times 2$ | TONIC $\times 4$ |
| 1 | 0 | 0 | 1 | $5^{\text {th }} \times 2$ | TONIC $\times 4$ | $3^{\text {rd }} \times 4$ | $5^{\text {th }} \times 2$ | TONIC $\times 4$ | $3^{\text {rd }} \times 4$ |
| 1 | 0 | 0 | 0 | $6^{\text {th }} \times 2$ | - | ${ }^{-}$ | $7^{\text {th }} \times 2$ | 3ra | $\mathrm{th}^{-}$ |
| 0 | 1 | 1 | 1 | TONIC $\times 4$ | $3^{\text {rd }} \times 4$ | $5^{\text {th }} \times 4$ | TONIC $\times 4$ | $3^{\text {rd }} \times 4$ | $5^{\text {th }} \times 4$ |
| 0 | 1 | 1 | 0 | $3^{\text {rd }} \times 4$ | $5^{\text {th }} \times 4$ | TONIC $\times 8$ | $3^{\text {rd }} \times 4$ | $5^{\text {th }} \times 4$ | $7^{\text {th }} \times 4$ |
| 0 | 1 | 0 | 1 | $5^{\text {th }} \times 4$ | TONIC $\times 8$ | $3^{\text {rd }} \times 8$ | $5^{\text {th }} \times 4$ | $7^{\text {th }} \times 4$ | $3^{\text {rd }} \times 8$ |
| 0 | 1 | 0 | 0 | $6^{\text {th }} \times 4$ | ${ }^{-}$ | ${ }^{-}$ | $7^{\text {th }} \times 4$ | - | - |
| 0 | 0 | 1 | 1 | TONIC $\times 8$ | $3^{\text {rd }} \times 8$ | $5^{\text {th }} \times 8$ | $7^{\text {th }} \times 4$ | $3^{\text {rd }} \times 8$ | $5^{\text {th }} \times 8$ |
| 0 | 0 | 1 | 0 | $3^{\text {rd }} \times 8$ | $5^{\text {th }} \times 8$ | TONIC $\times 8$ | $3^{\text {rd }} \times 8$ | $5^{\text {th }} \times 8$ | $7^{\text {th }} \times 8$ |
| 0 | 0 | 0 | 1 | $5^{\text {th }} \times 8$ | TONIC $\times 8$ | $3^{\text {rd }} \times 8$ | $5^{\text {th }} \times 8$ | $6^{\text {th }} \times 8$ | $3^{\text {rd }} \times 8$ |
| 0 | 0 | 0 | 0 | No Change | No Change | No Change | No Change | No Change | No Change |

[^10] $3^{r d}$ is the correct third corresponding to this TONIC. And so on.

BASS and CHORD TRUTH TABLES (positive logic)

| EXTERNAL MEMORY CODE $08 \quad 07 \quad 06$ |  |  | AUTOMATIC BASS |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | $2^{\text {nd/ } / 2 ~}$ |
| 1 | 1 | 0 | $8{ }^{\text {ve/2 }}$ |
| 1 | 0 | 1 | $\mathrm{g}^{\text {th/2 }}$ |
| 1 | 0 | 0 | $6^{\text {th }}$ or $7^{\text {th/2 }}$ |
| 0 | 1 | 1 | $5^{\text {th/2 }}$ |
| 0 | 1 | 0 | $3{ }^{\text {rd/2 }}$ |
| 0 | 0 | 1 | TONIC/2 |
| 0 | 0 | 0 | NO CHANGE |

"NO CHANGE" is interpreted as an instruction to sustain the previous notes until new information is presented.

| EXTERNAL |  |  |
| :---: | :---: | :---: |
| MEMORY CODE |  |  |
| 07 | 06 | ALTERNATE <br> BASS |
| 1 | 1 | - |
| 1 | 0 | TONIC/2 |
| 0 | 1 | $5^{\text {th } / 2}$ |
| 0 | 0 | NO CHANGE |


| $\begin{array}{\|c} \hline \text { EXTERN. } \\ \text { MEMORY } \\ \text { CODE } \\ 01 \end{array}$ | CHORD |  |
| :---: | :---: | :---: |
|  | SELECT 6 ${ }^{\text {th }}$ | SELECT 7 th |
| $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { TONIC }+3^{\text {rd }}+5^{\text {th }} \\ \text { NO CHANGE } \end{gathered}\right.$ | $\begin{gathered} \text { TONIC }+3^{\text {rd }}+5^{\text {th }}+7^{\text {th }} \\ \text { NO CHANGE } \end{gathered}$ |

## SEMIAUTOMATIC OPERATION WITH MEMORIZATION OF THE KEYS

When any number of keys are played within the two available octaves they are memorized and sent to an internal recognition circuit which selects the lowest four keys, the top key played and their respective frequencies. This information is updated every time a different group of keys is played. Between the playing of two groups of keys there must be a pause during which none of the keys is down, otherwise the new group of keys is memorized without the previous group being cancelled. Again the keys recognized can be extended to more octaves by means of the internal divider. The following are positive logic truth tables showing the actual keys, instead of the notes.Top is the first key from the right(the top key played), L the lowest key played, and 2 L the second lowest and so on. The relationship between keys and input frequencies is as follows: $L$ in the first octave to the left represents corresponding input note divided by 16, while in the second octave it is divided by 8 . And so on. To erase the memorization at the end of a piece played it is necessary to select "automatic" for a moment and then return to semiautomatic while none of the keys is played. The trigger signals, TDA and TDB, are sent out only if 3 or more keys are played.

ARPEGGIO TRUTH TABLE (positive logic)

| EXTERNAL MEMORY CODE |  |  |  | MEANING OF THE CODES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 05 | 04 | 03 | 02 | ARP. I | ARP. II | ARP. III |
| 1 | 1 | 1 | 1 | L | $2^{\text {nd }} \mathrm{L}$ | $3^{\text {rd }} \mathrm{L}$ |
| 1 | 1 | 1 | 0 | $2^{\text {nd }} \mathrm{L}$ | $3^{\text {rd }} \mathrm{L}$ | L× 2 |
| 1 | 1 | 0 | 1 | $3^{\text {ra }} \mathrm{L}$ | Lx 2 | $2^{\text {nd }} \mathrm{L} \times 2$ |
| 1 | 1 | 0 | 0 | $4^{\text {th }} \mathrm{L}$ | - |  |
| 1 | 0 | 1 | 1 | La 2 | $2^{\text {nd }} L \times 2$ | $3^{\text {rd }} L \times 2$ |
| 1 | 0 | 1 | 0 | $2^{\text {nd }} \mathrm{L} \times 2$ | $3^{\text {rd }} \mathrm{L} \times 2$ | Lx 4 |
| 1 | 0 | 0 | 1 | $3^{\text {rd }} \mathrm{L} \times 2$ | L×4 | $2^{\text {nd }} \mathrm{L} \times 4$ |
| 1 | 0 | 0 | 0 | $4^{\text {th }} \mathrm{L} \times 2$ |  |  |
| 0 | 1 | 1 | 1 | Lx 4 | $2^{\text {nd }} L \times 4$ | $3^{\text {rd }} \mathrm{L} \times 4$ |
| 0 | 1 | 1 | 0 | $2^{\text {nd }} \mathrm{L} \times 4$ | $3^{\text {rd }} \mathrm{L} \times 4$ |  |
| 0 | 1 | 0 | 1 | $3^{\text {rd }} L \times 4$ | L×8 | $2^{\text {nd }} \mathrm{L} \times 8$ |
| 0 | 1 | 0 | 0 | $4^{\text {th }} \mathrm{L} \times 4$ | - | - |
| 0 | 0 | 1 | 1 | Lx 8 | $2^{\text {nd }} \mathrm{L} \times 8$ | $3^{\text {rd }} L \times 8$ |
| 0 | 0 | 1 | 0 | $2^{\text {nd }} L \times 8$ | $3^{\text {rd }} \mathrm{L} \times 8$ | L×8 |
| 0 | 0 | 0 | 1 | $3^{\text {rd }} \mathrm{L} \times 8$ | L×8 | $2^{\text {nd }} L \times 8$ |
| 0 | 0 | 0 | 0 | NO CHANGE | NO CHANGE | NO CHANGE |

BASS and CHORD TRUTH TABLES (positive logic)

| EXTERNAL <br> MEMORY <br> CODE <br> 08 07 | 06 | AUTOMATIC BASS |
| :---: | :---: | :---: | :---: |
| OUTPUT |  |  | | ALTERNATE BASS |
| :---: |
| OUTPUT |


| EXTERN. <br> MEMORY <br> CODE <br> 01 | CHORD <br> OUTPUT |
| :---: | :---: |
| 1 | $L+2^{\text {nd }} L$ <br> $+3^{\text {rd }} \mathrm{L}+4^{\text {h }} \mathrm{L}$ <br> NO CHANGE |
| 0 |  |

"NO CHANGE" is interpreted as an instruction to sustain the previous notes until a new information is presented.

## SEMIAUTOMATIC OPERATION WITHOUT MEMORIZATION OF THE KEYS

This method of operation is the same as the previous one except that the keys are not memorized.

## CHARACTERISTICS COMMON TO ALL 3 MODES OF OPERATION

The signals from the keyboards, those from the external memory and those for selecting the mode of operation have to be multiplexed into the M 251 since the number of pins available is not enough. The method used to differentiate between the two distinct commands applied to the multiplexed input pins is as follows: two anti-phase pulse trains are generated internally from the highest note in the upper octave (pin 32). These two pulse trains are used to separate the input information during the " 1 " and " 0 " status of F24. With AUTOMATIC mode and EXTERNAL command selected the four frequencies of the highest octave can be made available at pins 2, 3, 4 and 5 as the $8 \times$ tonic, $8 \times$ major 3 rd or $8 \times$ minor 3 rd, $8 \times 5$ th or $8 \times$ diminished 5 th and $8 \times 6$ th or $8 \times 7$ th. Likewise in semiautomatic mode, the $L \times 8$, 2 nd $\times 8$, 3rd $\times 8$, 4th $\times 8$ notes selected appear at the respective pins. These signals give the designer considerable flexibility in the formation of accompaniments not directly produced by the M 251 itself.

## EXTERNAL MODE OUTPUTS

T1 is the key farthest to the left of the keyboard. For "L" see SEMIAUTOMATIC OPERATION WITH MEMORIZATION OF THE KEYS. In the external mode the four frequencies of the highest octave appear at pins 2, 3, 4 and 5 as shown in the table.

| PIN <br> $N^{\circ}$ | AUTOMATIC MODE | SEMI- <br> AUTOM. |
| :---: | :--- | :--- |
| 2 | $8 \times$ TONIC | $8 \times \mathrm{L}$ |
| 3 | $8 \times$ FIFTH DIMINISHED FIFTH | $8 \times 3^{\text {rd }} \mathrm{L}$ |
| 4 | $8 \times$ MAJOR THIRD OR MINOR |  |
|  | THIRD | $8 \times 2^{\text {nd }} \mathrm{L}$ |
| 5 | $8 \times$ SIXTH OR SEVENTH | $8 \times 4^{\text {th } L}$ |

STATIC ELECTRICAL CHARACTERISTICS (positive logic, $\mathrm{V}_{\mathrm{GG}}=-11$ to $-13 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Min. Typ. Max. | Unit |
| :---: | :---: | :--- | :--- |

## INPUT SIGNALS

| $\mathrm{V}_{1 H}$ | Input high voltage | note 1 |  | $\mathrm{V}_{\text {SS }}-2.5$ | $\mathrm{V}_{\text {SS }}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | note 2 |  | $\mathrm{V}_{\mathrm{ss} \text {-1 }}$ | $\mathrm{V}_{\text {SS }}$ | V |
| $\mathbf{V}$ IL | Input low voltage | note 1 |  | $V_{G G}$ | $\mathrm{V}_{\text {ss }} \mathbf{6}$ | V |
|  |  | note 2 |  | $V_{G G}$ | $\mathrm{V}_{\mathrm{ss}}-4$ | V |
| $I_{L I}$ | Input leakage current | $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\text {ss }}-14 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 10 | $\mu \mathrm{A}$ |

251

STATIC ELECTRICAL CHARACTERISTICS (continued)

| Parameter | Test conditions | Min. Typ. Max. | Unit |
| :--- | :--- | :--- | :--- |

OUTPUT SIGNALS*

| $\mathrm{R}_{\text {ON }}$ | Output resistance | $\mathrm{V}_{0}=\mathrm{V}_{\text {ss }}-1$ to $\mathrm{V}_{\text {ss }}$ | 300500 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ | Output high voltage | $\mathrm{I}_{\mathrm{o}}=1 \mathrm{~mA}$ | $\mathrm{V}_{\text {ss }}-0.5 \quad \mathrm{~V}_{\text {ss }}$ | V |
| $\mathrm{I}_{0 \text { (off) }}$ | Output leakage current | $\begin{array}{ll} V_{i}=V_{1 H} \\ T_{\text {amb }}=25^{\circ} \mathrm{C} & V_{o}=V_{s s}-10 \mathrm{~V} \\ \hline \end{array}$ | 10 | $\mu \mathrm{A}$ |

## POWER DISSIPATION

| $\mathrm{I}_{\mathrm{GG}}$ Supply current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 20 | 30 |
| :--- | :--- | :--- | :--- |
| mA |  |  |  |

CHORD OUTPUT SIGNAL

| $\Delta \mathrm{V}_{\mathrm{o}}$ | Variation in output voltage <br> (for each note) | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | 1 | 1.5 |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{R}_{\mathrm{L}}$ | External resistance connected between <br> the output and $\mathrm{V}_{\mathrm{GG}}$ |  | 2 | V |
| $\mathrm{R}_{\mathrm{O}}$ | Output dynamic resistance |  | 10 | 5 |
| $\mathrm{~V}_{\mathrm{O}}$ | Output voltage when no note is present | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | $\mathrm{k} \Omega$ |  |

Note 1: Refers only to the F13-F24 inputs
Note 2: Refers to the other inputs

* With the exception of the chord output

DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic $\mathrm{V}_{\mathrm{GG}}=-11$ to $-13 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{i}}$ | High input frequency (F 24) | 1 | 4 | 12 | kHz |
| $\mathrm{t}_{1}$ | Delay time of the internal phases | 0.5 | 0.7 | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ | Length of the internal phases | 3 | 6 | 15 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{3}$ | Set-up time between data IN and F24 | 10 |  | T/4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{4}$ | Hold time between F24 and data IN | 30 |  | T/4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{5}$ | Delay time between falling edge of external memory code and TDA or TDB | 1.5T |  | 2.5 T | $\mu \mathrm{s}$ |
| $\mathrm{t}_{6}$ | Delay time of the internal strobe pulse | T |  | 2 T | $\mu \mathrm{s}$ |
| $\mathrm{t}_{7}$ | Length of the internal strobe pulse |  | T/2 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{1}$ | Period of external code pulses | $3 T$ |  |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{2}$ | Return to zero or no significant external code | 2 T |  |  | $\mu \mathrm{s}$ |

T is the period of F24 with duty-cycle of $50 \%$
All the times are measured at $50 \%$ of the swing
*Output voltage vs. external


*Output voltage vs. supply voltage ( $\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{SS}}$ )

*Output dynamic resistance vs. output voltage

*With the exception of the chord output

TIMING WAVEFORMS (positive logic)

Internal phases ( $\phi 1$ and $\phi 2$ ) and timing for data inputs

Internal strobe, internal code and TDA or TDB as a function of the external code


TYPICAL APPLICATION


* For this application a version of the M 254 with standardmemory content is available both for interfacing with the M 251 and for driving 4 instrument simulators ( 8 rhythms). Ordering numbet is M 254 AD.


## RHYTHM GENERATOR

- LOW POWER DISSIPATION: < 120 mW
- DRIVES 8 COUND GENERATORS (INSTRUMENTS)
- 15 PROGRAMMABLE RHYTHMS (NOT AVAILABLE IN COMBINATION)
- MASK PROGRAMMABLE RESET COUNTS: 24 or 32
- DOWN BEAT OUTPUT
- EXTERNAL RESET
- OPEN DRAIN OUTPUTS
- STANDARD MUSIC CONTENT AVAILABLE
- TECHNICAL NOTE NO 131 AVAILABLE FOR FULL INFORMATION

The M252 is a monolithic rhythm generator specifically designed for electronic organs and other musical instruments.
Constructed on a single chip using low threshold P -channel silicon gate technology it is supplied in a 16-lead dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $\mathbf{V}_{\mathrm{GG}}{ }^{* *}$ | Source supply voltage | -20 to 0.3 | V |
| :--- | :--- | ---: | ---: |
| $\mathbf{V}_{1}{ }^{* *}$ | Input voltage | -20 to 0.3 | V |
| $\mathbf{I}_{0}$ | Output current (at any pin) | 3 | mA |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathbf{T}_{\text {op }}$ | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^11]ORDERING NUMBERS: M252 B1 XX for dual in-line plastic package
M252 B1 AA and AD for standard music content


M252 B1XX

## CONNECTION DIAGRAMS



* This output must be connected so as to drive the "snare drum" when the rhythms from 1 to 9 (see rhythm selection) are selected, and the "claves" when the rhythms from 10 to 15 (see rhythm selection) are selected.
** This pin generates a down-beat trigger which can be used to drive an external lamp to indicate the first beat of the first bar of each rhythm.
*** This output must be connected so as to drive the "long cymbals" when the rhythms number 1, 3, 4, 12 and 14 are generated, and the "claves" when the rhythms number 5, 8, 9, 10, 11 and 13 are generated.
**** This output must be connected so as to drive the "snare drum" when the rhythms number $1,3,4,6,7,9,12,14$ and 15 are generated, and the "conga drum" when the rhythms number $5,8,10,11$ and 13 are generated.


## RHYTHM SELECTION

The following binary code must be generated to select each rhythm (positive logic)

| RHYTHM | INPUT 8 | CODE |  | INPUT 1 | STANDARD CONTENT-AA |  | STANDARD CONTENT-AD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | INPUT 4 | INPUT 2 |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | Waltz | 3/4 | Waltz | 3/4 |
| 2 | 1 | 1 | 0 | 1 | Jazz Waltz | 3/4 | Tango | 2/4 |
| 3 | 1 |  | 0 | 0 | Tango | 2/4 | March | 2/4 |
| 4 | 1 | 0 | 1 | 1 | March | 2/4 | Swing | 4/4 |
| 5 | 1 | 0 | 1 | 0 | Swing | 4/4 | Mambo | 4/4 |
| 6 | 1 | 0 | 0 | 1 | Foxtrot | 4/4 | Slow Rock | 6/8 |
| 7 | 1 | 0 | 0 | 0 | Slow Rock | 6/8 | Beat | 4/4 |
| 8 | 0 | 1 | 1 | 1 | Pop Rock | 4/4 | Samba | 4/4 |
| 9 | 0 | 1 | 1 | 0 | Shuffle | 2/4 | Bossa Nova | 4/4 |
| 10 | 0 | 1 | 0 | 1 | Mambo | 4/4 | Cha Cha | 4/4 |
| 11 | 0 | 1 | 0 | 0 | Beguine | 4/4 | Rhumba | 4/4 |
| 12 | 0 | 0 | 1 | 1 | Cha Cha | 4/4 | Beguine | 4/4 |
| 13 | 0 | 0 | 1 | 0 | Bajon | 4/4 | Bajon | 4/4 |
| 14 | 0 | 0 | 0 | 1 | Samba | 4/4 | Foxtrot | 4/4 |
| 15 No | 0 | 0 | 0 | 0 | Bossa Nova |  | Shuffle | 2/4 |
| No selected rhythm | 1 | 1 | 1 | 1 | Bossa Nova |  | Shufle | 2/4 |

## BLOCK DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS (positive logic, $\mathrm{V}_{\mathrm{GG}}=-11.4$ to -12.6 V , $\mathrm{V}_{\mathrm{SS}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Values |  |  | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |

## CLOCK INPUT

| $\mathrm{V}_{\text {IH }}$ Clock high voltage |  | $\mathrm{V}_{\text {SS }}-1.5$ |  | $\mathrm{~V}_{\text {SS }}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\text {IL }}$ Clock low voltage |  | $\mathrm{V}_{\mathrm{GG}}$ |  | $\mathrm{V}_{\mathrm{SS}}-4.1$ | V |

DATA INPUTS (IN1..... $\overline{\text { IN } 8) ~}$

| $\mathrm{V}_{\text {IH }}$ | Input high voltage |  |  | $\mathrm{V}_{\text {SS }}$-1.5 |  | $\mathrm{V}_{\mathrm{SS}}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  |  | $\mathrm{V}_{\mathrm{GG}}$. |  | $\mathrm{V}_{\text {SS }}-4.1$ | V |
| TLI | Input leakage current | $V_{i}=V_{s s}-10 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| EXTERNAL RESET |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Input high voltage |  |  | $\mathrm{V}_{\text {SS }}-1.5$ |  | $\mathrm{V}_{\text {SS }}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  |  | $\mathrm{V}_{\mathrm{GG}}$ |  | $\mathrm{V}_{\mathrm{SS}}-4.1$ | V |
| $\mathrm{R}_{\text {IN }}$ | Internal resistance to $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{SS}}-5 \mathrm{~V}$ |  | 400 | 600 |  | $\mathrm{K} \Omega$ |

## DATA OUTPUTS

| $\mathrm{R}_{\mathrm{ON}}$ | Output resistance (ON state) | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-1$ to $\mathrm{V}_{\mathrm{SS}}$ |  | 250 | 500 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{SS}}-0.5$ |  | $\mathrm{~V}_{\mathrm{SS}}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output leakage current | $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{1 \mathrm{H}} \quad \mathrm{V} \quad \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ |  |  |  |
| $\mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{~A}$ |  |

## POWER DISSIPATION

| $I_{\text {GG }}$ Supply current | $T_{\text {amb }}=25^{\circ} \mathrm{C}$ |  | 7 | 15 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |

Output voltage vs. external supply voltage ( $\mathrm{V}_{\mathrm{EXT}}-\mathrm{V}_{\mathrm{SS}}$ )


Output voltage vs. supply voltage ( $\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{SS}}$ )


Output dynamic resistance vs. output voltage


DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic $\mathrm{V}_{\mathrm{GG}}=-11.4$ to -12.6 V , $\mathrm{V}_{\mathrm{ss}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Values |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |

CLOCK INPUT

| $f$ | Clock repetition rate |  | $D C$ |  | 100 | kHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{pw}}{ }^{*}$ | Pulse width |  | 5 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathbf{r}}{ }^{* *}$ | Rise time |  |  |  | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathbf{f}}{ }^{* *}$ | Fall time |  |  |  | 100 | $\mu \mathrm{~s}$ |

## EXTERNAL RESET

| $t_{\text {pw }} \quad$ Pulse width |  | 5 |  |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

[^12]TIMING WAVEFORMS (positive logic)


## INSTRUMENT BEATS VERSUS RHYTHM PROGRAM



The lowering of the music signals depends on the intrinsic decay time of the sound generator and not on the length of the enable pulses. Each beat can therefore last for more than one elementary time.

## TYPICAL APPLICATIONS

Figure 1 shows the typical application of the M252 (AA) and M252 (AD).
With two M252 devices it is possible to increase the number of rhythms or the number of instruments available, or the number of elementary times, as shown in figures 2,3 and 4 respectively.
The use of a memory matrix allows the customer complete flexibility, since modification of the memory is quick and relatively cheap.

Fig. 1 - Rhythm system (standard contents)
a) M252 AA

b) M252 AD


TYPICAL APPLICATIONS (continued)
Fig. 2 - Increase in number of rhythms (positive logic)


Fig. 3 - Increase in number of instruments


Fig. 4 - Increasing the number of elementary times


Note: The total number of elementary times is given by the sum of the elementary times of the individual devices.

## CIRCUIT FOR CHANGING THE NUMBER OF ELEMENTARY TIMES



To obtain a required number of elementary times " N " simply put a cross in the " $\mathrm{N}+1$ " position of the column which now represents the reset output, rather than the 8th instrument.
The DB output can be used as down-beat because it apperas at the beginning of each measure. Since the pulse is only $2-3 \mu$ s long it must, however, be stretched and buffered to enable it to drive a lamp.
Full information on the use of the M252 in electronic organs and other applications will be found in Technical Note no. 131 available on request.

## COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 32 rows which represent elementary times and 120 columns ( 15 groups of 8 ) where each group represents a rhythm which has as its disposition 8 programmable instruments. To programme each rhythm one indicates (with a cross) in the appropriate boxes the timing for each beat required for each instrument.
Each cross corresponds to a beat of the indicated instrument or, in logic terms, to the presence of a" " level (positive logic) at the output.
The absence of a cross indicates that the corresponding instrument is not used in that part of the rhythm. Table 1 and 2 show the standard music content programmed into M252 AA and M252 AD respectively.

TABLE 1(M252 AA)


|  | RHYTHM 6 |  |  |  |  |  |  |  | RHYTHM 7 |  |  |  |  |  |  |  | RHYTHM 8 |  |  |  |  |  |  |  | RHYTHM 9 |  |  |  |  |  |  |  | RHYTHM 10 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0. | 0 | 0 | 0 | 0 | 0 | . 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U |
| COUNT | T | $T$ | T | $T$ | $T$ | T | $T$ | T | T | T | T | T | $T$ | T | T | T | T | $T$ | T | $T$ | T | T | T | T | T | T | T | $T$ | T | T | $T$ | T | T | T | $T$ | T | T | $T$ | $T$ | T |
| FOR | P | P | P | P | P | P | P | $P$ | P | P | P | P | P | P | P | P | P | P | P | P | P | P | $P$ | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | $P$ | P |
| 32 | U | U | U | U | U | U | $\cup$ | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U |
|  | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 1 | X |  |  |  |  |  |  | x | $\times$ |  |  |  |  |  | X |  | x |  |  |  |  |  |  | $\times$ | $\times$ | X |  |  |  |  | $\times$ |  | $\times$ | $\times$ |  | $\times$ |  |  |  | $\times$ |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  | X |  |  |  |  |  |  | X |  | X |  |  |  |  |  |  |  |  | X |  |  |  |  | X |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X | X |  |  |  |  | X |  |  |  |  |  |  |  |  |  |
| 5 |  | X |  |  |  | X |  |  |  |  |  |  |  |  | X |  |  | X |  |  |  |  | X | X |  |  |  |  |  |  |  |  |  | X |  | X |  |  |  | X |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  | X |  |  |  |  | X |  |  |  |  |  |  |  |  | X | X | X |  |  |  |  | X |  | X |  | X |  |  |  |  | X |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | X |  |  |  |  |  |  | X |  |  |  |  |  |  | X |  | X |  |  |  |  |  |  | $x$ |  | X |  |  |  |  |  |  |  | X |  | X |  |  |  | $\bar{X}$ |
| 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | X | X |  |  |  |  | X |  |  |  |  |  |  |  |  |  |
| 11 |  |  |  |  |  |  |  |  | X |  |  |  |  |  | $x$ |  | X |  |  |  |  |  |  | $x$ |  |  |  |  |  |  |  |  |  | $x$ | $x$ |  |  |  |  | X |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 |  | X |  |  |  |  | X |  | X |  |  |  |  |  | X |  |  | X |  |  |  |  | X | X | X | X |  |  |  |  | X |  | X |  |  | X | X |  |  | X |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  | X |  |  |  |  | X |  |  |  |  |  |  |  | X |  | X |  |  |  |  |  |  | X |  | $x$ |  |  |  |  |  |  |  | X | X |  | X |  |  | $\bar{x}$ |
| 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  | X | X |  |  |  |  | X |  |  |  |  |  |  |  |  |  |
| 17 | X |  |  |  |  |  |  | X |  |  |  |  |  |  | X |  | X |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  | X |  |  | X |  |  |  | $\times$ |
| 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{x}{x}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 |  |  |  |  |  |  |  |  |  | X |  |  |  |  | X |  | X |  |  |  |  |  |  | X | X | $\bar{X}$ |  |  |  |  | X |  |  | $x$ | X |  |  |  |  | $X$ |
| 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 21 |  | X |  |  |  | X |  |  |  |  |  |  |  |  | X |  |  | X |  |  |  |  | $\bar{\chi}$ | $\overline{\mathrm{x}}$ |  | $x$ |  |  |  |  |  |  | - |  |  | X |  |  |  | $X$ |
| 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x$ | $x$ |  |  |  |  | $x$ |  |  |  |  |  |  |  |  |  |
| 23 |  |  |  |  |  |  |  |  | $\times$ |  |  |  |  |  | X |  |  |  |  |  |  |  |  | $\bar{\chi}$ |  |  |  |  |  |  |  |  | X | X | $x$ |  |  |  |  | $\bar{X}$ |
| 24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 25 | X |  |  |  |  |  |  | X |  | + | + | + | < | + | + | + | X |  |  |  |  |  |  | X |  | \% | - | + | - | \% | + | \% |  | X |  | X |  |  |  | $X$ |
| 26 |  |  |  |  |  |  |  |  |  | \% |  | + | $\cdots$ | + | + |  |  | X |  |  |  |  |  |  |  | \$ | \% | \% | \% | \% | + |  |  |  |  |  |  |  |  |  |
| 27 |  |  |  |  |  |  | X |  |  | + | + | + | + | + | - |  | X |  |  |  |  |  |  | $\bar{x}$ |  | + | + | K | \% | \% | + |  |  |  | $x$ |  |  |  |  | X |
| 28 |  |  |  |  |  |  |  |  |  | \% | \% | + | + | + | + |  |  |  |  |  |  |  |  |  |  | +\% | K | \% | \& | \% | +\% | \% |  |  |  |  |  |  |  |  |
| 29 |  | X |  |  |  |  |  |  |  | + |  |  | \% | + | + |  |  | X |  |  |  |  | X | X |  | 人 | + | +\% | + | + | - \% | \% | X | x |  | $x^{-}$ | $\chi$ |  |  | X |
| 30 |  |  |  |  |  |  |  |  |  | + | + | \% | \% | < | - |  |  |  |  |  |  |  |  |  |  | + | + | \% | + | K | + |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  |  |  |  | X |  |  | - | - | - | + | K | \% |  | $\overline{\text { x }}$ |  |  |  |  |  |  | x | \% | + | \% | \% | K | - | - | \% |  |  | $x$ |  | X |  |  | $\times$ |
| 32 |  |  |  |  |  |  |  |  |  | - | \% | \% | \% | -\% | + |  |  | X |  |  |  |  |  |  | - | 世 | \$ | \$ | + | - | - | \% |  |  |  |  |  |  |  |  |


|  | RHYTHM 11 |  |  |  |  |  |  |  |  | RHYTHM 12 |  |  |  |  |  |  |  | RHYTHM 13 |  |  |  |  |  |  |  |  | RHYTHM 14 |  |  |  |  |  |  |  | RHYTHM 15 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { COUNT } \\ & \text { FOR } \\ & 32 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ \hline \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline 0 \\ U \\ T \\ p \\ \\ U \\ T \\ \hline \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ \mathbf{U} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|c} \hline 0 \\ U \\ T \\ \text { T } \\ \text { U } \\ T \\ 8 \\ \hline \end{array}$ |  |  | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{2} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{3} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ 4 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 6 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 0 \\ U \\ \mathrm{U} \\ \mathrm{p} \\ \mathrm{U} \\ \mathrm{~T} \\ 1 \\ \hline \end{array}$ | 0 <br> $U$ <br>  | $\begin{aligned} & \hline 0 \\ & U \\ & \mathrm{U} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 3 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \hline 6 \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \hline \end{aligned}$ | O <br> U <br> U <br> P <br>  <br> U | 0 <br>  <br>  <br>  | $\begin{array}{\|l\|} \hline O \\ U \\ \mathrm{U} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{3} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 7 \\ \hline \end{array}$ |  |
| 1 | x |  |  |  |  |  |  | x |  | x | x | x |  |  |  |  | X |  | $\times$ | x |  | x |  |  |  | x | $\times$ | x |  | x |  |  |  | $\times$ | x | X |  |  |  |  |  | X |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  | X | X | X |  |  | x | x |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  | $\times$ |  |  |  |  |  |  |  | $\underline{ }$ |  |  |  |  |  |  |  | X |
| 4 |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  | x | X |  |  | X | x |  |  |  |  | X |  |  |  |  |  |  |  |  | X |  | X |  | X |  |  | X | $\times$ |  |  |  |  |  |  | X | X |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  | X | X |  |  | X |  | X |  | X |  |  |  |  |  |  | X |  |  | X |  | $\underline{X}$ |  |  |  | X |  |  |  |  |  |  |  | X | X | X |  |  |  |  | X | $X$ |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | X |  |  |  |  |  |  | X |  | X | X | X |  |  |  |  | X |  |  | X |  | X |  |  |  | X | X | X |  | X |  |  |  | X | X |  |  |  |  |  |  | $\underline{X}$ |
| 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  | X | X |  |  |  |  | X |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  | X |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 | X |  |  |  |  |  |  | $x$ |  | X | X | $x$ | X |  |  |  | X | X | X |  | X |  |  |  |  | X |  |  | X |  |  |  | X | X |  | X |  |  |  |  | X | X |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  | $x$ | X |  |  |  |  | $x$ |  |  | X | $x$ | X |  |  |  | X |  |  |  | X |  |  |  |  | X |  | X | X |  |  |  |  | $X$ | X |  |  |  |  |  | X | X |
| 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 17 | X |  |  |  |  |  |  | X |  | X | X | X |  |  |  |  | X | x | X | X |  | X |  |  |  | X | X |  |  | X |  |  |  | $\bar{\chi}$ | X |  |  |  |  |  |  | $\bar{\square}$ |
| 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 |  | X | X | X |  |  | X | $x$ |  |  |  |  |  |  |  |  | $\times$ |  |  |  |  |  |  |  |  | $\underline{X}$ |  | X |  | X |  |  |  | X |  |  |  |  |  |  |  | $\underline{X}$ |
| 20 |  |  |  |  |  |  | x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 21 |  |  |  |  |  |  | X | x |  |  | X | $\times$ |  |  |  |  | $\underline{\text { x }}$ |  |  |  |  |  |  |  |  | $\underline{X}$ |  |  |  |  |  |  | X | $\times$ |  | X |  |  |  |  | X | $\underline{\chi}$ |
| 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 23 |  | X | X |  |  | X |  | $\bar{\chi}$ |  | X |  |  |  |  |  |  | X |  |  | X |  | X | X |  |  | $\bar{\chi}$ |  | $\bar{X}$ |  | X |  |  |  | X | X |  |  |  |  |  | X | $\bar{\square}$ |
| 24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 25 | X |  |  |  |  |  |  | $\times$ |  | x | X | $x$ |  |  |  |  | $x$ |  |  | $\times$ |  | X | X |  |  | $\times$ | X | $x$ |  | X |  |  |  | $\underline{X}$ | X |  |  |  |  |  |  | $\underline{X}$ |
| 26 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 27 |  | $x$ | $x$ |  |  |  |  | $\times$ |  |  |  |  |  |  |  |  | $x$ |  |  |  |  |  |  |  |  | x |  |  |  |  |  |  |  | x |  | x |  |  |  |  |  | x |
| 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 29 | X |  |  |  |  |  |  | X |  | $\overline{ }$ | X | x | X |  |  |  | X | X |  |  | X |  |  |  |  | X |  |  | X |  |  |  | $\bar{X}$ | X |  |  |  |  |  |  | X | X |
| 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31 |  | x | X |  |  |  |  | X |  |  | $\bar{\chi}$ | X | X |  |  |  | X |  |  |  | X |  |  |  |  | $\bar{\chi}$ |  |  |  |  |  |  |  | X | X |  |  |  |  |  | X | X |
| 32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 2(M252 AD)

|  | RHYTHM 1 (WALTZ) |  |  |  |  |  |  |  | RHYTHM 2 (TANGO) |  |  |  |  |  |  |  |  | RHYTHM 3 (MARCH) |  |  |  |  |  |  |  | RHYTHM 4 (SWING) |  |  |  |  |  |  |  | RHYTHM 5 (MAMBO) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { COUNT } \\ & \text { FOR } \\ & 32 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\left[\begin{array}{l} 0 \\ U \\ \mathrm{U} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}\right.$ | $\left[\begin{array}{l} O \\ U \\ T \\ P \\ U \\ T \\ 4 \end{array}\right]$ |  | $\left\lvert\, \begin{aligned} & 0 . \\ & U \\ & T \\ & P \\ & U \\ & T \\ & G \\ & \hline \end{aligned}\right.$ | $\begin{aligned} & 0 \\ & U \\ & U \\ & T \\ & P \\ & U \\ & T \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \mathrm{~B} \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 0 \\ U T \\ \hline P \\ U T \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ \mathrm{U} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{~S} \\ \hline \end{array}$ | O <br>  <br>  <br> P <br>  <br> $U$ | O <br>  <br>  <br>  <br>  <br>  |  | $\begin{aligned} & \hline 0 \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 8 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & U \\ & T \\ & P \\ & U \\ & U \\ & 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \hline \mathbf{U} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{aligned} & \hline O \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline O \\ & U \\ & \text { U } \\ & \text { P } \\ & U \\ & T \\ & 7 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 8 \\ & \hline \end{aligned}$ | 1 <br> 0 <br> $u$ <br> $T$ <br> $P$ <br> $u$ <br> $T$ <br> 1 <br> 1 | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \hline \end{aligned}$ | 0  <br> $U$  <br> $T$  <br> $P$  <br> $U$  <br> $U$  <br> $T$  <br> 4  | $\begin{aligned} & \hline O \\ & U \\ & \mathrm{U} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 5 \\ & \hline \end{aligned}$ |  | 0 <br> $U$ <br> T <br> P <br>  | $\begin{aligned} & \hline 0 \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 8 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \mathbf{1} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | 0 <br> $U$ <br> $T$ <br> $P$ <br>  <br> $U$ <br> $T$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ U \\ G \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ \hline T \\ \hline \\ \hline \end{array}$ |  <br>  <br> $U$ <br> $T$ |
| 1 | x |  |  |  |  |  | X |  | x |  |  |  |  | $\times$ |  |  |  | x |  |  |  |  |  | X |  | X | x | X |  | $\times$ |  |  |  | x |  |  |  | x |  | X | $\underline{ }$ |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  | X |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underline{x}$ |  |  |  |  |
| 5 |  | $\times$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | $x$ | X | $\times$ |  | x |  |  |  | X |  |  | x | X |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x |  |  | X |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  | X |  | $\underline{x}$ |  |  |  |  |
| 9 |  | X |  |  |  |  |  |  | $x$ |  |  |  |  | x |  |  |  | $x$ | X |  |  |  |  | X |  | X |  |  |  | X |  |  |  |  | X |  |  | X |  |  | $x$ |
| 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X | X |  |  | $\times$ |  |  |  |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 | x |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | X | X | X |  | X |  |  |  | X | X |  |  |  |  | $\times$ |  |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  | $x$ |  |  |  |
| 16 |  | x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |
| 17 |  | X |  |  |  |  |  |  | X |  |  |  |  | X |  |  |  | $\underline{\times}$ |  |  |  |  |  | $\underline{ }$ |  | - |  |  |  | X |  |  |  | $x$ |  |  |  |  |  |  | X |
| 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  | X | X |  |  |  |
| 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 21 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x$ |  |  |  |  |  |  | $x$ | x | $x$ |  | x |  |  |  | $x$ |  |  | X |  |  | $x$ |  |
| 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  | X | X |  |  |  |
| 24 |  |  | \% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x |  |  |  |  |  |  |  |  |  |  |  |
| 25 |  |  |  |  |  |  |  |  | x |  |  |  |  | $\underline{x}$ |  |  |  | $x$ |  |  |  |  |  | X |  | X |  |  |  | x |  |  |  |  |  |  |  | $x$ |  | $x$ | $\underline{x}$ |
| 26 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 27 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x$ | X |  |  | x |  |  |  |
| 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |
| 29 |  |  |  |  |  |  |  |  |  |  |  | $x$ | X | x |  |  |  |  | X |  |  | X |  |  |  | X |  |  |  | X |  |  |  | $x$ |  | - |  | X |  |  |  |
| 30 |  |  |  |  |  |  |  |  |  |  |  | x | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  |  |  |  |  |  |  |  |  | $x$ | - |  |  |  |  |  | x |  |  | X |  |  |  |  |  |  |  |  |  | x |  |  | x |  |  |  |  |  |  |
| 32 |  |  |  |  |  |  |  |  |  |  |  | $\underline{x}$ | - |  |  |  |  |  |  |  |  |  |  |  |  | X | x | $x$ |  | $\times$ |  |  |  |  |  |  |  |  |  |  |  |


|  | RHYTHM 11 (RUMBA) |  |  |  |  |  |  |  | RHYTHM 12 (BEGUINE) |  |  |  |  |  |  |  | RHYTHM is (BAJON) |  |  |  |  |  |  |  | RHYTHM 14 (FOX TROT) |  |  |  |  |  |  |  | RHYTHM 15 (SHUFFLE) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U |
| COUNT | T | T | T | $T$ | $T$ | T | T | T | T | T | T | T | T | $T$ | $T$ | T | T | T | T | $T$ | T | T | T | T | T | T | T | T | T | T | T | $T$ | T | $T$ | $T$ | $T$ | $T$ | T | T | $T$ |
| FOR | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P | P. |
| 32 | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | $\cup$ | U | U | U |
|  | T | T | T | T | T | $T$ | T | T | T | T | T | T | T | $T$ | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | T | $T$ | T | T | T |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 1 | X | X |  |  |  |  | $\times$ | $\times$ | $\times$ |  |  |  | X |  |  | $\times$ | X |  |  | X | X |  | X |  | X |  |  |  | X |  |  |  | x | X |  |  |  | $\times$ |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  | X |  |  |  |  | X | X | X | X |  | X |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X | $\bar{X}$ |  |  |  | X |  |  |
| 5 |  |  |  |  | X |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  | X |  |  |  |  | X |  |  |  |  | X |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |
| 7 | X |  |  |  | X |  | X |  |  |  |  | $X$ | X |  |  | $\bar{x}$ |  |  |  | X | X |  | X |  |  |  |  |  |  |  |  |  | X | X |  |  |  | X |  |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  |  |  |  | X |  |  | X |  |  |  | $x$ | X |  |  |  |  |  |  | X | X |  | X |  | X |  |  |  | $x$ |  |  |  |  | ${ }^{-}$ |  |  |  |  |  |  |
| 10 |  |  |  |  |  |  |  |  |  |  |  | $\underline{x}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bar{X}$ | X |  |  |  | X |  |  |
| 11 |  |  |  |  | X |  |  |  |  |  | X | X | X |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 12 |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 | X |  |  |  |  |  | X |  | X |  |  |  | X |  |  | $X$ | X |  | X |  | X |  |  |  |  | - |  |  |  | X |  |  | X | X |  |  |  | X |  |  |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  |  |  |  | X |  |  |  |  |  | $\times$ |  | X |  |  |  |  |  | X |  | X |  |  |  |  | X |  |  |  | X |  |  |  | X |  |  |  |  |  |  |
| 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | , |  |  | X. | X |  |  |  | X |  |  |
| 17 | $x$ |  |  |  |  |  | X | X | X |  |  |  | X |  |  |  | X |  |  | X | 㐅 |  | X |  | X |  |  |  | $x$ |  |  |  |  |  |  |  |  |  |  |  |
| 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |
| 19 |  |  |  |  | X |  |  |  |  | X | X | X | X |  | $x$ |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  | x |  |  |  | $\underline{X}$ |  |  |
| 20 |  |  |  |  |  |  |  |  |  |  |  |  | $\underline{\chi}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 21 |  | X |  |  | $\times$ |  |  |  |  |  |  |  | $\underline{x}$ |  |  | $\bar{x}$ |  |  |  |  | $\bar{X}$ |  |  |  |  | X |  |  |  |  | $\bar{\chi}$ |  | $x$ | $x$ |  |  |  |  |  |  |
| 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x |  |  |  | X |  |  |
| 23 | X |  |  |  |  |  |  |  |  |  |  | X | X |  |  |  |  | $\overline{\text { x }}$ |  | X | X |  | X |  |  |  |  |  |  |  |  |  |  | $x$ |  |  |  |  |  |  |
| 24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 25 |  | X |  |  | X |  | X |  | X |  |  |  | X |  |  | $x$ |  | $\times$ |  | X | X |  | X |  | X |  |  |  | $\bar{x}$ |  |  |  |  | + |  | + | + |  |  |  |
| 26 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  | - |  |  |  |  |
| 27 |  |  |  |  | X |  |  |  |  |  | $\times$ |  | $x$ |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  | $\times$ |  |  |  | + |  | , |  |  |  |  |
| 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | + | - | + |  |  |  |  |
| 29 | X |  |  | X |  |  |  | X | X |  |  |  | X |  |  |  | X |  | X |  | X |  |  |  |  | x |  |  |  |  |  |  | + | + | + | + | - | \% | + |  |
| 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | + | + | , |  |  |  |  |
| 31 |  |  |  | X | X |  |  |  |  |  | X |  | X |  |  |  |  |  | X |  | X |  |  |  |  |  |  |  |  | $x$ |  |  | - | + | \% | + | - | + | + |  |
| 32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## OS INTEGRATED CIRCUITS

```
HYTHM GENERATOR
LOW POWER DISSIPATION: < 120 mW
DRIVES 8 SOUND GENERATORS (INSTRUMENTS)
12 PROGRAMMABLE RHYTHMS (ALSO AVAILABLE IN COMBINATION)
MASK PROGRAMMABLE RESET COUNTS: 24 or 32
DOWN BEAT OUTPUT
EXTERNAL RESET
OPEN DRAIN OUTPUT
STANDARD MUSIC CONTENT AVAILABLE
TECHNICAL NOTE NO 131 AVAILABLE FOR FULL INFORMATION
```

the M253 is a monolithic rhythm generator specifically designed for electronic organs and other musical jstruments.
onstructed on a single chip using low threshold P-channel silicon gate technology it is supplied in a -lead dual in-line plastic package.

BSOLUTE MAXIMUM RATINGS*

| GG** | Source supply voltage | -20 to 0.3 |
| :---: | :---: | :---: |
|  | Input voltage | -20 to 0.3 |
|  | Output current (at any pin) | 3 |
| \#9 | Storage temperature range | -65 to 150 |
| op | Operating temperature range | 0 to 70 |

[^13]

## CONNECTOR DIAGRAMS



* This output allows the musician to obtain a "basso alternato" accompaniment using two notes of his choice.
** This output must be connected so as to drive the "snare drum" when the rhythms corresponding to pins $7,8,9$, 10, 11, 12 and 13 are generated, and the "claves" when the rhythms corresponding to pins $14,15,16,17$ and 18 are generated. It can also be used to modulate a chord played on the organ.
*** This pin generates a down-beat trigger which can be used to drive an external lamp to indicate the first beat of the first bar of each rhythm.
**** This output must be connected so as to drive the "snare drum" when the rhythms corresponding to pins 7, 9, 10, $12,13,15$ and 18 are generated, and the "conga drum" when the rhythms corresponding to pins $11,14,16$ and 17 are generated.
***** This output must be connected so as to drive the "long cymbals" when the rhythms corresponding to pins 7,9, 10 and 18 are generated, and the "claver" when the rhythms corresponding to pins $11,14,15,16$ and 17 are generated.


## BLOCK DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS(positive logic, $\mathrm{V}_{\mathrm{GG}}=-11.4$ to $-12.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |

## CLOCK INPUT

| $\mathrm{V}_{\mathrm{IH}}$ Clock high voltage |  | $\mathrm{V}_{\mathrm{SS}}-1.5$ |  | $\mathrm{~V}_{\mathrm{SS}}$ | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ Clock low voltage |  | $\mathrm{V}_{\mathrm{GG}}$ |  | $\mathrm{V}_{\mathrm{SS}}-4.1$ | V |
| DATA INPUTS (IN1.... $\overline{\mathrm{NN12})}$ |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}} \quad$ Input high voltage |  | $\mathrm{V}_{\mathrm{SS}}-1,5$ |  | $\mathrm{~V}_{\mathrm{SS}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ Input low voltage |  | $\mathrm{V}_{\mathrm{GG}}$ |  | $\mathrm{V}_{\mathrm{SS}}-4.1$ | V |
| $\mathrm{I}_{\mathrm{LI}} \quad$ Input leakage current |  |  |  | 10 | $\mu \mathrm{~A}$ |

## EXTERNAL RESET

| $V_{\text {IH }}$ | Input high voltage |  | $\mathrm{V}_{\text {SS }}-1.5$ |  | $\mathrm{V}_{\text {ss }}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input low voltage |  | $\mathrm{V}_{\mathrm{GG}}$ |  | $\mathrm{V}_{\text {SS }}-4.1$ | V |
| $R_{\text {IN }}$ | Internal resistance to $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {Ss }}-5 \mathrm{~V}$ | 400 | 600 |  | $k \Omega$ |

## DATA OUTPUTS

| $\mathrm{R}_{\mathrm{ON}}$ | Output resistance (ON state) | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-1$ to $\mathrm{V}_{\mathrm{SS}}$ |  | 250 | 500 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{SS}}-0.5$ |  | $\mathrm{~V}_{\mathrm{SS}}$ | V |
| $\mathrm{I}_{\mathrm{LO}}$ | Output leakage current | $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\text {IH }}$ <br> $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}-10 \mathrm{~V}$ |  |  | 10 |

## POWER DISSIPATION

| $I_{\text {GG }}$ | Supply current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 7 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Output voltage vs. external supply voltage ( $\mathrm{V}_{\mathrm{EXT}}-\mathrm{V}_{\mathrm{SS}}$ )


Output voltage vs. supply voltage ( $\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{SS}}$ )


Output dynamic resistance vs. output voltage


253

DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, $\mathrm{V}_{\mathrm{GG}}=-11.4$ to $\mathbf{- 1 2 . 6 V}$, $\mathrm{V}_{\mathrm{SS}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mnit |  |  |  |

## CLOCK INPUT

| $f$ | Clock repetition rate |  | $D C$ |  | 100 | kHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{pw}}{ }^{*}$ | Pulse width |  | 5 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{r}}{ }^{* *}$ | Rise time |  |  |  | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{f}}{ }^{* *}$ | Fall time |  |  |  | 100 | $\mu \mathrm{~s}$ |

## EXTERNAL RESET

| $t_{\text {pw }} \quad$ Pulse width |  | 5 |  |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

* Measured at $50 \%$ of the swing.
** Measured between $10 \%$ and $90 \%$ of the swing

TIMING WAVEFORMS (positive logic)


Note: In these timing waveforms it has been assumed, for example, that in the truth table bits $\mathbf{n}+\mathbf{1}$ and 2 have not been programmed i.e. the musical instrument has not been introduced.
All the other bits have been programmed for the introduction of the instrument.
;


## NSTRUMENT BEATS VERSUS RHYTHM PROGRAM



The lowering of the music signals depends on the intrinsic decay time of the sound generator and not on the length of the enable pulses. Each beat can therefore last for more than one elementary time.

## TYPICAL APPLICATIONS

Figure 1 shows the typical application of the M253 (AA) and M253 (AC).
With two M253 devices it is possible to increase the number of rhythms or the number of instruments available, or the number of elementary times, as shown in figures 2,3 and 4 respectively.
The use of a memory matrix allows the customer complete flexibility, since modification of the memory is quick and relatively cheap.

Fig. 1 - Rhythm ststem (standard contents)
a) M253 AA

b) M253 AC


## 'TYPICAL APPLICATIONS (continued)

Fig. 2 - Increase in number of rhythms


Fig. 3 - Increase in number of instruments


The rhythms may be selected from both devices simultaneously.

Fig. 4 - Increasing the number of elementary times


Note: The total number of elementary times is given by the sum of the elementary times of the individual devices.

## CIRCUIT FOR CHANGING THE NUMBER OF ELEMENTARY TIMES



To obtain a required number of elementary times " N " simply put a cross in the " $\mathrm{N}+1$ " position of the column which now represents the reset output, rather than the 8th instrument.
The DB output can be used as down-beat because it appears at the beginning of each measure. Since the pulse is only 2-3 $\mu$ s long it must, however, be stretched and buffered to enable it to drive a lamp.
Full information on the use of the M253 in electronic organs and other applications will be found in Technical Note no. 131 available on request.

## COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 32 rows which represent elementary times and 96 columns ( 12 groups of 8 ) where each group represents a rhythm which has at its disposition 8 programmable instruments. To programme each rhythm one indicates (with a cross) in the appropriate boxes the timing for each beat required for each instrument.
Each cross corresponds to a beat of the indicated instrument or, in logic terms, to the presence of a "1" level (positive logic) at the output.
The absence of a cross indicates that the corresponding instrument is not used in that part of the rhythm. Table 1 and 2 show the standard music content programmed into M253 AA and M253 AC respectively.
—
TABLE 1 (M253 AA)


|  | RHYTHM 6 |  |  |  |  |  |  |  | RHYTHM 7 |  |  |  |  |  |  |  | RHYTHM 8 |  |  |  |  |  |  |  | RHYTHM 9 |  |  |  |  |  |  |  | RHYTHM 10 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { COUNT } \\ & \text { FOR } \\ & 32 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ p \\ U \\ T \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 0 \\ U \\ T \\ P \\ \mathrm{U} \\ \mathrm{~T} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ p \\ U \\ T \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline 0 \\ U \\ T \\ \text { P } \\ U \\ T \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline O \\ U \\ T \\ P \\ U \\ T \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline O \\ U \\ T \\ P \\ U \\ T \\ 3 \\ \hline \end{array}$ | $\left[\begin{array}{l} 0 \\ U \\ T \\ P \\ U \\ T \\ 4 \end{array}\right.$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ G \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 2 \end{array}$ |  | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ 0 \\ U \\ T \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{p} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ u \\ T \\ p \\ U \\ T \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 4 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ u \\ T \\ 6 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ T \\ 7 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ B \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{i} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ U \\ T \\ P \\ U \\ \text { T } \\ 3 \\ \hline \end{array}$ | $\begin{aligned} & 0 \\ & u \\ & T \\ & P \\ & u \\ & T \\ & 4 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 6 \end{array}$ |  |  <br> $U$ <br> $T$ <br> P <br>  <br> $U$ <br> $T$ <br> 8 |
| 1 |  | X |  |  |  | x |  |  |  | x |  |  |  |  |  | $x$ |  | x | x |  | X |  |  | x |  | x |  |  |  |  |  | x |  | x | X | X |  |  |  | $x$ |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  | $\bar{x}$ |  |  |  |  | x |  |  | $\bar{x}$ |  |  | X | X | X |  | X | X |  |  |  |  |  |  |  | $x$ |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | ${ }^{\times}$ |  |  |  |  |  |  |  |  |  |
| 5 |  |  | $\times$ |  |  |  | x |  |  |  | x |  |  |  | x | x |  |  |  | X |  |  |  | X |  |  |  |  |  |  | X | $x$ |  |  | X | X |  |  |  | $x$ |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  | X | X |  | X |  |  | $x$ |  |  | X | X |  | x |  | $\bar{x}$ | X | $\bar{\chi}$ |  |  |  |  |  | $x$ |
| 8 |  |  |  |  |  |  | X |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | X | X |  |  |  | $x$ |  |  | X | $x$ |  |  |  |  |  | $\bar{x}$ | X | $x$ |  |  | X |  |  | $x$ | X | x |  |  |  |  |  | $x$ |  |  | X | X |  |  |  | $\bar{x}$ |
| 10 |  |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  |  |  |  |  |  |  |  | X | x |  |  |  |  |  | $x$ |  |  |  | x |  |  |  | $x$ |  |  | $x$ | X |  |  |  | $x$ |  |  | X |  |  |  |  | $x$ |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 |  |  | X |  |  |  | $\times$ |  |  |  | X |  |  |  | $\overline{\mathrm{X}}$ | X | $x$ | X | X |  | X |  |  | X | X | X |  |  |  |  |  | $\bar{\chi}$ | X | X | X | X | X |  |  | $\underline{\square}$ |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  |  |  |  |  |  |  |  | X | X |  |  |  |  |  | X |  |  |  | X |  |  |  | X |  |  | X | x |  |  |  | X |  |  |  |  | X |  |  | $\bar{X}$ |
| 16 |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 17 |  | X |  |  |  | X |  |  |  | X |  |  |  |  |  | $x$ |  | X |  |  | X |  |  | $\underline{ }$ |  | X |  |  |  |  |  | x |  | X | X | X |  |  |  | $x$ |
| 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  | X |  |  |  |  | X |  |  | $\times$ |  |  | X | X | X |  | X | X |  |  |  |  |  |  |  | $x$ |
| 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |
| 21 |  |  | $\bar{\chi}$ |  |  |  |  |  |  |  | X |  |  |  | X | x |  |  | X | $\overline{\mathrm{X}}$ |  |  |  | $\underline{X}$ |  |  |  |  |  |  | X | x |  |  | X | $\times$ |  |  |  | $\bar{x}$ |
| 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x$ |  | X |  |  | X |  |  | $\times$ |  |  | $x$ | x |  | X |  | $x$ | X | X |  |  |  |  |  | $\bar{x}$ |
| 24 |  |  |  |  |  |  | $x$ |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 25 | X | x |  |  |  |  | x |  | $\times$ | $x$ |  |  |  |  |  | $x$ | X | X | X |  | X |  |  | $x$ | X | $x$ |  |  |  |  |  | $x$ |  |  | $x$ | x |  |  |  | $x$ |
| 26 |  |  |  |  |  |  |  |  |  |  | $\underline{ }$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 27 |  |  |  |  |  |  |  |  | $\times$ | x |  |  |  |  |  | x |  |  |  | X |  |  |  | x |  |  | $x$ | X |  |  |  | $\times$ |  |  | X |  |  |  |  | x |
| 28 |  |  |  |  |  |  | $\underline{x}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 29 |  |  | x |  |  |  | $\overline{\mathrm{x}}$ |  |  |  | $\bar{\chi}$ |  |  |  | $\bar{\chi}$ | $\bar{\chi}$ | X | X |  |  | $\times$ |  |  | $x$ | X | x |  |  |  |  |  | $x$ | X | $\times$ | X | $\underline{x}$ | $\bar{X}$ |  |  | $\bar{x}$ |
| 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  | $\times$ |  |  |  | X |  |  |  | $\times$ |  |  | $\overline{\text { X }}$ | X |  |  |  | $\times$ |  |  |  |  | $x$ |  |  | X |
| 32 |  |  |  |  |  |  | $\times$ |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



TABLE 2 (M253 AC)

|  | RHYTHM 1 (WALTZ) |  |  |  |  |  |  |  | RHYTHM 2 (TANGO) |  |  |  |  |  |  |  |  |  | RHYTHM 3 (MARCH) |  |  |  |  |  |  |  | RHYTHM 4 (SWING) |  |  |  |  |  |  |  | RHYTHM 5 (MAMBO) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { COUNT } \\ \text { FOR } \\ 32 \end{gathered}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 2 \end{array}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \hline \end{aligned}$ | $\left[\begin{array}{l} \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{~A} \end{array}\right]$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 6 \end{aligned}$ | $\left[\begin{array}{l} \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{Z} \end{array}\right]$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 8 \\ \hline \end{array}$ |  |  | $O$  <br> $U$  <br> $T$  <br> $P$  <br> $U$  <br> $T$  <br> 2  | $\begin{array}{l\|} \hline O \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{3} \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 4 \\ & \hline \end{aligned}$ | $\left[\begin{array}{l} O \\ U \\ T \\ P \\ U \\ T \\ T \\ 5 \end{array}\right]$ | $\begin{aligned} & \hline 0 \\ & \hline \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 0 \\ & U \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 7 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \mathrm{~B} \\ \hline \end{array}$ | $\begin{array}{\|l} \hline O \\ U \\ T \\ P \\ P \\ U \\ T \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline O \\ U \\ T \\ P \\ U \\ T \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \mathrm{Z} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ \hline \end{array}$ | $\begin{array}{\|l} \hline O \\ U \\ U \\ T \\ P \\ U \\ T \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 2 \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathbf{5} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ \hline \\ \hline \\ P \\ U \\ U \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{aligned} & \hline O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 8 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathbf{T} \\ \mathbf{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U X \\ T \\ P \\ U X \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathbf{O} \\ U \\ T \\ P \\ U \\ T \\ \\ \hline \end{array}$ | 0 <br> $U$ <br> $T$ <br> $P$ |
| 1 | x |  |  |  |  |  | x |  |  | $x$ |  |  |  |  | $\times$ | $x$ |  |  | X |  |  |  |  |  | X |  | X | $x$ | x |  | x |  |  |  | x | . |  |  | x |  | x | $\underline{x}$ |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  | X |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x$ |  |  |  |  |
| 5 |  | x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | X | x | X |  | x |  |  |  | X |  |  | X | X |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  | $\bar{\chi}$ |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  | X |  | X |  |  |  |  |
| 9 |  | x |  |  |  |  |  |  |  | X |  |  |  |  |  | x |  |  | X | X |  |  |  |  | x |  | X |  |  |  | x |  |  |  |  | X |  |  | X |  |  | $x$ |
| 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bar{X}$ | X |  |  | X |  |  |  |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 13 | X |  |  |  |  |  | $x$ |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | X | X | X |  | X |  |  |  | X | X |  |  |  |  | X |  |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  | X |  |  |  |
| 16 |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |
| 17 |  | x |  |  |  |  |  |  |  | $x$ |  |  |  |  |  | x |  |  | X |  |  |  |  |  | $\times$ |  | - |  |  |  | X |  |  |  | X |  |  |  |  |  |  | x |
| 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 19 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  | X | X |  |  |  |
| 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 21 |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  | $\underline{X}$ | X | X |  | X |  |  |  | X |  |  | X |  |  | X |  |
| 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  | X | X |  |  |  |
| 24 |  |  | Min | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  |  |  |
| 25 |  |  |  |  |  |  |  |  |  | x |  |  |  |  |  | X |  |  | x |  |  |  |  |  | X |  | X |  |  |  | x |  |  |  |  |  |  |  | X |  | X | X |
| 26 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 27 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X | $x$ |  |  | X |  |  |  |
| 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  |  |  |  |  |  |
| 29 |  |  |  |  |  |  |  |  |  |  |  |  | x | X |  | X |  |  |  | X |  |  | X |  |  |  | X |  |  |  | X |  |  |  | X |  |  |  | X |  |  |  |
| 30 |  |  |  |  |  |  |  |  |  |  |  |  | X | x |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  |  |  |  |  |  |  |  |  |  | x | 立 |  |  |  |  |  | X |  |  | $\times$ |  |  |  |  |  |  |  |  |  | X |  |  | x |  |  |  |  |  |  |
| 32 |  |  |  |  |  |  | - |  |  |  |  |  | x | x |  |  |  |  |  |  |  |  |  |  |  |  | X | $\times$ | X |  | X |  |  |  |  |  |  |  |  |  |  |  |


\%.


M 254

## RHYTHM GENERATOR

- DRIVES 12 SOUND GENERATORS (INSTRUMENTS) OR SOME INSTRUMENTS AND M 251 OR M 108
- 5 BIT COUNTER
- 8 RHYTHMS PER INSTRUMENT

EXTERNAL RESET
The M 254 is a monolithic rhythm generator specifically designed for electronic organs and other musical finstruments. Constructed on a single chip using P -channel silicon gate technology, it is supplied in a 24-lead dual in-line plastic package.

| $V_{G G}{ }^{* *}$ | Source supply voltage | -20 to 0.3 | V |
| :---: | :---: | :---: | :---: |
| $y_{1}{ }^{*}$ | Input voltage | -20 to 0.3 | V |
| 0 | Output current (at any pin) | 3 | mA |
| ${ }_{5}$ stg | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Fop | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^14]CONNECTION DIAGRAMS


M 254 B1AM Standard content configuration

M 254 B1AD Standard content configuration

* This output must be connected so as to drive the "snare drum" when the rhythms corresponding to pins $9,10,11,12$ and 16 are generated, and the "claves" when the rhythms corresponding to pins 13, 14 and 15 are generated. 12 to 18 drive the corresponding inputs of the M 251.
** These outputs must be connected so as to drive the bass switching inputs A, B, C of the M 108.

BLOCK DIAGRAM


TIMING WAVEFORMS (positive logic)

Output words versus external reset


Output words versus internal reset


* External gating allows resetting of the variable clock generator to ensure that the beat starts exactly at the right moment.
** $i=1 \ldots . .8$; in this timing waveform it has been assumed that in the truth table all bits have been programmed.


## DEVICE DESCRIPTION

The M 254 contains a ROM which can drive 12 sound generators (instruments) with a selection of 8 rhythms for each generator. An external clock drives a phase generator which produces complementary outputs, these signals are then divided-by-2, to produce the signals to enable the output buffers and drive a 5 -stage binary counter.
The outputs of the counter are decoded, being the 32 rows of the memory matrix which has 104 columns. The 104 columns are divided into 13 groups of 8 . A multiplexer is used such that any number of columns in the 13 groups can be selected from 1 to 8 . Of the 13 groups in the memory matrix, 12 have buffered putputs via an enabling circuit (the enabling conditions being CS1 $=$ " 0 " and at least one multiplex input at logic " 1 ").
The 13 th group in the matrix controls the internal reset which is synchronised with the counter and montrols the counting sequence.

STATIC ELECTRICAL CHARACTERISTICS (positive logic, $\mathrm{V}_{\mathrm{GG}}=\mathrm{GND} ; \mathrm{V}_{\mathrm{SS}}=14$ to 18 V ; $T_{\text {amb }}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Min. | Typ. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUT |  |  |  |  |
| $V_{\text {IH }} \quad$ Clock high voltage |  | $\mathrm{V}_{\mathrm{SS}^{-1}}$ |  | V |
| VIL Clock low voltage |  |  | $\mathrm{V}_{\text {Ss }}-10$ | V |
| DATA INPUTS (B1 . . . . . B8) |  |  |  |  |
| $V_{1 H} \quad$ Input high voltage |  | $\mathrm{V}_{\text {S }}{ }^{-1}$ |  | V |
| $V_{\text {IL }}$ Input low voltage |  |  | $\mathrm{V}_{\mathrm{ss}}-10$ | V |
| ILI Input leakage current | $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\text {SS }}-14 \mathrm{~V} \quad \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 10 | $\mu \mathrm{A}$ |
| DATA OUTPUTS |  |  |  |  |
| $\mathrm{R}_{\text {ON }} \quad$ Output resistance (ON state) | $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {Ss }}-2 \mathrm{~V}$ |  | 12 | $k \Omega$ |
| IOH Output high current | $\mathrm{V}_{\text {SS }}=18 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
| POWER DISSIPATION |  |  |  |  |
| 'GGG Supply current | $\mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\text {Ss }}-18 \mathrm{~V} \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 10 | mA |

DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, $\mathrm{V}_{\mathrm{GG}}=\mathrm{GND} ; \mathrm{V}_{\mathrm{SS}}=14$ to 18 V ; $\mathrm{T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)


[^15]
## TYPICAL APPLICATIONS

Figure 1 shows the typical application of the M 254 AD.
Figure 2 shows the typical application of the M 254 AM.
With two M 254 devices it is possible to increase the number of rhythms or the number of instruments available, as shown in figures 3 and 4 respectively.

Fig. 1 - Rhythm and accompaniment system (standard contents). M 254 AD


Fig. 2 - Rhythm and accompaniment system (standard contents). M 254 AM

Fig. 3 - Increase in number of rhythms


Fig. 4 - Increase in number of instruments


## COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 32 rows which represent the elementary times and 104 columns.
The first 8 groups of 12 columns represent the rhythms which have 12 programmable outputs. The timing for the beats required for each instrument is programmed by crossing the appropriate box. The 9 th group of 8 columns represents the COUNTING control information which specifies the number of elementary times in a given rhythm.
If count N is crossed for rhythm X this rhythm will have N elementary times. If the counting control column for a particular rhythm does not contain a cross that rhythm will have 32 elementary times. Table 1 and 2 show the truth tables of the M 254 AD and M 254 AM, standard contents, respectively. It can be seen that in the table 1 the rhythms 1 and 8 and in the table 2 the rhythms 1,6 and 7 , have 24 elementary times.

## M 254

## M 254 AD (standard)





## M 254 AM (standard)






## RHYTHM GENERATOR

INTERNAL TEMPO OSCILLATOR

- 6 PROGRAMMABLE RHYTHMS
- DRIVES 5 SOUND GENERATORS
- MASK PROGRAMMABLE RESET COUNTS: 12 or 16
- DOWN BEAT OUTPUT
- EXTERNAL RESET
- LOW POWER DISSIPATION: < 100 mW
- PIN-TO-PIN COMPATIBLE WITH MM 5871
- PUSH-PULL OR OPEN DRAIN OUTPUTS AVAILABLE
- STANDARD CONTENT AVAILABLE

The M 255 is a monolithic rhythm generator specifically designed for electronic organs and other musical instruments. Constructed on a single chip using P-channel silicon gate technology it is supplied in a 16-lead dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\mathbf{G G}}{ }^{* *}$ | Source supply voltage | -20 to 0.3 | V |
| :---: | :---: | :---: | :---: |
| $V_{1}{ }^{* *}$ | Input voltage | -20 to 0.3 | V |
| 10 | Output current for down beat (pin 3) | 20 | mA |
| 10 | Output current (at other pins) | 3 | mA |
| $\mathrm{F}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Pop | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^16]ORDERING NUMBERS: M 255 B1 XX for dual in-line plastic package
M 255 B1 AB for standard music content

## MECHANICAL DATA

## CONNECTION DIAGRAMS



Standard content configuration M 255 B1 - AB


## BLOCK DIAGRAM



255

## GENERAL CHARACTERISTICS

The M 255 circuit comprises:
a) One pin for tempo control. The external network employs a capacitor and two resistors: one fixed and the other variable.
b) Six pins for rhythm selection. Internal pull-down is provided for all inputs. Rhythms are selected by connecting to $\mathrm{V}_{\mathrm{SS}}$ the corresponding inputs.
c) One pin for external reset. The reset is applied when pin 1 is connected to $\mathrm{V}_{\mathrm{GG}}$. During normal operation pin 1 is connected to $V_{\text {SS }}$.
d) Five output pins. The following options are available:

- push-pull outputs
- open drain outputs
- trigger outputs (no external pulse shaping required)
- continuous outputs
- active high or active low outputs.

Full details concerning these options are given later.
e) Low impedance down beat output through which a LED can be driven.
i) 2 supply pins.

## OPERATION

When the power supply is connected to the $\mathrm{V}_{\mathrm{GG}}$ pin, the internal oscillator starts driving the counter and strobe generator. As long as no rhythm is selected no signal can flow from the output section. The output signal is present when one or more rhythms are selected. The internal counter has a 16 state (i.e. 76 elementary times) cycle and an internal reset signal is generated when the sixteenth state is decoded. Rhythms with a $3 / 4$ time originate the internal reset when the 12th state is decoded. The down beat output is synchronized with the counter state 1 and its duration equals that of one elementary time. Rhythms with 8 or 6 elementary times are also programmable, in which case they are written twice in the ROM. The associated down beat signal can flow either every 8 (6) or every 16 (12) elementary times eccording to the option chosen. When the external reset is applied the counter is reset to state 1 and the oscillator and strobe generator are stopped. The down beat output is ON during the entire external reset condition since the first elementary time is decoded. For the same reason the content of the first elementary time is immediately available on the outputs as soon as the external reset is removed. The trigger outputs are pulse shaped and their width equals $1 / 32$ of one elementary time. Pulse width is proportional to clock period but always remains $1 / 32$ of a beat time. The clock frequency can be controlled by the external 1 Mohm potentiometer; the control range is greater than one decade.

## PROGRAMMING THE OPTIONS

The five outputs of the M 255 may have different options which must be specified together with the ROM truth table. This can be done as shown in the table below:

| Line |  | OUT. 1 | OUT. 2 | OUT. 3 | OUT. 4 | OUT. 5 |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Continuous or Trigger Output | T | T | C | T | T |
| 2 | Open drain or Push Pull | 0 | 0 | 0 | 0 | 0 |
| 3 | Posit. or Negat. Trigger Edge | + | + | + | - | - |

T : Trigger: The output is in the form of a pulse whose width equals $1 / 32$ of one elementary time. The pulse can be either positive or negative going according to the option chosen in line 3.

C : Continuous. No pulse shaping is provided and the output goes high or low according to line 3 choice for the duration of one elementary time. If such an output is selected in two or more consecutive elementary times it will stay continuously high (low).
O : Open drain output.
P : Push-pull output.

+ : The output is normally at $\mathrm{V}_{\mathrm{GG}}$ and goes high when active.
- : The output is normally at $\mathrm{V}_{\mathrm{Ss}}$ and goes low when active.


## The following constraints must be observed:

1) Only one of the five outputs may be continuous ( C ); the other four must be trigger ( T ).
2) If the open drain solution is used all outputs must be open drain ( O ).
3) If the push-pull solution is used all outputs labelled $T$ must be push-pull ( $P$ ) and the one labelled $C$ must be open drain (O).
The down beat signal can be programmed to occur either every 8 (6) or every 16 (12) elementary times. The choice is made as shown in the example below:

|  | $16(12)$ | $8(6)$ |
| :---: | :---: | :---: |
| Down beat |  | $\times$ |

In this case the down beat signal occurs every 8 (6) elementary times irrespective of the fact that there might be some $1 \times 16$ or $1 \times 12$ rhythms.

STATIC ELECTRICAL CHARACTERISTICS(Positive logic, $\mathrm{V}_{\mathrm{GG}}=-11.5 \pm 20 \%, \mathrm{~V}_{\mathrm{SS}}=+5 \pm 20 \%$, $T_{\text {amb }}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RHYTHM AND RESET INPUTS |  |  |  |  |  |
| $\mathrm{V}_{1 H} \quad$ High voltage |  | $V_{\text {SS }}{ }^{-1}$ |  | $\mathrm{V}_{\text {SS }}$ | V |
| $V_{\text {IL }}$ Low voltage |  | $V_{G G}$ |  | $\mathrm{V}_{\text {SS }}-4.1$ | V |
| INSTRUMENT OUTPUTS <br> Open Drain configuration |  |  |  |  |  |
| $\mathrm{R}_{\text {ON }} \quad$ Output resistance (ON state) | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |  | 125 | 250 | 52 |
| $\mathrm{V}_{\mathrm{OH}} \quad$ Output high voltage | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ | $\mathrm{V}_{\text {ss }} \mathbf{0 . 3}$ |  | $\mathrm{V}_{\text {SS }}$ | V |
| ILO Output leakage current | $\begin{aligned} & V_{\text {EXT. RES. }}=V_{I H} \\ & T_{\mathrm{amb}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Push-Pull configuration |  |  |  |  |  |
| $R_{\text {ON }} \quad \begin{aligned} & \text { Output resistance at high output } \\ & \text { level }\end{aligned}$ | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA} . \quad \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{OH}}$ |  | 250 | 500 | $\Omega$ |
| $V_{\text {OL }}$ Output low voltage | Capacitive load | $\mathrm{V}_{\text {Ss }}$-15.2 |  | $\mathrm{V}_{\text {Ss }}-7.5$ | V |
| $\mathrm{V}_{\mathrm{OH}} \quad$ Output high voltage | Capacitive load | $\mathrm{V}_{\text {SS }}-0.6$ |  |  | V |

RC Input: this input oscillates between two negative levels whose value depends on the supply voltage level.
With $V_{G G}=-17$ and $V_{S S}=0 V, V_{R C}$ low $=-8.7 \mathrm{~V}$ and $V_{R C}$ high $=-3.2 \mathrm{~V}$.
This input is protected, like the others, from electrical discharges.

## STATIC ELECTRICAL CHARACTERISTICS (continued)

| Parameter |  | Test co |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOWN BEAT OUTPUT |  |  |  |  |  |  |  |
| $\mathrm{R}_{\text {IN }}$ | Internal resistance to $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{0}=\mathrm{V}_{\text {SS }}-5 \mathrm{~V}$ |  |  | 400 | 600 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {ON }}$ | Output resistance (ON state) | $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {Ss }}-0.5 \mathrm{~V}$ |  |  | 250 | 500 | $\Omega$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | Capacitive load |  | $\mathrm{V}_{\text {SS }}-0.6$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | Capacitive load |  | $\mathrm{V}_{\text {SS }}$-17.7 |  | $\mathrm{V}_{\text {Ss }}-10.7$ | V |
| POWER DISSIPATION |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | $\mathrm{I}_{0}($ pin 3$)=0$ |  | 5 | 10 | mA |

DYNAMIC ELECTRICAL CHARACTERISTICS (Positive logic $\mathrm{V}_{\mathrm{GG}}=-\mathbf{1 1 . 5} \pm \mathbf{2 0 \%}, \mathbf{5} \pm \mathbf{2 0 \%}$, $\mathrm{t}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TEMPO CONTROL (RC) |  |  |  |  |  |
| Minimum tempo | $\begin{aligned} & C \text { to } V_{S S}=6800 \mathrm{pF} \\ & R \text { to } V_{G G}=1.05 \mathrm{M} \Omega \end{aligned}$ | 2.5* |  |  | Hz |
| Maximum tempo | $\begin{aligned} & \mathrm{C} \text { to } \mathrm{V}_{\mathrm{SS}}=6800 \mathrm{pF} \\ & \mathrm{R} \text { to } \mathrm{V}_{\mathrm{GG}}=47 \mathrm{~K} \Omega \end{aligned}$ |  |  | 35* | Hz |

- These values depend on power supply voltages and temperature.

PERCENTAGE VARIATIONS of MAX. and MIN. TEMPO DUE TO VGG and TEMPE. RATURE CHANGES

| Parameter | Test conditions | Min. | Typ. | Max. |
| :--- | :--- | :--- | :---: | :---: |
| Max. tempo variation due to $\mathrm{V}_{\mathrm{GG}}$ change | $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{GG}}$ from 13 to 20 V |  | $4 \%$ | $6 \%$ |
| Min. tempo variation due to $\mathrm{V}_{\mathrm{GG}}$ change | $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{GG}}$ from 13 to 20 V |  | $4 \%$ | $6 \%$ |
| Max. tempo variation due to temperature <br> change | T from $25^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | $2 \%$ | $3 \%$ |
| Min. tempo variation due to temperature <br> change | T from $25^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  | $2 \%$ | $3 \%$ |

## TYPICAL APPLICATION FOR M 255 B1-AB



## COMPLETING THE TRUTH TABLE

The ROM truth table has been organized in 16 rows which represent the elementary times and 30 columns ( 6 groups of 5 ). The timing for the beats required for each instrument is programmed by crossing the appropriate box. The options foroutputs and down beat must also be filled in as explained. Table 1 shows the content and the options programmed in the M 255 B1-AB standard content.

TRUTH TABLE of M 255 B1-AB (standard content)

|  | RHYTHM 1 |  |  |  |  | RHYTHM 2 |  |  |  |  | RHYTHM 3 |  |  |  |  | RHYTHM 4 |  |  |  |  | RHYTHM 5 |  |  |  |  | RHYTHM 6 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Counter state | $\begin{array}{\|l} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 1 \end{array}$ | $\begin{array}{\|l\|} \hline O \\ U \\ T \\ P \\ U \\ T \\ 2 \end{array}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 3 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 4 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 5 \end{aligned}$ | $\begin{array}{\|l} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 1 \end{array}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 3 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 4 \end{aligned}$ | $\begin{array}{\|c\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 5 \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 1 \end{array}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 2 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 3 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O} \\ \mathrm{U} \\ \mathrm{~T} \\ \mathrm{P} \\ \mathrm{U} \\ \mathrm{~T} \\ 4 \end{array}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 2 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & T \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & U \\ & \mathrm{~T} \\ & \mathrm{P} \\ & U \\ & \mathrm{~T} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 1 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 2 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & \mathrm{P} \\ & \mathrm{U} \\ & \mathrm{~T} \\ & 4 \end{aligned}$ | $\begin{aligned} & O \\ & U \\ & T \\ & P \\ & U \\ & T \\ & 5 \end{aligned}$ |
| 1 | X |  | X |  |  | x |  | $\times$ |  | x | $\times$ |  | X |  |  | $\times$ |  | $x$ |  |  | $\times$ | X | $\times$ |  |  | x | X |  |  | X |
| 2 |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  | X |  |  |  |  | X |  | X |  |  |  |  |  |
| 3 |  | X |  |  | X |  | X | X |  | X |  |  |  |  |  |  |  | X |  |  | X |  | X |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  | X |  | X |  |  | X | X | X |  | X |  | X | X |  | X | X | X | X |  | X |  |  |  |  |  |
| 5 |  | X |  |  | X | X |  | X |  |  |  |  |  |  |  |  |  | $x$ |  |  |  |  | X |  |  | X | X |  |  | X |
| 6 |  |  |  |  |  |  |  | X |  | X |  |  | X |  |  | X |  | X |  |  |  |  | X |  | X |  |  |  |  |  |
| 7 | X |  | X | X |  |  | X | X |  |  | X |  | X | X |  | x |  | X | X |  | X | X | X | x | X |  |  |  |  |  |
| 8 |  |  |  |  |  |  |  | X |  |  |  |  |  |  |  |  |  | $x$ |  |  |  |  | X |  |  |  |  |  |  |  |
| 9 |  | X |  |  | X | X |  | X |  | X |  |  |  |  |  |  |  | X |  |  | X |  | X |  | X | X | X |  |  | X |
| 10 |  |  |  |  |  | X |  | X |  |  | X | X | X | X | X |  | X | X |  | X |  |  | X |  |  |  |  |  |  |  |
| 11 |  | X |  |  | X |  | X | X |  |  |  |  |  |  |  |  |  | X |  |  |  | X | X |  | X |  |  |  |  |  |
| 12 |  |  |  |  |  | X |  | $x$ |  | X |  |  | X |  |  | X |  | X | X |  |  |  | X |  |  |  |  |  |  |  |
| 13 |  |  |  |  |  | X |  | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  | X |  | X | X | X |  |  | X |
| 14 |  |  |  |  |  |  | X | X |  |  |  |  |  |  |  |  |  |  |  |  |  | X | X |  | X |  |  |  |  |  |
| 15 |  |  |  |  |  | X |  | X |  |  |  |  |  |  |  |  |  |  |  |  | X |  | X | X |  | X | X | X | X | X |
| 16 |  |  |  |  |  | X | X | $\times$ | X |  |  |  |  |  |  |  |  |  |  |  | X |  | X | X | X |  |  |  |  |  |
| Option on the Outputs |  |  |  |  |  |  |  |  |  |  | O1 |  | O2 |  | O3 |  | 04 |  | 05 |  |  |  |  |  |  | 16 (12) |  | 8 (6) |  |  |
| Continuous or Trigger Output |  |  |  |  |  |  |  |  |  |  | T |  | T |  | T |  | T |  | T |  | Down beat |  |  |  |  | X |  |  |  |  |
| Open drain or push-pull |  |  |  |  |  |  |  |  |  |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |  |  |  |  |  |  |  |  |
| Positive or Negative Trigger Edge |  |  |  |  |  |  |  |  |  |  | + |  | + |  | + |  | + |  | + |  |  |  |  |  |  |  |  |  |  |  |

PRELIMINARY DATA
IHYTHM GENERATORS
16 PROGRAMMABLE RHYTHMS (CODED FOR THE M258; ALSO AVAILABLE IN COMBINATION FOR THE M259
16 OUTPUTS (2 SECTIONS BY 8)
MASK PROGRAMMABLE RESET COUNTS (24 or 32)
DOWN BEAT OUT
SYNC OUT
EXTERNAL RESET
TWO CHIP SELECTS (CS1, CS2) FOR SEPARATE TRISTATE CONDITION OF THE TWO OUTPUT SECTIONS
INTERNAL PULL-UP ON THE INPUTS
OPEN DRAIN OUTPUTS WITH RETURN TO "1" STATUS
CHOICE BETWEEN RETURN TO "1" OR NOT ON 8 OUTPUTS (OUT 1, 2, 3, 4, 9, 10, 11, 12)
SEPARATELY
ONLY ONE POWER SUPPLY ( +5 V )
VERY LOW POWER CONSUMPTION (150 mW TYP.)
The M258, M259 are monolithic rhythm generators specifically designed for electronic organs and other finsical instruments.
Eonstructed on a single chip using MOS N-channel silicon gate technology, they are supplied in a 28 lead for (M258) or 40 lead for (M259) dual in-line plastic package.
ABSOLUTE MAXIMUM RATINGS*

| V00** | Source supply voltage | -0.3 to | +7 | V |
| :---: | :---: | :---: | :---: | :---: |
| $i^{* *}$ | Input voltage | -0.3 to | +7 | V |
| 0 | Output current (at any pin) |  | 3 | mA |
| 7 OH | Output voltage |  | 12 | V |
| lstg | Storage temperature range | -65 to |  | ${ }^{\circ} \mathrm{C}$ |
| $F_{\text {op }}$ | Operating temperature range | 0 to | 70 | ${ }^{\circ} \mathrm{C}$ |

[^17]MECHANICAL DATA (dimensions in mm)

Dual in-line plastic package (28 lead)


Dual in-line plastic package (40 lead)


## CONNECTION DIAGRAMS

| $V_{\text {DO }}$ | 428 | $V_{\text {DO }}$ | $V_{\text {DO }}$ | 81 | 40 | VDD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GND | 12 | clock | GND | 02 | 39 | CLOCK |
| OUTPUT |  | $\overline{\text { RESET/SYNC }}$ | INPUT 1 | 03 | 38. | INPUT 16 |
| OUTPUT 1 | $4^{3} * 26$ | RESET/SYNC. | $\overline{\text { INPUT } 2}$ | 04 | 37 | INPUT 15 |
| OUTPUT 9 | 04 25] | OUTPUT 16 | OUTPUTI | 5 | * 361 | $\overline{\text { RESET } / \overline{S Y N C .}}$ |
| OUTPUT2 | $[50 * 24]$ | $\overline{\text { DOWN BEAT }}$ | OUTPUTS | 6 | $35]$ | OUTPUTE: |
| OUTPUT10 | 06230 | OUTPUT 8 | OUTPUT 2 | 7 | **34 | OUWN BEAT |
| $\overline{\text { INPUT } 1}$ | 07220 | OUTPUT 15 | OUTPUTIO | 8 | 33 F | OUTPUT 8 |
| OUTPUT 3 | 8 M 258 210 | OUTPUT 7 | InPUT 3 | 9 | 32 | OUTPUTIS. |
| OUTrut |  | OUTPUT | INPUT 4 | 10 | M 259 31] | OUTPUT 7 |
| $\overline{\text { INPUT } 2}$ | 09 | INPUT 4 | OUTPUT 3 | 011 | 30. | INPUT14 |
| OUTPUTI1 | 01019 | INPUT 3 | InPUT 5 | 12 | 29 | INPUT13: |
| OUTPUT 4 | [11 18] | OUTPUT 14 | $\overline{\text { OUTPUT11 }}$ | 13 | $28]$ | INPUTI2 |
| OUTPUT ${ }^{12}$ | 012 | OUTPUT 6 | InPUT 6 | d 14 | 270 | InPUT 11 |
| CS 1 | 01316 | OUTPUT13 | OUTPUT 4 | 15 | 26 | OUTPUT14. |
|  | 4 |  | OUTPUT 12 | 16 | 25 | INPUTIO |
| CS 2 | Q14 | OUTPUT 5 | InPUT 7 | 17 | $24 \beta$ | OUTPUT 6 |
|  | 5-3375 |  | InPUT 8 | 18 | 23 | INPUT9 |
| CS1 enabl | es the outputs 01 to 08 |  | CS 1 | 019 | 22 F | OUTPUTI3 |
| CS2 enable | es the outputs 09 to 16 |  | CS 2 | 20 | 211 | OUTPUTS |

[^18]BHYTHM, SELECTION (for M258 only)

| Rhythm | $\overline{\mathbf{N 4}}$ | $\overline{\mathbf{N 3}}$ | $\overline{\mathbf{I N 2}}$ | $\overline{\text { IN1 }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 |
| 2 | 1 | 1 | 1 | 0 |
| 3 | 1 | 1 | 0 | 1 |
| 4 | 1 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 | 1 |
| 6 | 1 | 0 | 1 | 0 |
| 7 | 0 | 0 | 0 | 1 |
| 8 | 0 | 1 | 1 | 0 |
| 9 | 0 | 1 | 1 | 1 |
| 10 | 0 | 1 | 0 | 0 |
| 11 | 0 | 1 | 0 | 0 |
| 12 | 0 | 0 | 1 | 1 |
| 13 | 0 | 0 | 1 | 0 |
| 15 | 0 | 0 | 0 | 1 |
| 16 | 0 | 0 | 0 | 0 |

STATIC ELECTRICAL CHARACTERISTICS(positive logic, $\mathrm{V}_{\mathrm{DD}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Test conditions | Values |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |

## CLOCK INPUT

| $\mathrm{V}_{\mathrm{IH}}$ | Clock high voltage |  | 2.4 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Clock low voltage |  | 0 |  | 0.4 | V |

DATA INPUTS ( $\overline{\mathrm{N}} 1$ to $\overline{\mathrm{N} 4}$ )

| $V_{I H}$ | Input high voItage |  | 2.4 |  | $V_{D D}$ | $V$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $V_{I L}$ | Input low voltage |  | 0 |  | 0.4 | $V$ |
| $R_{I N}$ | Internal resistance to $V_{D D}$ | $V_{1}=0 V$ | $V_{D D}=5 \mathrm{~V}$ | 100 | 180 |  |
| $I_{O L}(*)$ | Input load current | $V_{1}=V_{I L}$ |  | -50 |  | $\mu A$ |

EXT. RESET

| $V_{\text {IH }}$ | Input high voltage |  |  | 4.5 |  | $V_{\text {DD }}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input low voltage |  |  | 0 |  | 1.5 | V |
| $\mathrm{R}_{\text {OFF }}$ | Internal resistance to $V_{D D}$ (inactive sync) | $\mathrm{V}_{\mathrm{O}}=0$ | $V_{D D}=5 \mathrm{~V}$ | 100 | 180 |  | $\mathrm{K} \Omega$ |
| $\mathrm{R}_{\text {ON }}$ | Internal resistance to $\mathrm{V}_{\mathrm{DD}}$ (active sync) | $\mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}$ | $V_{D D}=4.75 \mathrm{~V}$ |  | 260 | 300 | $\Omega$ |

OUTPUTS ( $\mathrm{O}_{\mathrm{i}}$, Down beat)

| $R_{\mathrm{ON}} \quad$ Input internal pull-up | $\mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}$ |  | 260 | 300 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OL}} \quad$ Input internal pull-up | Source current $=1 \mathrm{~mA}$ |  | 0.26 | 0.3 | V |
| ILO | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | $\mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  |  | 10 |
| POWER DISSIPATION |  |  |  |  |  |
| I Supply current | $T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 30 |  | mA |

(*) The "High Level" is clamped by the internal pull-up.


DYNAMIC ELECTRICAL CHARACTERISTICS (positive logic, $V_{D D}=4.75$ to 5.25 V , $T_{\text {amb }}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)


## CLOCK INPUT

| $f$ | Clock repetition rate |  | DC |  | 100 | KHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathbf{w}}$ | Pulse width | Measured at $50 \%$ of the swing | 5 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathbf{r}}$ | Rise time | Measured between $10 \%$ and $90 \%$ <br> of the swing |  |  | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathbf{f}}$ | Fall time | Measured between $10 \%$ and $90 \%$ <br> of the swing |  |  | 100 | $\mu \mathrm{~s}$ |

EXT. RESET

| $t_{\text {wR }}$ | Pulse width |  | 100 |  |  | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{C R}$ | Clock delay with respect to reset |  | 0 |  |  | $\mu \mathrm{~s}$ |

## TIMING WAVEFORMS



Note 1: This additional pulse, to reset the outputs without return to" 1 ", can be obtained by using a clock generator as shown in the following diagram:


Ext. Reset/Sync. is a bidirectional pin. Used as an input it can reset the circuit as shown in the timing diagram and used as an output it can drive the reset of other devices.
Using the clock generator shown in the above figure, when the switch is closed asynchronous with respect to the clock, it is possible to have to two cases (see the following diagrams); in both the cases the output reset can be obtained by CS1 and CS2.


In both the cases the delay $\tau$ (in the outputs without return to " 1 ") is defined through the constant R1 C1 $\geqslant 10 \mu \mathrm{sec}$.

INSTRUMENT BEATS VERSUS RHYTHM PROGRAM


Note: The outputs 01 to 08 are enabled by CS1; the outputs 09 to 16 are enabled by CS2. The outputs 01 to 04 and 09 to 12 are programmable separately without return to " 1 ".

## 16-STAGE COUNTER

- LOW QUIESCENT POWER DISSIPATION
- WIDE SUPPLY VOLTAGE RANGE: 3 to 15V
- HIGH NOISE IMMUNITY: 45\% of $\mathrm{V}_{\mathrm{cc}}$ (TYP.)
- INPUTS FULLY PROTECTED
- INVERTER AVAILABILITY IN CRYSTAL OSCILLATOR IMPLEMENTATION FOR TIMING APPLICATIONS

The M 702 D2 (extended temperature range) and M 702 D1/B1 (intermediate temperature range) are 16-stage binary countes constructed with COS/MOS technology in a single monolithic chip. The devices may be used as timing circuits the chips consists of 16 -flip-flop, input inverter for use in a cristal oscillator, and an output buffer capable of driving standard stepping motors.
The device is available in 8-lead dual in-line miniature plastic package and 8-lead metal-can.

## ABSOLUTE MAXIMUM RATINGS*

| $\mathbf{V}_{\text {DD }}{ }^{* *}$ | Supply voltage | Input voltage (at any pin) | -0.5 to | 15 |
| :--- | :--- | :--- | ---: | ---: |
| $\mathbf{V}_{1}$ | V |  |  |  |
| $\mathbf{P}_{\text {tot }}$ | Total power dissipation (per package) | -0.5 to $\mathrm{V}_{\mathrm{DD}}$ | +0.5 | V |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature |  | 200 | mW |
| $\mathrm{~T}_{\text {op }}$ | Operating temperature: for D2 type | -65 to | 150 | ${ }^{\circ} \mathrm{C}$ |
|  |  | -55 to | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | for D1/B1 type | -40 to | 85 | ${ }^{\circ} \mathrm{C}$ |

[^19]
## ORDERING NUMBERS:

M 702 D2 for TO-99 metal can
M 702 D1 for TO-99 metal can
M 702 B1 for dual in-line plastic package

## MECHANICAL DATA

Dual in-line plastic package


## CONNECTION DIAGRAMS




## LOGIC BLOCK DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage: for general applications for crystal oscillator in clock applications | $\begin{array}{ll} 3 \text { to } & 15 \\ 7 \text { to } & 15 \end{array}$ | V |
| :---: | :---: | :---: | :---: |
| $V_{i}$ | Input voltage | 0 to $V_{\text {DD }}$ | $V$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature: for D2 type | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
|  | for D1/B1 types | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

STATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions) D2 type (extended temperature range)

|  | Parameter | Test conditions |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $v_{0}$ | $V_{D D}$ <br> (V) | $-55{ }^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $125{ }^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $I_{L}$ | Quiescent supply current |  | 5 |  |  | 15 |  | 0.5 | 15 |  |  | 900 | $\mu \mathrm{A}$ |
|  |  |  | 10 |  |  | 25 |  | 1 | 25 |  |  | 1500 |  |
|  |  |  | 15 |  |  | 50 |  | 1 | 50 |  |  | 2000 |  |
| VOH | Output high voltage | ${ }^{1} 0=0$ | 5 | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
|  |  |  | 10 | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  |  |
| VOL | Output low voltage | ${ }^{1} 0=0$ | 5 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  | 10 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| $\mathbf{V N H}^{\text {NH }}$ | Noise immunity |  | 5 | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
|  |  |  | 10 | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  |  |
| $\mathbf{V}_{\text {NL }}$ | Noise immunity |  | 5 | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
|  |  |  | 10 | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  |  |
| IDN | Output drive current N -channel | 0.5 | 5 | 12.5 |  |  | 12 | 15 |  | 8 |  |  | mA |
|  |  | 0.5 | 10 | 18.5 |  |  | 18 | 20 |  | 14 |  |  |  |
| TDP | Output drive current P-channel | 4.5 | 5 | -12.5 |  |  | -12 | -15 |  | -8 |  |  | mA |
|  |  | 9.5 | 10 | -18.5 |  |  | -18 | -20 |  | -14 |  |  |  |
| IIH.ILL Input leak.current |  | Any input | 15 |  |  | $\pm 1$ |  | $\pm 10^{-5}$ | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |

D1/B1 types (intermediate temperature range)

| Parameter |  | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $V_{0}$ <br> (V) | VD <br> (V) | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $I_{L}$ | Quiescent supply current |  |  | 5 |  |  | 50 |  | 1 | 50 |  |  | 700 | $\mu \mathrm{A}$ |
|  |  |  |  | 10 |  |  | 100 |  | 2 | 100 |  |  | 1400 |  |
|  |  |  |  | 15 |  |  | 900 |  | 10 | 900 |  |  | 5000 |  |
| $\mathrm{V}_{\text {OH }}$ | Output high voltage | ${ }^{1} \mathrm{OH}=0$ |  | 5 | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
|  |  |  |  | 10 | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  |  |
| $\overline{V_{\text {OL }}}$ | Output low voltage | $1 \mathrm{OL}=0$ |  | 5 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 10 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| $\overline{\mathbf{V}_{\text {NH }}}$ | Noise immunity |  |  | 5 | 1.4 |  |  | 1.5 |  |  | 1.5 |  |  | V |
|  |  |  |  | 10 | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  |  |
| $\overline{\mathbf{V N L}^{\prime}}$ | Noise immunity |  |  | 5 | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
|  |  |  |  | 10 | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  |  |
| IDN | Output drive current N -channel |  | 0.5 | 5 | 12.5 |  |  | 12 | 15 |  | 8 |  |  | mA |
|  |  |  | 0.5 | 10 | 18.5 |  |  | 18 | 20 |  | 14 |  |  |  |
| IDP | Output drive current $P$-channel |  | 4.5 | 5 | -12.5 |  |  | -12 | -15 |  | -8 |  |  | mA |
|  |  |  | 9.5 | 10 | -18.5 |  |  | -18 | -20 |  | -14 |  |  |  |
| 4H,ILL Input leak.current |  | Any input |  | 15 |  |  | $\pm 1$ |  | $\pm 10^{-5}$ | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |

DYNAMIC ELECTRICAL CHARACTERISTICS ( $T_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, typical temperature coefficient for all $\mathrm{V}_{\mathrm{DD}}=0.3 \% /{ }^{\circ} \mathrm{C}$ values, all input rise and fall time $=20 \mathrm{~ns}$ )

|  | Parameter | Test conditions |  | Values |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $V_{\text {DD }}$ <br> (V) | M 702 D2 |  |  | M 702 D1/B1 |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{WH}} \\ & \mathrm{t}_{\mathrm{W}} \end{aligned}$ | Minimum input pulse width |  | 5 |  | 100 | 115 |  | 100 | 140 | ns |
|  |  |  | 10 |  | 50 | 60 |  | 50 | 75 |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | Input clock rise and fall time |  | 5 |  |  | 15 |  |  | 15 | $\mu \mathrm{s}$ |
|  |  |  | 10 |  |  | 10 |  |  | 10 |  |
| $f_{\text {max }}$ | Maximum clock frequency |  | 5 | 4.4 | 5 |  | 8.5 | 10 |  | MHz |
|  |  |  | 10 | 3.5 | 5 |  | 6.5 | 10 |  |  |
| $C_{1}$ | Input capacitance | Any input |  |  | 5 |  |  | 5 |  | pF |

## TYPICAL APPLICATIONS

Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary design requirements.
Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile clocks, and digital timing references in any circuit requiring accurately timed outputs.
Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.

Electronic watch application circuit


## 96-STAGE COUNTER

LOW QUIESCENT POWER DISSIPATION
WIDE SUPPLY VOLTAGE RANGE: 3 to 16 V
FULLY PROTECTED INPUTS
INVERTER AVAILABILITY IN CRISTAL OSCILLATOR IMPLEMENTATION FOR TIMING APPLICATION

The M 706 is a 16 -stage binary counter constructed with COS/MOS technology on a single monolithic chip. The device may be used as timing circuit. It consists of 16 flip-flops, input inverter for use in a crystal oscillator and two output buffers providing push-pull bridge operation. The device is available in 8-lead minidip.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DD*** }}$ | Supply voltage | -0.5 to 16 | V |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input voltage (at any pin) | -0.5 to $V_{D D}+0.5$ | V |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation (per package) | 200 | mW |
| Tstg | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

[^20]
## ORDERING NUMBER: M 706 B1



## CONNECTION DIAGRAM



## LOGIC BLOCK DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DO }}$ | Supply voltage: for general applications for crystal oscillator in clock application | $3 \text { to } 15$ $7 \text { to } 15$ | V |
| :---: | :---: | :---: | :---: |
| $V_{i}$ | Input voltage | 0 to $\mathrm{V}_{\text {DD }}$ | V |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |



## TYPICAL APPLICATION

Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary dilesign requirements.
Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile blocks, and digital timing references in any circuit requiring accurately timed outputs.
Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.


[^21]

[^22]

PIN CONNECTIONS


LOGIC DIAGRAM


* zener cathode
$5 \cdot 1080 / 1$


## BLOCK DIAGRAM and OUTPUT WAVEFORMS



## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage: for general applications for oscillator starting | $\begin{array}{ll} 3 \text { to } & 15 \\ 6 \text { to } & 15 \end{array}$ | V |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | $V_{\text {DO }}$ to $\mathrm{V}_{\text {SS }}$ |  |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

| Parameter |  | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & v_{\mathrm{O}} \\ & (\mathrm{~V}) \end{aligned}$ | $\begin{aligned} & \mathbf{v}_{\mathrm{DD}} \\ & (\mathrm{~V}) \end{aligned}$ | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
|  | Quiescent supply current |  |  | 5 |  |  | 50 |  | 1 | 50 |  |  | 700 | $\mu \mathrm{A}$ |
|  |  |  |  | 10 |  |  | 100 |  | 2 | 100 |  |  | 1400 |  |
|  |  |  |  | 15 |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{0}=0$ |  | 5 | 4.99 |  |  | 4.99 | 5 |  | 4.95 |  |  | V |
|  |  |  |  | 10 | 9.99 |  |  | 9.99 | 10 |  | 9.95 |  |  |  |
| VOL | Output low voltage | ${ }^{1} \mathrm{O}=0$ |  | 5 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 10 |  |  | 8.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| $\mathbf{V N H}^{\text {N }}$ | Noise immunity |  |  | 5 | 1.4 |  |  | 1.5 | 2.25 |  | 1.5 |  |  | V |
|  |  |  |  | 10 | 2.9 |  |  | 3 | 4.5 |  | 3 |  |  |  |
| $\mathrm{V}_{\text {NL }}$ | Noise immunity |  | 1 | 5 | 1.5 |  |  | 1.5 | 2.25 |  | 1.4 |  |  | V |
|  |  |  | 1 | 10 | 3 |  |  | 3 | 4.5 |  | 2.9 |  |  |  |
| IDN | Output drive current N -channel |  | 0.5 | 5 | 2.2 |  |  | 1.8 | 4 |  | 1.3 |  |  | mA |
|  |  |  | 0.5 | 10 | 3.5 |  |  | 2.8 | 8 |  | 2 |  |  |  |
| IDP | Output drive current P -channel |  | 4.5 | 5 | -1.6 |  |  | -1.3 | -4 |  | -0.9 |  |  | mA |
|  |  |  | 9.5 | 10 | -2.8 |  |  | -2.3 | -8 |  | -1.6 |  |  |  |
| $v_{z}$ | Zener voltage | $\mathrm{I}_{\mathrm{z}}=100 \mu \mathrm{~A}$ |  |  |  |  |  |  | 10.5 |  |  |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{Z}}=10 \mathrm{~mA}$ |  |  |  |  |  |  | 11.2 |  |  |  |  |  |
| IIH, $\mathrm{I}_{\text {IL }}$ Input leakage curs |  |  |  |  |  |  |  |  | 10 |  |  |  |  | pA |

DYNAMIC ELECTRICAL CHARACTERISTICS $\left(T_{a m b}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right.$, typical temperature coefficient for all $V_{D D}$ values is $0.3 \% /{ }^{\circ} \mathrm{C}$, all input rise and fall time $=20 \mathrm{~ns}$.

| Parameter |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {DD }}(\mathrm{V})$ | Min. | Typ. | Max. |  |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input clock rise and fall time |  |  | 5 |  |  | 15 | $\mu \mathrm{s}$ |
|  |  |  | 10 |  |  | 10 |  |  |
| ${ }^{+} \mathrm{CL}$ | Maximum clock input frequency |  | 5 | 3.5 | 5 |  | MHz |  |
|  |  |  | 10 | 6.5 | 10 |  |  |  |
| $C_{1}$ | Input capacitance | Any input |  |  | 5 |  | pF |  |

## TYPICAL APPLICATIONS

Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary design requirements.
Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile clocks, and digital timing references in any circuit requiring accurately timed outputs.
Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.


# PRELIMINARY DATA 

## 23-STAGE COUNTER

## LOW QUIESCENT POWER DISSIPATION

- WIDE SUPPLY VOLTAGE RANGE: 3 to 17V
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
- ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
- TEST OUTPUT AVAILABLE
- motor drive stage output

The M730 (standard temperature range) is a 23 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to get the correct output frequency. For this purpose, seven adjustment terminals are provided on the M730: they are used to set the divider ratio to the required value with an accuracy of $10^{-6}$. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all edjustment terminals are either open-circuit or connected to pin 14 . If one or more adjustment terminals are grounded (taken to pin 13), the output frequency decreases. The by-four-divided oscillator frequency may be checked at a separate test output (pin 8) non-reactive with respect to the oscillator. Based on this check the output frequency and consequently the accuracy of the clock may be adjusted at the terminal 1 to 7 by means of the variable frequency divider. With an oscillator frequency of 4.194812 MHz , the series-connected push-pull output stage supplies a symmetrical square wave signal with a pulse duty factor of 0.5 and a repetition frequency of 0.5 Hz if the variable frequency divider is set to its medium value. The device is available in 14 lead dual in-line plastic or ceramic package.

## ABSOLUTE MAXIMUM RATINGS*

| $\mathbf{V}_{\text {DD }}{ }^{* *}$ | Supply voltage | -0.3 to | +17 |
| :--- | :--- | ---: | ---: |
| $\boldsymbol{T}_{11}$ | Output current | 60 | mA |
| $\mathbf{P}_{\text {tot }}$ | Power dissipation at $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | 200 | mW |
| $\mathbf{T}_{\text {op }}$ | Operating temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

[^23]DRDERING NUMBERS: M730 B1 for dual in-line plastic package
M730 D1 for dual in-line ceramic package frit seal

MECHANICAL DATA (dimensions in mm)

Dual in-line ceramic package frit seal


Dual in-line plastic package


PIN CONNECTIONS


## BLOCK DIAGRAM and OUTPUT WAVEFORM



## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage: for general applications |  |  |
| :--- | :--- | ---: | ---: |
|  | for oscillator starting | 3 to 16.5 | V |
| $V_{i}$ | Input voltage | 6 to 16.5 | V |
| $\mathrm{I}_{11}$ | Output current | $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$ | V |
| $T_{\text {op }}$ | Operating temperature | 40 | mA |

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

|  | Parameter | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & v_{O} \\ & (\mathrm{~V}) \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathbf{v}_{\mathrm{DO}} \\ & (\mathrm{~V}) \end{aligned}\right.$ | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| VOH | Output high voltage | ${ }^{1} \mathrm{OH}=0$ |  | 6 | 5.99 |  |  | 5.99 | 6 |  | 5.95 |  |  | V |
|  |  |  |  | 12 | 11.99 |  |  | 11.99 | 12 |  | 11.95 |  |  |  |
| VOL | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=0$ |  | 6 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 12 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| IDN | Output drive current N -channel |  | 2 | 6 | 21 |  |  | 20 | 25 |  | 13 |  |  | mA |
|  |  |  | 2 | 12 | 34 |  |  | 33 | 40 |  | 22 |  |  |  |
| IDP | Output drive current P -channel |  | 4 | 6 | 21 |  |  | 20 | 25 |  | 13 |  |  | mA |
|  |  |  | 10 | 12 | 34 |  |  | 33 | 40 |  | 22 |  |  |  |
| ION | Current consump. | $10=0 *$ |  | 12 |  |  |  |  | 3 |  |  |  |  | mA |

- At quartz frequency of 4.194 .812 Hz .

DYNAMIC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, quartz frequency 4.194 .812 Hz )

|  | Parameter | Test conditions |  | Values |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $v_{\text {DD }}$ <br> (V) | M730 D1 type |  |  | M730 B1 type |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ${ }^{\text {f }}$ | Frequency test output |  | 12 | 1.048703 |  |  | 1.048703 |  |  | Hz |
| $\mathrm{f}_{0}$ ** | Output frequency |  | 12 |  | 0.5 |  |  | 0.5 |  | Hz |
| $\begin{array}{\|l} \hline \Delta f_{0} \\ \hline f_{0} \\ \hline \end{array}$ | Range output frequency adjustment |  | 12 |  | $\pm 121$ |  |  | $\pm 121$ |  | ppm |
| $R_{0}$ | Output resistance | $R_{L}=300 \Omega$ | 12 |  |  | 100 |  |  | 100 | $\Omega$ |

** At the centre position of the variable divider.

## APPLICATION CIRCUIT



# PRELIMINARY DATA 

## 96-STAGE COUNTER

## - LOW QUIESCENT POWER DISSIPATION

- WIDE SUPPLY VOLTAGE RANGE: 3 to 17V
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
- ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
- test output available
- motor drive stage output


#### Abstract

The M731 (standard temperature range) is a 16 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to set the correct output frequency. For this purpose seven adjustment terminals are provided on the M731: they are used to set the divider ratio to the required value with an accuracy of $10^{-6}$. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all adjustment terminals are either open-circuit or connected to pin 14 . If one or more adjustment terminals are grounded (taken to pin 13), the output frequency decreases. The by-four-divided oscillator frequency may be checked at a separate test output (pin 8) non-reactive with respect to the oscillator. With an oscillator frequency of 4.194812 MHz , the series-connected push-pull output stage supplies a symmetrical square wave signal with a pulse duty factor of 0.5 and a repetition frequency of 64 Hz if the variable frequency divider is set to its medium value. The device is available in 14 lead dual in-line plastic or ceramic package.


## ABSOLUTE MAXIMUM RATINGS*

| $V_{\text {DD }}{ }^{* *}$ | Supply voltage | -0.3 to |  | V |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{11}$ | Output current |  | 60 | mA |
| $\mathrm{P}_{\text {tot }}$ | Power dissipation at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ |  | 200 | mW |
| $\mathrm{T}_{\text {op }}$ | Operating temperature range | -40 to |  | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ | Storage temperature range | -55 to $+125 \quad{ }^{\circ} \mathrm{C}$ |  |  |

[^24]
## MECHANICAL DATA（dimensions in mm）

for dual in－line ceramic package，frit seal


かが 6

PIN CONNECTIONS

for dual in－line plastic package



## BLOCK DIAGRAM and OUTPUT WAVEFORM



## RECOMMENDED OPERATING CONDITIONS

| $V_{D D}$ | Supply voltage：for general applications |  |  |
| :--- | :--- | ---: | ---: |
|  | for oscillator starting | 3 to 16.5 | V |
| $V_{i}$ | Input voltage | 6 to 16.5 | V |
| $\mathrm{I}_{11}$ | Output current | $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ | V |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | 40 | mA |

## STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

|  | Parameter | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $v_{0}$ | $\left\lvert\, \begin{aligned} & \mathbf{v}_{\mathrm{DO}} \\ & \mathbf{( \mathbf { V } )} \end{aligned}\right.$ | -40 ${ }^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| VOH | Output high voltage | ${ }^{\mathrm{OH}}{ }^{\prime}=0$ |  | 6 | 5.99 |  |  | 5.99 | 6 |  | 5.95 |  |  | V |
|  |  |  |  | 12 | 11.99 |  |  | 11.99 | 12 |  | 11.95 |  |  |  |
| VOL | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=0$ |  | 6 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 12 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| IDN | Output drive current N -channel |  | 2 | 6 | 21 |  |  | 20 | 25 |  | 13 |  |  | mA |
|  |  |  | 2 | 12 | 34 |  |  | 33 | 40 |  | 22 |  |  |  |
| IDP | Output drive current P -channel |  | 4 | 6 | -21 |  |  | -20 | -25 |  | -13 |  |  | mA |
|  |  |  | 10 | 12 | -34 |  |  | -33 | -40 |  | -22 |  |  |  |
| ION | Current consump. | ${ }^{1} \mathrm{O}=0^{*}$ |  | 12 |  |  |  |  | 3 |  |  |  |  | mA |

* At quartz frequency of 4.194 .812 Hz .

OYNAMIC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, quartz frequency 4.194 .812 Hz )

| \% | Parameter | Test conditions |  | Values |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \% |  |  | $\mathbf{v}_{\mathrm{DD}}$(V) | M731 1 |  |  | M731 $\mathbf{B 1}$ |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ${ }_{T}$ | Frequency test output |  | 12 | 1.048703 |  |  | 1.048703 |  |  | Hz |
| 6** | Output frequency |  | 12 |  | 64 |  |  | 64 |  | Hz |
| $\frac{\Delta f_{0}}{f_{0}}$ | Range output frequency adjustment |  | 12 |  | $\pm 121$ |  |  | + 121 |  | ppm |
| $R_{0}$ | Output resistance | $\mathrm{R}_{\mathrm{L}}=300 \Omega$ | 12 |  |  | 100 |  |  | 100 | $\Omega$ |

## APPLICATION CIRCUIT



## 7-STAGE DIVIDER

- LOW POWER DISSIPATION
- LOW OUTPUT IMPEDANCE ON BOTH HIGH AND LOW STATE
- WIDE SUPPLY VOLTAGE RANGE: 5 to 15V
- HIGH NOISE IMMUNITY
- INPUTS FULLY PROTECTED

The M738/M740/M741/M747 are integrated circuits constructed in COS/MOS technology for use as frequency dividers in electronic organs. All the devices consist of 7 stages of binary division connected to give five divider blocks for the M741/M747 and four divider blocks for the M738/M740. The information transfer occurs on the positive going edge of the clock, for M740 and M747, and the negative going edge of the clock for M738/M741, and each output features a symmetrical impedance buffer ( $300 \Omega$ typ. at $V_{D D}=10 \mathrm{~V}$. They are available in 14 lead dual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $\mathbf{V}_{\text {DO }}{ }^{* *}$ | Supply voltage | -0.5 to | 15 | V |
| :--- | :--- | :--- | ---: | ---: |
| $V_{1}$ | Input voltage (at any pin) | -0.5 to $\mathrm{V}_{\text {DD }}+0.5$ | V |  |
| $\mathbf{P}_{\text {tot }}$ | Total power dissipation (per package) |  | 200 | mW |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature | -65 to | 150 | ${ }^{\circ} \mathrm{C}$ |
| Top $_{\text {O }}$ | Operating temperature | -40 to | 85 | ${ }^{\circ} \mathrm{C}$ |

[^25]
## CONNECTION DIAGRAMS

For M741/M747
INSS

## FUNCTIONAL DIAGRAMS

For M741/M747


For M738/M740


For M738/M740


RECOMMENDED OPERATING CONDITIONS

| Parameter |  | $V_{\text {DO }}(\mathrm{V})$ | Min. | Typ. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage |  | 5 | 15 | V |
| $V_{1}$ | Input voltage |  | -0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Top | Operating temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

ITATIC ELECTRICAL CHARACTERISTICS (over recomended operating conditions)
fypical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$

| Parameter |  | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & v_{\mathrm{O}} \\ & (\mathrm{~V}) \end{aligned}$ | $\begin{aligned} & \mathbf{v D O}_{\mathrm{D}} \\ & \text { (V) } \end{aligned}$ | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ${ }^{2} \mathrm{CCL}$ Quiescent supply current |  | $V_{i}=V_{D D}$ |  | 5 |  |  | 5 |  |  | 5 |  |  | 300 | $\mu \mathrm{A}$ |
|  |  |  | 10 |  |  | 10 |  |  | 10 |  |  | 600 |  |
|  |  |  | 15 |  |  | 50 |  |  | 50 |  |  | 2000 |  |
| VOH High level output voltage |  |  | $10=0$ |  | 5 | 4.99 |  |  | 4.99 |  |  | 4.95 |  |  | V |
|  |  |  |  | 10 | 9.99 |  |  | 9.99 |  |  | 9.95 |  |  |  |  |
|  |  |  |  | 15 | 14.99 |  |  | 14.99 |  |  | 14.95 |  |  |  |  |
| $\text { VOL } \begin{gathered} \text { Low level output } \\ \text { voltage } \end{gathered}$ |  |  | $1_{0}=0$ |  | 5 |  |  | 0.01 |  |  | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 10 |  |  | 0.01 |  |  | 0.01 |  |  | 0.05 |  |  |
|  |  |  |  | 15 |  |  | 0.01 |  |  | 0.01 |  |  | 0.05 |  |  |
| $\text { HOL } \begin{aligned} & \text { Output drive } \\ & \text { current } \mathrm{N} \text {-channel } \end{aligned}$ |  |  | 0.5 | 5 | 0.5 |  |  | 0.5 | 0.8 |  | 0.45 |  |  | mA |  |
|  |  |  | 0.5 | 10 | 1 |  |  | 1 | 1.6 |  | 0.95 |  |  |  |  |
|  |  |  | 0.5 | 15 | 1.6 |  |  | 1.6 | 2.5 |  | 1.55 |  |  |  |  |
| TOH | Output drive current P-channel |  | 4.5 | 5 | -0.5 |  |  | -0.5 | -0.8 |  | -0.45 |  |  | mA |  |
|  |  |  | 9.5 | 10 | -1 |  |  | -1 | -1.6 |  | -0.95 |  |  |  |  |
|  |  |  | 14.5 | 15 | -1.6 |  |  | -1.6 | -2.5 |  | -1.55 |  |  |  |  |
| ILL | Input current | $\mathrm{V}_{\mathrm{i}}=0$ |  | 15 |  |  |  | 3 | 30 | 100 |  |  |  | $\mu \mathrm{A}$ |  |
| $\mathrm{ILH}^{\text {I }}$ | Input current | $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\text {DD }}$ |  | 15 |  |  | 1 |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |  |

DYNAMIC ELECTRICAL CHARACTERISTICS ( $T_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

| Parameter |  |  | Test conditions |  | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $V_{D O}(\mathrm{~V})$ | Min. | Typ. | Max. |  |
| $\begin{aligned} & \mathbf{t P L H}_{\prime}^{\prime} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay time from inputs to: | 1 division stage outputs | $C_{L}=15 \mathrm{pF}$ <br> on all outputs see timing diagram | 5 |  |  | 500 | ns |
|  |  |  |  | 10 |  |  | 250 |  |
|  |  | 2 division stage outputs |  | 5 |  |  | 1000 | ns |
|  |  |  |  | 10 |  |  | 500 |  |
|  |  | 3 division stage outputs |  | 5 |  |  | 1500 | ns |
|  |  |  |  | 10 |  |  | 750 |  |
| tTLH, \%THL | Output transition time |  |  | 5 |  |  | 500 | ns |
|  |  |  |  | 10 |  |  | 250 |  |
| ${ }^{4}$ max | Maximum toggle frequency |  | $C_{L}=15 \mathrm{pF}$ <br> on all outputs | 5 | 0.6 | 2.5 |  | MHz |
|  |  |  | 10 | 2 | 5 |  |  |
|  | Cross talk immunity level |  |  |  |  |  | 70 |  | dB |
| $C_{1}$ | Input capacitance |  |  |  |  | 5 |  | pF |

- Send a frequency of 20 kHz to input $V_{11}$ charge output $V_{O 1}$ with $5 \mathrm{k} \Omega$ and 15 pF , measure the level of the 10 kHz frequency present at all outputs.
Cross talk level $=20 \log \frac{V_{\mathrm{O} 1}(10 \mathrm{kHz})}{\mathrm{V}_{\mathrm{OX}}(10 \mathrm{kHz})}$.
With the exception of $\mathrm{V}_{\mathrm{O} 1}$, the output where the 10 kHz signal is greatest is $\mathrm{V}_{\mathrm{OX}}$. This operation is repeated for all the inputs.


## TIMING DIAGRAM

For M740/M747


For M738/M741


# 3 STAGE COUNTER WITH INTERMEDIATE OUTPUT AT THE 16th STAGE 

LOW QUIESCENT POWER DISSIPATION
WIDE SUPPLY VOLTAGE RANGE: 3 to 17 V
FULLY PROTECTED INPUTS
INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
TEST OUTPUT AVAILABLE
MOTOR DRIVE BRIDGE CONFIGURATION OUTPUT

The M750 is a 23 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter available for crystal oscillator application in which the function of the trimmer capacitor has been aken over by the variable frequency divider comprised in the IC and used to set the correct output Fequency. For this purpose seven adjustment terminals are provided on the M750: they are used to set he divider ratio to the required value with an accuracy of $10^{-6}$. The adjustable frequency divider has meen designed in such a way that the maximum output frequency is set when all adjustment terminals ze either open-circuit or connected to pin 16. If one or more adjustment terminals are grounded (taken pin 14), the output frequency decreases. With an oscillator frequency of 4.194812 MHz the bridge onfiguration outputs supply two symmetrical square wave signals whose frequency is 0.5 Hz ; the pulse ity factor is 0.5 and their relative delay is of half period. The intermediate output provides a 64 Hz ignal with pulse duty cycle of $50 \%$. The by-four-divided oscillator frequency may be checked at a ?parate test output ( $\operatorname{pin} 9$ ) non-reactive with respect to the oscillator. The device is available in 16 lead ual in-line plastic or ceramic package.

## IBSOLUTE MAXIMUM RATINGS*



## MECHANICAL DATA (dimension in mm)

For dual in-line ceramic package, frit seal


PIN CONNECTIONS


BLOCK DIAGRAM and OUTPUT WAVEFORM



## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage: for general applications for oscillator starting | $\begin{aligned} & 3 \text { to } 16.5 \\ & 6 \text { to } 16.5 \end{aligned}$ | V |
| :---: | :---: | :---: | :---: |
| $V_{i}$ | Input voltage | $V_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$ | V |
| $\mathrm{R}_{\mathrm{L}}$ | Output load resistance between pin 12 and 13 | 300 | $\Omega$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

TATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

|  | Parameter | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $v_{0}$(V) | $V_{D D}$ <br> (V) | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
| \% |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
|  | Output high voltage | $\mathrm{IOH}=0$ |  | 6 | 5.99 |  |  | 5.99 | 6 |  | 5.95 |  |  | V |
|  |  |  |  | 12 | 11.99 |  |  | 11.99 | 12 |  | 11.95 |  |  |  |
| $1 \mathrm{OL}$ | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=0$ |  | 6 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 12 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| DN Output drive current N-chan. | Output drive current N -chan. | $\begin{gathered} \text { pin } \\ 12-13 \end{gathered}$ | 2 | 6 | 10.5 |  |  | 10 | 12.5 |  | 6.5 |  |  | mA |
|  |  |  | 2 | 12 | 17 |  |  | 16.5 | 20 |  | 6.5 |  |  |  |
| $\begin{array}{ll} \text { DP } & \text { Output drive } \\ \text { current } \mathrm{P} \text {-chan. } \end{array}$ | Output drive current P -chan. | $\begin{gathered} \text { pin } \\ 12-13 \end{gathered}$ | 4 | 6 | -10.5 |  |  | -10 | -12.5 |  | -6.5 |  |  | mA |
|  |  |  | 10 | 12 | -17 |  |  | -16.5 | -20 |  | -6.5 |  |  |  |
| $\mathrm{ON}$ | Current consumption | $\mathrm{I}^{\prime}=0$ * |  | 12 |  |  |  |  | 3 |  |  |  |  | mA |

At quartz frequency of 4.194 .812 Hz .

BYNAMIC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, quartz frequency 4.194 .812 Hz )

|  | Parameter | Test conditions |  | Values |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \% |  |  | $V_{D D}$ <br> (V) | M750 D1 |  |  | M750 B1 |  |  |  |
| : |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| T | Frequency test output |  | 12 | 1.048703 |  |  | 1.048703 |  |  | Hz |
| H0* | Output frequency |  | 12 |  | 0.5 |  |  | 0.5 |  | Hz |
| $\frac{\Delta f_{0}}{f_{0}}$ | Range output frequency adjustment |  | 12 |  | $\pm 121$ |  |  | $\pm 121$ |  | ppm |
| $\mathbf{R}_{\mathbf{0}}$ | Total bridge output resistance | $R_{L}=300 \Omega$ | 6 |  |  | 300 |  |  | 300 | $\Omega$ |

** At the centre position of the variable divider.

## APPLICATION CIRCUIT



## PRELIMINARY DATA

## TOUCH TONE GENERATOR

\author{

- 2.5 to 5V SUPPLY <br> - INTERNAL PULL-UP WITH DIODE PROTECTION ON ALL INPUTS <br> - ON CHIP CRYSTAL CONTROLLED OSCILLATOR: 4.433619 MHz <br> - INTERNAL CAPACITORS FOR THE CRYSTAL OSCILLATOR <br> - LOW HARMONIC DISTORTION <br> - HIGH BAND TONES PRE-EMPHASIS
}


#### Abstract

The M751 can provide all tone frequency pairs required for the Touch Tone Dialling System. The output frequencies are obtained from an internal crystal controlled oscillator whose frequency is reduced in two independent programmable counters. The dividing ratio is controlled by the selected key. The circuit is to be used with $4 \times 4$ matrix keyboard which generates 4 rows and 4 columns input signals in a 2 by 8 contacts closed to ground format. If two or more keys are activated simultaneously no-illegal tones are sent on the line; if only one contact per each key is grounded, the selected column or row tone is generated. An internal buffer is provided to achieve a 2 pole low-pass active filter requiring only 4 external passive components. The filtered output tone must be adequately interfaced to the telephone line. The device can be supplied in plastic or ceramic 16 pin dual in-line package.


## ABSOLUTE MAXIMUM RATINGS*

| $\mathbf{V}_{\mathrm{DD}}{ }^{* *}$ | Supply voltage | -0.5 to $\mathrm{V}_{\mathrm{DD}}$ | +5.5 | V |
| :--- | :--- | :--- | ---: | ---: |
| $\mathbf{V}_{\mathbf{1}}$ | Input voltage | -0.3 to $\mathrm{V}_{\mathrm{DD}}$ | +5.5 | V |
| $\boldsymbol{T}_{\text {op }}$ | Operating temperature range | -25 to | +50 | ${ }^{\circ} \mathrm{C}$ |
| $\mathbf{T}_{\text {stg }}$ | Storage temperature range | -55 to | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathbf{P}_{\text {tot }}$ | Power dissipation |  | 400 | mW |

[^26]
## ORDERING NUMBERS: M751 B1 for dual in-line plastic package

M751 D1 for dual in-line ceramic package

MECHANICAL DATA (dimensions in mm)


## PIN CONNECTIONS



## BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS (All parameters are $100 \%$ tested at $25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

| Parameter | Test conditions | Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unit |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |

## DC CHARACTERISTICS

|  | VDD | Voltage supply range |  | 2.5 | 3 | 5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{\text {DO }}$ | Operating supply range | $V_{\text {DD }}=3 \mathrm{~V}$ |  | 2.5 | 3.5 | mA |
| $\begin{aligned} & \text { n } \\ & \underline{0} \end{aligned}$ | IINH | Input high current | $\begin{aligned} & V_{D D}=3 V \\ & V_{1 H}=3 V \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  | IINL | Input low current | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \\ & V_{1 L}=0 \mathrm{~V} \end{aligned}$ | -1 |  | -25 | $\mu \mathrm{A}$ |
| 㤎 | IOL | Output sink current at digital frequency output | $\begin{aligned} & V_{D D}=3 V \quad \text { See note } 1 \\ & V_{O L}=1 \mathrm{~V} \end{aligned}$ | 200 |  |  | $\mu \mathrm{A}$ |

## AC CHARACTERISTICS

| $\Delta f / f$ | Maximum output tones frequency tolerance | At crystal frequency $\mathrm{f}_{\mathrm{O}}=4.433619 \mathrm{MHz}$ |  | 0.4 | 1.2 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {LF }}$ | Nominal output amplitude lower tones at filter tone output; pin 14 | $\begin{aligned} & V_{D D}=3 V \\ & \text { See note } 2 \end{aligned}$ | 150 | 175 | 200 | mVpp |
| $\mathrm{V}_{\mathrm{HF}}$ | Nominal output amplitude high tones at filter tone output; pin 14 | $\begin{aligned} & V_{D D}=3 V \\ & \text { See note } 2 \end{aligned}$ | 195 | 220 | 245 | mVpp |
|  | Preeamphasis |  | 1 | 2 | 3 | dB |
| $V_{\text {DC }}$ | Continuous output at filter tone output; two tones activated | $\begin{aligned} & V_{D D}=3 V \\ & \text { See note } 3 \end{aligned}$ |  | 1.1 |  | $\checkmark$ |
|  | Unwanted frequency components | $\mathrm{f}=3.4 \mathrm{KHz}$ |  |  | -33 | dB m |
|  |  | $\mathrm{f}=50 \mathrm{KHz}$ |  |  | -80 | dB m |
|  | Total harmonic distortion for single frequency |  |  |  | 2 | \% |
| $\mathrm{t}_{\mathrm{s}}$ | Start-up time | $\begin{aligned} & V_{D D}=3 V \\ & \text { See fig. } 2 \end{aligned}$ |  | 3 | 5 | ms |
| $\mathrm{t}_{\mathrm{r}}$ | Maximum voltage supply rise time | $\begin{aligned} & V_{D D}=3 V \\ & \text { See fig. } 2 \end{aligned}$ |  |  | 0.5 | ms |

Note 1: Digital frequency output is open drain.
2 : The value of the alternative output component (VLF, VHF) at two different conditions of supply voltages can be related as follows:

$$
V_{L F^{\prime}(H F)}\left(m V_{p p}\right)=V_{L F}(H F)\left(m V_{p p}\right) \frac{V_{D D^{\prime}}}{V_{D D}}
$$

3 : The value of the continuous output component ( $\mathrm{V}_{\mathrm{DC}}$ ) at two different conditions of supply voltages can be related as follows:

$$
V_{D C},(V)=V_{D C}(V) \frac{V_{D D}}{V_{D D}}
$$

## TEST CIRCUIT AND START UP TIME DEFINITION



## APPLICATION CIRCUIT



## PRELIMINARY DATA

## 16 STAGE COUNTER

## LOW QUIESCENT POWER DISSIPATION <br> - WIDE SUPPLY VOLTAGE RANGE: 3 to 17V <br> FULLY PROTECTED INPUTS <br> - INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION <br> - ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS <br> - TEST OUTPUT AVAILABEL <br> MOTOR DRIVE BRIDGE CONFIGURATION OUTPUT

The M752 (standard temperature range) is a 16 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to set the correct output frequency. For this purpose seven adjustment terminals are provided on the M752: they are used to set the divider ratio to the required value with an accuracy of $10^{-6}$. With an oscillator frequency of 4.194812 MHz the bridge configuration outputs supply two symmetrical square wave signals whose frequency is 64 Hz ; duty cycle is $50 \%$ and their relative delay is of half period. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all adjustment terminals are either open-circuit or connected to pin 16. If one or more adjustment terminals are grounded (taken to pin 14), the output frequency decreases. If all adjustment terminals are grounded, the output frequency is reduced by 242 ppm . The by-four-divided oscillator frequency may be checked at a separate test output ( $\operatorname{pin} 9$ ) non-reactive with respect to the oscillator. Based on this check the output frequency and consequently the accuracy of the clock may be adjustable at the terminals $2 \ldots 8$ by means of the variable frequency divider. The device is available in 16 lead dual in-line plastic or ceramic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{D D}{ }^{* *}$ | Supply voltage | -0.3 to | +17 |
| :--- | :--- | ---: | ---: |
| $\mathbf{I}_{12}, I_{13}$ | Output current | 30 | mA |
| $\mathbf{P}_{\text {tot }}$ | Power dissipation at $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | 200 | mW |
| $\mathbf{T}_{\text {op }}$ | Operating temperature range | -40 to | +85 |
| $\mathbf{T}_{\text {stg }}{ }^{\circ} \mathrm{C}$ |  |  |  |

[^27]ORDERING NUMBERS: M752 B1 for dual in-line plastic package
M752 D1 for dual in-line ceramic package, frit seal

MECHANICAL DATA (dimension in mm)
For dual in-line ceramic package, frit seal


For dual in-line plastic package

$20^{\max }$


BLOCK DIAGRAM and OUTPUT WAVEFORM

## PIN CONNECTIONS



## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DO }}$ | Supply voltage: for general applications | 3 to 16.5 | V |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | for oscillator starting | 6 to 16.5 | V |
| $V_{i}$ | Input voltage | $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {SS }}$ | V |
| $\mathrm{R}_{\mathrm{L}}$ | Output load resistance between pins 12 and 13 | 1 | $K \Omega$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

|  | Parameter | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $v_{0}$ <br> (V) | $V_{D D}$ <br> (V) | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| VOH | Output high voltage | $\mathrm{IOH}^{\prime}=0$ |  | 6 | 5.99 |  |  | 5.99 | 6 |  | 5.95 |  |  | V |
|  |  |  |  | 12 | 11.99 |  |  | 11.99 | 12 |  | 11.95 |  |  |  |
| VOL | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=0$ |  | 6 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 12 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| IDN | Output drive current N -channel | $\begin{gathered} \text { pin } \\ 12-13 \end{gathered}$ | 2 | 6 | 10.5 |  |  | 10 | 12.5 |  | 6.5 |  |  | mA |
|  |  |  | 2 | 12 | 17 |  |  | 16.5 | 20 |  | 6.5 |  |  |  |
| IDP | Output drive current P-channel | $\begin{gathered} \text { pin } \\ 12-13 \end{gathered}$ | 4 | 6 | -10.5 |  |  | -10 | -12.5 |  | -6.5 |  |  | mA |
|  |  |  | 10 | 12 | -17 |  |  | -16.5 | -20 |  | -6.5 |  |  |  |
| ION | Current consumption | ${ }^{\prime} O^{\prime}=0^{*}$ |  | 12 |  |  |  |  | 3 |  |  |  |  | mA |

* At quartz frequency of 4.194 .812 Hz .

DYNAMIC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, quartz frequency 4.194 .812 Hz )

| F | Parameter | Test conditions |  | Values |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $V_{\text {DD }}$ (V) | M752 D1 |  |  | M752 B1 |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ${ }_{\mathbf{T}}$ | Frequency test output |  | 12 | 1.048703 |  |  | 1.048703 |  |  | Hz |
| $f_{0}{ }^{* *}$ | Output frequency |  | 12 |  | 64 |  |  | 64 |  | Hz |
| $\frac{\Delta f_{0}}{f_{0}}$ | Range output frequency adjustment |  | 12 |  | $\pm 121$ |  |  | $\pm 121$ |  | ppm |
| $\mathrm{R}_{0}$ | Total bridge output resistance | $R_{L}=300 \Omega$ | 6 |  |  | 300 |  |  | 300 | $\Omega$ |

** At the centre position of the variable divider.

APPLICATION CIRCUIT


## 23 STAGE COUNTER WITH INTERMEDIATE OUTPUT AT THE 16th STAGE

- LOW QUIESCENT POWER DISSIPATION
- 25\% OUTPUT PULSE DUTY CYCLE
- WIDE SUPPLY VOLTAGE RANGE: 3 to 17V
- FULLY PROTECTED INPUTS
- INVERTER AVAILABILITY FOR CRYSTAL OSCILLATOR TIMING APPLICATION
- ADJUSTABLE FREQUENCY DIVIDER IN 127 STEPS
- test output available
- MOTOR DRIVER BRIDGE CONFIGURATION OUTPUT

The M754 (standard temperature range) is a 23 stage binary counter in COS/MOS technology in a single monolithic chip. An inverter is available for crystal oscillator application in which the function of the trimmer capacitor has been taken over by the variable frequency divider comprised in the IC and used to set the correct output frequency. For this purpose seven adjustment terminals are provided on the M754; they are used to set the divider ratio to the required value with an accuracy of $10^{-6}$. The adjustable frequency divider has been designed in such a way that the maximum output frequency is set when all adjustment terminals are either open-circuit or connected to pin 16 . If one or more adjustment terminals are groundied (taken to pin 14), the output frequency decreases. With an oscillator frequency of 4.194812 MHz the bridge configuration outputs supply two square wave signals whose frequency is 0.5 Hz ; the pulse duty factor is 0.25 and their relative delay is of half period. The intermediate output provides a 64 Hz signal with pulse duty cycle of $50 \%$. The by-four-divider oscillator frequency may be checked at a separate test output ( pin 9 ) non-reactive with respect to the oscillator. The device is available in 16 lead dual in-line plastic or ceramic package.

## ABSOLUTE MAXIMUM RATINGS*

| $\mathrm{V}_{\mathrm{DD}}{ }^{* *}$ | Supply voltage | -0.3 to | +17 |
| :--- | :--- | ---: | ---: |
| $\mathrm{I}_{12}, \mathrm{I}_{13}$ | Output current | V |  |
| $\mathrm{P}_{\text {tot }}$ | Power dissipation at $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ | 30 | mA |
| $\mathrm{~T}_{\text {op }}$ | Operating temperature range | 200 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -40 to | +85 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

[^28]\[

$$
\begin{aligned}
\text { ORDERING NUMBERS: } & \text { M754 B1 for dual in-line plastic package } \\
& \text { M754 D1 for dual in-line ceramic package frit seal }
\end{aligned}
$$
\]

MECHANICAL DATA (dimension in mm)

For dual in-line ceramic package, frit seal


For dual in--line plastic package


PIN CONNECTIONS BLOCK DIAGRAM and OUTPUT WAVEFORM


## RECOMMENDED OPERATING CONDITIONS

| $V_{D D}$ | Supply voltage: for general applications for oscillator starting | 3 to 16.5 6 to 16.5 | V V |
| :---: | :---: | :---: | :---: |
| $V_{i}$ | Input voltage | $V_{D D}$ to $V_{S S}$ | V |
| $\mathrm{R}_{\mathrm{L}}$ | Output load resistance between pins 12 and 13 | 300 | $\Omega$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

## STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

| Parameter |  | Test conditions |  |  | Values |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & v_{O} \\ & \text { (V) } \end{aligned}$ | $V_{D D}$ <br> (V) | -40 ${ }^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{IOH}=0$ |  | 6 | 5.99 |  |  | 5.99 | 6 |  | 5.95 |  |  |  |
|  |  |  |  | 12 | 11.99 |  |  | 11.99 | 12 |  | 11.95 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=0$ |  | 6 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 | V |
|  |  |  |  | 12 |  |  | 0.01 |  | 0 | 0.01 |  |  | 0.05 |  |
| IDN | Output drive current P-channel | $\begin{gathered} \text { pin } \\ 12-13 \end{gathered}$ | 2 | 6 | 10.5 |  |  | 10 | 12.5 |  | 6.5 |  |  | A |
|  |  |  | 2 | 12 | 17 |  |  | 16.5 | 20 |  | 6.5 |  |  | A |
| IDP | Output drive current N -channel | $\begin{gathered} \text { pin } \\ 12-13 \end{gathered}$ | 4 | 6 | -10.5 |  |  | -10 | -12.5 |  | -6.5 |  |  | A |
|  |  |  | 10 | 12 | -17 |  |  | -16.5 | -20 |  | -6.5 |  |  |  |
| ION | Current consumption | ${ }^{1} \mathrm{O}=0^{*}$ |  | 12 |  |  |  |  | 3 |  |  |  |  | mA |

* At quartz frequency of 4.194 .812 Hz .

DYNAMIC ELECTRICAL CHARACTERISTICS ( $T_{\text {amb }}=25^{\circ} \mathrm{C}$, quartz frequency 4.194 .812 Hz )

| Parameter |  | Test conditions |  | Values |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathbf{V O D}_{\text {DD }} \\ & \text { (V) } \end{aligned}$ | M754 D1 |  |  | M754 B1 |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{f}_{\mathbf{T}}$ | Frequency test output |  | 12 | 1.048703 |  |  | 1.048703 |  |  | Hz |
| $\mathrm{f}_{0}{ }^{* *}$ | Output frequency |  | 12 |  | 0.5 |  |  | 0.5 |  | Hz |
| $\frac{\Delta f_{0}}{f_{0}}$ | Range output frequency adjustment |  | 12 |  | $\pm 121$ |  |  | $\pm 121$ |  | ppm |
| $\mathrm{R}_{0}$ | Total bridge output resistance | $\mathrm{R}_{\mathrm{L}}=300 \Omega$ | 6 |  |  | 300 |  |  | 300 | $\Omega$ |

** At the centre position of the variable divider.

## APPLICATION CIRCUIT




## 30-CHANNEL REMOTE CONTROL TRANSMITTER

LOW POWER DISSIPATION IN TRANSMISSION

- QUASI-ZERO STAND-BY CURRENT
- WIDE SUPPLY VOLTAGE RANGE
- INPUTS FULLY PROTECTED
- HIGH NOISE IMMUNITY
- INTERLOCK PREVENTS INCORRECT SELECTION

The M 1024 is a monolithic integrated circuit intended for remote controlled systems in which 30 different ultrasonic frequencies are used to transmit 30 commands.
The M 1024 comprises an oscillator circuit, a variable and a fixed frequency divider, a decoder and a command error protection. The circuit is produced in COS/MOS technology. In conjunction with the ultrasonic Receiver M 1025 a complete remote control system can be realized. The device is available in a 16-lead dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

| $\mathbf{V}_{\text {DD }}{ }^{* *}$ | Supply voltage | -0.5 to | 12 |
| :--- | :--- | ---: | ---: |
| $V_{1}$ | Input voltage | V |  |
| $\mu_{\mathrm{O}}$ | Output current | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\boldsymbol{P}_{\text {tot }}$ | Total power dissipation | 10 | mA |
| $T_{\text {stg }}$ | Storage temperature | 200 | mW |
| $\mathbf{T}_{\text {op }}$ | Operating temperature | -65 to | 150 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
** All voltages value are referred to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

## ORDERING NUMBER: M 1024 B5



## PIN CONNECTIONS



BLOCK DIAGRAM


TRUTH TABLE ( $\mathrm{f}_{\mathrm{i}}=4.4336 \mathrm{MHz}$ )

| Channel Number | a | b | c | d | Inputs |  |  | h | i | k | I | Output Frequency |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | e | $f$ | $g$ |  |  |  |  |  |
| 1 | H | H | H | H | L | H | H | L | H | H | H | 33945 Hz |
| 2 | H | H | H | H | $L$ | H | H | H | H | H | L | 34291 Hz |
| 3 | H | H | H | H | $L$ | H | L | H | H | H | H | 34638 Hz |
| 4 | H | H | H | H | L | H | H | H | H | L | H | 34984 Hz |
| 5 | H | H | H | H | L | L | H | H | H | H | H | 35330 Hz |
| 6 | H | H | H | H | L | H | H | H | L | H | H | 35677 Hz |
| 7 | L | H | H | H | H | L | H | H | H | H | H | 36023 Hz |
| 8 | L | H | H | H | H | H | H | H | L | H | H | 36370 Hz |
| 9 | H | L | H | H | H | L | H | H | H | H | H | 36716 Hz |
| 10 | H | L | H | H | H | H | H | H | L | H | H | 37062 Hz |
| 11 | H | H | L | H | H | L | H | H | H | H | H | 37409 Hz |
| 12 | H | H | L | H | H | H | H | H | L | H | H | 37755 Hz |
| 13 | H | H | H | L | H | L | H | H | H | H | H | 38101 Hz |
| 14 | H | H | H | L | H | H | H | H | L | H | H | 38448 Hz |
| 15 | L | H | H | H | H | H | L | H | H | H | H | 38794 Hz |
| 16 | L | H | H | H | H | H | H | H | H | L | H | 39141 Hz |
| 17 | H | $L$ | H | H | H | H | L | H | H | H | H | 39487 Hz |
| 18 | H | $L$ | H | H | H | H | H | H | H | $L$ | H | 39833 Hz |
| 19 | H | H | L | H | H | H | L | H | H | H | H | 40180 Hz |
| 20 | H | H | L | H | H | H | H | H | H | L | H | 40526 Hz |
| 21 | H | H | H | L | H | H | L | H | H | H | H | 40872 Hz |
| 22 | H | H | H | L | H | H | H | H | H | L | H | 41219 Hz |
| 23 | L | H | H | H | H | H | H | L | H | H | H | 41565 Hz |
| 24 | L | H | H | H | H | H | H | H | H | H | $L$ | 41912 Hz |
| 25 | H | L | H | H | H | H | H | L | H | H | H | 42258 Hz |
| 26 | H | L | H | H | H | H | H | H | H | H | L | 42604 Hz |
| 27 | H H | H | L | H H | H H | H | H | L | H | H | H | 42951 Hz |
| 28 | H | H | L | H | H | H | H | H | H | H | L | 43297 Hz |
| 29 | H | H | H | L | H | H | H | L | H | H | H | 43643 Hz |
| 30 | H | H | H | $L$ | H | H | H | H | H | H | L | 43990 Hz |

## DESCRIPTION

The truth table shows the 30 ultrasonic transmission frequencies used in :te wireless transmission of remote control commands to the receiver. These frequencies are derived fror,i the frequency of a quartz controlled oscillator with the aid of a variable frequency divider operating on the blaking principle. This is accomplished by blanking out between 1 and 30 out of every 128 pulses of the oscillator frequency ( 4.4336 MHz ). The variable divider is preceded by a flip flop which halves the quartz frequency. The variable divider is followed by a fixed divider which divides by 50 . It reduces the jitter, which is unavoidable when using the blanking principle, to negligible values. The expression for the ultrasonic output frequency is

$$
f_{o}=\frac{f_{i}(97+N)}{12800}
$$

wherein N is the channel number and $\mathrm{f}_{\mathrm{i}}=4.4336 \mathrm{MHz}$ (sub-carrier frequency). The space between two adiacent ultrasonic frequencies is 346.4 Hz .
The inputs accept a 2 of 11 code: by connecting simultaneously to $\mathrm{V}_{\mathrm{Ss}}$ one of a to $e$ and one of $f$ to 1 input, a 5 bit word is generated internally and applied to the variable divider. The relative frequency is thus available at the output.
An error protection circuit prevents incorrect operation. Under these conditions the oscillator will not start to operate, and the frequency divider is held in a defined position.
Since consumption under standby conditions is very low, the ultrasonic transmitter need never be switched off. The selected frequency appears at the output when the threshold voltage is exceeded at the two control inputs. A threshold voltage hysteresis ensures that AC voltages which may be superimposed on the input voltage cannot falsify the actuation.

## RECOMMENDED OPERATING CONDITIONS

| $V_{D D}$ | Supply voltage | 7 to | 9 |
| :--- | :--- | ---: | ---: |
| $V_{1}$ | Input voltage | V |  |
| $\mathbf{f}_{1}$ | Oscillator frequency | $0+n \mathrm{~V}_{\text {DD }}$ | V |
| $\mathbf{T}_{\text {op }}$ | Operating temperature | 4.4336 | MHz |

STATIC ELECTRICAL CHARACTERISTICS(over recommended operating conditions)

| Parameter |  | Test conditions |  | Values at $25^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| ${ }^{\text {CCLL }}$ | Quiescent supply current |  |  | $\mathrm{V}_{\text {DD }}=9 \mathrm{~V}$ all inputs at $\mathrm{V}_{\text {DD }}$ |  |  | 2 | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {cc }}$ | Supply current | $V_{D D}=9 \mathrm{~V}$ <br> - oscillator running <br> - ultrasonic freq. output open |  |  | 1.5 | 3 | mA |
| 11 | Input current | $V_{D D}=9 \mathrm{~V}$ | $V_{1}=0 \div V_{\text {DD }}$ |  | 10.01। | \|1] | $\mu \mathrm{A}$ |
| ron | High level output resistance (on state) | $V_{D D}=7 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |  | 0.5 | 1 | $k \Omega$ |
| ron | Low level output resistance (on state) | $V_{D D}=7 \mathrm{~N}$ | $\mathrm{I}_{\mathrm{OL}}=0.2 \mathrm{~mA}$ |  | 1.5 | 3 | k $\Omega$ |
| $V_{\text {TLH }}$ | Positive going threshold voltage at the inputs a to I | $V_{D D}=9 \mathrm{~V}$ |  |  | 4.5 |  | V |
| $V_{\text {THL }}$ | Negative going threshold voltage at the inputs a to 1 | $V_{D D}=9 \mathrm{~V}$ |  |  | 4.1 |  | $\checkmark$ |

## TYPICAL APPLICATION



## 30-CHANNEL REMOTE CONTROL RECEIVER

3 ANALOG OUTPUT SIGNALS
5 BINARY-CODED INPUT/OUTPUT LINES

- MAINS SWITCH OUTPUT
- MUTING FUNCTION
- nORMALIZATION OF ANALOG SIGNALS
- STORAGE AVAILABILITY OF ANALOG SIGNALS

The M 1025 is a monolithic integrated circuit intended for a remote-controlled system in which 30 differrent ultrasonic frequencies are used to transmit 30 control commands. The recommended transmitters are the M 1024 or the M 1124. The M 1025 measures the frequency of the arriving signal by counting the cycles during a fixed measuring time determined by a 4.433 MHz quartz crystal. All ultrasonic commands are converted into a coded 5-bit output signal and issued in pulsed form on 5 parallel lines. Nine of the thirty commands are memorized and used inside the M 1025 ; they can also be selected directly by a 5-bit word applied to the input/output binary lines (A to E).The further 21 commands are for free application; different TV channels are selectable if a decoder is connected to the outputs. Six of the nine memorized commands give output signals for controlling three analog values, e.g. volume, brightness and colour saturation. These signals are continuously delivered in square waveform; the duty cycle can be varied so determining the level of the analog value. Even when the mains voltage is not available, the latest analog value may be stored with a minimum of power by means of a battery or accumulator. The M 1025 is constructed in low-threshold P -channel silicon gate technology and is supplied in a 16 -lead dual in-line plastic package with copper insert. Three different types are available, CA, CB, CAZ, which differ as specified in the table below.

| Type | MAINS ON by commands (see truth table for the definition of $N$ ) |
| :--- | :--- |
| CA | $N=1$ and $N=15$ to 30 (program selection) |
| CB | $N=15$ to 30 (program selection) |
| CAZ | $N=1$ |

## ABSOLUTE MAXIMUM RATINGS*

| $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}{ }^{*}{ }^{*}$ | Supply voltages | -20 to 0.3 | V |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | -20 to 0.3 | V |
| ${ }^{1}$ | Output current (pins 2, 3, 4, 6, 7, 8, 9, 11, 12) | 151 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total package power dissipation | 1 | W |
| $T_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | -25 to 70 | ${ }^{\circ} \mathrm{C}$ |

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
** All voltages values are refered to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.


## ORDERING NUMBERS: M 1025 B5 CA

M 1025 B5 CB
M 1025 B5 CAZ

MECHANICAL DATA (dimensions in mm)


PIN CONNECTIONS

note 1 : this pin must be left open or connected TO VSS
note 2: this pin must be left open
S. 1537

## BLOCK DIAGRAM



RRUTH TABLE (Clock frequency, $f=4.4336 \mathrm{MHz}$ )

| N | Ultrasonic Frequency | Command | Code |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E | A | B | C | D |
| 1 | 33945 Hz | $\left\{\begin{array}{l} \text { CA, CAZ types: MAINS ON/OFF** } \\ \text { CB type: MAINS OFF** } \end{array}\right.$ | H | L | H | H | H |
| 2 | 34291 Hz | MUTING ON/OFF | L | L | H | H | H |
| 3 | 34638 Hz | Colour saturation (CS)+ | H | H | L | H | H |
| 4. 4 | 34984 Hz | Normalisation (*) | L | H | L | H | H |
| 5 | 35330 Hz | Colour saturation (CS) - | H | L | L | H | H |
| $\times 6$ | 35677 Hz | S1 | L | L | L | H | H |
|  | 36023 Hz | Brightness (BR)+ | H | H | H | L | H |
| -8 | 36370 Hz | S2 | L | H | H | L | H |
| 19 | 36716 Hz | Brightness (BR) - | H | L | H | L | H |
| -10 | 37062 Hz | S3 | L | L | H | L | H |
| \%11 | 37409 Hz | Volume (VL) +; MUTING OFF | H | H | L | L | H |
| 12 | 37755 Hz | S4 | L | H | L | L | H |
| . 13 | 38101 Hz | Volume (VL) - | H | L | L | L | H |
| $\because 14$ | 38448 Hz | S5 | L | L | L | L | H |
| 15 | 38794 Hz | Program 1 | H | H | H | H | L |
| + 16 | 39141 Hz | Program 2 | L | H | H | H | L |
| $\therefore 17$ | 39487 Hz | Program 3 | H | L | H | H | L |
| 18 | 39833 Hz | Program 4 | L | L | H | H | L |
| ¢ 19 | 40180 Hz | Program 5 | H | H | L | H | L |
| - 20 | 40526 Hz | Program 6 | L | H | L | H | L |
| -21 | 40872 Hz | Program $7 \quad$ CA CB types: | H | L | L | H | L |
| $\bigcirc 22$ | 41219 Hz | Program 8 CA, CB types: | L | L | L | H | L |
| - 23 | 41565 Hz | Program 9 all these | H | H | H | L | L |
| 24 $\therefore \quad 24$ | 41912 Hz | Program $10 \quad$ commands | L | H | H | L | L |
| 25 | 42258 Hz | Program $11 \quad$ act also as | H | L | H | L | L |
| 26 | 42604 Hz | Program $12 \quad$ MAINS ON** | L | L | H | L | L |
| 27 | 42951 Hz | Program 13 | H | H | L | L | L |
| 28 | 43297 Hz | Program 14 | L | H | L | L | L |
| 29 | 43643 Hz | Program 15 | H | L | L | L | L |
| +30 | 43990 Hz | Program 16 | L | L. | L | L | L |

S1 to S5 are additional commands.

* The Normalisation command sets the colour saturation to a pulse duty cycle of $16 / 31$ and the brightness to a pulse duty cycle of $18 / 31$; this command has no effect on volume, unless MUTING has been inserted: in this case the volume is restored, without changing the duty cycle.
** If MUTING has been commanded, each MAINS OFF or MAINS ON command also acts on MUTING to restore the previous volume level.


## IECOMMENDED OPERATING CONDITIONS

| $\overline{D D D}$ $1$ | Supply voltage <br> Storage supply voltage: - D/A signal storing <br> - No storing | $\begin{array}{r} -18 \pm 1 \\ -10 \text { to } V_{D D} \\ 0 \end{array}$ | V V V |
| :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | 0 to $V_{\text {Do }}$ | V |
| 1 | Input clock frequency | 4.4336 | MHz |
| $\mathrm{r}_{\mathrm{op}}$ | Operating temperature | -25 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{r}}$ | Supply voltage rise time | max 100 | ms |
| 10 | Output current (pins 2-3-4-6-7-8-9-11-12) | max \|2.5| | mA |

STATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)
(Typical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

| Parameter |  | Test conditions and notes | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| IDO | Supply current |  | $V_{\text {DD }}-19 \mathrm{~V}$ |  | 22 | 35 | mA |
| ${ }^{\text {IDDI }}$ | Storage supply current | $V_{D D 1}=-19 \mathrm{~V}$ |  | 0.2 |  | mA |
| ron | Output resistance (on state) pins 2, 3, 4, 6 | $\mathrm{V}_{\mathrm{DD}}=-18 \mathrm{~V}, \quad \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  |  | 1 | k $\Omega$ |
| ron | Output resistance (on state) pins 7, 8, 9, 11, 12 | $V_{D D}=-18 \mathrm{~V}, \quad R_{L}=3.9 \mathrm{ks} 2$ |  |  | 5 | k $\Omega$ |

DIRECT INPUTS (7, 8, 9, 11, 12, 6)

| $V_{I H}$ | High level input voltage |  | -1 |  | $V_{S S}$ | $V$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Low level input voltage |  | $V_{D D}$ |  | -4 | $V$ |

## CLOCK INPUT (pin 15)

| VIPP | Input peak to peak voltage swing <br> (sinusoidal) | Signal applied without DC <br> voltage | 4 | 8 |
| :--- | :--- | :--- | :--- | :--- |

ULTRASONIC FREQUENCY INPUT (pin 14)

| $V_{\text {IPP }}$ | Input peak to peak voltage swing | Signal applied without DC <br> voltage | 500 |  | $V_{\text {DD }}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | mV (

DYNAMIC ELECTRICAL CHARACTERISTICS (Clock frequency $f=4.4336 \mathrm{MHz}$ )

|  | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Ultrasonic input acceptance time (except MAINS and MUTING commands) |  | 115.5 |  | ms |
| $t_{2}$ | Ultrasonic input acceptance time Ifor MAINS and MUTING commands) |  | 669.8 |  | ms |
| $t_{3}$ | Direct inputs acceptance time (except MAINS and MUTING commands) |  | 69.3 |  | ms |
| $\mathrm{t}_{4}$ | Direct inputs acceptance time (for MAINS and MUTING commands) |  | 600.6 |  | ms |
| $\mathrm{t}_{5}$ | Output activation delay (including acceptance time) for all commands except MAINS and MUTING |  | 115.5 |  | ms |
| ${ }^{\text {t }} 6$ | Output activation delay (including acceptance time) for MAINS and MUTING commands |  | 669.8 |  | ms |
| ${ }^{1} 7$ | Analog-output step to step response time |  | 184.8 |  | ms |
| ${ }^{1} 8$ | MAINS OFF to ON acceptance time plus activation time from MAINS input-output | 10 |  |  | $\mu \mathrm{s}$ |
| $f$ | Analog-output frequency |  | 8.9 |  | kHz |
| D | Analog-output frequency duty-cycle | 1/31 |  | 30/31 | - |

## DESCRIPTION

The function of the M 1025 is explained by reference to the various pins as follows:
Pin 1 - $\mathrm{V}_{\mathrm{ss}}$
The substrate of the integrated circuit is connected to this pin. It is the reference point for all voltage parameters of the device, and is to be connected to the highest potential of the supply voltage.

$$
\text { Examples: } \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{DD}}=-18 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{SS}}=+18 \mathrm{~V} \quad \mathrm{~V}_{D D}=0 \mathrm{~V}
$$

Pin 5 - $\mathrm{V}_{\mathrm{DD1}}$ storage supply voltage
If the last-stored D/A information is to be preserved when the mains plug has been disconnected, -10 V lat least should be fed to pin 5 . The current consumption of the memory is typically 0.2 mA . The voltage $\mathrm{V}_{\mathrm{DD1}}$ should be applied before $\left|\mathrm{V}_{\mathrm{DD}}\right|$ falls below 16 V . If the storing function is not required, $\mathrm{V}_{\mathrm{DD1}}$ has to be connected to $\mathrm{V}_{\mathrm{SS}}$ : in this case, when $\mathrm{V}_{\mathrm{DD}}$ is applied, the analog control signals are set at the mormalized position.

## Pin 14 - Ultrasonic frequency input

The amplified ultrasonic signals of 500 mV peak to peak at minimum are applied to this pin via a capacitor to remove DC voltage. The input waveform must be present for more then 115.5 ms to allow the command to be accepted. Exceptions are the MAINS and MUTING commands which have a 669.8 ms acceptance time. Internal control logic suppresses input frequencies greater than 55.4 kHz and lower than 27.7 kHz . Due to the recognition system, the ultrasonic transmission frequency of 33.9 kHz may fluctuate by $\pm 0.51 \%$ and the frequency of 44.0 kHz by $\pm 0.39 \%$ without causing errors.

Pin 15 - Clock input
The clock input has to be connected via a capacitor to a 4.4336 MHz quartz controlled oscillator, whose output peak to peak voltage has to be comprised between 4 and 8 V .

## Pins 2-3-4-D/A outputs

The outputs CS (colour saturation), BR (brightness) and VL (volume) are the drain of the output transistors. A square wave output voltage is produced when resistors are inserted between the outputs and $\mathbf{V}_{\text {DD }}$. The frequency of these square waves is 8.93 kHz . The pulse duty cycle is variable in 30 steps between $1 / 31$ and $30 / 31$ (see fig. 1). 115.5 ms after the onset of an ultrasonic or direct binary command, the pulse duty cycle is advanced by one step. In the case of a continuous command, further advances follow at intervals of 184.8 ms until the final value is reached. The time needed to make the entire variation is 5.543 seconds. When the supply voltage is applied, with $V_{D D 1}=0$, the D/A outputs are normalized with the following pulse duty cycles: output colour saturation $=16 / 31$; output brightness $=$ $18 / 31$; output volume $=10 / 31$; if $\mathrm{V}_{\mathrm{DD1}}$ pin has been maintained at its correct voltage, the last stored information is preserved. The command $\mathrm{N}=2$ switches on or off, the VL output transistor, with a delay time of 669.8 ms acting as a sound ON/OFF-switch. The command $N=4$ (normalisation) sets outputs CS and BR to a pulse duty cycle of $16 / 31$ and $18 / 31$, but this command has no effect on the output VL, unless MUTING has been previously commanded. In this case the command $N=4$ restores the volume. If the MUTING has been commanded, the volume can also be restored with the command VL+, provided that the circuit is not in the stand-by position. In any case the MUTING command is cancelled by a MAINS ON or OFF command.

Fig. 1


## DESCRIPTION (continued)

## Pin 6 - MAINS ON/OFF output/input

For the purpose of switching the TV set ON or OFF ultrasonically, the input signal must be present at least for 669.8 ms . Thereafter the mains flip flop toggles, controlling an open drain transistor (see fig. 2). After power supply is applied, the mains flip flop is set independently of $\mathrm{V}_{\mathrm{DD1}}$ so that the output transistor is off. When the output transistor is off, the D/A-converters are locked, i.e. the output signals at pins 2,3 and 4 cannot be varied. With M 1025 CA type, switching ON can be obtained either by selecting one of the 16 stations or by the power ON/OFF command. With M 1025 CB type, switching ON can be achieved only by using one of the 16 station control commands; with M 1025 CAZ type, only by the Power ON/OFF command. In all types, switching ON can also be obtained connecting pin 6 to $\mathrm{V}_{\mathrm{SS}}$ for at least $10 \mu \mathrm{~s}$ and switching OFF is obtained only by the command $N=1$ (see truth table).

Fig. 2


## Pins 7-8-9-11-12-Direct input/output lines

These pins serve as inputs for commands on the TV set and, also as outputs for ultrasonic transmitted commands. Fig. 3 shows the input/output stage of one line of the circuit. The commands may be introduced directly in the form of a 5-bit word applied to the Input/Output lines $A, B, C, D$ and $E$. An input signal is only recognized as valid if it exceeds the threshold voltage at least once in each of three successive 23.1 ms periods, for at least $10 \mu \mathrm{~s}$. When this happens, an output pulse of 23.1 ms duration is generated after a processing time of 46.2 ms . (Total delay time 115.5 ms ). In the case of MAINS ON/ OFF and MUTING input commands the acceptance time is 600.6 ms ; the output pulse will appear with a delay of 69.3 ms after the acceptance time (total delay time 669.8 ms ). Evidently the output signals act on the inputs again, but this does not cause interferences because the inputs are locked while an output signal is available. If commands are issued either from the remote control or locally to the

Fig. 3
 television set, the local command will always override the remote command.

Fig.4-Typical output characteristics of the open source transistor at pins $7,8,9,11,12$


## 30-CHANNEL REMOTE CONTROL TRANSMITTER

## FEW EXTERNAL COMPONENTS

 INTERLOCK PREVENTS INCORRECT SELECTIONQUASI-ZERO STAND-BY CURRENT
WIDE SUPPLY VOLTAGE RANGE
INPUTS FULLY PROTECTED
The M 1124 is a monolithic integrated circuit intended for remote controlled systems in which 30 different ultrasonic frequencies are used to transmit 30 commands.
The M 1124 comprises on oscillator circuit which does not require external components except the uartz. Further it comprises a fixed and a variable frequency divider, a decoder and a command error brotection. All the command inputs are pulled-up to $\mathrm{V}_{\mathrm{DO}}$ by integrated resistors, to reduce the number bf external components. Due to the relative low input impedances, the M 1124 is not suited for touch bontacts. The circuit is produced in COS/MOS technology. In conjunction with the ultrasonic receivers W 1025 or M 1130, a complete remote control system can be realized. The device is available in a 16 -lead ual in-line plastic package.

## ABSOLUTE MAXIMUM RATINGS*

| $V_{D D}{ }^{* *}$ | Supply voltage | -0.5 to | 12 | V |
| :---: | :---: | :---: | :---: | :---: |
| $V_{1}$ | Input voltage | -0.5 to $\mathrm{V}_{D D}+0.5 \mathrm{~V}$ |  |  |
| 1 l 1 | Output current |  | 10 | mA |
| Ptot | Total power dissipation |  | 200 | mW |
| ${ }^{\text {stg }}$ | Storage temperature | -65 to | 150 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature | 0 to | 70 | ${ }^{\circ} \mathrm{C}$ |

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is
a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
"* All voltages are with respect to $\mathrm{V}_{\mathrm{SS}}$ (GND).
ORDERING NUMBER: M 1024 B1




## PIN CONNECTIONS



## BLOCK DIAGRAM



TRUTH TABLE ( $\mathrm{f}_{\mathrm{i}}=4.4336 \mathrm{MHz}$ )

| Channel Number | a | b | c | d | Inputs |  |  | h | i | k | 1 | Output Frequency |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | e | $t$ | g |  |  |  |  |  |
| 1 | H | H | H | H | L | H | H | L | H | H | H | 33945 Hz |
| 2 | H | H | H | H | L | H | H | H | H | H | L | 34291 Hz |
| 3 | H | H | H | H | L | H | L | H | H | H | H | 34638 Hz |
| 4 | H | H | H | H | L | H | H | H | H | L | H | 34984 Hz |
| 5 | H | H | H | H | L | L | H | H | H | H | H | 35330 Hz |
| 6 | H | H | H | H | L | H | H | H | L | H | H | 35677 Hz |
| 7 | L | H | H | H | H | L | H | H | H | H | H | 36023 Hz |
| 8 | L | H | H | H | H | H | H | H | L | H | H | 36370 Hz |
| 9 | H | L | H | H | H | L | H | H | H | H | H | 36716 Hz |
| 10 | H | L | H | H | H | H | H | H | L | H | H | 37062 Hz |
| 11 | H | H | L | H | H | L | H | H | H | H | H | 37409 Hz |
| 12 | H | H | L | H | H | H | H | H | L | H | H | 37755 Hz |
| 13 | H | H | H | L | H | L | H | H | H | H | H | 38101 Hz |
| 14 | H | H | H | L | H | H | H | H | L | H | H | 38448 Hz |
| 15 | L | H | H | H | H | H | L | H | H | H | H | 38794 Hz |
| 16 | L | H | H | H | H | H | H | H | H | L | H | 39141 Hz |
| 17 | H | L | H | H | H | H | L | H | H | H | H | 39487 Hz |
| 18 | H | L | H | H | H | H | H | H | H | L | H | 39833 Hz |
| 19 | H | H | L | H | H | H | L | H | H | H | H | 40180 Hz |
| 20 | H | H | L | H | H | H | H | H | H | L | H | 40526 Hz |
| 21 | H | H | H | L | H | H | L | H | H | H | H | 40872 Hz |
| 22 | H | H | H | L | H | H | H | H | H | L | H | 41219 Hz |
| 23 | L | H | H | H | H | H | H | L | H | H | H | 41565 Hz |
| 24 | L | H | H | H | H | H | H | H | H | H | L | 41912 Hz |
| 25 | H | L | H | H | H | H | H | L | H | H | H | 42258 Hz |
| 26 | H | L | H | H | H | H | H | H | H | H | L | 42604 Hz |
| 27 | H | H | L | H | H | H | H | L | H | H | H | 42951 Hz |
| 28 | H | H | L | H | H | H | H | H | H | H | L | 43297 Hz |
| 29 | H | H | H | L | H | H | H | L | H | H | H | 43643 Hz |
| 30 | H | H | H | L | H | H | H | H | H | H | L | 43990 Hz |

## DESCRIPTION

The truth table shows the 30 ultrasonic transmission frequencies used in the wireless transmission of refote control commands to the receiver. These frequencies are derived from the frequency of a quartz wontrolled oscillator with the aid of a variable frequency divider operating on the blanking principle. This is accomplished by blanking out between 1 to 30 out of every 128 pulses of the oscillator freFuency ( 4.4336 MHz ) divided by 2.
The variable divider is followed by a fixed divider which divides by 50 . It reduces the jitter, which is imavoidable when using the blanking principle, to negligible values. The expression for the ultrasonic putput frequency is

$$
f_{o}=\frac{f_{i}(97+N)}{12800}
$$

herein N is the channel number and $\mathrm{f}_{\mathrm{i}}=4.4336 \mathrm{MHz}$ (sub-carrier frequency). The space between two diacent ultrasonic frequencies is 346.4 Hz .
The inputs accept a 2 of 11 code: by connecting simultaneously to $V_{\text {ss }}$ one of a to e and one of $f$ to 1 hput, a 5 bit word is generated internally and applied to the variable divider. The relative frequency is Thus available at the output.
An error protection circuit prevents incorrect operation. Under these conditions the oscillator will not btart to operate, and the frequency divider is held in a defined position.
Bince consumption under standby conditions is very low, the ultrasonic transmitter need never be witched off. The selected frequency appears at the output when the threshold voltage is exceeded at the wo control inputs.

## RECOMMENDED OPERATING CONDITIONS

| $V_{\text {DD }}$ | Supply voltage | 6 to | 9 |
| :--- | :--- | ---: | ---: |
| Input voltage | V |  |  |
| $\mathbf{F}_{\mathbf{p}}$ | Parallel resonance frequency of the quartz at $C_{L}=10 \mathrm{pF}$ | 0 to $\mathrm{V}_{\mathrm{OD}}$ | V |
| $\mathbf{F}_{\mathbf{S}}$ | Series resistance of the quartz at $\mathrm{CL}=10 \mathrm{pF}$ | 4.433 | MHz |
| $\mathbf{T}_{\text {op }}$ | Operating temperature | $<200$ | $\Omega 2$ |

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions) Typical values are at $T_{a m b}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| ${ }^{\prime}$ DDL | Quiescent supply current |  | All inputs at $V_{\text {DD }}$ |  | 2 | 10 | $\mu \mathrm{A}$ |
| 'Do | Supply current | $V_{D D}=9 \mathrm{~V}$ <br> - oscillator running <br> - ultrasonic freq. output open |  | 1.5 | 3 | mA |
| $1 /$ | Input current | $v_{1}=0$ |  | -20 |  | $\mu \mathrm{A}$ |
| ron | High level output resistance (on state) | ${ }^{\mathrm{OH}}{ }^{\prime}=-1 \mathrm{~mA}$ |  | 0.5 | 1 | ks2 |
| ron | Low level output resistance (on state) | $\mathrm{t}_{\mathrm{OL}}=0.2 \mathrm{~mA}$ |  | 1.5 | 3 | ks 2 |
| $V_{\text {TH }}$ | Threshold voltage of the control inputs |  |  | 4.1 |  | V |

## TYPICAL APPLICATION



M 1130

## O-CHANNEL REMOTE CONTROL RECEIVER

## PROGRAM MEMORY OUTPUTS

INTEGRATED CLOCK OSCILLATOR
SEQUENTIAL PROGRAM CHANGE COMMAND
5 BINARY CODED INPUT/OUTPUT LINES
The M 1130 is a monolithic integrated circuit intended for a remote-controlled system in which 30 different ultrasonic frequencies are used to transmit 30 control commands. Both the M 1024 and the M 1124 can be used as transmitter. The M 1130 measures the frequency of the incoming signal by counting the cycles during a fixed measuring time determined by a 4.4336 MHz quartz crystal. The accepted ultrasonic commands are converted into a coded signal and issued on 5 input/output lines (A to E). The 30 commands can be given not only ultrasonically, but also by applying a 5 -bit word to the above mentioned fines. An additional "sequential program change" command is available only on the receiver. Signals to control three analog values, e.g. volume, brightness and colour saturation are internally stored by the M 1130 and continuously delivered in the shape of square wave voltages. The duty cycle of these signals Determines the level of the analog value. An output is provided to drive a relay which switches the TV set ON or OFF. The program output lines are provided to drive all the circuits which need a 4-bit binary code such as the H 770/1/2/3 quad analog switches, or the M 193 electronic program memory. The M 1130 is constructed in a low threshold P -channel silicon gate technology and is supplied in an 18-lead dual-in-line plastic package.
ABSOLUTE MAXIMUM RATINGS*

| $V_{\mathrm{DD}}^{* *}$ | Supply voltage | -20 to 0.3 | V |
| :--- | :--- | ---: | ---: |
| $V_{1}$ | Input voltage | -20 to 0.3 | V |
| $\mathbf{V}_{0}$ | Output current (pins 2 to 14 and 16) | $\|5\|$ | mA |
| $P_{\text {tot }}$ | Total power dissipation (per package) | 800 | mW |
| $\boldsymbol{T}_{\text {stg }}$ | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $F_{\text {op }}$ | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

[^29]



## PIN CONNECTIONS



## TRUTH TABLES

Table 1 (Clock frequency $=\mathbf{4 . 4 3 3 6} \mathbf{M H z}$ )

| Channel no. | Ultrasonic frequency (Hz) | Command | Code |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | E | A | B | C | D |
| - | - | Sequential progr. change - Mains ON | L | H | H | H | H |
| 1 | 33945 | Mains OFF | H | L | H | H | H |
| 2 | 34291 | Muting ON/OFF | L | L | H | H | H |
| 3 | 34638 | Colour saturation + | H | H | L | H | H |
| 4 | 34984 | Normalisation | L | H | L | H | H |
| 5 | 35330 | Colour saturation - | H | L | L | H | H |
| 6 | 35677 | S1 | L | L | L | H | H |
| 7 | 36023 | Brightness + | H | H | H | L | H |
| 8 | 36370 | S2 | L | H | H | L | H |
| 9 | 36716 | Brightness - | H | L | H | L | H |
| 10 | 37062 | S3 | L | L | H | L | H |
| 11 | 37409 | Volume + (Muting OFF) | H | H | L | L | H |
| 12 | 37755 | S4 (Fine tuning - ) | L | H | L | L | H |
| 13 | 38101 | Volume - (Muting OFF) | H | L | L | L | H |
| 14 | 38448 | S5 (Fine tuning +) | L | L | L | L | H |
| 15 | 38794 | Program 1 | H | H | H | H | L |
| 16 | 39141 | Program 2 | L | H | H | H | $L$ |
| 17 | 39487 | Program 3 | H | L | H | H | $L$ |
| 18 | 39833 | Program 4 | L | L | H | H | $L$ |
| 19 | 40180 | Program 5 | H | H | L | H | $L$ |
| 20 | 40526 | Program 6 | L | H | L | H | $L$ |
| 21 | 40872 | Program 7 | H | L | L | H | L |
| 22 | 41219 | Program 8 all these commands act | L | L | L | H | L |
| 23 | 41565 | Program 9 also as Mains ON | H | H | H | L | $L$ |
| 24 | 41912 | Program 10 | L | H | H | L | $L$ |
| 25 | 42258 | Program 11 | H | $L$ | H | L | $L$ |
| 26 | 42604 | Program 12 | L | L | H | $L$ | $L$ |
| 27 | 42951 | Program 13 | H | H | L | L | $L$ |
| 28 | 43298 | Program 14 | L | H | L | L | $L$ |
| 29 | 43643 | Program 15 | H | L | $L$ | $L$ | $L$ |
| 30 | 43990 | Program 16 | L | L | L | L | L |

Note: S1 to S3 are additional commands.


## EECOMMENDED OPERATING CONDITIONS

| Do | Supply voltage | -18 $\pm 1$ | V |
| :---: | :---: | :---: | :---: |
| 4 | Input voltage | 0 to $\mathrm{V}_{\text {DD }}$ | $\checkmark$ |
| $b$ | Output current (pins 2 to 14 and 16) | max \|2.5| | mA |
|  | Input clock frequency | 4.4336 | MHz |
| 80p | Operating temperature | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

TTATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)
Typical values are at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ )

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| IDD | Supply current |  | $V_{D D}=-19 \mathrm{~V}$ |  | -25 |  | mA |
| $V_{1 H}$ | High level input voltage | pins 8-9-10-11-12 | -1 |  | $\mathrm{V}_{\text {SS }}$ | V |
| $V_{1 L}$ | Low level input voltage |  | $V_{\text {DD }}$ |  | -4 | V |
| $V_{\text {IPP }}$ | Ultrasonic input peak to peak voltage (pin 15) | The signal must be applied without D.C. voltage | 500 |  | $V_{\text {DD }}$ | mV |
| ${ }^{\mathrm{V}} \mathrm{OH}$ | High level output voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ pins 2 to 7-13-14 |  |  | $\mathrm{V}_{\mathrm{Ss}}-0.6$ | V |

DYNAMIC ELECTRICAL CHARACTERISTICS (Clock frèquency $=4.4336 \mathrm{MHz}$ )

| Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog output frequency |  | 17.6 |  | kHz |
| D | Analog output duty cycle | 1/63 |  | 62/63 |  |
| $\mathrm{t}_{1}$ | Mains ON/OFF command delay time |  | 669.8 |  | ms |
| $\mathrm{t}_{2}$ | Program stepping delay time with continuous command |  | 692.9 |  | ms |
|  | Analog output delay time with continuous command |  | 138.6 |  | ms |
| $t_{w 1}$ | Pulse width at pin 16 with command 12 (FT-) |  | 21.6 |  | $\mu s$ |
| ${ }^{\text {tw }}$ 2 | Pulse width at pin 16 with command 14 (FT +) |  | 23.1 |  | ms |

## DESCRIPTION

The function of the M 1130 is explained with reference to the various pins as follows:

## Pin 1 - $V_{s s}$

The substrate of the integrated circuit is connected to this pin. It is the reference point for all the voltag parameters of the device and has to be connected to the highest potential of the supply voltage.
Examples: $\quad V_{S S}=0 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{DD}}=-18 \mathrm{~V}$
or

$$
V_{S S}=+18 \mathrm{~V} \quad V_{D D}=0 \mathrm{~V}
$$

Pin $18-V_{D D}$
Negative pole of the supply voltage.

## Pins 2, 3, 4 - D/A Outputs

These outputs are designed to control brightness, colour saturation and volume respectively. A square wave is produced when resistors are inserted between the outputs and $\mathrm{V}_{\mathrm{DD}}$ (see fig. 1). The frequency od the square wave is about 17.5 kHz , the duty cycle is variable between $1 / 63$ to 62/63. The information i contained in the pulse duty cycle and D.C. voltages are obtained by integrating the output signals witu RC networks. Approximately 115 ms after the switch-on of an ultrasonic command, the pulse duty cycle is advanced by one step. In the case of a continuous signal, further steps follow at intervals of 138.5 ms until the final value is reached. The time needed to traverse the entire range of variation is 8.5 seconds. During the pulse duration, the open drain output transistor is turned on and has a voltage drop of max 0.6 V at 1 mA output current. When the supply is switched on the analog outputs are normalized to the pulse duty cycle of 32/63. A Mute command switches the open drain output transistor at pin 4 OFF and ON after a delay of $0,7 \mathrm{sec}$. The sound is also restored after a normal delay when one of the commands "Volume + " or "Volume -" is given. The sound is unmuted when the TV set is switched ON.

Fig. 1



Pins 6, 7, 13, 14 - Program outputs PA-PB-PC-PD
The information of the selected program is statically available in a binary coded form. The code is shown in table 2. TV programs are chosen either selectively (by the commands "Program 1 . . Program 16") or equentially upwards on the command "Sequential program change". If the "Sequential program change" pommand is given continuously, the first change of program takes place after 115 ms and every further thange at 0.7 sec intervals. After program 16 has been reached it is followed again by program 1. When the supply voltage is applied to the M 1130, the program outputs are automatically set to program 1. If the TV set is switched on by the command "Sequential program change" this command is made ineflective until it is released.
The output configurations is similar to that shown in fig. 2.
In external load of $\min 47 K \Omega$ is to be connected to these outputs even if they are not used.

## DESCRIPTION (continued)

Pin 15 - Ultrasonic input
Ultrasonic signals of at least 500 mV peak to peak have to be applied to this input via a capacitor. The integrated input amplifier is automatically biased and has an input resistance exceeding 1 Mohm. The first ultrasonic pulses arriving at pin 15 are followed by a preparation period of 23.1 ms . After a measuring time and a delay time of 46.2 ms a pulse of 23.1 ms will appear on the input/output lines according to truth table 1. If a continuous signal is present at the ultrasonic input, the interval between the output pulses amounts to 138.5 ms .

## Pin 16 - T output

When commands S4 or S5 are given, in addition to the binary coded output signals at the I/O lines, a further signal in the shape of a pulse is available at this pin. The pulse which has a duration of $21.6 \mu \mathrm{~s}$ in the case of command S4 and of 23.1 ms in the case of command S5, is used for remote control of the fine tuning via the SGS-ATES M 193 Electronic Program Memory as shown in fig. 4.

Fig. 4


Pin 17 - Quartz terminal
A 4.4336 MHz quartz crystal has to be connected between this pin and $\mathrm{V}_{\mathrm{ss}}$. A resistor of 5.6 Mohm has to be connected between the input and $\mathrm{V}_{\text {DD }}$ to bias the integrated oscillator. The accuracy of the frequency determines the evaluation accuracy of the ultrasonic receiver.


The M 2102A is a high speed 1024 word by 1 static N-channel silicon-gate MOS RAM. The device is Gully static and therefore does not require clocks or refreshing to operate. The data is read out non detructively and has the same polarity as the input data.
A low standby power version (M 2102 AL ) is also available. It has all the same operating characteristics of the M 2102A with the added feature of 35 mW maximum power dissipation in standby and 174 mW in operations. The device is available in 16 lead dual in-line ceramic package, metal-seal or frit-seal and plastic package.

## ABSOLUTE MAXIMUM RATINGS

| $\mathbf{V}_{1} *$ | Input voltage (at any pin) | -0.5 to | 7 |
| :--- | :--- | ---: | ---: |
| $\mathbf{P}_{\text {tot }}$ | Total power dissipation |  | V |
| Tsta $^{*}$ | Storage temperature | -65 to | 150 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |
| $T_{\text {op }}$ | Operating temperature under bias | 0 to | 70 |

[^30]MECHANICAL DATA (dimensions in mm)

Dual in-line ceramic package frit-seal for M2102A/AL-F1


CONNECTION DIAGRAM


PIN NAMES

| $D_{\text {IN }}$ | DATA INPUT |
| :--- | :--- |
| $A_{0}-A_{9}$ | ADDRESS INPUTS |
| R/W | READ/WRITE INPUT |
| $C E$ | CHIP ENABLE |
| $D_{\text {OUT }}$ | DATA OUTPUT |
| $V_{C C}$ | POWER $(+5 V)$ |

Dual in-line plastic package for M 2102A/AL-B1


Dual in-line ceramic packag metal-seal for M 2102A/AL-D


## LOGIC DIAGRAM



## TRUTH TABLE

| $\overline{C E}$ | R/W | DIN | DOUT | MODE |
| :--- | :--- | :---: | :---: | :--- |
| H | $X$ | $X$ | HIGHZ | NOT SELECTED |
| L | L | L | L | WRITE "0" |
| L | L | H | H | WRITE "1" |
| L | H | $X$ | DOUT | READ |

## loCK DIAGRAM



ITATIC ELECTRICAL CHARACTERISTICS $\quad \mathrm{V}_{\mathrm{cc}}=4.75$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless therwise specified)

|  | Parameter | Test conditions | M 2102 A M 2102 AL M 2102 A -4M 2102 AL-4 |  |  | $\begin{aligned} & \text { M } 2102 \text { A }-2 \\ & \text { M } 2102 \text { AL-2 } \end{aligned}$ |  |  | M 2102 A-6 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ.* | Max. | Min. | Typ. | Max. | Min. | Typ.* | Max. |  |
| $V_{1 H}$ | Input high voltage |  | 2 |  | $\mathrm{V}_{\mathrm{cc}}$ | 2 |  | $\mathrm{V}_{\text {cc }}$ | 2.2 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $V_{\text {IL }}$ | Input low voltage |  | -0,5 |  | 0.8 | -0.5 |  | 0.8 | -0.5 |  | 0.65 | V |
| $\mathrm{VOH}^{\text {O}}$ | Output high voltage | ${ }^{1} \mathrm{OH}^{\prime}=-100 \mu \mathrm{~A}$ | 2.4 |  |  | 2.4 |  |  | 2.2 |  |  | V |
| VOL | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 |  |  | 0.45 | V |
| ${ }_{L}$ | Input load current | $\mathrm{V}_{1}=0$ to 5.25 V |  | 1 | 10 |  | 1 | 10 |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\overline{\mathrm{OH}}$ | Output leakage current | $\begin{aligned} & \overline{\mathrm{CE}}=2 \mathrm{~V} . \\ & \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{OH}} \end{aligned}$ |  | 1 | 5 |  | 1 | 5 |  | 1 | 5 | $\mu \mathrm{A}$ |
| IOL | Output leakage current | $\begin{aligned} & \overline{\mathrm{CE}}=2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \end{aligned}$ |  | -1 | -10 |  | -1 | -10 |  | -1 | -10 | $\mu \mathrm{A}$ |
| 1 cc | Supply current | $\begin{aligned} & V_{1}=5.25 \mathrm{~V} \\ & T_{a m b}=0^{\circ} \mathrm{C} \\ & \text { Data out open } \end{aligned}$ |  | 33 | ** |  | 45 | 65 |  | 33 | 55 | mA |

Typical values for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

- The maximum $I_{C C}$ value is 55 mA for the M 2102A and M 2102A-4, and 33 mA for the M 2102AL and M 2102AL-4.

DYNAMIC ELECTRICAL CHARACTERISTICS $\quad\left(T_{\mathrm{amb}}=0\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified)

| Parameter |  | Test condition | $\begin{aligned} & \text { M } 2102 \text { A - }-2 \\ & \text { M } 2102 \text { AL-2 } \end{aligned}$ |  | $\begin{aligned} & \text { M } 2102 \text { A - } \\ & \text { M } 2102 \text { AL } \end{aligned}$ |  | M 2102 A -4 M 2102 AL-4 |  | M 2102 A-6 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |
| trc | Read cycle |  | $\begin{aligned} & t_{R}, t_{F}=10 \mathrm{~ns} \\ & \text { Load }=1 \mathrm{TTL} \\ & \text { gate and } \\ & C_{L}=100 \mathrm{pF} \end{aligned}$ | 250 |  | 350 |  | 450 |  | 650 |  | ns |
| $\mathrm{ta}_{\text {a }}$ | Access time |  |  | 250 |  | 350 |  | 450 |  | 650 | ns |
| ${ }^{\text {t }}$ E | CE to output time |  |  | 130 |  | 180 |  | 230 |  | 400 | ns |
| ${ }^{\text {tohl }}$ | Previous read data valid with respect to address | 40 |  |  | 40 |  | 40 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{OH}} \mathrm{H}$ | Previous read data valid with respect to chip enable | 0 |  |  | 0 |  | 0 |  | 0 |  | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write cycle | $\begin{aligned} & t_{R}, t_{F}=10 \mathrm{~ns} \\ & \text { Load }=1 \mathrm{TTL} \\ & \text { gate and } \\ & C_{L}=100 \mathrm{pF} \end{aligned}$ | 250 |  | 350 |  | 450 |  | 650 |  | ns |
| ${ }^{\text {taw }}$ | Address to with setup time |  | 20 |  | 20 |  | 20 |  | 200 |  | ns |
| twp | Write pulse width |  | 180 |  | 250 |  | 300 |  | 400 |  | ns |
| ${ }^{\text {t WR }}$ | Write recovery time |  | 0 |  | 0 |  | 0 |  | 50 |  | ns |
| ts | Data setup time |  | 180 |  | 250 |  | 300 |  | 450 |  | ns |
| $t_{\text {h }}$ | Data hold time |  | 0 |  | 0 |  | 0 |  | 20 |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | Chip enable to write setup time |  | 180 |  | 250 |  | 300 |  | 550 |  | ns |

CAPACITANCE ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $C_{1}$ | Input capacitance |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 3 | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{0}=0 \mathrm{~V}$ |  | 7 | 10 | pF |

STANDBY CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| Parameter |  | Test conditions | $\begin{aligned} & \text { M } 2102 \text { AL-4 } \\ & \text { M } 2102 \text { AL } \end{aligned}$ |  |  | M 2102 AL-2 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| $V_{P D}$ | $\mathrm{V}_{\text {cc }}$ in standby |  |  | 1.5 |  |  | 1.5 |  |  | V |
| $\mathrm{V}_{\text {CES }}{ }^{*}$ * | CE bias in standby | $2 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{PD}} \leqslant \mathrm{V}_{\mathrm{CC}}$ Max. | 2 |  |  | 2 |  |  | V |
|  |  | $1.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{PD}}<2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{PD}}$ |  |  | $V_{P D}$ |  |  | V |
| IPD1 | Standby current | All inputs $=\mathrm{V}_{\text {PD1 }}=1.5 \mathrm{~V}$ |  | 15 | 23 |  | 20 | 28 | mA |
| IPD2 | Standby current | All inputs $=\mathrm{V}_{\mathrm{PD} 2}=2 \mathrm{~V}$ |  | 20 | 30 |  | 25 | 38 | mA |
| ${ }^{t_{C P}}$ | Chip deselect to standby time |  | 0 |  |  | 0 |  |  | ns |
| $\mathbf{t r}^{* * * *}$ | Standby recovery time |  | ${ }^{\text {t }} \mathrm{CC}$ |  |  | ${ }^{\text {tr }} \mathrm{C}$ |  |  | ns |

- Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$.
** Consider the test conditions as shown: if the standby voltage $\left(V_{P D}\right)$ is between $5.25 \mathrm{~V}\left(V_{C C}\right.$ max $)$ and 2 V , then $\overline{\mathrm{CE}}$ must be held at $2 \mathrm{~V} \operatorname{Min}$. $\left(\mathrm{V}_{1 \mathrm{H}}\right)$. If the standby voltage is than 2 V but greater than $1.5 \mathrm{~V}\left(\mathrm{~V}_{P D} \mathrm{~min}\right)$, then CEand standby voltage must be at least the same value or, if they are different, $\overline{C E}$ must be the more positive of the two.
${ }^{* *} t_{R}=t_{R C}$ (READ CYCLE TIME).


## STANDBY WAVEFORMS



## WAVEFORMS

Read cycle


Write cycle


## 16384 BIT READ ONLY MEMORY

The M 2316E is a 16384 bit static Read Only Memory N-channel Si-Gate MOS organized as 2048 words by 8 bits. Its high bit density is ideal for large, non-volatile data storage applications such as program storage. The three-state outputs and TTL input/output levels allow for direct interface with common system bus structures.
The M 2316 E is available in 24-lead dual-in-line plastic package.
;

## ABSOLUTE MAXIMUM RATINGS

| $V_{i}{ }^{*}$ | Input voltage (at any pin) | -0.5 to | 7 | V |
| :---: | :---: | :---: | :---: | :---: |
| $P_{\text {tot }}$ | Total power dissipation |  | 1 | W |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -55 to |  | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature under bias | -10 to | 80 | ${ }^{\circ} \mathrm{C}$ |

- This voltage is with respect to Ground

ORDERING NUMBER: M 2316E B1 for dual in-line plastic package

## MECHANICAL DATA



PIN CONNECTIONS
A7

PIN NAMES

| A0-A10 | ADDRESS INPUTS |
| :--- | :--- |
| D0-D7 | DATA OUTPUTS |
| CS1-CS3 | CHIP SELECT INPUTS |

## BLOCK DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS $\quad\left(T_{a m b}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

|  | Parameter | Test conditions | Min. | Typ.(1) | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime} \mathrm{L}$ I | Input load current(All input pins) | $\mathrm{V}_{1}=0$ to 5.25 V |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LOH}}$ | Output leakage current | Chip deselected $\mathrm{V}_{\mathrm{O}}=4 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILOL | Output leakage current | Chip deselected $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| Icc | Power supply current | All inputs 5.25V Data out open |  | 70 | 120 | mA |
| $V_{\text {IL }}$ | Input low voltage |  | -0.5 |  | 0.8 | V |
| $V_{\text {IH }}$ | Input high voltage |  | 2.4 |  | $\mathrm{v}_{\mathrm{cc}}+1 \mathrm{~V}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |

Note: 1 Typical values for $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

DYNAMIC ELECTRICAL CHARACTERISTICS ( $T_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=+5 \mathrm{~V} \pm 10 \%$ unless otherwise specified)

|  | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Address to output delay time | Output load $=1$ TTL gate and $C_{L}=100 \mathrm{pF}$ <br> Input pulse levels -0.8 to 2.4 V Input pulse rise and fall times (10\% to $90 \%$ ) -20 ns Timing Measurement Reference level: <br> Input $=1 \mathrm{~V}$ and 2.2 V <br> Output $=0.8 \mathrm{~V}$ and 2.2 V |  |  | 850 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip select to output enable delay time |  |  |  | 120 | ns |
| ${ }^{t_{D F}}$ | Chip deselect to output data float delay time |  | 10 |  | 100 | ns |
| $C_{1}$ | Input capacitance | $T_{a \mathrm{abb}}=25^{\circ} \mathrm{C} \quad f=1 \mathrm{MHz}$ <br> All pins except pin under test tied to $A C$ ground |  | 5 | 10 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \quad \mathrm{f}=1 \mathrm{MHz}$ <br> All pins, except pin under test tied to $A C$ ground |  | 10 | 15 | pF |



## M 2708-8K BIT (1024 X 8) UV ERASABLE PROM M 2704-4K BIT ( $512 \times 8$ ) UV ERASABLE PROM

- STANDARD POWER SUPPLES: +12V, +5V, -5 V
- TTLCOMPATIBLE: ALL INPUTS AND OUTPUTS DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT
- ORGANIZATION: M 2708-1024 X 8-BIT IN A 24-LEAD DUAL IN-LINE PACKAGE M 2704-512 X 8-BIT IN A 24-LEAD DUAL IN-LINE PACKAGE
- ACCESS TIME: 450 ns MAX.
- FAST PROGRAMMING: TYP. 100 sec . FOR ALL $8 K$ BITS
- LOW POWER CONSUMPTION DURING PROGRAMMING

The M 2708 and the M 2704 are high-speed $1024 \times 8 / 512 \times 8$-bit erasable and electrically reprogrammable static ROMs (EPROM) manufactured in N -channel silicon gate MOS technology. They are supplied in 24 -lead dual in-line ceramic package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices. The devices are fully static and therefore require no clocks to operate.

## ABSOLUTE MAXIMUM RATINGS

| $V_{\text {DD }}$ | $\mathrm{V}_{\text {D }}$ with respect to $\mathrm{V}_{\text {BB }}$ | +20V to -0.3 |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}, \mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {cc }}$ and $\mathrm{V}_{\text {SS }}$ with respect to $\mathrm{V}_{\text {BB }}$ | +15 V to -0.3 |  |
| $V_{\text {Bb }}$ | All input or output voltages with respect to $\mathrm{V}_{\text {BB }}$ during read | +15 V to -0.3 | V |
| CS/WE | Input with respect to $\mathrm{V}_{\mathrm{BB}}$ during programming | +20 V to -0.3 | V |
|  | Program input with respect to $\mathrm{V}_{\mathrm{BB}}$ | +35 V to -0.3 | V |
| $\mathrm{P}_{\text {tot }}$ | Power dissipation | 1.5 | W |
| Tamb | Ambient temperature under bias | $-25^{\circ} \mathrm{C}$ to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temberature | $-65{ }^{\circ} \mathrm{C}$ to +125 | ${ }^{\circ} \mathrm{C}$ |

ORDERING NUMBERS: M 27 XX F1 for dual in-line ceramic package, frit seal MECHANICAL DATA


## PIN CONNECTIONS



## BLOCK DIAGRAM



| MODE | PIN NUMBER |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $9,11,13,17$ | 12 | 18 | 19 | 20 | 21 | 24 |  |
| READ | $D_{\text {OUT }}$ | $V_{\text {SS }}$ | $V_{\text {SS }}$ | $V_{\text {DD }}$ | $V_{\text {IL }}$ | $V_{\text {BB }}$ | $V_{\text {CC }}$ |  |
| PROGRAM | DIN | $V_{\text {SS }}$ | PuIsed $^{V_{\text {IHP }}}$ | $V_{\text {DD }}$ | $V_{\text {IHW }}$ | $V_{\text {BB }}$ | $V_{\text {CC }}$ |  |


| M 2708 M 2704 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PEAD OPERATION |  |  |  |  |  |  |
| D.C. AND OPERATING CHARACTERISTICS $\left(V_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%\right.$, $\mathrm{V}_{\mathrm{sS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified) |  |  |  |  |  |  |
| Parameter |  | Test conditions | Values |  |  | Unit |
|  |  | Min. | Typ.* | Max. |  |
| $I_{\text {LI }}$ | Address and chip select input sink current |  | $V_{1}=5.25 \mathrm{~V}$ or $V_{1}=V_{1 L}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| ILO | Output leakage current | $\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}, \overline{\mathrm{CS}} / \mathrm{WE}=5 \mathrm{~V}$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{DD}$ | $\mathrm{V}_{\text {DD }}$ supply current | Worst case supply current: all inputs high$\overline{\mathrm{CS}} / \mathrm{WE}=5 \mathrm{~V} \quad \mathrm{~T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ |  | 50 | 65 | mA |
| lcc | $\mathrm{V}_{\text {cc }}$ supply current |  |  | 6 | 10 | mA |
| $]_{\text {Bb }}$ | $\mathrm{V}_{\mathrm{BB}}$ supply current |  |  | 30 | 45 | mA |
| $V_{1 L}$ | Input low voltage |  | $\mathrm{V}_{\text {SS }}$ |  | 0.65 | $\checkmark$ |
| $V_{1 H}$ | Input high voltage |  | 3 |  | $\mathrm{V}_{C C^{+1}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output high voltage | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 3.7 |  |  | V |
| VOH2 | Output high voltage | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Ptot | Power dissipation | $\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}$ |  |  | 800 | mW |

Typical values are for $T_{a m b}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A.C. CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter |  | M 2708-1 |  |  | M 2708 |  |  | M 2708-4 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $t_{\text {ACC }}$ | Address to output delay |  | 280 | 350 |  | 280 | 450 |  | 350 | 700 | ns |
| ${ }_{\text {t }}^{\mathbf{C O}}$ | Chip select to output delay |  | 60 | 120 |  | 60 | 120 |  | 80 | 170 | ns |
| tDF | Chip de-select to output float | 0 |  | 120 | 0 |  | 120 | 0 |  | 170 | ns |
| ${ }^{\text {tor }}$ | Address to output hold | 0 |  |  | 0 |  |  | 0 |  |  | ns |

CAPACITANCE ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $C_{1}$ | Input capacitance |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

## DYNAMIC TEST CONDITIONS:

Output load $=1 \mathrm{TTL}$ gate and $C_{L}=100 \mathrm{pF}$
Input Rise and Fall Times $=\leqslant 20$ ns
Timing Measurement Reference Levels $=0.8 \mathrm{~V}$ and 2.8 V for inputs; 0.8 V and 2.4 V for outputs.
Input Pulse levels $=0.65 \mathrm{~V}$ to 3 V .

## WAVEFORMS



## PROGRAMMING

Initially, and after each erasure, all bits of the M 2708/2704 are in the "1" state (output high). Information is introduced by selectively programming " 0 " into the desired bit locations. A programmed " 0 " can only be changed to a " 1 " by UV erasure.
The circuit is set up for the programming operation by raising the $\overline{\mathrm{CS}} / \mathrm{WE}$ input ( pin 20 ) to +12 V . The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8 -bits in parallel, to the data output lines (01-08). The logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up, one program pulse for address is applied to the program input (pin 18). One pass through all addresses is defined as a program loop. The number of loops ( $N$ ) required is a function of the program pulse width ( $\mathrm{t}_{\mathrm{pw}}$ ) according to $\mathrm{Nxt}_{\mathrm{pw}} \geqslant 100 \mathrm{~ms}$.
The width of the program pulse is from 0.1 to 1 ms . The number of loops ( N ) is from a minimum of 100 ( $\mathrm{t}_{\mathrm{pw}}=1 \mathrm{~ms}$ ) to greater than $1000\left(\mathrm{t}_{\mathrm{pw}}=0.1 \mathrm{~ms}\right)$. There must be N successive loops through all 1024 address. It is not permitted to apply N program pulses to an address and then change to the next address to be programmed.
Caution should be observed regarding the end of a program sequence. The $\overline{C S} / W E$ falling edge transition must occur before the first address transition when changing from a program to a read cycle. The pro gram pin should also be pulled down to $\mathrm{V}_{1 \mathrm{LP}}$ with an active instead of a passive device. This pin will source a small current ( $I_{\text {PL }}$ ) when $\overline{C S} / W E$ is at $\mathrm{V}_{1 \mathrm{HW}}(12 \mathrm{~V})$ and the program is at $\mathrm{V}_{\text {ILP }}$. Truth table formats for printed cards and paper tape must be compatible with Intel ones.

## ERASURE CHARACTERISTICS

The erasure characteristics of the M 2708 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 $\AA$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical M 2708 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight.
The recommended erasure procedure for the M 2708 is exposure to shortwave ultraviolet light which has: a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $X$ exposure time) for erasure. should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The M 2708 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be . removed before erasure.

## PROGRAM CHARACTERISTICS



| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $4_{L 1}$ | Address CS/W input sink current |  | $V_{i}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| HIPL | Program pulse source current |  |  |  | 3 | mA |
| 1IPH | Program pulse sink current |  |  |  | 20 | mA |
| 40 | $V_{\text {DD }}$ supply current | Worst case supply current all inputs high <br> $\overline{\mathrm{CS}} / \mathrm{WE}=5 \mathrm{~V}$; $T_{a m b}=0^{\circ} \mathrm{C}$ |  | 50 | 65 | mA |
| ${ }^{4} \mathrm{cc}$ | $V_{\text {cc }}$ supply current |  |  | 6 | 10 | mA |
| ${ }^{\text {Pr }}$ | $\mathrm{V}_{\mathrm{BB}}$ supply current |  |  | 30 | 45 | mA |
| $V_{\text {IL }}$ | Input low level (except program) |  | $\mathrm{V}_{\text {Ss }}$ |  | 0.65 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input high level for all address or data |  | 3 |  | $\mathrm{V}_{\mathrm{cc}}+1$ | V |
| $V_{1 H W}$ | CS/WE input high level | referenced to $\mathrm{V}_{\mathbf{S S}}$ | 11.4 |  | 12.6 | $\checkmark$ |
| $V_{\text {IHP }}$ | Program pulse high level | referenced to $\mathrm{V}_{\text {SS }}$ | 25 |  | 27 | V |
| $V_{\text {ILP }}$ | Program pulse low level | $\mathrm{V}_{1 \mathrm{HP}}-\mathrm{V}_{\text {ILP }}=25 \mathrm{~V}$ min. | $\mathrm{V}_{\text {ss }}$ |  | 1 | V |

A.C. PROGRAMMING CHARACTERISTICS

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| AAS | Address setup time |  |  | 10 |  |  | $\mu \mathrm{s}$ |
| ${ }^{1} \mathrm{CSS}$ | CS/WE setup time |  | 10 |  |  | $\mu \mathrm{s}$ |
| $t$ tos | Data setup time |  | 10 |  |  | $\mu \mathrm{s}$ |
| TAH | Address hold time |  | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {a }}$ CH | CS/WE hold time |  | 0.5 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {OH }}$ | Data hold time |  | 1 |  |  | $\mu \mathrm{s}$ |
| IDF | Chip deselect to output float delay |  | 0 |  | 120 | ns |
| PDPR | Program to read delay |  |  |  | 10 | $\mu \mathrm{s}$ |
| PPW | Program pulse width |  | 0.1 |  | 1 | ms |
| $6^{\text {f }}$ R | Program pulse rise time |  | 0.5 |  | 2 | $\mu \mathrm{s}$ |
| tpF | Program pulse fall time |  | 0.5 |  | 2 | $\mu \mathrm{s}$ |

## PROGRAMMING WAVEFORMS



NOTE 1: THE $\overline{C S} / W E$ TRANSITION MUST OCCUR AFTER THE PROGRAM PULSE TRANSITION AND BEFORE THE ADORESS TRANSITION NOTE 2: NUMBERS IN () INOICATE MINIMUM TIMING IN $\mu$ S UNLESS OTHERWISE SPECIFIED

## 4096-BIT DYNAMIC RANDOM ACCESS MEMORY

- POWER SUPPLY $V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V}$ (ALL WITH $\pm 10 \%$ TOLERANCE)
- ALL INPUTS ARE LOW CAPACITANCE AND TTL COMPATIBLE
- INPUT LATCHES FOR ADDRESSES, CHIP SELECT AND DATA IN
- INPUTS PROTECTED AGAINST STATIC CHARGE
- THREE-STATE TTL COMPATIBLE OUTPUT
- OUTPUT DATA LATCHED AND VALID INTO NEXT CYCLE
- ECL COMPATIBLE ON VB B $^{\text {POWER SUPPLY ( }}$ (5.7V)
- LOW POWER CONSUMPTION: ACTIVE POWER UNDER 470 mW STANDBY POWER UNDER 27 mW
- ORGANIZATION $4096 \times 1$ BIT IN 16-PIN STD PACKAGE
- FUNCTIONAL AND PIN COMPATIBLE WITH MK4027
- ACCESS TIME: TYPE M 4027-2 150 ns

TYPE M 4027-3 200 ns
TYPE M 4027-4 250 ns
The M 4027 is a 4096 word by 1 bit dynamic N-channel silicon gate MOS RAM. The M 4027 uses a single transistor cell utilizing a dynamic storage technique and dynamic control circuitry with low power dissipation. A unique multiplexing and latching technique for the address inputs permits the M 4027 to be mounted in a standard 16-pin package. The M 4027 incorporates several flexible operating modes. In addition to the usual read and write cycles, read modify write, page mode and RAS-only refresh cycles are available with the M 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA). The device is available in 16-lead dual in-line plastic or ceramic package (metal-seal), and ceramic package (frit-seal).

## ABSOLUTE MAXIMUM RATINGS*

|  | Voltage on any pin relative to $\mathrm{V}_{\mathrm{BB}}$ | -0.5 to +20 | V |
| :---: | :---: | :---: | :---: |
|  | Voltage on $V_{D D}, V_{C C}$ relative to $V_{S S}$ | -1 to +15 | V |
|  | $\mathrm{V}_{\mathrm{BB}}-\mathrm{V}_{\text {SS }}\left(\mathrm{V}_{\text {DD }}-\mathrm{V}_{\text {SS }}>0\right)$ | 0 | V |
| $T_{\text {op }}$ | Operating temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature for ceramic package | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | for plastic package | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{0}$ | Short circuit output current | 50 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation | 1 | W |

[^31]ORDERING NUMBERS: | M 4027-2/3/4 | B1 | for dual in-line plastic package |
| ---: | :--- | :--- | :--- |
| M 4027-2/3/4 | D1 | for dual in-line ceramic package, metal-seal |
| M 4027-2/3/4 | F1 | for dual in-line ceramic package, frit-seat |

## MECHANICAL DATA (dimensions in mm)

Dual in-line ceramic package frit-seal for M 4027 - F1


Dual in-line plastic package for M 4027 - B1


Dual in-line ceramic package metal-seal for M 4027 - D1

$\xrightarrow{7670 .}$


PIN CONNECTIONS


## BLOCK DIAGRAM



## RECOMMENDED DC OPERATING CONDITIONS ${ }^{1}\left(T_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}\right)^{4}$

| Parameter |  | Values |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $v_{\text {DD }}$ | Supply voltage | 10.8 | 12 | 13.2 | V | 2 |
| $V_{\text {cc }}$ | Supply voltage | 4.5 | 5 | 5.5 | V | 2,3 |
| $\mathrm{V}_{\mathrm{ss}}$ | Supply voltage | 0 | 0 | 0 | V | 2 |
| $V_{\text {BB }}$ | Supply voltage | -4.5 | -5 | -5.7 | V | 2 |
| $V_{\text {IHC }}$ | Input high voltage on $\overline{\mathrm{RAS}}, \overline{\text { CAS }}$, $\overline{\text { WRITE }}$ | 2.4 |  | 7 | V | 2 |
| $\mathrm{V}_{\text {IH }}$ | Input high voltage, all inputs except $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\text { WRITE }}$ | 2.2 |  | 7 | V | 2 |
| $V_{\text {IL }}$ | Input low voltage, all inputs | -1 |  | 0.8 | V | 2 |

DC ELECTRICAL CHARACTERISTICS ${ }^{1} \quad\left(T_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}\right)^{4} \quad\left(\mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%\right.$,
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-5.7$ to $\left.-4.5 \mathrm{~V}\right)$

| Parameter |  | Values |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| IDD1 | Average $\mathrm{V}_{\text {DD }}$ power supply current |  |  | 35 | mA | 5 |
| IDD2 | Standby $\mathrm{V}_{\text {DD }}$ power supply current |  |  | 2 | mA | 8 |
| IDD3 | Average $\mathrm{V}_{\text {DD }}$ power supply current during " $\overline{\text { RAS }}$ only" cycles |  |  | 25 | mA |  |
| $l_{\text {cc }}$ | $\mathrm{V}_{\text {cc }}$ power supply current |  |  |  | mA | 6 |
| $\mathrm{I}_{\mathrm{BB}}$ | Average $\mathrm{V}_{\text {BB }}$ power supply current |  |  | 150 | $\mu \mathrm{A}$ |  |
| $I_{1(L)}$ | Input leakage current (any input) |  |  | 10 | $\mu \mathrm{A}$ | 7 |
| Io(L) | Output leakage current |  |  | 10 | $\mu \mathrm{A}$ | 8,9 |
| $\mathrm{V}_{\text {OH }}$ | Output high voltage ( ${ }_{\text {SOURCE }}=-5 \mathrm{~mA}$ ) | 2.4 |  |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage ( ${ }_{\text {SINK }}=3.2 \mathrm{~mA}$ ) |  |  | 0.4 | V |  |

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS ${ }^{1,10,15}$ $\left(T_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}\right)^{4},\left(\mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-5.7\right.$ to $\left.-4.5 \mathrm{~V}\right)$

| Parameter |  | Types |  |  |  |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M 4027-2 |  | M 4027-3 |  | M 4027-4 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\mathrm{R}} \mathrm{C}$ | Random read or write cycle time | 320 |  | 375 |  | 380 |  | ns |  |
| ${ }^{\text {trwC }}$ | Read write cycle time | 320 |  | 375 |  | 395 |  | ns |  |
| trmw | Read modify write cycle time | 320 |  | 405 |  | 470 |  | ns |  |
| $\mathrm{t}_{\text {RAC }}$ | Access time from row address strobe |  | 150 |  | 200 |  | 250 | ns | 11-13 |
| ${ }^{t} \mathrm{CAC}$ | Access time from column address strobe |  | 100 |  | 135 |  | 165 | ns | 12-13 |
| ${ }^{\text {tofF }}$ | Output buffer turn-off delay |  | 40 |  | 50 |  | 60 | ns |  |
| ${ }^{\text {t }} \mathrm{R} P$ | Row address strobe precharge time | 100 |  | 120 |  | 120 |  | ns |  |
| tras | Row address strobe pulse width | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns |  |
| $t_{\text {RSH }}$ | Row address strobe hold time | 100 |  | 135 |  | 165 |  | ns |  |
| ${ }^{t} \mathrm{CAS}$ | Column address strobe pulse width | 100 |  | 135 |  | 165 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CSH}$ | Column address strobe hold time | 150 |  | 200 |  | 250 |  | ns |  |
| $\mathrm{t}_{\text {RCD }}$ | Row to column strobe delay | 20 | 50 | 25 | 65 | 35 | 85 | ns | 14 |
| $t_{\text {ASR }}$ | Row address set-up time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {RAH }}$ | Row address hold time | 20 |  | 25 |  | 35 |  | ns |  |
| ${ }^{\text {tasc }}$ | Column address set-up time | -10 |  | -10 |  | -10 |  | ns |  |
| ${ }^{\text {t }}$ CAH | Column addi ess hold time | 45 |  | 55 |  | 75 |  | ns |  |
| ${ }^{\text {taR }}$ | Column address hold time referenced to RAS | 95 |  | 120 |  | 160 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CSC}$ | Chip select set-up time | -10 |  | -10 |  | -10 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CH}$ | Chip select hold time | 45 |  | 55 |  | 75 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CHR}$ | Chip select hold time referenced to RAS | 95 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{T}$ | Transition time (rise and fall) | 3 | 35 | 5 | 50 | 5 | 50 | ns | 15 |
| ${ }^{\text {t RCS }}$ | Read command set-up time | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{\text {R }}$ RCH | Read command hold time | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{\text {t }} \mathrm{WCH}$ | Write command hold time | 45 |  | 55 |  | 75 |  | ns |  |
| ${ }^{\text {twCR }}$ | Write command hold time referenced to $\overline{R A S}$ | 95 |  | 120 |  | 160 |  | ns |  |
| ${ }^{\text {t }}$ WP | Write command pulse width | 45 |  | 55 |  | 75 |  | ns |  |
| $\mathrm{t}_{\text {RWL }}$ | Write command to row strobe lead time | 50 |  | 70 |  | 85 |  | ns |  |
| ${ }^{t} \mathrm{CW}$ | Write command to column strobe lead time | 50 |  | 70 |  | 85 |  | ns |  |
| ${ }^{\text {t }}$ S | Data in set-up time | 0 |  | 0 |  | 0 |  | ns | 16 |

4027

## AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS (cont.)

| Parameter |  | Types |  |  |  |  |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M 4027-2 |  | M 4027-3 |  | M 4027-4 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| ${ }^{\text {t }}$ DH | Data in hold-time | 45 |  | 55 |  | 75 |  | ns | 16 |
| ${ }^{\text {t }}$ DHR | Data in hold time referenced to RAS | 95 |  | 120 |  | 160 |  | ns |  |
| ${ }^{\text {t CRP }}$ | Column to row strobe precharge time | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{t} \mathbf{C P}$ | Column precharge time | 60 |  | 80 |  | 110 |  | ns |  |
| $t_{\text {RFSH }}$ | Refresh period |  | 2 |  | 2 |  | 2 | ms |  |
| ${ }^{\text {twCs }}$ | Write command set-up time | 0 |  | 0 |  | 0 |  | ns | 17 |
| ${ }^{\text {t }}$ cWD | $\overline{\text { CAS }}$ to WRITE delay | 60 |  | 80 |  | 90 |  | ns | 17 |
| $t_{\text {RWD }}$ | RAS to WRITE delay | 110 |  | 145 |  | 175 |  | ns | 17 |
| $t^{\text {t }}$ | Data out hold time | 10 |  | 10 |  | 10 |  | $\mu \mathrm{s}$ |  |

CAPACITANCES ( $\mathrm{T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{BB}}=-5.7$ to -4.5 V )

| Parameter | Values |  | Unit | Notes |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Typ. |  |  |  |
|  | Input capacitance $\left(\mathrm{A}_{0}-\mathrm{A}_{5}\right), \mathrm{D}_{1 \mathrm{~N}}, \overline{\mathrm{CS}}$ | 4 | 5 | pF | 18 |
| $\mathrm{C}_{12}$ | Input capacitance $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WRITE}}$ | 8 | 10 | pF | 18 |
| $\mathrm{C}_{0}$ | Output capacitance $\left(\mathrm{D}_{\mathrm{OUT}}\right)$ | 5 | 7 | pF | $8-18$ |

1.Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
2. All voltages referenced to $\mathrm{V}_{\text {SS }}$. $\mathrm{V}_{\mathrm{BB}}$ must be applied before and removed after other supply voltages.
3. Output voltage will swing from $V_{S S}$ to $V_{C C}$ when enabled, with no output load. For purposes of maintaining data in standby mode, $V_{C C}$ may be reduced to $V_{S S}$ without affecting refresh operations or data retention. However, the $\mathrm{VOH}_{\mathrm{OH}}(\mathrm{min})$ specification is not guaranteed in this mode.
4. $T_{a m b}$ is specified for operation at frequencies to $t_{R C} \geqslant t_{R C}(\mathrm{~min})$. Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible provided that all AC parameters are met.
5. Current is proportional to cycle rate. I ${ }_{\text {DDI }}(\max )$ is measured at the cycle rate specified by $\mathrm{t}_{\mathrm{RC}}(\mathrm{min})$.
6. Icc depends on output loading. The $\mathrm{V}_{\text {cc }}$ supply is connected to the output buffer only.
7. All device pins at 0 volts except $V_{B B}$ which is at -5 V and the pin under test which is at +10 V .
8. Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
$9.0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {out }} \leqslant+10 \mathrm{~V}$.
10. AC measurements assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
11. Assumes that $t_{R C D} \leqslant t_{R C D}(\max )$.
12. Assumes that $t_{R C D} \geqslant t_{R C D}$ (max).
13. Measured with a load circuit equivalent to 2 TTL loads and 100 pF .
14. Operation within the $t_{R C D}(\max )$ limit insures that $t_{R A C}(\max )$ can be met. $t_{R C D}(\max )$ is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}(\max )$ limit, then access time is controlled exclusively by $t_{C A C}$.
15. $\mathrm{V}_{\text {IHC }}(\mathrm{min})$ or $\mathrm{V}_{\text {IH }}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{IL}}(\max )$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{1 H C}$ or $V_{1 H}$ and $V_{I L}$.
16. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
17. ${ }^{W}$ WCS, ${ }^{t}$ CWD, and ${ }^{t}$ RWD are restrictive operating parameters in a read/write or read/modify/write cycle only. If ${ }^{\text {t WCS }} \geqslant \mathrm{t}_{\text {WCS }}$ ( min ), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If $t_{C W D} \geqslant t_{C W D}(\min )$ and $t_{R W D} \geqslant t_{R W D}(\min )$, the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at
18. Effective capacitance is calculated from the equation: $C=\frac{\Delta Q}{\Delta V}$ with $\Delta V=3$ volts.

M 4027

READ CYCLE


WRITE CYCLE (early write)


## READ WRITE/READ MODIFY-WRITE CYCLE



## PAGE MODE READ CYCLE

$\overline{\text { RAS }}$
$\overline{\text { CAS }}$

ADORESS
$\overline{\text { CS }}$

Dout
$\overline{\text { WRITE }}$


## PAGE MODE WRITE CYCLE


$\overline{\text { RAS }}$ ONLY REFRESH CYCLE


## ADDRESSING

The 12 address bits required to decode one of 4096 cell locations within the M 4027 are multiplexed onto the 6 address inputs and latched into the on-chip row and column address latches.
Row Address Strobe ( $\overline{\mathrm{RAS}}$ ) latches the six row address bits onto the chip. Column Address Strobe ( $\overline{\mathrm{CAS}}$ ) latches the six column address bits plus Chip Select (CS) onto the chip.
Since the internal circuitry allows the columns information to be externally applied to the chip before it is actually required, the hold time requirements for column address and $\overline{\mathrm{CS}}$ are also referenced to $\overline{\mathrm{RAS}}$.
However, this gated CAS feature allows the systems designer to compensate for timing skews that may
be encountered in the multiplexing operation.
Since the Chip Select signal is not required until $\overline{\text { CAS }}$ time, which is well into the memory cycle, its
decoding time does not add to system access or cycle time.
Additional timing margin is gained because column address is not required until $\overline{\mathrm{CAS}}$ makes its negative transition.
The timing is further simplified by the positive transition of $\overline{\mathrm{CAS}}$ not being referenced to the positive transition of $\overline{\text { RAS }}$. In fact, $\overline{\mathrm{CAS}}$ need not go HIGH until the beginning of the next cycle.

## DATA INPUT/OUTPUT

Data to be written into selected storage cell of the memory chip is first stored in the on-chip data latch. The gating of this latch is performed with a combination of WRITE and $\overline{\text { CAS }}$ while $\overline{\text { RAS }}$ is active.
The later of this signals (WRITE or $\overline{\text { CAS }}$ ) to make its negative transition is the strobe for the Data In into the latch. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is activated prior to $\overline{\mathrm{CAS}}$, the Data In is strobe by $\overline{\mathrm{CAS}}$, and set-up time and hold time are referenced to CAS. If the Data In input is not available at CAS time or the cycle is a read-write or read-modify-write, the $\overline{W R I T E}$ signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS. (To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-write and page mode write cycles while the "early write" cycle diagram shows Data In referenced to CAS) Note that if the chip is unselected ( $\overline{\mathrm{CS}}$ high at $\overline{\mathrm{CAS}}$ time) $\overline{\text { WRITE }}$ commands are not executed and, consequently, data stored in the memory is unaffected. Data is retrieved from the memory in read cycle by maintaining WRITE in the inactive or high state throughout the portion of memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

## DATA OUTPUT CONTROL

At the beginning of a memory cycle, the state of the Data Out latch and buffer depend on the previous memory cycle.
Changes in the condition of Data Out latch are initiated by $\overline{\mathrm{CAS}}$. The negative transition of $\overline{\mathrm{CAS}}$ causes the Data Output ( $\mathrm{D}_{\mathrm{OUT}}$ ) to unconditionally go to its open-circuit state. If will remain open-circuited until after the access $\mathrm{D}_{\text {OUt }}$ time, the will assume the proper state for the type of cycle performed.
If the cycle is a read; read-modify-write, or a delayed write and the chip is selected, then the DOUT latch and buffer will contain the data from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then D Dut will contain the input data.
Once the DOUT goes active, it will remain active until the next negative transition of $\overline{\mathrm{CAS}}$.
If the cycle is a $\overline{C A S}$ only cycle (no $\overline{R A S}$ signal), then $D_{O U T}$ will assume the open - circuit state.
The same istrue for normal cycles (both $\overline{\mathrm{RAS}}$ and CAS present-when the chip is unselected DOut remains in the open-circuit state until the next negative transition of CAS.

However, when $\overline{R A S}$ only refresh cycles are continued for extended periods of time, Dout may eventually go open-circuit.
If the chip unselected, it will not accept a write command and the $\mathrm{D}_{\text {OUt }}$ will remain in the open-circuit state.

## INPUT/OUTPUT LEVELS

All inputs, including the two address strobes, interface directly with TTL.
The high-impedance, low-capacitance input characteristics simplify input driver selection by allowing use of standard logic elements rather than specially designed driver elements.
The 3-state output buffer is a low impedance to $\mathrm{V}_{\mathrm{CC}}$ for a logic "1" and a low impedance to $\mathrm{V}_{\mathrm{SS}}$ for a logic " 0 ".
The output resistance to $\mathrm{V}_{\mathrm{cc}}$ (logic " 1 " state) is 420 ohm maximum and 135 ohm tipically.
The output resistance to $V_{\text {SS }}$ (logic " 0 " state) is 125 ohm maximum and 35 ohm tipically.
The separate $\mathrm{V}_{\mathrm{cc}}$ pin allows the output buffer to be powered from supply voltage of the logic to which chip is interfaced.
During battery stand-by operation, the $\mathrm{V}_{\mathrm{cc}}$ pin may be unpowered without effecting the M 4027 refresh operation.
This allows all system logic, except $\overline{\mathrm{RAS}}$ timing circuitry and refresh address logic, to be turned off during battery stand-by to save power.

## REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row address every two millisecond or less.
Any cycle in which a $\overline{R A S}$ signal occurs, accomplished a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select ( $\overline{\mathrm{CS}}$ ) input.
A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell.
If, during a refresh cycle, the M 4027 receives a $\overline{\text { RAS }}$ signal but no $\overline{\text { CAS }}$ signal, the state of the output will not be affected. However, if " $\overline{\text { RAS }}$-only" refresh cycles (when RAS is the only signal applied to the chip) are contained for extended periods, the output buffer may eventually lose proper data and go open-circuit.
The output buffer will regain activity with the first cycle in which a $\overline{C A S}$ signal is applied to the chip.

## POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the M 4027 and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle.
Tipically, the power is 170 mW at $1 \mu \mathrm{sec}$ cycle rate for M 4027 with a worse case power of less than 470 mW at $320 \mu \mathrm{sec}$ cycle time.
To reduce the overall system power, the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ) should be decoded and supplied to only the selected chips.
The $\overline{\text { CAS }}$ must be supplied to all chips (to turn off the unselected output).
Those chips that did not receive a $\overline{\mathrm{RAS}}$, however, will not dissipate any power on the $\overline{\mathrm{CAS}}$ edges, except for that required to turn off the outputs.
If the $\overline{\mathrm{RAS}}$ signal is decoded and supplied only the selected chips, then the chip select ( $\overline{\mathrm{CS}}$ ) input of all chips can be at a logic 0 .
Then chips that receive a $\overline{\text { CAS }}$ but no $\overline{\mathrm{RAS}}$ will be unselected (output open-circuited) regardless of the Chip Select input.
For refresh cycles, however, either the $\overline{\mathrm{CS}}$ input for all chips must be high or the $\overline{\mathrm{CAS}}$ input must be held high to prevent several "wire-OR" outputs from turning on with opposing force. Note that the M 4027 will dissipate considerably less power when the refresh operation is accomplished with a " $\overline{\text { RAS }}$-only" cycle as opposed to a normal $\overline{\text { RAS }} / \overline{\mathrm{CAS}}$ memory cycle.

## PAGE MODE OPERATION

The "Page mode" feature of the M 4027 allows for successive memory operations at multiple column location of the same row address with increased speed without an increase in power.
This is done by strobing the row address into the chip and keeping the RAS signal at logic 0 throughout all successive memory cycles in which the row address is common.
This "Page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. The time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. The chip select input ( $\overline{\mathrm{CS}}$ ) is operative in page made cycles just as in normal cycles. It is not necessary that the chip be selected during the first operation in sequence of page cycles. Likewise, the $\overline{\mathrm{CS}}$ input can be used to select or disable any cycle(s) in a series of page cycles.
This feature allows the page boundary to be extended beyond the 64 column location in a single chip. The page boundary can be extended by applying $\overline{\text { RAS }}$ to multiple 4 K memory blocks and deconding $\overline{\mathrm{CS}}$ to select the proper block.

## POWER UP

The M 4027 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, SGS-ATES recommends sequencing of power supplies such that $\mathrm{V}_{\mathrm{BB}}$ is applied first and removed last. $\mathrm{V}_{\mathrm{BB}}$ should never be more positive than $\mathrm{V}_{\mathrm{SS}}$ when power is applied to $\mathrm{V}_{\mathrm{DD}}$.
Under system failure condiction in which one or more supplied exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing $\overline{\mathrm{RAS}}$ and Data Out to the inactive state. After power is applied to the device, the M 4027 requires several cycles before proper device operation is achieved.
Any 8 cycles which perform refresh are adequate for this purpose.

RECOGNIZED INDUSTRY STANDARD 16-PIN CONFIGURATION
150ns ACCESS TIME, 320ns CYCLE (M 4116-2)
200ns ACCESS TIME, 375ns CYCLE (M 4116-3)
250ns ACCESS TIME, 410ns CYCLE (M 4116-4)

- $\pm 10 \%$ TOLERANCE ON ALL POWER SUPPLIES $(+12 \mathrm{~V}, \pm 5 \mathrm{~V})$
- LOW POWER: 462 mW ACTIVE, 20 mW STANDBY (MAX)
- OUTPUT DATA CONTROLLED BY CAS AND UNLATCHED AT END OF CYCLE TO ALLOW

TWO DIMENSIONAL CHIP SELECTION AND EXTENDED PAGE BOUNDARY
COMMON I/O CAPABILITY USING "EARLY WRITE" OPERATION
READ-MODIFY-WRITE, RAS-ONLY REFRESH, AND PAGE-MODE CAPABILITY

- ALL INPUTS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC CHARGE
128 REFRESH CYCLES
MOSTEK 4116 PIN TO PIN REPLACEMENT
ECL COMPATIBLE ON $V_{b B}$ POWER SUPPLY (-5.7V)
-The M 4116 is a new generation MOS dynamic random access memory circuit organized as 16384 words by 1 bit. The technology used to fabricate the M 4116 is double-poly N-channel silicon gate.
This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum posssible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry through-out, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin.
Multiplexed address inputs permits the M 4116 to be packaged in a standard 16-pin DIP. The device is available in 16-lead dual in-line ceramic package.


## ABSOLUTE MAXIMUM RATINGS*

|  | Voltage on any pin relative to $\mathrm{V}_{\mathrm{BB}}$ | -0.5 to +20 | V |
| :---: | :---: | :---: | :---: |
|  | Voltage on $\mathrm{V}_{\text {DD }}, \mathrm{V}_{\text {CC }}$ supplies relative to $\mathrm{V}_{\text {Ss }}$ | -1 to +15 | V |
|  | $\mathrm{V}_{\text {BB }}-\mathrm{V}_{\text {SS }}\left(\mathrm{V}_{\text {DD }}-\mathrm{V}_{\text {SS }}>0 \mathrm{~V}\right)$ | 0 | $V$ |
| $\mathrm{T}_{\text {op }}$ | Operating temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature for ceramic package for plastic package | $\begin{aligned} & -65 \text { to }+150 \\ & -55 \text { to }+125 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| $l_{0}$ | Short circuit output current | -55 to +125 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation | 1 | W |

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ORDERING NUMBERS: M 4116-2/3/4 D1 for dual in-line ceramic package, metal-seal M 4116-2/3/4 F1 for dual in-line ceramic package, frit-seal

MECHANICAL DATA (dimensions in mm)
Dual in-line ceramic package
frit-seal


Dual in-line ceramic package metal-seal


## PIN CONNECTIONS



PIN NAMES
$\begin{array}{ll}\text { A }_{0}-A_{6} & \text { ADDRESS INPUTS } \\ \text { CAS } & \text { COLUMN ADDRESS STROBE } \\ \text { DIN } & \text { DATA IN } \\ \text { DOUT }_{\text {OUT }} & \text { DATA OUT } \\ \text { RAS } & \text { ROW ADDRESS STROBE } \\ \text { WRTTE } & \text { READ/WRITE INPUT } \\ V_{\text {BB }} & \text { POWER }(-5 V) \\ V_{\text {CC }} & \text { POWER }(+5 V) \\ V_{\text {DD }} & \text { POWER }(+12 V) \\ V_{S S} & \text { GROUND }\end{array}$
BLOCK DIAGRAM


BECOMMENDED DC OPERATING CONDITIONS $\left(\mathrm{T}_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}\right)^{1}$

| Parameter |  | Types |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $V_{\text {DD }}$ | Supply voltage | 10.8 | 12 | ] 13.2 | V | 2 |
| $V_{\text {cc }}$ | Supply voltage | 4.5 | 5 | 5.5 | V | 2.3 |
| $V_{\text {SS }}$ | Supply voltage | 0 | 0 | 0 | V | 2 |
| $V_{\text {Br }}$ | Supply voltage | -4.5 | -5 | -5.7 | V | 2 |
| $\mathrm{V}_{\mathrm{HHC}}$ | Input high voltage on $\overline{\text { RAS }}$, $\overline{\text { CAS }}$, WRITE | 2.7 | - | 7 | V | 2 |
| ${ }^{4} V_{\text {IH }}$ | Input high voltage, all inputs except $\overline{\text { RAS }}$, $\overline{\text { CAS }}$, $\overline{\text { WRITE }}$ | 2.4 | - | 7 | V | 2 |
| $V_{\text {IL }}$ | Input low voltage, all inputs | -1 | - | 0.8 | V | 2 |

DC ELECTRICAL CHARACTERISTICS $\left(T_{\text {amb }}=0 \text { to } 70^{\circ} \mathrm{C}\right)^{1}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathrm{Cc}}=5 \mathrm{~V} \pm 10 \%$; $V_{\mathrm{BB}}=-5.7$ to $-4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Parameter |  | Test conditions | Types |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M 4116-2/3 | M 4116-4 |  |  |  |
|  |  | Min. | Max. | Min. | Max. |  |  |
| IDD1 | Average operating current |  | $\overline{\text { RAS }}, \overline{C A S}$ cycling ${ }^{t_{R C}}=t_{R C}(\min )$ |  | 35 |  | 35 | mA | 4 |
| ${ }^{1} \mathrm{CCl}$ | Average operating current |  |  |  |  |  |  |  | 5 |
| ${ }^{1} \mathrm{BB} 1$ | Average operating current |  |  | 200 |  | 200 | $\mu \mathrm{A}$ |  |
| TDD2 | Standby current | $\begin{aligned} & \overline{\text { RAS }}=V_{\text {IHC }} \\ & D_{\text {OUT }}=\text { High impedance } \end{aligned}$ |  | 1.5 |  | 1.5 | mA |  |
| $i_{\text {cc2 }}$ | Standby current |  | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |  |
| ${ }^{1}{ }^{\text {BB2 }}$ | Standby current |  |  | 100 |  |  | $\mu \mathrm{A}$ |  |
| IDD3 | Refresh average current | Refresh mode: $\overline{\text { RAS cycling }}$$\begin{aligned} & \overline{C A S}=V_{1 H C} \\ & t_{R C}=t_{R C}(\text { min }) \end{aligned}$ |  | 27 |  | 27 | mA | 4 |
| Icc3 | Refresh average current |  | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {BB3 }}$ | Refresh average current |  |  | 200 |  |  | $\mu \mathrm{A}$ |  |
| IDD4 | Page mode average current | Page mode: $\overline{\text { RAS }}=V_{I L}$ CAS cycling $t_{P C}=t_{P C}(\mathrm{~min})$ |  | 27 |  | 27 | mA | 4 |
| ICC4 | Page mode average current |  |  |  |  |  |  | 5 |
| TBB4 | Page mode average current |  |  | 200 |  |  | $\mu \mathrm{A}$ |  |
| ! (L) | Input leakage current | $\begin{aligned} & V_{B B}=-5 V \\ & 0 V \leqslant V_{1 N} \leqslant+7 V \text {, all other } \\ & \text { pins not under test }=0 \text { volts } \end{aligned}$ | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |  |
| 10(L) | Output leakage current | DOUT in disabled $0 V \leqslant V_{\text {OUT }} \leqslant+5.5 \mathrm{~V}$ | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | IOUT $=-5 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V | 3 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | IOUT $=4.2 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V | 3 |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDIT. $\left(\mathrm{T}_{\mathrm{amb}}=0 \text { to } 70^{\circ} \mathrm{C}\right)^{1}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=-5.7$ to -4.5 V )

| Parameter |  | Types |  |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M 4116-2 |  | M 4116-3 |  | M 4116-4 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Random read or write cycle time | 320 |  | 375 |  | 410 |  | ns | 9 |
| $\mathrm{t}_{\text {RWC }}$ | Read-write cycle time | 320 |  | 375 |  | 425 |  | ns | 9 |
| $t_{\text {RMW }}$ | Read modify write cycle time | 320 |  | 405 |  | 500 |  | ns | 9 |
| ${ }^{\text {t }}{ }^{\text {r }}$ | Page mode cycle time | 170 |  | 225 |  | 275 |  | ns | 9 |
| $\mathrm{t}_{\text {RAC }}$ | Access time from $\overline{\text { RAS }}$ |  | 150 |  | 200 |  | 250 | ns | 10,12 |
| ${ }^{t} \mathrm{CAC}$ | Access time from $\overline{\text { CAS }}$ |  | 100 |  | 135 |  | 165 | ns | 11,12 |
| $\mathrm{t}_{\text {OFF }}$ | Output buffer turn-off delay | 0 | 40 | 0 | 50 | 0 | 60 | ns | 13 |
| $t_{T}$ | Transition time (rise and fall) | 3 | 35 | 3 | 50 | 3 | 50 | ns | 8 |
| $t_{\text {RP }}$ | $\overline{\text { RAS }}$ precharge time | 100 |  | 120 |  | 150 |  | ns |  |
| $t_{\text {RAS }}$ | $\overline{\text { RAS }}$ pulse width | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns | , |
| ${ }^{\text {t }}$ RSH | $\overline{\mathrm{RAS}}$ hold time | 100 |  | 135 |  | 165 |  | ns |  |
| ${ }^{t} \mathrm{CSH}$ | $\overline{\text { CAS }}$ hold time | 150 |  | 200 |  | 250 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCD}}$ | $\overline{\text { RAS }}$ to CAS delay time | 20 | 50 | 25 | 65 | 35 | 85 | ns | 14 |
| $t_{\text {cha }}$ | $\overline{\text { CAS }}$ pulse width | 100 |  | 135 |  | 165 |  | ns |  |
| ${ }^{\text {t }}$ CRP | $\overline{\text { CAS }}$ to $\overline{\text { RAS }}$ precharge time | -20 |  | -20 |  | -20 |  | ns |  |
| $t_{\text {ASR }}$ | Row address set-up time | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{\text {t }}$ RAH | Row address hold time | 20 |  | 25 |  | 35 |  | ns |  |
| ${ }^{\text {tasc }}$ | Column address set-up time | -10 |  | -10 |  | -10 |  | ns |  |
| ${ }^{\text {t }}$ CAH | Column address hold time | 45 |  | 55 |  | 75 |  | ns |  |
| ${ }^{\text {taR }}$ | Column address hold time referenced to RAS | 95 |  | 120 |  | 160 |  | ns |  |
| $\mathrm{t}_{\text {RCS }}$ | Read command set-up time | 0 |  | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCH}}$ | Read command hold time | 0 |  | 0 |  | 0 |  | ns |  |
| ${ }^{\text {t WCH }}$ | Write command hold time | 45 |  | 55 |  | 75 |  | ns |  |
| $t_{\text {WCR }}$ | Write command hold time referenced to $\overline{\text { RAS }}$ | 95 |  | 120 |  | 160 |  | ns |  |
| $t_{\text {WP }}$ | Write command pulse width | 45 |  | 55 |  | 75 |  | ns |  |
| $t_{\text {RWL }}$ | Write command to RAS lead time | 50 |  | 70 |  | 85 |  | ns |  |
| ${ }^{\text {t }}$ CWL | Write command to $\overline{\text { CAS }}$ lead time | 50 |  | 70 |  | 85 |  | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data-in set-up time | 0 |  | 0 |  | 0 |  | ns | 15 |
| ${ }^{\text {t }}$ DH | Data-in hold time | 45 |  | 55 |  | 75 |  | ns | 15 |
| ${ }^{\text {t }}$ DHR | Data-in hold time referenced to $\overline{\mathrm{RAS}}$ | 95 |  | 120 |  | 160 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CP}$ | $\overline{\text { CAS }}$ precharge time (for page mode cycle only) | 60 |  | 80 |  | 100 |  | ns |  |
| treF | Refresh period |  | 2 |  | 2 |  | 2 | ns |  |
| twCS | $\overline{\text { WRITE }}$ command set-up time | -20 |  | -20 |  | -20 |  | ns | 16 |
| ${ }^{\text {t }}$ cWD | $\overline{\text { CAS }}$ to WRITE delay | 60 |  | 80 |  | 90 |  | ns | 16 |
| $\mathrm{t}_{\text {RWD }}$ | $\overline{\text { RAS }}$ to WRITE delay | 110 |  | 145 |  | 175 |  | ns | 16 |

1. $T_{a m b}$ is specified here for operation at frequencies to $t_{R C} \geqslant t_{R C}(\min )$. Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.
2. All voltages referenced to $\mathrm{V}_{\text {ss }}$.
3. Output voltage will swing from $V_{S S}$ to $V_{C C}$ when activated with no current loading. For purposes of maintaining data in standby mode, $V_{C C}$ may be reduced to $V_{S S}$ without affecting refresh operations or data retention. However, the $\mathrm{V}_{\mathrm{OH}}(\mathrm{min})$ specification is not guaranteed in this mode.
N.IDD1' IDD3 and IDD4 depend on cycle rate.
4. ICC1 and $I_{C C 4}$ depend upon output loading. During read out of high level data $V_{C C}$ is connected through a low impedance to data out. At all other times I CC consists of leakage currents only.
5. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
W. AC measurements assume $\mathrm{t}_{\mathrm{T}}=5 \mathrm{~ns}$.
6. $V_{I H C}(\min )$ or $V_{I H}(\min )$ and $V_{I L}(\max )$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{I H C}$ or $V_{I H}$ and $V_{I L}$.
. The specifications for $t_{R C}(\min )$ and $t_{R W C}(\min )$ are used only to indicate cycle time at which proper operation over the full temperature range $\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{amb}} \leqslant 70^{\circ} \mathrm{C}\right)$ is assured.
7. Assumes that $t_{R C D} \leqslant t_{R C D}$ (max). If $t_{R C D}$ is greater than the maximum recommended value shown in this table, $t_{\text {RAC }}$ will increase by the amount that $t_{\text {RCD }}$ exceeds the value shown.
8. Assumes that $t_{R C D} \geqslant t_{R C D}$ (max).
9. Measured with a load equivalent to 2 TTL loads and 100 pF .
10. ${ }^{\text {OFF }}$ (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the $t_{R C D}$ (max) limit insures that $t_{\text {RAC }}$ (max) can be met. $t_{\text {RCD }}$ (max) is specified as a reference point only; if $t_{R C D}$ is greater than the specified $t_{R C D}(\max )$ limit, then access time is controlled exclusively by $t_{C A C}$.
12. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
13. $t_{W C S}, t_{C W D}$ and $t_{\text {RWD }}$ are not restrictive operating parameters. They are included in the data sheet as electrical \& characteristics only: If twCS $\geqslant$ twcs ( min ), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $\mathrm{t}_{\mathrm{CWD}} \geqslant \mathrm{t}_{\mathrm{CWD}}(\mathrm{min})$ and $\mathrm{t}_{\mathrm{RWD}} \geqslant \mathrm{t}_{\mathrm{RWD}}(\mathrm{min})$, the cycle is

- a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of con-
ditions is satisfied the condition of the data out (at access time) is indeterminate.

77. Effective capacitance calculated from the equation $C=\frac{I \Delta t}{\Delta v}$ with $\Delta v=3$ volts and power suppliesat nominal levels. $18 . \overline{C A S}=V_{\text {IHC }}$ to disable DOUT:

| S | Parameter | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{1} 1$ | Input capacitance ( $\mathrm{A}_{0}-\mathrm{A}_{6}$ ) DIN |  | 4 | 5 | pF | 17 |
| $\mathrm{C}_{12}$ | Input capacitance $\overline{\text { RAS }}$, $\overline{\text { CAS }}$, $\overline{\text { WRITE }}$ |  | 8 | 10 | pF | 17 |
| 喪 | Output capacitance ( $\mathrm{D}_{\text {OUT }}$ ) |  | 5 | 7 | pF | 17,18 |

READ CYCLE


WRITE CYCLE (EARLY WRITE)



PAGE MODE READ CYCLE


PAGE MODE WRITE CYCLE


## DESCRIPTION

ystem oriented features include $\pm 10 \%$ tolerance on all power supplies, direct interfacing capability with figh performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which liminate the need for interface registers, and two chip select methods to allow the user to determine the ppropriate speed/power characteristics of his memory system. The M 4116 also incorporates several lexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control fif the clock inputs ( $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ and $\overline{\mathrm{WRITE}}$ ) allows common I/O capability, two dimensional chip selecion, and extended page boundaries (when operating in page mode).

## $t$

## NDDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the M 4116 are multiplexed into the 7 address inputs and latched into the on-chip address latches by externally applying two negalive going TTL-level clocks. The first clock, the Row Address Strobe ( $\overline{\mathrm{RAS}}$ ), latches the 7 row address lits into the chip. The second clock, the Column Address Strobe ( $\overline{\mathrm{CAS}}$ ), subsequently latches the 7 polumn address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logibally in such a way that the address multiplexing operation is done outside of the critical path timing fequence for read data access. The later events in the CAS clock sequence are inhibited until the occurnce of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS lock to be externally activated as soon as the Row Address Hold Time specification ( $\mathrm{t}_{\mathrm{RAH}}$ ) has been arisfiad and the address inputs have been changed from Row address to Column address information. lote that CAS can be activated at any time after $t_{\text {RAH }}$ and it will have no effect on the worst case data locess time ( $t_{\text {RAC }}$ ) up to the point in time when the delayed row clock no longer inhibits the remaining equence of column clocks. Two timing end-points result from the internal gating of CAS which are ;alled $t_{R C D}$ ( min ) and $\mathrm{t}_{\mathrm{RCD}}$ (max). No data storage or reading errors will result if $\overline{C A S}$ is applied to the 4116 at a point in time beyond the $t_{\text {RCD }}$ (max) limit. However, access time will then be determined ixclusively by the access time from $\overline{\mathrm{CAS}}\left(\mathrm{t}_{\mathrm{CAC}}\right)$ rather than from $\overline{\mathrm{RAS}}$ ( $\mathrm{t}_{\text {RAC }}$ ), and access time from RAS will be lengthened by the amount that $t_{R C D}$ exceeds the $t_{R C D}$ (max) limit.

## DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and UAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the itrobe for the Data In ( $\mathrm{D}_{\mathrm{IN}}$ ) register. This permits several options in the write cycle timing. In a write eycle, if the WRITE input is brought low (active) prior to $\overline{\text { CAS }}$, the $D_{\text {IN }}$ is strobed by $\overline{\text { CAS }}$, and the set-up and hold times are referenced to $\overline{\text { CAS }}$. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the $\overline{\text { WRITE }}$ signal will be delayed until after $\overline{\mathrm{CAS}}$ has made its negative fransition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, $\mathrm{D}_{\mathbb{I N}}$ is referenced to WRITE in the timmg diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram hows $D_{\text {IN }}$ referenced to $\overline{\text { CAS }}$ ).
Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state Wroughout the portion of the memory cycle in which $\overline{\text { CAS }}$ is active (low). Data read from the selected sell will be available at the output within the specified access time.

## DATA OUTPUT CONTROL

The normal condition of the Data Output (Dout) of the M 4116 is the high impedance (open-circuit) ifate. That is to say, anytime $\overline{\text { CAS }}$ is at a high level, the Dout pin will be floating. The only time the putput will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. Dout will emain valid from access time until $\overline{\mathrm{CAS}}$ is taken back to the inactive (high level) condition.

## DATA OUTPUT CONTROL (continued)

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once, having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not $\overline{\text { RAS }}$ goes into precharge.
If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the $\mathrm{D}_{\mathrm{OUT}}$ pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even through data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).
This type of output operation results in some very significant system implications.
Common I/O Operation - If all write operations are handled in the "early write" mode, then $\mathrm{D}_{\text {IN }}$ can be connected dorectly to $\mathrm{D}_{\text {Out }}$ for a common I/O data bus. .
$D_{\text {Out }}$ will remain valid during a read cycle from $\mathrm{t}_{\mathrm{CAC}}$ until $\overline{\mathrm{CAS}}$ goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.
Two Methods of Chip Selection - Since Dout is not latched, $\overline{\text { CAS }}$ is not required to turn off the outputs of unselected memory devices in a matrix. This means that both CAS and/or RAS can be decoded for chip selection. If both $\overline{R A S}$ and $\overline{\mathrm{CAS}}$ are decoded, then a two dimensional ( $\mathrm{X}, \mathrm{Y}$ ) chip select array can be realized.
Extended Page Boundary - Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column location in a single chip. (See page-mode operation).

## OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to $\mathrm{V}_{\mathrm{cc}}$ for a logic 1 and a low impedance to $V_{S S}$ for a logic 0 . The effective resistance to $V_{c c}$ (logic 1 state) is $420 \Omega$ maximum and $135 \Omega$ typically. The resistance to $V_{\text {ss }}$ (logic 0 state) is $95 \Omega$ maximum and $35 \Omega$ typically. The separate $\mathrm{V}_{\mathrm{cc}}$ pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the $\mathrm{V}_{\mathrm{cc}}$ pin may have power removed without affecting the M 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

## PAGE MODE OPERATION

The "Page Mode" feature of the M 4116 allows for successive memory operations at multiplie column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\mathrm{RAS}}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.
The page boundary of a single M 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16 K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. $\overline{\text { RAS }}$ is applied to all devices to latch the row address into each device and the CAS is decoded and serves as a page cycle select signal. Only those devices which receive both $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ signals will execute a read or write cycle.

## EFRESH

Sfresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 addresses within each 2 millisecond time interval. Although any normal memory cycle will perform refresh operation, this function is most easily accomplished with " $\overline{\text { RAS }}$-only" cycles. $\overline{R A S}-o n l y$ fresh results in a substantial reduction in operating power. This reduction in power is reflected in the o 3 specification.

## 3WER CONSIDERATIONS

post of the circuitry used in the M 4116 is dynamic and most of the power drawn is the result of an adress strobe edge. Conseguently, the dynamic power is primarily a function of operating frequency rather active duty cycle. This current characteristic of the M 4116 precludes inadverten burn out of the ivice in the event that the clock inputs become shorted to ground due to system malfunction.
ithough no particular power supply noise restriction exists other than the supply voltages remain within specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise sulting from the transient current of the device. This insures optimum system performance and rebility. Bulk capacitance requirements are minimal since the M 4116 draws very little steady state (DC) irrent.
h system applications requiring lower power dissipations, the operating frequency (cycle rate) of the 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be wered in accordance with the $I_{D D 1}$ (max) spec limit equation.
lote : The M 4116-4 is guaranteed to have a maximum $\mathrm{I}_{\mathrm{DD1}}$ requirement of 35 mA @ 410 ns cycle with an ambient temperature range from $0^{\circ}$ to $70^{\circ} \mathrm{C}$. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum $I_{D D 1}$ requirement of under 20 mA with an ambient temperature range from $0^{\circ}$ to $70^{\circ} \mathrm{C}$.

Wthough $\overline{\text { RAS }}$ and/or $\overline{\text { CAS }}$ can be decoded and used as a chip select signal for the M 4116 overall sysfom power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices those which do not receive a $\overline{\mathrm{RAS}}$ ) will remain in a low power (standby) mode regardless of the state f CAS.

## HOWER UP

The M 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating Bonditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, SGS-ATES recommends sequencing of power supplies such that $\mathrm{V}_{\mathrm{BB}}$ is applied first and removed last. $\nabla_{\text {BB }}$ should never be more positive than $\mathrm{V}_{\text {SS }}$ when power is applied to $\mathrm{V}_{\mathrm{DD}}$.
pnder system failure conditions in which one or more supplies exceed the specified limits significant adlitional margin against catastrophic device failure may be achieved by forcing $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ to the inacive state (high level).
fter power is applied to be device, the M 4116 requires several cycles before proper device operation is ichieved. Any 8 cycles which perform refresh are adequate for this purpose.

K-BIT READ ONLY MEMORY<br>8K $\times 8$ ORGANIZATION - EDGE ENABLED OPERATION ( $\overline{C E}$ )<br>250 ns ACCESS TIME, 375 ns CYCLE TIME FOR M36000-4<br>300 ns ACCESS TIME, 450 ns CYCLE TIME FOR M36000-5<br>SINGLE $+5 \mathrm{~V} \pm 10 \%$ POWER SUPPLY<br>LOW POWER DISSIPATION: 220 mW MAX ACTIVE<br>LOW STANDBY POWER DISSIPATION: 35 mW MAX ( $\overline{\mathrm{CE}} \mathrm{HIGH}$ )<br>ON CHIP LATCHES FOR ADDRESSES (CONTROLLED BY CE INPUT)<br>INPUTS AND THREE-STATE OUTPUTS - TTL COMPATIBLE<br>OUTPUT DRIVE 2 TTL LOADS AND 100 pF<br>STANDARD 24 PIN DIP (EPROM PIN OUT COMPATIBLE)

The M36000 is a N-channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. his device incorporates advanced circuit techniques designed to provide maximum circuit density and Wiability with the highest possible performance, while maintaining low power dissipation and wide Werating margins. The M36000 utilizes a static storage cell with clocked control periphery which allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining He chip enable ( $\overline{\mathrm{CE}}$ ) input at a TTL high level. In this mode, power dissipation is reduced to typically \$ mW, as compared to unclocked devices which draw full power continuously. In system operation, a fevice is selected by the $\overline{\mathrm{CE}}$ input, while all others are in a low power mode, reducing the overall system Fower. The edge enabled operation means greater system flexibility and an increase in system speed, Faking this device ideally suited for 8 bit microprocessor systems such as those which utilize the Z80. t can offer significant cost advantages over PROM. The M36000 is available in 24-lead dual in-line plastic or ceramic package.

AbSOLUTE MAXIMUM RATINGS*

| $V_{1}$ | Voltage on any pin with respect to Ground | -1 to | +7 | V |
| :---: | :---: | :---: | :---: | :---: |
| $P_{\text {tot }}$ | Total power dissipation |  | 1 | W |
| $T_{\text {stg }}$ | Storage temperature: for ceramic package | -65 to | +150 | ${ }^{\circ} \mathrm{C}$ |
|  | for plastic package | -55 to | + 125 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating temperature | 0 to | +70 | ${ }^{\circ} \mathrm{C}$ |

[^32]DRDERING NUMBERS: M36000-4 B1 for dual in-line plastic package
M36000-4 D1 for dual in-line ceramic package
M36000-4 F1 for dual in-line ceramic package, frit-seal
M36000-5 B1 for dual in-line plastic package
M36000-5 D1 for dual in-line ceramic package
M36000-5 F1 for dual in-line ceramic package, frit-seal

MECHANICAL DATA (dimensions in mm)

Dual in-line plastic package


Dual in-line ceramic package


Dual in-line ceramic package, frit-seal

$$
\_^{1336^{\mathrm{max}}}
$$



CONNECTION DIAGRAM


BLOCK DIAGRAM



IATIC ELECTRICAL CHARACTERISTICS ${ }^{1}\left(T_{a m b}=0\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| E | Parameter | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{VOH}^{\text {r }}$ | Output high voltage | ${ }^{1} \mathrm{OH}^{=}=-220 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| NOL | Output low voltage | $\mathrm{I}_{\mathrm{OL}}=3.3 \mathrm{~mA}$ |  |  | 0.4 | $\checkmark$ |
| 21 | Input leakage current | $\mathrm{V}_{1}=0$ to 5.5 V | -10 |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output leakage current | Device unselected; $\mathrm{V}_{0}=0$ to 5.5 V | -10 |  | 10 | $\mu \mathrm{A}$ |
| Hecl | Supply current (active) ${ }^{2}$ |  |  |  | 40 | mA |
| Cc2 | Supply current (standby) | $\overline{\mathrm{CE}}$ high |  |  | 8 | mA |

令
IVNAMIC ELECTRICAL CHARACTERISTICS ${ }^{1}$ ( $\mathrm{T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| \% | Parameter | Test conditions | M36000-4 |  | M36000-5 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | Min. | Max. | Min. | Max. |  |
| ${ }^{t} \mathrm{C}$ | Cycle time | Output load $=2$ TTL gate and 100 pF , <br> transition times $=20 \mathrm{~ns}$ | 375 |  | 450 |  | ns |
| ${ }^{\text {ta }}$ | $\overline{\mathrm{CE}}$ pulse width |  | 250 |  | 300 |  | ns |
| $t_{A C}$ | $\overline{\mathrm{CE}}$ access time |  |  | 250 |  | 300 | ns |
| toff | Output turn off delay |  |  | 60 |  | 75 | ns |
| ${ }_{8}{ }^{\text {AH }}$ | Address hold time |  | 60 |  | 75 |  | ns |
| AAS | Address setup time |  | 0 |  | 0 |  | ns |
| 7p | $\overline{C E}$ precharge time |  | 125 |  | 150 |  | ns |

## Ötes:

A minimum $100 \mu \mathrm{~s}$ time delay is required after the application of $V_{C C}(+5 \mathrm{~V})$ before propex device operation is achieved. CE must be at $\mathrm{V}_{\mathrm{IH}}$ for this time period.
Current is proportional to cycle rate. ${ }^{\mathrm{CC}} 1$ is measured at the specified minimum cycle time.

CAPACITANCE ( $\mathrm{T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ )

| Parameter |  | Test conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| $C_{1}$ | Input capacitance |  | Capacitance measured with Boonton Meter or effective value calculated from: $C=\frac{\Delta Q}{\Delta V}$ with $\Delta V=3 V$ |  | 5 | 8 | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  |  | 7 | 15 | pF |

## DESCRIPTION OF OPERATION

The M36000 is controlled by the chip enable ( $\overline{\mathrm{CE}}$ ) input. A negative going edge at the $\overline{\mathrm{CE}}$ input will activate the device as well as strobe and latch the inputs into the onchip address registers. New address data can be applied in anticipation of the next cycle once the address hold time specification has been met. At access time the outputs will become active and contain the data read from the selected location. The outputs will remain latched and active until $\overline{\mathrm{CE}}$ is returned to the inactive state.

WAVEFORMS (One cycle)


Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for an infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. This publication supersedes and substitutes all information previously supplied.

SGS - ATES GROUP OF COMPANIES
Italy - France - Germany - Singapore - Sweden - United Kingdom - U.S.A.
©SGS-ATES Componenti Elettronici SpA, 1979-Printed in Italy


[^0]:    * For example
    ** In synchronism with the clock
    $0=V_{S S}$
    $1=G N D$
    $x=$ Don't care

    F = Floating
    $Y=$ Digital or analog signal
    $Z=$ Logic level

[^1]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages values are refered to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

[^2]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

    * All voltage are referred to $\mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{SS} 2}$.

[^3]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** This voltage is with respect to $\mathrm{V}_{\text {SS }}$ (GND) pin voltage.
    \%
    PRDERING NUMBERS: M 108 B1 for dual in-line plastic package

[^4]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^5]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in
    the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltage are referred to $\mathrm{V}_{\text {SS }}$ pin voltage.

[^6]:    - Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages are with respect to $\mathrm{V}_{\mathrm{SS}}$ (GND).

[^7]:    DRDERING NUMBERS: M191 B1

[^8]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages are with respect to $\mathrm{V}_{\mathrm{SS}}$ (GND).

[^9]:    * Stresses above those listed under "Absolute Maximum Ratings"may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages are with respect to $\mathrm{V}_{\mathrm{SS}}$ (GND)

[^10]:    VERY IMPORTANT NOTE: TONIC is the input note, corresponding to the selected key, divided by 16.

[^11]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

    * This voltage is with respect to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

[^12]:    * Measured at $50 \%$ of the swing.
    ** Measured between $10 \%$ and $90 \%$ of the swing.

[^13]:    Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maxi-
    e mum rating conditions foe extended periods may affect device reliability.

    This voltage is with respect to $V_{S S}$ pin voltage.
    $t$

    TRDERING NUMBERS: M253 B1 X.X for dual in-line plastic package M253 B1 AA and AC for standard music content

[^14]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

    - All voltages value are referred to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

[^15]:    * Measured at $50 \%$ of the swing
    ** Measured between $10 \%$ and $90 \%$ of the swing

[^16]:    - Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages value are referred to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

[^17]:    © Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

    * All voltages are with respect to $\mathrm{V}_{\mathrm{SS}}$ (GND).

    DRDERING NUMBERS: M258 B1 for dual in-line plastic package
    M259 B1 for dual in-line plastic package

[^18]:    * This is a bidirectional pin. Used as an input it allows the chip reset; used as an output it can reset other devices.
    ** This pin generates a down beat trigger which can be used to drive an external lamp to indicate the first beat of the first bar of each rhythm.

[^19]:    * Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** This voltage value are referred to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

[^20]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in * the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** This voltage is with respect to $\mathrm{V}_{\text {SS }}$ (GND) pin voltage.

[^21]:    1

[^22]:    - Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    * With respect to $\mathrm{V}_{\mathrm{SS}}$ (GND) pin.

    ORDERING NUMBERS: M714 D1 for dual in-line ceramic package frit seal
    M714 B1 for dual in-line plastic package

    ## MECHANICAL DATA Dimensions in mm

[^23]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages are with respect to $V_{S S}$ (GND).

[^24]:    * Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages are with respect to $\mathrm{V}_{\mathrm{SS}}$ (GND).

[^25]:    "Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

    * All voltages values are refered to $V_{S S}$ pin voltage.

    DRDERING NUMBERS: M 7XX B1 for dual in-line plastic package
    
    MECHANICAL DATA
    
    $20^{\text {max }}$
    

[^26]:    * Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicate in the "Recommended operating conditions" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages are refered to $\mathrm{V}_{\text {SS }}$ pin voltage.

[^27]:    * Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages are referred to $\mathrm{V}_{\text {SS }}$ pin voltage.

[^28]:    *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for - extended periods may affect device reliability.
    ** All voltages are referred to $\mathrm{V}_{\text {SS }}$ pin voltage.

[^29]:    * Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
    ** All voltages values are refered to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.
    ORDERING NUMBER: M 1130 B1
    MECHANICAL DATA

[^30]:    * All voltage are referred to GND pin voltage
    s
    ORDERING NUMBERS: M 2102A - B1 for dual-in-line plastic package
    M 2102A - D1 for dual-in-line ceramic package, metal-seal
    M 2102A - F1 for dual-in-line ceramic package, frit-seal
    M 2102AL - B1 for dual-in-line plastic package
    M 2102AL - D1 for dual-in-line ceramic package, metal-seal
    M 2102AL - F1 for dual-in-line ceramic package, frit-seal

[^31]:    * Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^32]:    * Stresses greater than those listed under "Abşolute Maximum Ratings" may cause permanent damage to the device.
    \%. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating conditions of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

