

MOS Memory

1995



DRAM

PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.



Certificate No FM 24651

TABLE OF CONTENTS


l.	FUNCTION GUIDE
	1. Introduction · · · · · · · · · · · · · · · · · · ·
	2. Product Guide
	3. Cross Reference Guide · · · · · · · · · · · · · · · · · · ·
	4. Ordering Information 6
	444 55 44 54 44
II.	1M DRAM Data Sheet
	1. KM41C1000C/CL/CSL · · · · · · · · · · · · · · · · · · ·
	2. KM44C256C/CL/CSL · · · · · 90
Ш	4M DRAM Data Sheet
••••	
	3. KM41C4000C/CL/CSL · · · · · · 109
	4. KM41C4002C······127
	5. KM44C1000C/CL/CSL146
	6. KM44C1010C······165
	7. KM44C1002C······184
	8. KM44C1003C/CL/CSL · · · · · · · · · · · · · · · · · · ·
	9. KM44C1004C/CL/CSL226
	10. KM41V4000C/CL/CLL
	11. KM44V1000C/CL/CLL
	12. KM44V1004C/CL/CLL ······286
N /	4M B/W DRAM Data Sheet
ıv.	4W B/W DRAW Data Sneet
	13. KM48C512B/BL/BLL309
	14. KM48C514B/BL/BLL323
	15. KM49C512B/BL/BLL338
	16. KM416C256B/BL/BLL351
	17. KM416C254B/BL/BLL373
	18. KM416C156B/BL/BLL409
	19. KM416C157B/BL/BLL430
	20. KM418C256B/BL/BLL451
	21. KM48V512B/BL/BLL472
	22. KM48V514B/BL/BLL······485
	23. KM416V256B/BL/BLL500
	24. KM416V254B/BL/BLL521
V.	16M DDAM Data Chast
v.	16M DRAM Data Sheet
	25. KM41C16000A/AL/ALL/ASL559
	26. KM41C16002A/AL/ASL · · · · · · · · · · · · · · · · · · ·
	27. KM44C4000A/AL/ASL591
	28. KM44C4100A/ALL/ASL · · · · · 608
	29. KM44C4010A/AL/ALL/ASL625


TABLE OF CONTENTS (Continued)

	30. KM44C4110A/ALL/ASL · · · · · · · · · · · · · · · · · · ·	642
	31. KM44C4002A/AL/ASL · · · · · · · · · · · · · · · · · · ·	659
	32. KM44C4102A/ALL/ASL · · · · · · · · · · · · · · · · · · ·	677
	33. KM44C4003A/AL/ASL · · · · · · · · · · · · · · · · · · ·	695
	34. KM44C4103A/AL/ASL · · · · · · · · · · · · · · · · · · ·	714
	35. KM44C4004A/ALL/ASL · · · · · · · · · · · · · · · · · · ·	733
	36. KM44C4104A/ALL/ASL · · · · · · · · · · · · · · · · · · ·	751
	37. KM41V16000A/AL/ALL/ASL · · · · · · · · · · · · · · · · · · ·	769
	38. KM44V4000A/AL/ASL · · · · · · · · · · · · · · · · · · ·	784
,	39. KM44V4100A/AL/ALL/ASL · · · · · · · · · · · · · · · · · · ·	801
	40. KM44V4004A/AL/ALL/ASL · · · · · · · · · · · · · · · · · · ·	
	41. KM44V4104A/ALL/ASL · · · · · · · · · · · · · · · · · · ·	836
V١	16M B/W DRAM Data Sheet	
٧ ١.		
	42. KM48C2000A/AL/ASL · · · · · · · · · · · · · · · · · · ·	857
	43. KM48C2100A/AL/ASL	871
	44. KM48C2004A/AL/ASL · · · · · · · · · · · · · · · · · · ·	885
	45. KM48C2104A/ALL/ASL · · · · · · · · · · · · · · · · · · ·	906
	46. KM48V2000A/AL/ALL/ASL · · · · · · · · · · · · · · · · · · ·	927
	47. KM48V2100A/AL/ASL · · · · · · · · · · · · · · · · · · ·	
	48. KM48V2004A/AL/ASL · · · · · · · · · · · · · · · · · · ·	
	49. KM48V2104A/AL/ASL · · · · · · · · · · · · · · · · · · ·	
	50. KM416C1000A/A-L/A-F · · · · · · · · · · · · · · · · · · ·	
	51. KM416C1200A/A-L/A-F·····	
	52. KM416C1004A/A-L/A-F·····	
	53. KM416C1204A/A-L/A-F·····	1076
	54. KM416V1000A/A-L/A-F · · · · · · · · · · · · · · · · · · ·	
	55. KM416V1200A/A-L/A-F · · · · · · · · · · · · · · · · · · ·	1133
	56. KM416V1004A/A-L/A-F	
	57. KM416V1204A/A-L/A-F · · · · · · · · · · · · · · · · · · ·	1190
VII.	64M DRAM Data Sheet	
٠		
	58. KM48V8000 · · · · · · · · · · · · · · · · · ·	
	59. KM48V8004 · · · · · · · · · · · · · · · · · ·	
	60. KM48V8100 · · · · · · · · · · · · · · · · · ·	1229
	61. KM48V8104 · · · · · · · · · · · · · · · · · · ·	1230
IX.	SALES OFFICES and MANUFACTURER'S	
	REPRESENTATIVES	1933
		1200

Function Guide	1
1M DRAM Data Sheet	2
4M DRAM Data Sheet	3
4M B/W DRAM Data Sheet	4
16M DRAM Data Sheet	5
16M B/W DRAM Data Sheet	6
64M DRAM Data Sheet	7
Sales Offices and Manufacturer's Representatives	8











1. INTRODUCTION

1.1 Dynamic RAM

















	•			
16M bit 4Mx4	KM44C4002A-5	KM44C4002A-6	KM44C4002A-7	KM44C4002A-8
	KM44C4102A-5	KM44C4102A-6	KM44C4102A-7	KM44C4102A-8
	KM44C4003A-5	KM44C4003A-6	KM44C4003A-7	KM44C4003A-8
	KM44C4003AL-5	KM44C4003AL-6	KM44C4003AL-7	- KM44C4003AL-8
	KM44C4003ALL-5	KM44C4003ALL-6	KM44C4003ALL-7	KM44C4003ALL-8
	KM44C4003ASL-5	KM44C4003ASL-6	KM44C4003ASL-7	KM44C4003ASL-8
	KM44C4103A-5	KM44C4103A-6	KM44C4103A-7	KM44C4103A-8
	KM44C4103AL-5	- KM44C4103AL-6	KM44C4103AL-7	- KM44C4103AL-8
	KM44C4103ALL-5	KM44C4103ALL-6	KM44C4103ALL-7	KM44C4103ALL-8
	KM44C4103ASL-5	KM44C4103ASL-6		KM44C4103ASL-8
	- KM44C4004A-5	KM44C4004A-6	KM44C4004A-7	KM44C4104A-8
•	KM44C4004AL-5	KM44C4004AL-6		KM44C4104AL-8
	KM44C4004ALL-5	KM44C4004ALL-6	KM44C4004ALL-7	KM44C4104ALL-8
	KM44C4004ASL-5	KM44C4004ASL-6	KM44C4004ASL-7	KM44C4104ASL-8
	KM44C4104A-5	KM44C4104A-6	KM44C4002A-7	KM44C4002A-8
	KM44C4104AL-5	KM44C4104AL-6	KM44C4104AL-7	KM44C4104AL-8
	KM44C4104ALL-5	KM44C4104ALL-6	KM44C4104ALL-7	KM44C4104ALL-8
	KM44C4104ASL-5	KM44C4104ASL-6		KM44C4104ASL-8




16M bit 4Mx4	KM44C4010A-5	KM44C4010A-6	KM44C4010A-7	KM44C4010A-8
	KM44C4010AL-5	KM44C4010AL-6	KM44C4010AL-7	KM44C4010AL-8
	KM44C4010ALL-5	KM44C4010ALL-6	KM44C4010ALL-7	KM44C4010ALL-8
	KM44C4010ASL-5	KM44C4010ASL-6	KM44C4010ASL-7	KM44C4010ASL-8
	- KM44C4110A-5	KM44C4110A-6	KM44C4110A-7	KM44C4110A-8
	- KM44C4110AL-5	KM44C4110AL-6	KM44C4110AL-7	KM44C4110AL-8
	KM44C4110ALL-5	KM44C4110ALL-6	KM44C4110ALL-7	KM44C4110ALL-8
	KM44C4110ASL-5	KM44C4110ASL-6	KM44C4110ASL-7	KM44C4110ASL-8
	KM44C4005A-5	KM44C4005A-6	KM44C4005A-7	KM44C4005A-8
	KM44C4005AL-5	KM44C4005AL-6	KM44C4005AL-7	KM44C4005AL-8
	KM44C4005ALL-5	KM44C4005ALL-6	KM44C4005ALL-7	KM44C4005ALL-8
•	KM44C4005ASL-5	KM44C4005ASL-6	KM44C4005ASL-7	KM44C4005ASL-8
	KM44C4105A-5	KM44C4105A-6	KM44C4105A-7	KM44C4105A-8
	KM44C4105AL-5	KM44C4105AL-6	KM44C4105AL-7	KM44C4105AL-8
	KM44C4105ALL-5	KM44C4105ALL-6	KM44C4105ALL-7	KM44C4105ALL-8
	KM44C4105ASL-5	KM44C4105ASL-6	KM44C4105ASL-7	KM44C4105ASL-8
		KM44V4000A-6	KM44V4000A-7	KM44V4000A-8
		KM44V4000AL-6	KM44V4000AL-7	KM44V4000AL-8
		KM44V4000ALL-6	KM44V4000ALL-7	KM44V4000ALL-8
		KM44V4000ASL-6	KM44V4000ASL-7	KM44V4000ASL-8






16M B/W	2Mx8	KM48C2004A-5	KM48C2004A-6	}	KM48C2004A-7	
		KM48C2004AL-6	KM48C2004AL-6]_	KM48C2004AL-7	KM48C2004AL-8
		KM48C2004ALL-6	KM48C2004ALL-6	_	KM48C2004ALL-7	KM48C2004ALL-8
		KM48C2004ASL-6	KM48C2004ASL-6]—	KM48C2004ASL-7	KM48C2004ASL-8
		KM48C2104A-5	KM48C2104A-6	_	KM48C2104A-7	KM48C2104A-8
		KM48C2104AL-5	KM48C2104AL-6]	KM48C2104AL-7	KM48C2104AL-8
		KM48C2104ALL-5	KM48C2104ALL-6	Н	KM48C2104ALL-7	KM48C2104ALL-8
		KM48C2104ASL-5	KM48C2104ASL-6	Н	KM48C2104ASL-7	KM48C2104ASL-8
			KM48V2000A-6	Н	KM48V2000A-7	KM48V2000A-8
			KM48V2000AL-6	Н	KM48V2000AL-7	KM48V2000AL-8
			KM48V2000ALL-6	Н	KM48V2000ALL-7	KM48V2000ALL-8
			KM48V2000ASL-6	Н	KM48V2000ASL-7	KM48V2000ASL-8
			KM48V2100A-6	Н	KM48V2100A-7	KM48V2100A-8
			KM48V2100AL-6	Н	KM48V2100AL-7	KM48V2100AL-8
			KM48V2100ALL-6	Н	KM48V2100ALL-7	KM48V2100ALL-8
			KM48V2100ASL-6	Н	KM48V2100ASL-7	KM48V2100ASL-8
			KM48V2004A-6	Н	KM48V2004A-7	KM48V2004A-8
			KM48V2004AL-6	Н	KM48V2004AL-7	KM48V2004AL-8
			KM48V2004ALL-6	Н	KM48V2004ALL-7	KM48V2004ALL-8
			KM48V2004ASL-6	Н	KM48V2004ASL-7	







16M B/W 1Mx16		KM416V1000A-6	KM416V1000A-7	- KM416V1000A-8
	Andrew Andrews	KM416V1000A-L6	- KM416V1000A-L7	KM416V1000A-L8
		KM416V1000A-F6	KM416V1000A-F7	KM416V1000A-F8
		KM416V1200A-6	KM416V1200A-7	KM416V1200A-8
		KM416V1200A-L6	KM416V1200A-L7	KM416V1200A-L8
		KM416V1200A-F6	KM416V1200A-F7	KM416V1200A-F8
		KM416V1004A-6	KM416V1004A-7	KM416V1004A-8
		KW410V1004A-0	KW1410V1004A-7	KINI4 104 1004A-8
		KM416V1004A-L6	KM416V1004A-L7	KM416V1004A-L8
		KM416V1004A-F6	KM416V1004A-F7	KM416V1004A-F8
		KM416V1204A-6	KM416V1204A-7	KM416V1204A-8
		KWI41041204A-0	13.11.11.12.12.1	KIN41041204A-0
		<u> </u>	, <u> </u>	
		KM416V1204A-L6	KM416V1204A-L7	KM416V1204A-L8
		KM416V1204A-F6	KM416V1204A-F7	KM416V1204A-F8
		<u> </u>		


FUNCTION GUIDE




1.2 Dynamic RAM Module











1.3 Video RAM



†† Under Development

1.4 Static RAM


Standard SRAM




Pseudo SRAM




High Speed SRAM






BICMOS SRAM



Specialty SRAM



*: New Product


† : Preliminary Product


††: Advanced Information


 \triangle : Last Time by Product

1.5 MASK ROM

Standard Product









* : New Product

† : Under Development

Page Mode Product



Low Voltage Product




*: New Product


† : Under Development

1.6 EEPROM


*Serial EEPROM



*Parallel EEPROM



1.7 Flash



- * : New Product
- † : Preliminary Product



2. PRODUCT GUIDE

2.1 Dynamic RAM

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
1M bit	1Mx1	5V±10%	KM41C1000C#	60/70/80	Fast Page	P:18 Pin DIP
TIVIDIC	' '''	3411078	KM41C1000CL#	00,70,00	astrage	J:20 Pin SOJ
			KM41C1000CL#			Z:20 Pin ZIP
*	256Kx4	5V±10%	KM44C256C#	60/70/80	Foot Dogo	V:20 Pin TSOP-I (Forward)
	25610.04	15V±10%		100/70/80	Fast Page	VR:20 Pin TSOP-I (Reverse)
	·		KM44C256CL#			T:20 Pin TSOP-II (Forward)
49.4 5.75	45.4	5)() 400(KM44C256CSL#	E0/00/70/00	F	TR:20 Pin TSOP-II (Reverse
4M bit	4Mx1	5V±10%	KM41C4000C#	50/60/70/80	Fast Page	P:20 Pin DIP
			KM41C4000CL#			J:20 Pin SOJ
			KM41C4000CSL#			Z:20 Pin ZIP
			KM41C4002C#		Static Column	V:20 Pin TSOP-I (Forward)
į		3.3V±10%	KM41V4000C#	60/70/80	Fast Page	VR:20 Pin TSOP-I (Reverse)
			KM41V4000CL#			T:20 Pin TSOP-II (Forward)
			KM41V4000CLL#		· · · · · · · · · · · · · · · · · · ·	TR:20 Pin TSOP-II (Reverse
	1Mx4	5V±10%	KM44C1000C#	50/60/70/80	Fast Page	
			KM44C1000CL#	ļ		·
			KM44C1000CSL#			
		,	KM44C1010C#		Fast Page with WPB	
			KM44C1002C#		Static Column	
			KM44C1003C#		Quad CAS	
			KM44C1003CL#			
			KM44C1003CSL#			
			KM44C1004C#	İ	EDO	
			KM44C1004CL#		-	
		·	KM44C1004CSL#	*		
		3.3V+10%	KM44V1000C#	60/70/80	Fast Page	
			KM44V1000CL#			
			KM44V1000CLL#	İ		
			KM44V1004C#		EDO	
			KM44V1004C#			
-		'	KM44V1004CL#			
4M B/W	E10Kv0	5V±10%	KM48C512B#	E0/60/70/90	Foot Page	
41VI D/VV	312178	3VIIU%		50/60/70/80	rasi raye	
			KM48C512BL#			

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
4M B/W	512Kx8	5V±10%	KM48C512BLL#	50/60/70/80	Fast Page	J:28 Pin SOJ
			KM48C514B#		EDO	Z:28 Pin ZIP
			KM48C514BL#			T:28 Pin TSOP-II (Forward)
			KM48C514BLL#			TR:28 Pin TSOP-II (Reverse)
		3.3V±10%	KM48V512B#	60/70/80	Fast Page	·
			KM48V512BL#			
			KM48V512BLL#			
			KM48V514B#		EDO	
			KM48V514BL#			
			KM48V514BLL#			
	512Kx9	5V±10%	KM49C512B#	60/70/80	Fast Page	
			KM49C512BL#			
		1.	KM49C512BLL#			
	256Kx16	5V±10%	KM416C256B#	50/60/70/80	Fast Page	
			KM416C256BL#		-	
			KM416C256BLL#			
			KM416C254B#		EDO	
			KM416C254BL#			
	-		KM416C254BLL#			
			KM416C156B#		Fast Page with 2WE	
			KM416C156BL#			
			KM416C156BLL#			
			KM416C157B#			
			KM416C157BL#			·
			KM416C157BLL#			
		3.3V±10%	KM416V256B#	60/70/80	Fast Page	
			KM416V256BL#			
			KM416V256BLL#			·
			KM416V254B#		EDO	•
			KM416V254BL#		•	
			KM416V254BLL#			
	256Kx18	5V±10%	KM418C256B#	60/70/80	Fast Page	
			KM418C256BL#		·	
			KM418C256BLL#			
16M bit	16Mx1	5V±10%	KM41C16000A#	50/60/70/80	Fast Page(4K)	J:24 Pin SOJ
			KM41C16000AL#		•	(400mil)
			KM41C16000ALL#			T:24 Pin TSOP-II (Forward)
			KM41C16000ASL#			(400mil)

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
16M bit	16Mx1	5V±10%	KM41C16002A#	50/60/70/80	Static Column(4K)	TR:24 Pin TSOP-II (Reverse
.		3.3V±10%	KM41V16000A#	60/70/80	Fast Page(4K)	(400mil)
			KM41V16000AL#			K: 24 Pin SOJ
			KM41V16000ALL#			(300mil)
		}	KM41V16000ASL#			S: 24 Pin TSOP-II(Forward)
	4Mx4	5V±10%	KM44C4000A#	50/60/70/80	Fast Page(4K)	(300mil)
			KM44C4000AL#			SR: 24 Pin TSOP-II(Reverse
		·	KM44C4000ALL#			(300mil)
			KM44C4000ASL#			,
			KM44C4100A#		Fast Page(2K)	
		1	KM44C4100AL#		u.	
			KM44C4100ALL#		,	
			KM44C4100ASL#	ļ ·		
ì		}	KM44C4002A#		Static Column(4K)	
			KM44C4102A#		Static Column(2K)	
		}	KM44C4003A#	<u> </u>	Quad CAS(4K)	
		1	KM44C4003AL#	Ì		
			KM44C4003ALL#			•
		}	KM44C4003ASL#			
		1	KM44C4103A#]	Quad CAS(2K)	
			KM44C4103AL#			
			KM44C4103ALL#			
			KM44C4103ASL#]		
			KM44C4004A#		EDO(4K)	
			KM44C4004AL#			
			KM44C4004ALL#			
		1	KM44C4004ASL#			
			KM44C4104A#	[-	EDO(2K)	
	,		KM44C4104AL#			
			KM44C4104ALL#			
			KM44C4104ASL#			
			KM44C4010A#		Fast Page with WPB	
			KM44C4010AL#		(4K)	
			KM44C4010ALL#			
			KM44C4010ASL#			
			KM44C4110A#		Fast Page with WPB	
		[KM44C4110AL#		(2K)	
		1	KM44C4110ALL#			
			KM44C4110ASL#			, ,
		l	KM44C4005A#			
			KM44C4005AL#		EDO with Quad CAS	
			KM44C4005ALL#		(4K)	
		1				
			+ .			



Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
16M bit	4Mx4	5V±10%	KM44C4005ASL#	50/60/70/80		J: 24 Pin SOJ
			KM44C4105A#		EDO with Quad CAS	(400mil)
			KM44C4105AL#		(2K)	T:24 Pin TSOP-II (Forward) (400mil)
			KM44C4105ALL#			TR:24 Pin TSOP-II (Reverse)
			KM44C4105ASL#			(400mil) K: 24 Pin SOJ
		3.3V±10%	KM44V4000A#	60/70/80	Fast Page(4K)	(300mil)
			KM44V4000AL#]		S:24 Pin TSOP-II (Forward)
			KM44V4000ALL#			(300mil) SR:24 Pin TSOP-II(Reverse)
			KM44V4000ASL#			(300mil)
			KM44V4100A#		Fast Page(2K)	
			KM44V4100AL#			
			KM44V4100ALL#			
			KM44V4100ASL#			
			KM44V4004A#		EDO(4K0	
		. 1	KM44V4004AL#			
			KM44V4004ALL#			
			KM44V4004ASL#			
			KM44V4104A#		EDO(2K)	
			KM44V4104AL#			
			KM44V4104ALL#			
			KM44V4104ASL#			
16M B/W	2Mx8	5V±10%	KM48C2000A#	50/ 60/70/80	Fast Page(4K)	J:28 Pin SOJ
			KM48C2000AL#			T:28 Pin TSOP-II (Forward)
		!	KM48C2000ALL#			TR:24 Pin TSOP-II(Reverse)
			KM48C2000ASL#			
			KM48C2100A#		Fast Page(2K)	
			KM48C2100AL#			
			KM48C2100ALL#			
			KM48C2100ASL#			
			KM48C2004A#		EDO(4K)	
			KM48C2004AL#			
			KM48C2004ALL#			
			KM48C2004ASL#			
			KM48C2104A#		EDO(2K)	
			KM48C2104AL#		٠	
			KM48C2104ALL#			
,]	KM48C2104ASL#			·

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
16M B/W	2Mx8	3.3V±10%	KM48V2000A#	60/70/80	Fast Page(4K)	J:28 Pin SOJ
			KM48V2000AL#			T:28 Pin TSOP-II (Forward)
			KM48V2000ALL#		•	TR:28 Pin TSOP-II(Reverse)
			KM48V2100A#		Fast Page(2K)	
			KM48V2100AL#			
			KM48V2100ALL#			
			KM48V2004A#		EDO(4K)	
·			KM48V2004AL#			· ·
			KM48V2004ALL#		•	
			KM48V2104A#		EDO(2K)	
			KM48V2104AL#			
			KM48V2104ALL#			
	1Mx16	5V±10%	KM416C1000A#	60/70/80	Fast Page(4K)	J:42 Pin SOJ
			KM416C1000A#-L			T:44 Pin TSOP-II (Forward)
			KM416C1000A#-F			R:44 Pin TSOP-II(Reverse)
			KM416C1200A#		Fast Page(1K)	
			KM416C1200A#-L			4
			KM416C1200A#-F			
			KM416C1004A#		EDO(4K)	
,			KM416C1004A#-L			
			KM416C1004A#-F		: .	
			KM416C1204A#		EDO(1K)	
			KM416C1204A#-L			
			KM416C1204A#-F			
		3.3V±10%	KM416V1000A#	60/70/80	Fast Page(4K)	
			KM416V1000A#-L			
			KM416V1000A#-F			
			KM416V1200A#		Fast Page(1K)	
			KM416V1200A#-L		\$ 1 T	
			KM416V1200A#-F			

Density	Org.	Power Supply	Part Number	Speed(ns)	Features	Packages (#)
16M B/W	1Mx16	3.3V±10%	KM416V1004A#	50/60/70	EDO(4K)	J:42 Pin SOJ
			KM416V1004A#-L			T:44 Pin TSOP-II (Forward)
			KM416V1004A#-F			R:44 Pin TSOP-II(Reverse)
			KM416V1204A#		EDO(1K)	
			KM416V1204A#-L	,		
			KM416V1204A#-F			
64M bit	8Mx8	3.3V±10%	KM48V8000#	50/60/70	Fast Page(8K)	J:34 Pin SOJ
			KM48V8000#-L			T:34 Pin TSOP-II (Forward)
			KM48V8000#-F			R:34 Pin TSOP-II(Reverse)
			KM48V8100#	<u> </u>	Fast Page(4K)	` ′
			KM48V8100#-L			
			KM48V8100#-F			
			KM48V8004#		EDO(8K)	
			KM48V8004#-L			
			KM48V8004#-F			
			KM48V8104#		EDO(4K)	4
			KM48V8104#-L			
			KM48V8104#-F			

2.2 Dynamic RAM Module

Org.	Part No.	Feature	Speed(ns)	Package	PCB Height	Refresh cycle/ms	C/S
DRAM S	SIMM Based on 4M DRAM						
1Mx8	KMM581000CN	F/P	60/70/80	S, 30 Pin SIMM	650	1024/16	NOW
1Mx9	KMM591000CN	F/P	60/70/80	S, 30 Pin SIMM	650	1024/16	NOW
4Mx8	KMM584000C	F/P	60/70/80	S, 72 Pin SIMM	805	1024/16	NOW
4Mx9	KMM594000C	F/P	60/70/80	S, 72 Pin SIMM	805	1024/16	NOW
1Mx32	KMM5321000CV/CVG	F/P	50/60/70/80	S, 72 Pin SIMM	855	1024/16	NOW
1Mx33	KMM5331000C/CG	F/P	60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
1Mx36	KMM5361000C2/C2G	F/P, PLCC	60/70/80	S, 72 Pin SIMM	1000	1024/16	NOW
1Mx36	KMM5361000CH	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	1024/16	NOW
1Mx36	KMM5361003C/CG	F/P, QCAS	50/60/70/80	S, 72 Pin SIMM	1000	1024/16	NOW
1Mx40	KMM5401000C/CG/CM	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	1024/16	NOW
2Mx32	KMM5322000CV/CVG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
2Mx36	KMM5362000C2/C2G	F/P, PLCC	60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
2Mx36	KMM5362000CH	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
2Mx36	KMM5362003C/CG	F/P, QCAS	50/60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
2Mx40	KMM5402000C/CG/CM	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
4Mx32	KMM5324000CV/CVG	Double Nocth	50/60/70/80	D, 72 Pin SIMM	1290	1024/16	NOW
4Mx33	KMM5334000CV/CVG	Double Nocth	50/60/70/80	D, 72 Pin SIMM	1290	1024/16	NOW
4Mx36	KMM5364000C/CG	Double Nocth	50/60/70/80	D, 72 Pin SIMM	1290	1024/16	NOW
DRAM S	SIMM Based on 4M B/W DF	RAM					
256Kx32	KMM532256BW/BWG	F/P	60/70/80	S, 72 Pin SIMM	1000	512/8	NOW
256Kx36	KMM536256BW/BWG	F/P	60/70/80	S, 72 Pin SIMM	1000	512/8	NOW
512Kx32	KMM532512BW/BWG	F/P	60/70/80	D, 72 Pin SIMM	1000	512/8	NOW
512Kx36	KMM536512BW/BWG	F/P	60/70/80	D, 72 Pin SIMM	1000	512/8	NOW
DRAM S	SIMM Based on 16M DRAM	·					
4Mx8	KMM584100AN	F/P	50/60/70/80	S, 30 Pin SIMM	650	2048/32	NOW
4Mx8	KMM584100AKN	F/P	50/60/70/80	S, 30 Pin SIMM	650	2048/32	'94, 4Q
4Mx9	KMM594100AN	F/P	50/60/70/80	S, 30 Pin SIMM	650	2048/32	NOW
4Mx9	KMM594100AN	F/P	50/60/70/80	S, 30 Pin SIMM	650	2048/32	'94, 4Q
16Mx8	KMM5816000A/AT	F/P	50/60/70/80	D, 30 Pin SIMM	900	4096/64	NOW
16Mx8	KMM5816000AK	F/P	50/60/70/80	D, 30 Pin SIMM	900	4096/64	'94, 4Q
16Mx9	KMM5916000A/AT	F/P	50/60/70/80	D, 30 Pin SIMM	900	4096/64	NOW
16Mx9	KMM5916000AK	F/P	50/60/70/80	D, 30 Pin SIMM	900	4096/64	'94, 4Q
4Mx32	KMM5324100AV/AVG	F/P	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	NOW
4Mx32	KMM5324000AV/AVG	F/P	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	NOW
4Mx32	KMM5324100AK/AKG	F/P	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	NOW
4Mx32	KMM5324000AK/AKG	F/P	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	NOW
4Mx33	KMM5334100A/AG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	NOW

2.2 Dynamic RAM Module (Continued)

Org.	Part No.	Feature	Speed(ns)	Package	PCB Height	Refresh cycle/ms	C/S
DRAM S	SIMM Based on 16M DRAM						
4Mx36	KMM5364100A/AG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	NOW
4Mx36	KMM5364100A1/A1G	F/P	50/60/70/80	S, 72 Pin SIMM	1250	2048/32	NOW
4Mx36	KMM5364100AH/AHG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	NOW
4Mx36	KMM5364000AH/AHG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	NOW
4Mx36	KMM5364100AKH/AKHG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	'94, 4Q
4Mx36	KMM5364000AKH/AKHG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	'94, 4Q
4Mx36	KMM5364103AK/AKG	F/P, QCAS	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	NOW
4Mx36	KMM5364003AK/AKG	F/P, QCAS	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	NOW
4Mx39	KMM5394100AM	F/P	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	NOW
4Mx39	KMM5394000AM	F/P	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	NOW
4Mx40	KMM5404100A/AG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	NOW
4Mx40	KMM5404000A/AG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	NOW
4Mx40	KMM5404100AK/AKG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	2048/32	'94, 4Q
4Mx40	KMM5404000AK/AKG	F/P, ECC	50/60/70/80	S, 72 Pin SIMM	1000	4096/64	'94, 4Q
8Mx32	KMM5328100AV/AVG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	NOW
8Mx32	KMM5328000AV/AVG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	4096/64	NOM
8Mx32	KMM5328100AK/AKG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	NOW
8Mx32	KMM5328000AK/AKG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	4096/64	NOW
8Mx33	KMM5338100AKV/AKVG	F/P	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	NOW
8Mx36	KMM5368100A1/A1G	F/P	50/60/70/80	D, 72 Pin SIMM	1375	2048/32	NOW
8Mx36	KMM5368100AH/AHG	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1250	2048/32	NOW
8Mx36	KMM5368000AH/AHG	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1250	4096/64	NOW
8Mx36	KMM5368100AKH/AKHG	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	'94, 4Q
8Mx36	KMM5368000AKH/AKHG	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1000	4096/64	'94, 4Q
8Mx36	KMM5368103AK/AKG	F/P, QCAS	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	NOW
8Mx36	KMM5368003AK/AKG	F/P, QCAS	50/60/70/80	D, 72 Pin SIMM	1000	4096/64	NOW
8Mx40	KMM5408100AK/AKG	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1000	2048/32	'94, 4Q
8Mx40	KMM5408000AK/AKG	F/P, ECC	50/60/70/80	D, 72 Pin SIMM	1000	4096/64	'94, 4Q
DRAM S	SIMM Based on 16M B/W DI	RAM		1			
1Mx32	KMM5321200AW/AWG	F/P	60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
1Mx32	KMM5321000AW/AWG	F/P	60/70/80	D, 72 Pin SIMM	1000	4096/64	NOW
1Mx32	KMM5321203AW/AWG	F/P	60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
2Mx32	KMM5322200AW/AWG	F/P	60/70/80	D, 72 Pin SIMM	1000	1024/16	NOW
2Mx32	KMM5322000AW/AWG	F/P	60/70/80	D, 72 Pin SIMM	1000	4096/64	NOW
2Mx32	KMM5322103AU/AUG	F/P, QCAS	60/70/80	D, 72 Pin SIMM	1000	2048/32	NOW
2Mx32	KMM5322208AU/AUG	F/P, AND	60/70/80	S, 72 Pin SIMM	1000	1024/16	NOW
2Mx36	KMM5362209AU/AUG	F/P, AND	60/70/80	S, 72 Pin SIMM	1000	1024/16	NOW

2.3 Video RAM

Capacity	Part Number	Orgnization	Speed(ns)	Technology	Features	Package	Remark
256K	KM424C64	64K×4	100/120	смоѕ	M/F	24Pin DIP/ZIP	NOW
512K	KM428C64	. 64K×8	70/80/100	CMOS	M/F	40PIN SOJ	NOW
1M	KM424C256A KM424C257 KM428C128	256K×4 256K×4 128K×8	60/70/80 60/70/80 60/70/80	CMOS CMOS CMOS	M/F E/F E/F	28Pin ZIP/SOJ 28Pin ZIP/SOJ 40Pin SOJ/TSOP- I	NOW NOW NOW
2M	KM428C256 KM428V256 KM428C257 KM428C258	256K×8 256K×8 256K×8 256K×8	60/70/80 70/80 60/70/80 60/70/80	CMOS CMOS CMOS CMOS	E/F E/F(3.3V) F/F F/F	40Pin SOJ/TSOP- I 40Pin SOJ/TSOP- I 40Pin SOJ/TSOP- I 40Pin SOJ/TSOP- I	NOW NOW NOW
4M	† KM4216C256	256K×16	60/70/80	смоѕ	F/F	64Pin SSOP/TSOP- I	2Q '94

^{*:} New Product

^{†:} Under Development

2.4 Static RAM

Low power SRAM

					Power Di	ssipation	
Den.	Part Name	Org.	Speed(ns)	Technology	Active Max.(mA)	Standby Max.(µA)	Package
64K	KM6264BL/BL-L	8K x 8	70/100/120	CMOS	55	100/50	DIP/SDIP/SOP
256K	KM62256BL/BL-L	32K x 8	70/85/100/120	CMOS	70	100/20	DIP/SDIP/SOP/TSOP
	KM62256BLI/BLI-L	32K x 8	70/100	CMOS	70	100/20	DIP/SOP
	* KM62256CL/CL-L	32K x 8	55/70/85/100	CMOS	70	100/20	DIP/SDIP/SOP/TSOP
	* KM62256CLI/CLI-L	32K x 8	70/100	CMOS	70	100/20	SOP/TSOP
512K	KM68512L/L-L	64K x 8	70/85/100	CMOS	70	100/20	SOP/TSOP
	* KM68512AL/AL-L	64K x 8	55/70	CMOS	70	100/20	SOP/TSOP
1 M	* KM681000BL/BL-L	128K x 8	55/70/85/100	CMOS	70	100/20	DIP/SOP/TSOP
	* KM681000BLI/BLI-L	128K x 8	70/100	CMOS	70	100/20	SOP/TSOP
4M	* KM684000L/L-L	512K x 8	55/70/85/100	CMOS	70	100/20	DIP/SOP/TSOP
	* KM684000LI/LI-L	512K x 8	70/85/100	CMOS	70	100/50	SOP/TSOP

Low Voltage SRAM

				Technology	Power Di	ssipation	Package
Den.	Part Name	Org.	Speed(ns)		Active Max.(mA)	Standby Max.(µA)	
256K	† KM62256CL-LV	32K x 8	70	смоѕ	40	20/10	SOP/TSOP
1M	† KM68V1000BL/BL-L	128K x 8	70/100	CMOS	40	50/10	SOP/TSOP
4M	†† KM68V4000AL/AL-L	512K x 8	70/100/120	CMOS	70	50/10	SOP/TSOP
	†† KM616V4000AL/AL-L	256K x 16	70/100	CMOS	70	50/10	SOP/TSOP

Low Voltage SRAM

					Power Dissipation		
Den.	Part Name	Org.	Speed(ns)	Technology	Active Max.(mA)	Standby Max.(µA)	Package Package
1M	KM658128A/AL/AL-L	128K x 8	80/100/120	CMOS	70	100/20	DIP/SOP

- *: New Product \dagger : Preliminary Product $\dagger\dagger$: Under Development \triangle : Last Time by Product



High speed & Ultra High Speed SRAM

					Power Di	issipation	
Den.	Part Name	Org.	Speed(ns)	Technology	Active Max.(mA)	Standby Max.(µA)	Package
64K	KM6465B	16K x 4	12/15/20/25	CMOS	140	1	22 SDIP
	KM6466B	16K x 4	12/15/20/25	CMOS	140	1	24 SDIP/SOJ
	KM6865B	8K x 8	12/15/20/25	CMOS	140	1	28 SDIP/SOJ
256K	△ KM64258B	64K x 4	15/20/25	CMOS	140	2	28 SDIP/SOJ
	KM64258C	64K X 4	12/15/20	CMOS	140	2	28 SOJ
,	KM64V258C	64K x 4	15/17/20	CMOS	110	2	28 DIP/SOJ
	* KM64B261A	64K x 4	6/7/8	BiCMOS	160	20	28 SQJ
	* KM64B258A	64K x 4	8/10/12	BiCMOS	185	20	28 SOJ
	△ KM68257B	32K X 8	15/20/25	CMOS	150	2	28 DIP/SOJ
	KM68257C	32K X 8	12/15/20	CMOS	150	2	28 DIP/SOJ
	KM68V257C	32K X 8	15/17/20	CMOS	110	2	28 DIP/SOJ
	* KM68B261A	32K x 8	6/7/8	CMOS	170	20	32 SOJ
	* KM68B257A	32K x 8	8/10/12	CMOS	185	20	28 SOJ
	△ KM68V257	32K x 8	20/25/35	CMOS	90	0.1	28 DIP/SOJ
1M	△ KM611001	1M x 1	20/25/35	CMOS	130	2	28 DIP/SOJ
	KM641001	256K x 4	17/20/25/35	CMOS	150	2	28 SDIP/SOJ
	KM641003	256K x 4	15/17/20	CMOS	170	10	32 SOJ
	†† KM641003A	256K x 4	12/15/17/20	CMOS	185	3/0.2	32 SOJ/TSOP(II)
	†† KM64V1003A	256K x 4	12/15/17/20	CMOS	- 95	2/0.1	32 SOJ/TSOP(II)
	* KM64B1003	256K x 4	8/10/12/15	BICMOS	165	10	32 SQJ (, ,
	KM681001	128K x 8	20/25/35	CMOS	170	2	32 SDIP/SOJ
	KM681002	128K x 8	15/17/20	CMOS	170	10	32 SOJ/TSOP(II)
	†† KM681002A	128K x 8	12/15/17/20	CMOS	185	3/0.2	32 SOJ/TSOP(II)
	†† KM68V1002A	128K x 8	12/15/17/20	CMOS	95	2/0.1	32 SOJ/TSOP(II)
	* KM68B1002	128K x 8	8/9/10/12/15	BICMOS	175	10	32 SOJ/TSOP(II)
	KM6161002	64K x 16	15/17/20	CMOS	230	10	44 SOJ/TSOP(II)
	†† KM6161002A	64K x 16	12/15/20	CMOS	250	3/0.2	44 SOJ/TSOP(II)
	†† KM616V1002A	64K x 16	13/15/17/20	CMOS	170	2/0.1	44 SOJ/TSOP(II)
4M	KM644002/L	1M x 4	17/20/25	CMOS	170	10/0.5	32 SOJ
	† KM68B4002	1M x 4	10/12/15	BICMOS	180	60/30	32 SOJ
	†† KM68BV4002	1M x 4	12/15/20	BiCMOS	170	60/30	32 SOJ
	KM684002/L	512k x 8	17/20/25	CMOS	160	10/0.5	36 SOJ
	† KM68B4002	512K x 8	10/12/15	BICMOS	200	60/30	36 SOJ
	†† KM68BV4002	512K x 8	12/15/20	BICMOS	180	60/30	36 SOJ
	KM6164002/L	256K x 16	20/25/35	CMOS	160	10/0.5	44 SQJ
	† KM616B4002	256K x 16	10/12/15	BiCMOS	240	60/30	44 SOJ/54 SOJ
	†† KM616BV4002	256K x 16	12/15/20	BiCMOS	200	60/30	44 SOJ/54 SOJ



^{*:} New Product † : Preliminary Product

Specialty SRAM

					Power Di	ssipation	
Den.	Part Name	Org.	Speed(ns)	Technology	Active Max.(mA)	Standby Max.(µA)	Package
288K	△ KM79C86	32K x 9	14/19/24	CMOS	190	50	44 PLCC
1M	KM741006	256K x 4	6.5/7/8	CMOS	190	40	46 SOJ
	† KM718B86	64K x 18	9/10/12	BiCMOS	280	80	52 PLCC
	† KM718B91	64K x 18	9/10/12	BiCMOS	280	80	52 PLCC
	† KM718BV87	64K x 18	9/10/12	BiCMOS	280	80	52 PLCC
	† KM718BV91	64K x 18	9/10/12	BiCMOS	280	80	52 PLCC

^{*:} New Product † : Preliminary Product † : Under Development \triangle : Last Time by Product

2.5. MASK ROM

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Package	Remark
256K	KM23C256(G)	32K x 8	120/150/200	CMOS	Programmable CE & OE	28DIP(32SOP)	NOW
512K	KM23C512(G)	64K x 8	120/150/200	CMOS	Programmable CE & OE	28DIP(32SOP)	NOW
1M	KM23C1000 KM23C1001 KM23C1010(G) KM23C1011(G)	128K x 8 128K x 8 128K x 8 128K x 8	120/150/200 120/150/200 120/150/200 120/150/200	CMOS CMOS CMOS CMOS	Programmable CE Programmable OE Programmable CE & OE Programmable OE	28DIP 28DIP 32DIP(32SOP) 32DIP(32SOP)	NOW NOW NOW
2M	KM23C2000A(G) KM23C2001A(G) KM23C2100A	256K x 8 256K x 8 256K x 8/ 128K x 16	100/120/150 100/120/150 100/120/150	CMOS CMOS CMOS	Programmable CE & OE Programmable OE Programmable CE & OE Word/Byte Mode	32DIP(32SOP) 32DIP(32SOP) 40DIP	NOW NOW NOW
	† KM23C2000B(G) † KM23C2001B(G) † KM23C2100B	256K x 8 256K x 8 256K x 8/ 128K x 16	100/120/150 100/120/150 100/120/150	CMOS CMOS CMOS	Programmable CE & OE Programmable OE Programmable CE & OE Word/Byte Mode	32DIP(32SOP) 32DIP(32SOP) 40DIP	4Q.'94 4Q.'94 4Q.'94
4M	KM23C4000B(G) KM23C4001B(G) KM23C4100B(G) KM23C4200B	512K x 8 512K x 8 512K x 8/ 256K x 16 512K x 8/	100/120/150 100/120/150 100/120/150 100/120/150	CMOS CMOS CMOS	Programmable CE & OE Programmable OE Programmable CE & OE Word/Byte Mode Programmable CE & OE	32DIP(32SOP) 32DIP(32SOP) 40DIP(40SOP)	NOW NOW
	NW2304200B	256K x 16	100/120/130	CIVIOS	Word/Byte Mode	40011	NOW
	† KM23C4000C(G) † KM23C4001C(G) † KM23C4100C(G) † KM23C4200C	512K x 8 512K x 8 512K x 8/ 256K x 16 512K x 8/ 256K x 16	100/120/150 100/120/150 100/120/150 100/120/150	CMOS CMOS CMOS	Programmable CE & OE Programmable OE Programmable CE & OE Word/Byte Mode Programmable CE & OE Word/Byte Mode	32DIP(32SOP) 32DIP(32SOP) 40DIP(40SOP) 40DIP	4Q.'94 4Q.'94 4Q.'94
	* KM23V4000B(G) * KM23V4001B(G) * KM23V4100B(G)	512K x 8 512K x 8 512K x 8/ 256K x 16	150/200/250 150/200/250 150/200/250	CMOS CMOS CMOS	3.3V Operation 3.3V Operation 3.3V Operation	32DIP(32SOP) 32DIP(32SOP) 40DIP(40SOP)	NOW NOW NOW
8M	KM23C8000B(G) KM23C8001B(G) KM23C8100B(G)	1M x 8 1M x 8 1M x 8/ 512K x 16	100/120/150 100/120/150 100/120/150	CMOS CMOS CMOS	Programmable CE & OE Programmable OE Programmable CE & OE Word/Byte Mode	32DIP(32SOP) 32DIP(32SOP) 42DIP(44SOP)	NOW NOW
	* KM23C8000C(G) * KM23C8001C(G) * KM23C8100C(G)	1M x 8 1M x 8 1M x 8/ 512K x 16	120/150/200 120/150/200 120/150/200	CMOS CMOS CMOS	Programmable CE & OE Programmable OE Programmable CE & OE Word/Byte Mode	32DIP(32SOP) 32DIP(32SOP) 42DIP(44SOP)	NOW NOW NOW
	KM23C8105B(G)	1M x 8/ 512K x 16	100/120/150 (tP>50)	CMOS	4Word Page	42DIP(44SOP)	NOW
	* KM23V8000B(G) * KM23V8001B(G) * KM23V8100B(G)	1M x 8 1M x 8 1M x 8/ 512K x 16	200/250/300 200/250/300 200/250/300	CMOS CMOS CMOS	3.3V Operation 3.3V Operation 3.3V Operation	32DIP(32SOP) 32DIP(32SOP) 42DIP(44SOP)	NOW NOW NOW



MASK ROM (Continued)

Capacity	Part Number	Organization	Speed(ns)	Technology	Features	Package	Remark
16M	KM23C16101A KM23C16000A(G)	2M x 8 2M x 8/ 1M x 16	120/150/200 120/150/200	CMOS CMOS	Programmable OE Programmable CE & OE Word/Byte Mode	36DIP 42DIP(44SOP)	NOW
	* KM23C16101B * KM23C16000B(G)	2M x 8 2M x 8/ 1M x 16	120/150/200 120/150/200	CMOS CMOS	Programmable OE Programmable CE & OE Word/Byte Mode	36DIP 42DIP(44SOP)	NOW
	KM23C16005A(G)	2M x 8/ 1M x 16	120/150/200 (tP > 50)	CMOS	8Word Page	42DIP(44SOP)	NOW
	* KM23V16101A * KM23V16000A(G)	2M x 8 2M x 8/ 1M x 16	200/250/300 200/250/300	CMOS CMOS	3.3V Operation 3.3V Operation	36DIP 42DIP(44SOP)	NOW NOW
32M	KM23C32110 KM23C32000 KM23C32000G	4M x 8 2M x 16 4M x 8/ 2M x 16	150/200/250 150/200/250 150/200/250	CMOS CMOS CMOS	Programmable CE & OE Programmable CE & OE Programmable CE & OE	42DIP 42DIP(44SOP) 42DIP(44SOP)	NOW NOW NOW
	† KM23C32101A † KM23C32110A † KM23C32000A † KM23C32000AG	4M x 8 4M x 8 2M x 16 4M x 8/ 2M x 16	120/150/200 120/150/200 120/150/200 120/150/200	CMOS CMOS CMOS CMOS	Programmable OE Programmable CE & OE Programmable CE & OE Programmable CE & OE Word/Byte Mode	36DIP 42DIP 42DIP 44SOP	4Q.'94 4Q.'94 4Q.'94 4Q.'94
	KM23C32005 KM23C32005G	2M x 16 4M x 8/ 2M x 16	150/200/250 150/200/250	CMOS CMOS	8Word Page 8word Page	42DIP 44SOP	NOW
	† KM23C32005AG † KM23C32205ASG	4M x 8/ 2M x 16 2M x 16 1M x 32	100/120/150 (tP > 30) 100/120/150 (tP > 30)	CMOS	8Word Page 8word Page	44SOP 70SSOP	1Q.'95 2Q.'95
64M	† KM23C64000G KM23C64200SG	8M x 8/ 4M x 16 4M x 16/ 2M x 32	120/150/200 120/150/200	CMOS CMOS	Programmable CE & OE Word/Byte Mode Programmable CE & OE	44SOP 70SSOP	3Q.95 3Q.'95

^{*:} New Product

^{† :} Under Development

2.6 EEPROM/FLASH

Density	Part Number	Organization	Speed(ns)	Technology	Features	Package	Remark
1K bit	KM93C46/G/GD/I	64×16	1MHz	CMOS	Self-timed	8DIP/8SOP	Now
	KM93C46V/VG/VGD/I	64×16	250KHz	CMOS	3.0V-Operation	8DIP/8SOP	Now
2K bit	KM93C56/G/GD/I	128×16	1MHz	CMOS	Auto Erase, Self-timed	8DIP/8SOP	Now
	KM93C57/G/GD/I	128×16/256×8	1MHz	CMOS	Select Organization	8DIP/8SOP	3Q,94
	KM93C56V/VG/VGD/I	128×16	1MHz	CMOS	3.0V Operation	8DIP/8SOP	Now
	KM93C57V/VG/VGD/I	128×16/256×8	1MHz	CMOS	3.0V Operation	8DIP/8SOP	Now
4K bit	KM93C66/G/GD/I	256×16	1MHz	CMOS	Auto Erase, Self-timed	8DIP/8SOP	Now
	KM93C67/G/GD/I	256×16/512×8	1MHz	CMOS	Select Organization	8DIP/8SOP	3Q,94
	KM93C66V/VG/VGD/I	256×16	1MHz	CMOS	3.0V Operation	8DIP/8SOP	Now
	KM93C67V/VG/VGD/I	256×16/512×8	1MHz	CMOS	3.0V Operation	8DIP/8SOP	Now
64K bit	KM28C64A/AJ	8K×8	120/150/200	CMOS	64B Page Mode, D-P, T-B	28DIP/32PLCC	Now
	KM28C64AI/AJI	8K×8	120/150/200	CMOS	Industrial	28DIP/32PLCC	Now
	KM28C65A/AJ	8K×8	120/150/200	CMOS	64B Page Mode, D-P, T-B R-B	28DIP/32PLCC	Now
	KM28C65AI/AJI	8K×8	120/150/200	CMOS	Industrial	28DIP/32PLCC	Now
	KM28C64B/BJ	8K×8	90/120/150	CMOS	64B Page Mode, D-P, T-B	28DIP/32PLCC	3Q,94
	KM28C64BII/BJI	8K×8	90/120/150	CMOS	Industrial	28DIP/32PLCC	3Q,94
	KM28C65B/BJ	8K×8	90/120/150	CMOS	64B Page Mode, D-P, T-B, R-B	28DIP/32PLCC	3Q,94
	KM28C65BI/BJI	8K×8	90/120/150	CMOS	Industrial	28DIP/32PLCC	3Q,94
1M bit	KM29C010/J/T	128K×8	100/120/150	CMOS	128B Page Mode, D-P, T-B	32DIP/32PLCC	Now
16M bit	KM29N16000T/TS KM29N16000R/RS	2M×8	tR = 15 μs tRC = 80ns	CMOS	256B Page Mode 4K Block Erase	44(40)TSOP	3Q.94
32M bit	KM29N32000T/TS KM29N32000R/RS	4M×8	tR = 10 µs tRC = 50ns	CMOS	512B Page Mode 8K Block Erase	44(40)TSOP	2Q.94

^{*} D-P : Data-Polling, R/B : Ready/Busy, T-B : Toggle Bit



2.7 DRAM Card

Card Style	Vcc	Density	Part No.	Organization	Speed(ns)	PKG	Features
JEIDA/JEDEC	5.0V	2M Byte	KMCJ532512	512Kx32/1Mx16	60/70/80	88 Pin Two Piece	Fast Page Mode
			KMCJ536512	512Kx36/1Mx18	60/70/80	88 Pin Two Piece	Operation
		4M Byte	KMCJ5321000	1Mx32/2Mx16	60/70/80	88 Pin Two Piece	Low Power
			KMCJ5361000	1Mx36/2Mx18	60/70/80	88 Pin Two Piece	Consumption
		8M Byte	KMCJ5322000	2Mx32/4Mx16	60/70/80	88 Pin Two Piece	• RAS only and
			KMCJ5362000	2Mx36/4Mx18	60/70/80	88 Pin Two Piece	Hidden Refresh
		16M Byte	KMCJ5324000	4Mx32/8Mx16	60/70/80	88 Pin Two Piece	CAS before RAS
	}		KMCJ5324100	4Mx32/8Mx16	60/70/80	88 Pin Two Piece	Refresh
			KMCJ5364100	4Mx36/8Mx18	60/70/80	88 Pin Two Piece	
	3.3V	2M Byte	KMCV532512	512Kx32/1Mx16	60/70/80	88 Pin Two Piece	
		4M Byte	KMCV5321000	1Mx32/2Mx16	60/70/80	88 Pin Two Piece	
		8M Byte	KMCV5322000	2Mx32/4Mx16	60/70/80	88 Pin Two Piece	
		16M Byte	KMCV5324000	4Mx32/8Mx16	60/70/80	88 Pin Two Piece	
			KMCV5324100	4Mx32/8Mx16	60/70/80	88 Pin Two Piece	

SRAM Card

Card Style	Vcc	Capacity	Part No.	Organization	Speed(ns)	PKG	Features
PCMCIA/JEIDA	5.0V	512K Byte	KMCJ616256	256Kx16/512Kx8	150/200/250	68 Pin Two Piece	8KByte Attri bute Memory
Standard		1M Byte	KMCJ616512	512Kx16/1Mx8	150/200/250	68 Pin Two Piece	Replaceable & Rechargeable Battery
		2M Byte	KMCJ6161000	1Mx16/2Mx8	150/200/250	68 Pin Two Piece	High Speed : 150ns

3. CROSS REFERENCE GUIDE

3.1 Video RAM

Density	Feature	Organization	Samsung	Micron	Toshiba	NEC	Hitachi	Ti
256K	Minimum	64K×4	KM424C64	MT42C4064		μPD41264	HM53461(2)	TMS4461
						μPD42264		
512K	Minimum	64K×8	KM428C64					
	Minimum	256K×4	KM424C256		TC524256	μPD42273	HM534251	TMS44C250
			KM424C256A		TC524256A		HM534251A	SMJ44C250
					TC524256B		HM534252	
		}		,	TC524257			
		128K×8			TC528126A		HM538121	TMS48C121
1M				·	TC528126B		HM538121A	
	Extended	256K×4	KM424C257	MT42C4256	TC524258A	μPD42274		TMS44C251
	,			MT42C4255	TC524258B		HM534253A	SMJ44C251
					TC524259B			SMJ44C251A
		128K×8	KM428C128	MT42C8128	TC528128A	μPD42275		
			. '	MT42C8128	TC528128B		HM538123A	
					TC528129B			
	Extended	256K×8	KM428C256	MT42C8255				
2M				,				
•	Full	256K×8	KM428C257	MT42C8256	TC528267	μPD482234	HM538253	
			KM428C258	MT42C8254		μPD482235		
4M	Fuli	256K×32	KM4216C256	MT42C256K16A1				

3.2 Static RAM

Low power SRAM

Den.	Org.	SAMSUNG	HITACHI	SONY	TOSHIBA	MITSUBISHI	NEC
64K	8K x 8	KM6264BL/BL-L	HM6264A/AL/AL-L	CXK5864B-L/B-LL	TC6565AL/AL-L	M5M5165/L	μPD4364L/L-L
256K	32K x 8	KM62256CL/CL-L	HM62256AL/AL-L	CXK58257A-L/A-LL	TC55257BL/BL-L	M5M5255B-L/B-LL	μPD43256B/BL
512K	64K x 8	KM68512AL/AL-L					
1M	128K x 8	KM681000BL/BL-L	HM628128AL/AL-L	CXK581000/L	TC551001AL-AL-L	M5M51008/L	μPD431000AL/ALL
4M	512K x 8	KM628512	HM628512/L/L-L	CXK584000(1)-L	TC554002	M5M54008L/LL	μPD434000/L/LL

Low power SRAM

	Den.	Org.	SAMSUNG	HITACHI	TSOHIBA	NEC	ОКІ	MOTOROLA
ĺ	1M	128K x 8	KM658128A/AL/AL-L	HM658128A/AL/AL-L	TC518129A/AL/AL-L	μPD428128A/AL/AL-L	MSM548128	MCM518128

High Speed SRAM

Den.	Org.	Samsung	Hitachi	Cypress	Fujitsu	Micron	IDT	Motorola	Toshiba	sony
64K	16K x 4	KM6465B	HM6288	CY7C164A	MB81C74	MT5C6404	IDT7188	MCM6288C	TC55416	CXK5466
	16Kx4(With OE)	KM6466B	HM6289	CY7C166A	MB81C75	MT5C6405	IDT6198		TC55417	CXK5465
	8K X 8	KM6865B		CY7C186A	MB81C78	MT5C6408	IDT7164	MCM6264C	TC5588	CXK5863
256K	64K X 4(5V)	KM64458C	HM67909A	CY7C196	MB81C84A	MT5C2565	IDT61298SA	MCM629C	TC55464A	
	64K X 4(3.3V)	KM64B258C				MT5LC2565				
	32K X 8(5V)	KM68257C	HM62832H	CY7C199	1	MT5C2568	IDT71256SA	MCM6206D	TC55328A	CXK58258B
	32K x 8(3.3V)	KM68V257C	,			MT5LC2568	IDT713256	MCM62V06D	TC55V328	
1M	1M x 1(E)	KM11001		CY7C1007		MT5C1001	IDT71281	MCM6227B		
	256K x 4(E)	KM641001	HM624256A	CY7C1006		MT5C1005	IDT71028	MCM6229A		CXK541000
	256K x 4(R)	KM641003	HM674256UH		-	MT5C256K4A1				
	128K x 8(E)	KM681001	HM6268127H	CY7C1009	MB82008	MT5C1008	IDT71024	MCM6226B		CXK541020
	128K x 8(R)	KM681002				MT5C128K8A1				
	64K x 16(R)	KM6161002		CY7C108		MT5C64K16A1			TC551664	
4M	1M x 4	KM644002	HM624100		MB82201	MT5C1M4B2			TC551402	
	512K x 8	KM684002				MT5C512K8B2				
	256K x 16	KM6164002				MT5C256KX16				

BICMOS SRAM

Den.	Org.	Samsmung	Hitachi	NEC	Toshiba	Motorola	IDT
256K	64K x 4(With OE)-R	KM64B261A				MCM6709R	
	64K x 4(with-OE)-E	KM64B258A	HM6709SH		TC55B465	MCM6709A	IDT61B298
	32K x 8-R	KM68B261A		μPD46258		MCM6706R	
	32K x 8-E	KM68B257A	HM6783SH		TC55B328	MCM6706A	IDT71256
1M	256K x 4(With OE)-R	KM64B1003			TC55B4257	MCM6729A	
	128K x 8-R	KM68B1002			TC55B8128	MCM6726A	IDT71B024

Specialty SRAM

Den.	Org.	SMAMSUNG	Motorola	Micron	Cypress	ICW
1M	256K x 4	KM741006	MCM67Q804			
	64K x 18	KM718B86	MCM67B618		CY7C1031	ICW73B596
		KM718B90		MT58LC64K18M1	1	
		KM718BV87	MCM67H618	MT58LC64K18B2		
		KM718BV90		MT58LC64K18M1		

3.3 MASK ROM

DTY	Samsung	NEC	Hitachi	Toshiba	Sharp	Mitsubishi	Fujitsu	Sony
256K	KM23C256		HN623257P HN623258P		LH23255 LH53259	M5M23256P	MB83256	CXK38256
512K	KM23C512			TC53512C	LH53514 LH53515		MB83512	
1M	KM23C1000	uPD23C1000A	HN62321P HN62321BP HN62331P	TC531000C	LH231000B LH531000A	M5M23C100 M5M231000	MB831000 MB831124	CXK381000P
	KM23C1001	uPD23C1010A	HN62321EP HN62331EP			M5M231001		
	KM23C1010	uPD23C1001E uPD23C1000E	HN62321A HN62331A	TC531001C	LH231100B LH530800			
	KM23C1011	uPD23C100EA			LH530900			
2M	KM23C2000A	uPD23C2001	HN62302B	TC532000A	LH532300 LH532100B		MB832000 MB832001	CXK382001
	KM23C2001A		-		LH532200B LH532400			
	KM23C2100A	uPD23C2000 uPD23C2000A	HN62412P HN62422P		LH532000B LH532500			
4M	KM23C4000B	uPD23C4001E	HN62335 HN62344B	TC534000A	LH534100B	M5M23C401AP	MB834000A	CXK384001
	KM23C4000C		HN62335 HN62344B				MB834000AL	
	KM23V4001B	·	HN62W335B					
•	KM23C4001B		•		LH534300 LH534400			
	KM23C4001C	,			LH534300 LH534400			
	KM23C4100B	uPD23C4000 uPD23C4000A	HN62404P HN62414P HN62424P HN62444P	TC534200	LH534000B LH534500'	M5M23C400AP	MB834100A MB834200A	
	KM23C4100C	uPD23C4000 uPD23C4000A	HN62404P HN62414P HN62424P HN62444P		LH534000B LH534500		MB834100AL	
	KM23V4100B		HNW15					
	KM23C4200B KM23C4200C			,				

CROSS REFERENCE GUIDE

3.3 MASK ROM (Continued)

DTY	Samsung	NEC	Hitachi	Toshiba	Sharp	Mitsubishi	Fujitsu	Sony
8M	KM23C8000B	uPD23C8001E	HN62318B	TC538000A	LH538100 LH538200	M5M23801P	MB838000	CXK388000
	KM23C8000C	uPD23C8001E	HN62318B		LH538100 LH538200	M5M23801P	MB838000	
	KM23V8000B		HN62W328B					
	KM23C8001B			ŀ				
	KM23C8001C KM23V8001B							
	KM23C8100B	uPD23C8000	HN62418P	TC538200A	LH538000	M5M23800P	MB838200	
	KM23C8100C	uPD23C8000	HN62428P	TC538200A	LH538000	M5M23800P	MIDOCOLOG	
	KM23C8105B							
	KM23V8100B			,			MB838200L	
16M	KM23C16101A							
	KM23C16101B	. ,						
	KM23V16101A KM23C16000A	uPD23C16000	HN624316P	TC5316200A	LH53160000	M5M23160P	MB831620P	
	KM23C16000A	uPD23C16000	HN624316P	TC5316200A	LH53160000	M5M23160P	MB831620P	1
	KM23C16005A	u. 5255 1000	1		2,100,10000	M5M23168P		
	KM23V16000A		HN62W4116					
32M	KM23C32000	uPD23C32000			LH5332000			
	KM23C32000A	uPD23C32000			LH5332000			
	KM23C32005							
	KM23C32005A KM23C32205A							
	NIVIZOC32205A				1			

3.4 EEPROM

*Serial I/O EEPROM

Density	Samsung	N. S	Exar	Micro Chip	SGSThomson	Catalyat	Rohm	Atmel-
1K	KM93C46	NM9346	XRM93C46A	93C46	ST93C46T	CAT93C46A	BR93C46	AT93C46
	KM93C46V	NM93C46L						
2K	KM93C56	NM93C56A	XRM93C56A				BR93C56A	AT93C56
	KM93C57			93C56	ST93C56	CAT36C102		
	KM93C56V	NM93C56L					BR93C56B	
	KM93C57V							
4K	KM93C66	NM93C66	XRM93C66B				BR93C66A	AT93C66
	KM93C67			93C66		CAT35C104		
	KM93C66V	NM93C66L					BR93C66B	
	KM93C67V					CAT33T104		

*Parallel EEPROM


Density	Samsung	Xicor	Seeq	Exel	Atmel	Hitachi	Oki	Catalyat
64K	KM28C64A	X2864A/B	DQ28C64	XL2864	AT28C64	HN58064	MSM28C64A	CAT28C65A
		X28C64		XL28C64A				
	KM28C65A		DQ28C65	XL2865		HN58C65/66		CAT28C65A
			DQ2864	XL28C65A				
	KM28C64B	X2864A/B	DQ28C64	XL2864	AT28C64	HN58064	MSM28C64A	CAT28C65A
		X28C64		XL28C64A				
	KM28C65B		DQ28C65	XL2865		HN58C65/66		CAT28C65A
			DQ2864	XL28C65A				

3.5 Flash

Density	Samsung	Toshiba	Seeq	Exel	Atmel	Hitachi	Oki	Catalyat
1M	KM29C010				AT29C010			
16M	KM29N16000	TC5816FT/TR						
32M	KM29N32000	TC5832FT/TR						


4. ORDERING INFORMATION

4.1 DRAM



* NEW DRAM ORDERING SYSTEM

This new DRAM ordering system will be used for all SAMSUNG's DRAM products in '95. In '94 DRAM Databook, only used for 16M Byte Word Wide 2nd Gen. and 64M DRAM.



- 1. SAMSUNG Memory
- 2. DRAM(4)
- 3. Organization

1	x 1
4	x 4
8	x 8
9	x 9
16	x 16
18	x 18
32	v 32

4. Product

С	 5V
٧	 3.3V

5. Density & Mode/Feature (Same)

6.	Revision		
	Blank	1st	Gen
	A	2nd	Ger
	R	214	Can

7. Package Type

J SOJ
T TSOP II (Forward)
R TSOP II (Reverse)
V TSOP I (Forward)
UTSOP I (Reverse)
K SOJ(Shrinked PKG,SOJ)
S TSOP II (Shrinked PKG,Forward)
WTSOP II (Shrinked PKG.Reverse)

8. Power(DC Current)


	Blank	Normal
İ		Low power
1	+	Super Low power
ı	=	Self Refresh with L.P

9 . Speed

- 5	50 ns
- 6	60 ns
- 7	70 ns
- 8	80 ns




4.2 DRAM Module




1. SAMSUNG Memory	9. Operation Mode & Organization			
2. Module	-0 · · · · · · · · · · · F/P			
3. Memory Type & Edge Connector	-1 · · · · · · · · · Nibble			
-1 ·····FLASH	-2 · · · · · · Static Column			
-2 · · · · · Mask ROM	-3 · · · · · · Using Quad CAS			
-3 ·····DRAM DIMM	-4 · · · · · · · · · Using EDO			
-4 ·····DRAM SIP	-5 · · · · · · · · · Using EDO & Quad CAS			
-5 · · · · · · DRAM SIMM	-8 · · · · · · · · · Using Non Memory Logic			
-6 · · · · · · · · · · · · · SRAM	-9 · · · · · · · · Using Non Memory Logic			
-7 · · · · · · Pseudo SRAM	& Quad CAS			
-8 · · · · · · · · · · ASSP	10. Component Revision			
-9 · · · · · · · · · · · · VRAM	-Blank · · · · · · · None			
4. Organization	-A · · · · · · · First Rev.			
-8/9 · · · · · · · · · · · x8/x9 bit wide	-B · · · · · · · · Second Rev.			
-18 ······x18 bit wide	-C · · · · · · · · Third Rev.			
-32/33 · · · · · · · · · · · x32/x33	11. Package Type			
-36/40 · · · · · · · · · · x36/x39/x40	-Blank · · · · · · · · · · SOJ or PLCC			
-64/66 · · · · · · · · · · · x64/x66	-T ······TSÓP			
-72/80 · · · · · · · · · · · x72/x80	12. PCB Revision			
-144 · · · · · · · · · · · · x144 bit wide	-Blank · · · · · · None			
5. Process & Operation Voltage	-1 · · · · · · First Rev.			
-Blank · · · · · · · · · · · CMOS 5V	-2 · · · · · · · · · Second Rev.			
-V · · · · · · · · · · · CMOS 3.3V	-3 · · · · · · · Third Rev.			
-S · · · · · · Sync 3.3V 13. Number of Components				
6. Density	-Blank · · · · · · · · · more than 7 chip			
-16 · · · · · · · · · · · · · · 16M	-N · · · · · · · · · · less than 8 chip			
-8 · · · · · · · · · · · · · · 8M	-U · · · · · · · · · · Byte Wide Base			
-4 · · · · · · · · · · · · · · 4M	-W ····· Word Wide Base			
-2 · · · · · · · · · · 2M	14. Only x32 or x33 PCB			
-1 · · · · · · · · · · · · 2M	-V · · · · · · · · · · · x32 or x33 PCB			
-512 · · · · · · · · · · · 512K	15. Lead Finish & Customer			
-256 · · · · · · · · · · · · 256K	-Blank · · · · · · · · · Solder			
7. Refresh (16M DRAM Based)	-G · · · · · · · · · · · · Gold			
-0 · · · · · · · · · · · · 4K	-D · · · · · · DEC -P · · · · · Nickel			
-1 ·····2K	-H ·····HP -Q ·····Compaq			
-2 · · · · · · · · · · · 1K	-M · · · · · · IBM -X · · · · · Cambex			
8. Power Consumption	16. Speed			
-0 ·····Normal	-5 · · · · · · · · · · 50ns			
-2 ·····Low Power	-6 · · · · · · · · · · 60ns			
-4 · · · · · · · Super Low Power	-7 · · · · · · · · · · 70ns			
-6 ·····Self Refresh	-8 ······80ns			


4.3 VRAM




4.4 Static RAM




4.4 Static RAM



4.5 MASK ROM




* Internal KF · CODE Inforamtion






4.6 EEPROM


*Serial EEPROM



*Parallel EEPROM




4.7 Flash





4.8 Memory Card



DRAM Card

4100: 4M Bit F. Page, 2K refresh 4000: 4M Bit F. Page, 4K refresh 2000: 2M Bit F. Page, 1K refresh 1000: 1M Bit F. Page, 1K refresh 512: 512K Bit F. Page, 1K refresh


 SRAM Card 1000 : 1M BIT 512 : 512K BIT 256 : 256K BIT • BLANK: NONE

A : FIRST REV.

B : SECOND REV.


• C: THIRD REV.

NOTES



1M DRAM DATA SHEET 2





1M x 1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM41C1000C/CL/CSL-6	60ns	15ns	110ns
KM41C1000C/CL/CSL-7	70ns	20ns	130ns
KM41C1000C/CL/CSL-8	80ns	20ns	150ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible input and output
- Single 5V±10% power supply
- · Refresh Cycle
- 512 cycle/8ms refresh (Normal)
- 512 cycle/64ms refresh (L-version)
- 512 cycle/128ms refresh (SL-version)
- Power Dissipation
 - -Standby: 5.5mW (Normal)

1.1mW (L-version)

0.55mW (SL-version)

--- Active(60/70/80ms) : 385/358/330mW

- . 256K x 4 fast test mode
- · JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP, TSOP(I), TSOP(II) and PLCC Packages


GENERAL DESCRIPTION

The Samsung KM41C1000C/CL/CSL is a CMOS high speed 1,048,576 x 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as minicomputers, graphics and high performance microprocessor computers.

The KM41C1000C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.

The KM41C1000C/CL/CSL is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (Top Views)


· KM41C1000CP/CLP/CSLP · KM41C1000CJ/CLJ/CSLJ · KM41C1000CZ/CLZ/CSLZ · KM41C1000CT/CLT/CSLT



· KM41C1000CV/CLV/CSLV


· KM41C1000CVR/CLVR/CSLVR






· KM41C1000CTR/CLTR/CSLTR

· KM41C1000CG/CLG/CSLG





Pin Names	Pin Function
A ₀ -A ₉	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
TF	Test Function
Vcc	Power (+5V)
Vss	Ground
NC	No Connection
NL	No Lead

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	VDD	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	ation PD 600		mW
Short Circuit Output Current	irrent los		mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	. 0	0	0	V
Input High Voltage	ViH	2.4		Vcc+1	V
Input Low Voltage	VIL	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS, Address Cycling @tnc=min.)	KM41C1000C/CL/CSL-6 KM41C1000C/CL/CSL-7 KM41C1000C/CL/CSL-8	Icc1	-	70 65 60	mA mA mA
Standby Current (RAS=CAS=W=ViH)	Standby Current (RAS=CAS=W=Viri)				mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @trc=min.)	KM41C1000C/CL/CSL-6 KM41C1000C/CL/CSL-7 KM41C1000C/CL/CSL-8	lcc3	- - -	70 65 60	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM41C1000C/CL/CSL-6 KM41C1000C/CL/CSL-7 KM41C1000C/CL/CSL-8	ICC4		55 50 45	mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM41C1000C KM41C1000CL KM41C1000CSL	ICC5	- - -	1 200 100	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM41C1000C/CL/CSL-6 KM41C1000C/CL/CSL-7 KM41C1000C/CL/CSL-8	Icc6	-	70 65 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery back up Mode (CAS=CAS-Before-FAS Cycling or 0.2V, W=Vcc-0.2V or 0.2V, A0-A9= Vcc-0.2V or 0.2V, DIN=Vcc-0.2V, 0.2V or OPEN: trac=250µS, tras=tras min.~1µS)		lcc7	-	200 100	μA μA
Input Leakage Current (Any input 0≤VIN ≤6.5V, all other pins not under test=0 volts.)			-10	10	μA
Output Leakage Current (Data out is disabled, 0 ≤	≦Vouτ≤Vcc)	io(L)	-10	10	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	·Max	Units
Output High Voltage Level (Ioн=-5mA)	Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	٧

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. Icc1, Icc3, Address can be changed maximum two times while RAS=VIL, Icc4, Address can be changed maximum once during a Fast Page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	CIN1	-	5	pF
Input Capacitance (Ao~A9)	CIN2	-	6	pF
Input Capacitance (RAS, CAS, W)	Cins	-	7	pF
Output Capacitance (Q)	Соит	-	7	pF

AC CHARACTERISTICS (0°C \leq Ta \leq 70°C, Vcc=5.0V \pm 10%, See notes 1,2)

Poromotor	0	-6		-7		-8		I Imia	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	130		150		170		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15	-	20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,10
CAS to output in Low-Z	tcLz	0		0		, 0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	. 3	50	3	50	3	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	. tcsн	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trco	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		. 5		ns	
Row address set-up time	tasr	0		. 0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	15		15		15		ns	
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	

AC CHARACTERISTICS (Continued)

			-6	-7		-8		I bada	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		10		10		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	trwL	15		15		15		ns	
Write command to CAS lead time	tcwL	15		15		15		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	ton	15		15		15		ns	1Ó
Data-in hold time referenced to RAS	tohr	50		55		60		ns	6
Refresh period (Normal)	tref		16		16		16	ms	
Refresh period (Low power)	tref		64		64		64	ms	
Refresh period (Super Low power)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwD	15		20		20		ns	8
RAS to W delay time	trwd	60		70		80		ns	8
Column address to W delay time	tawd	30		35		40		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	5		5		- 5		ns	-
CAS hold time (CAS-before-RAS refresh)	tchr	15	,	15		15		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tcpa		35		35		40	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	60		60		65		ns	
RAS pulse width (Fast Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	TRHCP	40		45		50		ns	
CAS precharge time (Fast page mode)	tcp	10		10		10	-	ns	


NOTES

- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max), and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.
- 6. twcn, tohn are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and

the data output will remain open circuit throughout the entire cycle. If $t_{CWD} \ge t_{CWD}(min)$ and $t_{RWD} \ge t_{RWD}(min)$ and $t_{RWD} \ge t_{RWD}(min)$, then the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA}.
- Normal operation requires the "T.F" pin to be connected to V_{ss} or TTL logic low level or left unconnected on the printed wiring board.
- 13. When the "T.F" pin is connected to a defined positive voltage, the internal test function may be activated. Contact Samsung for specific operational details of the "test function."
- In a test mode read cycle, the value of t_{RAC}, t_{CAC}, t_{AA} is delayed for 3ns.


TIMING DIAGRAMS








WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)








FAST PAGE MODE READ-WRITE CYCLE







RAS-ONLY REFRESH CYCLE




HIDDEN REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE







DEVICE OPERATION

The KM41C1000C/CL/CSL contains 1,048,576 memory locations. Twenty address bits are required to address a particular memory location. Since the KM41C1000C/CL/CSL has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe($\overline{\text{CAS}}$), and the valid row and column address inputs.

Operation of the KM41C1000C/CL/CSL begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM41C1000C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (trp) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tras(min) and tcas(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, trp, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C1000C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input $\overline{(W)}$ high during $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tracp(max) and if the column address is valid before tracp(max), then the access time to valid data is specified by tracp(min). However if CAS goes low after tracp(max), or if the column address becomes valid after tracp(max.), access is specified by tracp or tracp in order to achieve the minimum access time, tracp(min), it is necessary to meet both tracp(max) and tracp(max).

Write

The KM41C1000C/CL/CSL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and $\overline{\text{CAS}}$. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or $\overline{\text{CAS}}$, whichever is later

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur, The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, tcwb and tawb, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41C1000C/CL/CSL has a three-state output buffer which is controlled by $\overline{\text{CAS}}$. Whenever $\overline{\text{CAS}}$ is high(ViH), the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tcLz after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAc, trac and tAA specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM41C1000C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.



DEVICE OPERATION (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS only cycle.

Indeterminate Output State: Delayed Write.

Refresh

The data in the KM41C1000C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/64/128 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (Ao~As). The state of address As is ignored during refresh.

CAS-before-RAS Refresh: The KM41C1000C/CL/CSL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsr) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM41C1000C/CL/CSL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C1000C/CL/CSL by using read, write or read-modify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry. The cycle begins as a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation. Then, if $\overline{\text{CAS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the low address bits Ao through As are supplied by the on-chip refresh counter. The As bit is set low internally.

Fast Page Mode

The KM41C1000C/CL/CSL has Fast page mode capability which provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address CAS is cycled to strobe in additional column addresses. This eliminates the time requried to set up and strobe sequential row addresses for the same page

Power-up

If $\overline{\text{RAS}}$ =Vss during power-up, the KM41C1000C/CL/CSL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid ViH in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM41C1000C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM41C1000C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.



DEVICE OPERATION (Continued)

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.


A high frequency $0.1\mu\text{F}$ ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM41C1000C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transents generated by the KM41C1000C/CL/CSL and they supply much of the current used by the KM41C1000C/CL/CSL during cycling.

In addition, a large tantalum capacitor with a value of 47μ F to 100μ F should be used for bulk decoupling to recharge the 0.1μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS


18-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)







20-LEAD PLASTIC SMALL OUT-LINE J-LEAD




Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE






20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)





20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I) (Forward and Reverse Type)






18- LEAD PLASTIC CHIP CARRIER







256K x 4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM44C256C/CL/CSL-6	60ns	15ns	110ns
KM44C256C/CL/CSL-7	70ns	20ns	130ns
KM44C256C/CL/CSL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Early write or Output Enable Controlled Write
- Single $5V \pm 10\%$ power supply
- Refresh Cycle
- 512 cycle/8ms refresh (Normal)
- 512 cycle/64ms refresh (L-version)
- 512 cycle/128ms refresh (SL-version)
- Power Dissipation
 - -Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.55mW (SL-version)
- Active(60/70/80ms) : 385/360/330mW
- JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP, TSOP(I), and TSOP(II) Packages


GENERAL DESCRIPTION

The Samsung KM44C256C/CL/CSL is a CMOS high speed 262,144 x 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as minicomputers, graphics and high performance microprocessor computers.

The KM44C256C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44C256C/CL/CSL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


KM44C256CP/CLP/CSLP




· KM44C256CJ/CLJ/CSLJ




· KM44C256CZ/CLZ/CSLZ




· KM44C256CV/CLV/CSLV



KM44C256CVR/CLVR/CSLVR



KM44C256CT/CLT/CSLT



· KM44C256CTR/CLTR/CSLTR

V _{SS} [] DQ ₄ [] DQ ₃ [] CAS [] OE []	20 19 18 17 16	0	0 1 2 3 4 5	DQ₁ DQ₂ DW RAS
A ₈	15 14 13 12 11	0	6 7 8 9	□A₀ □A₁ □A₂ □A₃ □Vcc

Pin Names	Pin Function
A ₀ -A ₈	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
DQ ₁ -DQ ₄	Data In/Data Out
Vcc	Power (+5V)
Vss	Ground
NC	No Connection
NL	No Lead



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to +7.0	٧
Voltage on Vcc Supply Relative to Vss	VDD .	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	600	· mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Typ Max		Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4		Vcc+1	٧
Input Low Voltage	VIL	-1.0	_	0.8	· V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Max	Units
Operating Current* (RAS and CAS, Address Cycling @tac=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	ICC1	- - -	70 65 60	mA mA mA	
Standby Current (RAS=CAS=W=VIH)		ICC2	- '	2	mA	
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @trc=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	lcc3	- - -	70 65 60	mA mA mA	
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	ICC4	1 1 1	55 50 45	mA mA mA	
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C256C KM44C256CL KM44C256CSL	ICC5	- - -	1 200 100	mA μA μA	
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C256C/CL/CSL-6 KM44C256C/CL/CSL-7 KM44C256C/CL/CSL-8	Icc6	- - -	70 65 60	mA mA mA	
Battery Back Up Current Average Power Supply Current, Battery back up Mode (CAS=CAS-Before-RAS Cycling or 0.2V, W=Vcc-0.2V or 0.2V, A0~A9= Vcc-0.2V or 0.2V, DIN=Vcc-0.2V, 0.2V or OPEN: trac=250µS, tras=tras min.~1µS)	KM44C256CL KM44C256CSL	loc7	. <u>-</u>	200 100	μ Α μ Α	
Input Leakage Current (Any input $0 \le V$ in ≤ 6.5 V, all other pins not under	test=0 volts.)	lı(L)	-10	10	μА	
Output Leakage Current (Data out is disabled, 0 ≤	≤Vouτ≤Vcc)	IO(L)	-10	10	μΑ	



DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Output High Voltage Level (lон=-5mA)	Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	٧

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as average current. Icc1, Icc3, Address can be changed maximum two times while RAS=VIL, Icc4, Address can be changed maximum once during a Fast Page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A8)	CIN1	-	6	• pF
Input Capacitance (RAS, CAS, W)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ4)	CDQ	-	7.	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2)

	0h -1	-6		-7		-8		Unit	
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Unit	Notes
Random read or write cycle time	trc	110		130		150		. ns	
Read-modify-write cycle time	trwc	155		175		195		ns	
Access time from RAS	trac		60		70		. 80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,10
CAS to output in Low-Z	tcLz	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trco	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	15		15		15		ns	
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trics	0		0	,	0		ns	



AC CHARACTERISTICS (Continued)

	Qb.a1	-6		-7			-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	15	, ,	15		15		ns	
Write command hold time referenced to RAS	twcr	55		55		60		ns	6
Write command pulse width	twp	- 15		15		15		ns	
Write command to RAS lead time	trwL	15		15		15		ns	
Write command to CAS lead time	tcwL	15		15		15		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	ton	15		15		15		ns	10
Data-in hold time referenced to RAS	tohr	50		55		60		ns	6
Refresh period (Normal)	tref		8		8		8	ms	
Refresh period (Low power)	tref		64		64		64	ms	
Refresh period (Super Low power)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		45		45		ns	8
RAS to W delay time	tRWD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	5		5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	15		15		15		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tCPT	20		25		30		ns	
Access time from CAS precharge	tcpa		35		35		40	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	80		85		90		ns	
RAS pulse width (Fast Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	tRHCP	40		45		50		ns	
CAS precharge time (Fast page mode)	tcp	10		10		10		ns	
RAS hold time referenced to OE	tron	15		20	,	20		ns	
OE access time	toea		15		20		20	·ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	15	0	20		20	ns	
OE command hold time	toeh	15		20		20		ns	

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.




NOTES (Continued)

- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.
- 6. twcn, tohn are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}>t_{WCS}(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD}≥ t_{CWD}(min), t_{RWD}≥t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data output will contain the data read from
- the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAC}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.


TIMING DIAGRAMS


READ CYCLE













WRITE CYCLE (OE CONTROLLED WRITE)








READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) **FAST PAGE MODE WRITE CYCLE (EARLY WRITE)** RAS tcre _ tcp __ teco-CAS tCAH **t**CAH tasc tCAH COLUMN ADDRESS ROW ADD COLUMN ADDRESS COLUMN ADDRESS twch twch tewi twcs $\overline{\mathsf{w}}$ ŌĒ tos ton tDH DQ₁-DQ₄ FAST PAGE MODE READ-MODIFY-WRITE RAS tcsHterwo tcp tRAD CAS trah t_{CAH} tASR tasc ROW ADD, COL taws tcwp town tcwi -tcwL XXXX $\overline{\mathbf{w}}$ _ twp ---TOE - toea ****** ŌĒ toED t_{OEH} tCAC toez toez tos DQ₁-DQ₄ DON'T CARE


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care



CAS-BEFORE-RAS REFRESH CYCLE


Note: \overline{W} , \overrightarrow{OE} , A = Don't care





HIDDEN REFRESH CYCLE (READ) tRP. .t_{RP} VIH-RAS VILtesh TRCD tchr-VIH-CAS tRAD VILtasc **t**CAH -tRAH tasr COLUMN ADDRESS -tRRH $\overline{\mathbf{w}}$ ŌΕ tCAC tcLz toff toez **trac** DQ₁-DQ₄ VALID DATA-OUT **HIDDEN REFRESH CYCLE (WRITE)** -- tap tras VIH-RAS VILtRCD tchr VIH-CAS VILtasc **tCAH** VIH-COLUMN ADDRESS -twch VIH- $\overline{\mathbf{w}}$ ŌΕ tos DQ₁-DQ₄ VALID DATA **t**DHR DON'T CARE

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE







DEVICE OPERATION

Device operation

The KM44C256C/CL/CSL contains 1,048,576 memory locations organzed as 262,144 four-bit words. Eighteen address bits are required to address a paricular 4-bit word in the memory array. Since the KM44C256C/CL-/CSL has only 9 address input pins,time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe(CAS), and the valid row and column address inputs.

Operation of the KM44C256C/CL/CSL begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address income pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44C256C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tre) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tcAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C256C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid before tRAD(max), then the access time to valid data is specified by tRAC(min). However if CAS goes low after tRCD(max), or if the column address becomes valid after tRAD(max.), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC(min), it is necessary to meet both tRCD(max) and tRAD(max).

The KM44C256C/CL/CSL has common data I/O pins. For this reason an output enable control input $(\overline{\text{OE}})$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by to toea and toez.

Write

The KM44C256C/CL/CSL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and $\overline{\text{CAS}}$. In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The 4-bit wide data at the data input pin is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in he Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write timing requirements. This output enable input (\overline{OE}) must be low during the time defined by toeA and toeZ for data to appear at the outputs. If tcwb and trwb are not met the output may contiain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the KM44C256C/CL/CSL's DQ pins.

Data Output

The KM44C256C/CL/CSL has a three-state output buffer which is controlled by $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. Whenever $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ is high(ViH), the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tcLz after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAc, tRAc and tAA specify when the valid data will be present at the output. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM44C256C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode

DEVICE OPERATION (Continued)

Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS only cycle.

Indeterminate Output State: Delayed Write (tcwb or tRwb are not met)

Refresh

The data in the KM44C256C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8/64/128 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A0~A8).

CAS-before-RAS Refresh: The KM44C256C/CL/CSL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C256C/CL/CSL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C256C/CL/CSL by using read, write or readmodify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry. The cycle

begins as a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation. Then, if $\overline{\text{CAS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the low address bits Ao through Ao are supplied by the on-chip refresh counter.

Fast Page Mode

The Fast page mode Provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. Then, while RAS is kept low to maintain the row address CAS is cycled to strobe in additional column addresses. This eliminates the time requried to set up and strobe sequential row addresses for the same page

Power-up

If $\overline{\text{RAS}}$ =Vss during power-up, the KM44C256C/CL/CSL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid Vin in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM44C256C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C256-C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transisient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS



DEVICE OPERATION (Continued)

run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.


A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C256C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C256C/CL/CSL and they supply much of the current used by the KM44C256-C/CL/CSL during cycling.


In addition, a large tantalum capacitor with a value of 47μ F to 100μ F should be used for bulk decoupling to recharge the 0.1μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE


Units: Inches (Millimeters)









20-LEAD PLASTIC SMALL OUT-LINE J-LEAD




Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE







20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)


Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I) (Forward and Reverse Type)







4M ×1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM41C4000C/CL/CSL-5	50ns	13ns	90ns
KM41C4000C/CL/CSL-6	60ns	15ns	110ns
KM41C4000C/CL/CSL-7	70ns	20ns	130ns
KM41C4000C/CL/CSL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- RAS-only and hidden refresh capability
- · Fast parallel test mode capability
- · TTL compatible inputs and output
- · Common I/O using early write
- Single + 5V \pm 10% power supply
- · Refresh Cycle
- 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/256ms (SL-version)
- Power dissipation
 - Standby : 5.5mW(Normal)
 - 1.1mW(L-version)
 - 0.55mW(SL-version)
- Active (50/60/70/80): 470/415/360/305mW
- · JEDEC standard pinout
- Available in plastic SOJ, ZIP and TSOP-II packages


GENERAL DESCRIPTION

The Samsung KM41C4000C/CL/CSL is a high speed CMOS 4,194,304 \times 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.


The KM41C4000C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capabillity provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.

The KM41C4000C/CL/CSL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)



· KM41C4000CJ/CLJ/CSLJ

N.C. ☐ 4 A₁₀ 口 5 16 🗖 A9 A₀ | 6 A₁ | 7 A₂ | 8 A₃ | 9 V_{CC} | 10 | O 15 A8 14 A7 13 A6 12 A5 11 A4


KM41C4000CZ/CLZ/CSLZ



KM41C4000CT/CLT/CSLT

. LZIAI	T 1 \	,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-	I, OOL
∘Щ	1	0		20	∐ vss
wШ	2			19	Πα
RAS [3			18]] CAS
v.с. 🎞	4			17	∏ N.C.
A10 ∐	5			16	∏ A9
A0 [6			15	∐ A8
A₁ [[7			14	∏ A7
A ₂ [8			13	Ш∧ ₆
A3 [[9		_	12	∏ A5
vcc 🎞	10		0	11	∏ ^₄

· KM41C4000CTR/CLTR/CSLTR



Pin Names	Pin Function
A ₀ -A ₁₀	Address Inputs
D	Data In
Q .	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
V _{cc}	Power (+5V)
V _{ss}	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-1 to +7.0	٧٠
Storage Temperature	T _{stg}	-55 to +150	Ĉ
Power Dissipation	P _D	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	·V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	٧
Input High Voltage	V _{IH}	2.4	_	V _{CC} +1	٧
Input Low Voltage	V _{IL}	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, CAS, Address Cycling @tac=min.)	KM41C4000C/CL/CSL-5 KM41C4000C/CL/CSL-6 KM41C4000C/CL/CSL-7 KM41C4000C/CL/CSL-8	lcc1	1 1 1:1	85 75 65 55	mA mA mA
Standby Current (RAS=CAS=W=VIH)	•	ICC2	-	2	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Cycling @trc=min.)	KM41C4000C/CL/CSL-5 KM41C4000C/CL/CSL-6 KM41C4000C/CL/CSL-7 KM41C4000C/CL/CSL-8	Icc3	1 1 1 1	85 75 65 55	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM41C4000C/CL/CSL-5 KM41C4000C/CL/CSL-6 KM41C4000C/CL/CSL-7 KM41C4000C/CL/CSL-8	ICC4	- - -	65 55 45 35	mA mA mA
Standby Current (RAS=CAS=W=Vcc -0.2V)	KM41C4000C KM41C4000CL KM41C4000CSL	ICC5	-	1 200 100	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM41C4000C/CL/CSL-5 KM41C4000C/CL/CSL-6 KM41C4000C/CL/CSL-7 KM41C4000C/CL/CSL-8	Icce		85 75 65 55	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care Trc=125(L-ver.)µS Trc=250(SL-ver.)µS Tras=Tras min~300ns	KM41C4000CL KM41C4000CSL	Icc7	- -	300 150	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input o≤Vin≤Vcc+0.5V all other pins not under test=0 volts.)	l(L)	-10 [*]	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	lo(L)	-10	10	μА
Output High Voltage Level (Ioн=-5mA)	Vон	2.4	-	٧
Output Low Voltage Level (loL=4.2mA)	Vol	-	0.4	V

^{*} Note: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified value are obtained with the output open. I_{CC} is specified as average current. I_{CC1}, I_{CC3}, I_{CC6}, Address can be changed maximum two times while RAS = VIL. I_{CC4}, Address can be changed maximum once during a Fast Page Mode Cycle.

CAPACITANCE (TA=25°C, Vcc=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	C _{IN1}		5	pF
Input Capacitance (A ₀ -A ₁₀)	C _{IN2}	_	5	pF
Input Capacitance (RAS, CAS, W)	C _{IÑ3}	_	7 '	pF
Output Capacitance (Q)	Соит		7	pF

AC CHARACTERISTICS (0° C ≤ TA ≤ 70° C, Vcc≈5.0 ± 10%, See notes 1,2)

_	Ī	-5		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	108		130		. 155		175		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tclz	0		0		0		0	•	ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time(rise and fall)	tr	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	30		40		50		60	, , , , , ,	ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15	t)n	20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10.000	ns	
RAS to CAS delay time	tRCD	20	35	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	



AC CHARACTERISTICS (Continued)

			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0	,	ns	9
Write command hold time	twch	10	,	10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	tRWL	13		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data-in-set-up time	tos	0		0		0		0		ns	10
Data-in hold time	ton	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		16		16	,	16		16	ms	
Refresh period (Low power)	tref		128		128		128		128	ms	
Refresh period (Super low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	13		15		20		20		ns	8
RAS to W delay time	trwd	50		60		70		80		ns	8 -
Column address to W delay time	tawd	25		30		35		40		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	- 5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	tcpa		. 30		35		40		45	ns	3
Fast page mode cycle time	tPC	35	`	40		. 45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	53		60		70		75		ns	
RAS pulse width(Fast Page Mode)	trasp	50	200.000	60	200,000	70	200,000	80	200,000	ns	
CAS precharge time(Fast page mode)	tcp	10		10		10		10		ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
Write command set-up time (test mode in)	twrs	10		10		10		10		ns	
Write command hold time (test mode in)	twrн	10		10		10		10		ns	
W to RAS precharge time(C-B-R cycle)	twrp	10		10		10		10		ns	
W to RAS hold time(C-B-R cycle)	twrh	10		10		10		10		ns	



TEST MODE CYCLE

(Note. 12)

_			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	95		115		135		135		ns	
Read-modify-write cycle time	trwc	113		135		160		180		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tCAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to write enable delay	tcwp	18		20		25		25		ns	8
RAS to write enable delay	trwd	55		65		75		85		ns	8
Column address to W delay time	tawd	30		35		40		45		ns	8
Fast mode cycle time	tPC	40		45		50		55		ns	
Fast page mode read-modefy-write	tprwc	58		65		75		80		ns	
RAS pulse width(Fast page mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		35		40		45		50	ns	3

NOTES

- An initial pause of 200µs is required after power up followed by any 8 CAS-before-RAS or RAS-only Refresh cycles before proper device operation is achieved.
- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)}, and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD(max)} limit insures that t_{RAC} (max) can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD(max)} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that $t_{RCD} \ge t_{RCD(max)}$.
- 6. tAR, tWCR, tDHR are referenced to tRAD(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not refernced to V_{OH} or V_{OL}.
- 8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS(min)}$


the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD(min)}$ and $t_{RWD} \geq t_{RWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, then the cycle is a read-modify-write cycle and the data our will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-modify-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAC (max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD (max)} limit, then access time is controlled by t_{AA}.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. t_{OFF(max)} and t_{OEZ(max)} define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.




TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)








READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE






FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE READ-WRITE CYCLE



RAS-ONLY REFRESH CYCLE

Note: W, D, A₁₀ = Don't Care

RAS

V_{IH}

V_{IL}

V_{IL}

A


V_{IH}

ROW

ADDRESS


CAS-BEFORE-RAS REFRESH CYCLE

Note: Address=Don't Care







TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE





TEST MODE DESCRIPTION

The KM41C4000C/CL/CSL is the RAM organized 4, 194,304 words by 1 bit it is internally organized 524, 288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao and A10 are not used. If, upon reading, all bits are equal (all "1" or "0"s) the Q pin indicates a "1".

If they were not equal, the Q pin would indicate a "0".

In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM. W, CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode", And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only-Refresh Cycle" puts it back into "Normal Mode". During the test mode operation, a WCBR cycle is used to perform refresh. The "Test Mode" function reduces test time(1/8 in cases of N test pattern.)



DEVICE OPERATION

Device Operation

The KM41C4000C/CL/CSL contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4000C/CL/CSL has only 11 address input pint, time multiplexed addressing is used to input 11 row and 11 column address. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe(CAS), and the valid row and column address inputs.

Operating of the KM41C4000C/CL/CSL begins by strobing in valid row address with RAS while CAS remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM41C4000C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time(trp) requirement.

RAS and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tcAs(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4000C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(W) high during a RAS/CAS cycle. If CAS goes low before tRCD(max) the access time to valid data is specified by tRAC. If CAS goes low after tRCD(max), the access time is measured from CAS and is specified by tCAC. In order to achieve the minmum access time, tRAC(min), it is necessary to bring CAS low before tRCD (max).

Write

The KM41C4000C/CL/CSL can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and \overline{CAS} . In any type of write cycle, Data-in must be valid at

or before the falling edge of \overline{W} or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing W low before CAS. The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. The cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur, The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, trwo, tcwo and tawo, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41C4000C/CL/CSL has three-state output buffer which are controlled by \overline{CAS} . Whenever \overline{CAS} is high(VIH), the outputs is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the putput goes into the low impedance state in a time specified by tcLz after the falling edge of CAS, Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAC, thAC and TAA specify when the valid data the output until \overline{CAS} returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM41C4000C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS-only cycle.

Indeterminate Output State: Delayed Write

Refresh

The data in the KM41C4000C/CL/CSL is stored on a



DEVICE OPERATION (Continued)

tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/128/256 ms. There several ways to accomplish this.

 \overline{RAS} -Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with \overline{RAS} while \overline{CAS} remains high. This cycle must be repeated for each row.

CAS-before-RAS Refresh: The KM41C4000C/CL/CSL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS input is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation auto-matically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM41C4000C/CL/CSL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C4000C/CL/CSL by using read, write or readmodify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

The KM41C4000C/CL/CSL has Fast page mode capability. Fast page mode memory cycles provides faster access and lower power dissipation than normal memory cycles. In Fast page mode, it is possible to perform read, write or read-modify-write cyclels. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A fast page mode cycle beging with a normal cycle. Then, while $\overline{\text{RAS}}$ is kept low to maintain the $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page. Up to 2048 memory cells can be accessed with the same row addresss.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry.

After the CAS-before-RAS refresh operation, is CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows

Row Address- Bits Ao through Ao are supplied by the on-chip refresh counter. This Ao bit is set high interally.

Column Address-Bits Ao through A10 are strobed -in by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS Counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by perfoming 8CAS-before-RAS cycles.
- Write a test patten of "lows" into the memory cells at a single column address and 1024 row address (The row addresses are supplied by the on-chip refresh counter)
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2, 3 and 4.

Power-up

If RAS=Vss during power-up, the KM41C4000C/CL/CSL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that RAS and ply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held a valid VIH in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by any 8 RAS cycles before proper device operation is assured. Eight initialization cycles are also required after any 16(L-version:128, SL-version:256) msec period in which there are no RAS cycles. An

DEVICE OPERATION (Continued)

initialization cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM41C4000C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel temination may be used, series temination is generallu recommended since it is simple and draws on additional power. It consists of a resistor in series with the input line placed close to the KM41C4000C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transinent effects are minized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each inter

section or better yet if power and ground planes are used.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV

A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM41C4000C/CL/CSL using the shortest possible traces. These capacitors act as a low imped ance shunt for the high frequency switching transients generated by the KM41C4000C/CL/CSL and they supply much of the current used by the KM41C4000C/CL/CSL during cycling.


In anddition, a large tantalum capacitor with a value of 47 μ F to 100 μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)





4M ×1 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM41C4002C-5	50ns	13ns	90ns
KM41C4002C-6	60ns	15ns	110ns
KM41C4002C-7	70ns	20ns	130ns
KM41C4002C-8	80ns	20ns	150ns

- Static Column Mode operation
- · CS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Commom I/O using Early Write
- Single +5.0V ± 10% power supply
- · 1024 cycles/16ms refresh
- JEDEC standard pinout
- · Available in plastic SOJ, ZIP and TSOP(II) Packages

GENERAL DESCRIPTION


The Samsung KM41C4002C is a CMOS high speed 4, 194,304 \times 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C4002C features Static Column Mode operation which allows high speed random or Sequential access within a row. Static Column Mode operation offers high performance while relaxing many critical system timing requirements for fast usable speed.


CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.


The KM41C4002C is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)





• 1	(M41	C4002	CT	
D∐	1 ()	20] v _{ss}
₩∐	2		19] Q
RAS [3		18] cs
N.C.	4		17] N.C.
A ₁₀	5		16	A9
A0 [6		15] A ₈
A1 ∐	7		14	A7
A ₂ [8		13	A ₆
A3 🔲	9	_	12	A ₅
v _{cc} [10	0	11] A4



Pin Names	Pin Function
A ₀ -A ₁₀	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CS	Chip Select Input
V _{cc}	Power (+5V)
Vss	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	٧
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	, V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4		Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CS Cycling @trc=min.)	KM41C4002C-5 KM41C4002C-6 KM41C4002C-7 KM41C4002C-8	lcc1	-	85 75 65 55	mA mA mA mA
Standby Current (RAS=CS=W=ViH)		ICC2	-	2	mA
RAS-Only Refresh Current* (CS=VIH, RAS, Address Cycling @trc=min.)	KM41C4002C-5 KM41C4002C-6 KM41C4002C-7 KM41C4002C-8	lcc3	- - -	85 75 65 55	mA mA mA mA
Static Column Mode Current* (RAS=CS=VIL, Address Cycling @trc=min.)	KM41C4002C-5 KM41C4002C-6 KM41C4002C-7 KM41C4002C-8	ICC4	-	65 55 45 35	mA mA mA mA
Standby Current (RAS=CS=W=Vcc-0.2V)		ICC5	-	1	mA
CS-Before-RAS Refresh Current* (RAS and CS Cycling @trc=min.)	KM41C4002C-5 KM41C4002C-6 KM41C4002C-7 KM41C4002C-8	Icca	- - -	85 75 65 55	mA mA mA mA
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under	lı(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	μА
Output High Voltage Level (Ioн=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (loL=4.2mA)		Vol	-	0.4	٧

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. Icc1, Icc3, Icc6 Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once during a Static Column mode cycle.



CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance(D)	CIN1	-	5	pF
Input Capacitance (A0~A10)	CIN2	-	5	pF
Input Capacitance (RAS, CS, W)	Сімз	_	7	pF
Input Capacitance (Q)	Соит	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, Vcc=5.0V \pm 10%, See notes 1,2)

2	Ī	-5		-6		-7		-8		I	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	108		130		150		170	-	ns	
Static column mode cycle time	tsc	30		35		40		45	٠.	ns	
Static column mode read-write cycle time	tsrwc	53		65		75		85	•	ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
Access time from last write	talw		50		55		65		75	ns	3
CS to output in Low-Z	tcLz	0		0		0		0		ns	7
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	2
Output data hold time from column address	tаон	5		5		5		5		ns	
Output data enable time from \overline{W}	tow		35		40		45		55	ns	
Output data hold time from W	twon	. 0		0		0		0		ns	
Transition time (rise and fall)	tr	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS pulse width(static column mode)	trasc	50	100,000	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CS hold time	tcsH	50		60		70		80		ns	
CS pulse width	tcs	13	10,000	15	10,000	20	10,000	20	10,000	ns	
CS pulse width (static column mode)	tcsc	13	100,000	15	100,000	20	100,000	20	100,000	ns	
RAS to CS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CS to RAS precharge time	tCRP	5		5		5		5		ns	
CS precharge time (static column mode)	tcp	10		10		10		10		ns	
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold	tcah	10		10		15		. 15		ns	
Write address hold time referenced to RAS	tawn	40		45		55		60		ns	. 6

AC CHARACTERISTICS (Continued)

			-5	-6		-7		-8		[]	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Column address hold time referenced to RAS	tar	60		70		80		90		ns	
Column address to RAS lead time	tral	25		30		35	-	40		ns	
Column address hold time referenced to RAS rise.	tah	5		5		5		5		ns	
Last Write to column address to delay time	tLWAD	20	25	20	30	20	35	20	40	ns	12
Last write to column address gold time	tahlw	50		55		65		75		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15	-	ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command inactive time	twi	10		10		10		10		ns	_
Write command to RAS lead time	trwL	15		15		15		15		ns	
Write command to CS lead time	tcwL	13		15		15		15	-	ns	
Data-in set-up time	tos	0		0		0		0		ns.	10
Data-in hold time	tDH	10	<u></u>	10		15	-	15		ns	10
Data-in hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (1024 cycles)	tref		16		16		16		16	ms	
Write command set-up time	twcs	. 0		0		0		0		ns	8
CS to W delay time	tcwp	13		15		15		15		ns	. 8
RAS to W delay time	trwd	50		60		70		80		ns	8
Column address to \overline{W} delay time	tawd	25		30		35		40		ns	8
CS setup time (CS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CS hold time (CS-before-RAS refresh)	tchr	10	-	10		- 10		10		ns	
Write command set-up time (test mode in)	twrs	10		10		10		10		ns	
Write command hold time (test mode in)	twth	10		10		10		10		ns	
W to RAS precharge time (CS-before-RAS cycle)	twrp	10		10		10		10		ns	
W to RAS hold time (CS-before-RAS cycle)	twrh	10		10		10		10		ns	
RAS precharge to CS hold time	trpc	. 5		5		5		5		ns	
Refresh counter test CS precharge time	tcpt	20		20		25		30		ns	

TEST MODE CYCLE

(Note.13)

Parameter	Comples!		-5	-5		-7		-8		Units	Natar
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	113		135		155		175		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CS	tcac		18		20		25		25	. ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CS pulse width	tcs	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CS hold time	tcsh	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CS to Write enable delay	tcwp	18		20		20		20		ns	8
RAS to Write enable delay	trwd	55		65		75		85		ns	8
Column address to W delay time	tawd	30		35		40		45		ns	8
Static column mode cycle time	tsc	35		40		45		50		ns	
Static column mode read-modify-write	tsrwc	58		70		80		90		ns	
RAS pulse width (Static column mode)	trasc	55	100,000	65	100,000	75	100,000	85	100,000	ns	
Access time from last write	talw		55		65		75		85	ns	3,12
CS pulse width (static column mode)	tcsc	18	100,000	20	100,000	25	100,000	25	100,000	ns	


NOTES

- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)}, and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD(max)}.
- 6. tAWR, tWCR, tDHR are referenced to tRAD(max)
- This parameter defines the time at which the output achieves the open circuit condition and is not refernced to V_{OH} or V_{OL}.
- twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle

- and the data out pin will remain high impedance for the duration of the cycle. If tcwD≥tcwD(min) and tkwD≥tkwD(min) and tkwD≥tkwD(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the Selading edge in early write cycles and to the Weading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAC(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. Operation within the t_{LWAD(max)} limit insures that t_{ALW(max)} can be met. t_{LWAD(max)} is specified as a reference point only. t_{LWAD} is greater than the specified t_{LWAD(max)} limit, then access time is controlled by t_{AA}.
- 13. These specifications are applied in the test mode.




TIMING DIAGRAMS READ CYCLE






WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






STATIC COLUMN MODE READ CYCLE




STATIC COLUMN MODE WRITE CYCLE (W controlled early write)








STATIC COLUMN MODE WRITE CYCLE (CS controlled early write)




STATIC COLUMN MODE READ-WRITE CYCLE









STATIC COLUMN MODE MIXED CYCLE



RAS-ONLY REFRESH CYCLE




CS-BEFORE-RAS REFRESH CYCLE






HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)












TEST MODE IN CYCLE

NOTE: D, Address=Don't Care





TEST MODE DESCRIPTION

The KM41C4002C is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A_{10R} . A_{10R} and A_{0C} are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would in-

dicate a "0" In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM. \overline{W} , \overline{CS} -Before- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CS} -Before- \overline{RAS} Refresh Cycle" or " \overline{RAS} only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/8 in cases of N test pattern).

DEVICE OPERATION

Device Operation

The KM41C4002C contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41C4002C has only 11 address input pins, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (\overline{RAS}), the chip select input(\overline{CS}) and the valid row and column address inputs.

Operation of the KM41C4002C begins by strobing in a valid row address with RAS while CS remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by CS. This is the beginning of any KM41C4002C cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CS have returned to the high sta5e. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (trp) requirement.

RAS and CS Timing

The minimum RAS and CS pulse widths are specified by tRAS(min) and tcs(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C4002C bigin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(\overline{W}) high during a $\overline{RAS}/\overline{CS}$ cycle. If \overline{CS} goes low before trcp(max), the access time to valid data is specified with respect to the falling edge of \overline{RAS} . But the addess time also depends on the falling edge of \overline{CS} and on the valid column address transition.

If \overline{CS} goes low before trade(max) and if the column address is valid before trade(max) then the access time to valid data is specified by trace(min). However, if \overline{CS} goes low after trade(max) or if the column address becomes valid after trade(max), access is specified by trace or trade in order to achieve the minimum access time, trade(min), it is necessary to meet both trade(max) and trade(max).

Write

The KM41C4002C can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and \overline{CS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CS} , whichever is later.

Early Write: An early write cycle is performed by bringing W low before CS. The data at the data input pin(D) is wirtten into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the daaressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If W is brought low after CS, a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, tCWD and tAWD are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41C4002C has a three-state output buffer which is controlled by \overline{CS} . Whenever \overline{CS} is high(VIH) the output is in the high impedance(Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tczz after the falling edge of \overline{CS} . Invalid data may be present at the output during the time after tcz and before the valid data appears at the output. The timing paraneters tcac, trac and taa specify when the valid data will be present at the output. The valid data remains at the output until \overline{CS} returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM41C4002C operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Static Column Mode Read, Static Column Mode Read-Modify-Write.



DEVICE OPERATION (Continued)

Hi-Z Output State: Early Write, RAS-only Refresh, Static Column Mode Write, CS-before-RAS Refresh, CS-only cycle.

Indeterminate Output State: Delayed Write

Refresh

The data in the KM41C4002C is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16ms. There are several ways to accomplish this.

RAS-Only-Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CS remains high. This cycle must be repeated for each row.

CS-before-RAS Refresh: The KM41C4002C has CS-Before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CS is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CS active time and cycling RAS. The KM41C4002C hidden refresh cycle is actually CS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C4002C by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantateous to perform refresh in this mammer but in gheneral RAS-only or CS-before-RAS refresh is the preferred method.

Static Column Mode

and RAS=VIL.

Static Column Mode allows high speed read, write or read-modity-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM. The read, write or readmodify-write cycles may be mixed in any order. A Static Column mode read cycles starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while \overline{W} =ViH

A Static Column mode write cycle starts as a normal cycle. Additional cells within the selected ro are written by applying a new column address while $\overline{\text{RAS}}$ =VIL and toggilling either $\overline{\text{W}}$ or $\overline{\text{CS}}$. The data is written into the cell trigered by the latter fallin edge of $\overline{\text{W}}$ or $\overline{\text{CS}}$.

CS-before-RAS Refresh Counter Test Cycle
A special timing sequence using the CS-before-RAS
refresh counter test cycle provides a convenient
method of verifying the functionality of the CS-

before-RAS refresh activated circuitry.

After the CS-before-RAS refresh operation, is cs goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the $\overline{\text{CS}}$ -before- $\overline{\text{RAS}}$ counter test cycle timing diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows.

Row Address — Bits A0 through A9 are supplied by the on-chip refresh counter. The A10 bit is set High internally.

Column Address — Bits A0 through A10 are strobed-in by the falling edge of \overline{CS} as in a normal memory cycle.

Suggested CS-before-RAS Counter Test Procedure

The CS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- nitialize the internal refresh counter by performing 8 cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 512 row address. (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 512 times so that highs are written into the 512 memony cells
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2,3 and 4

Power-up

If RAS= Vss during power-up, the KM41C4002C could begin an active cycle. This coundition results in higher than necessary current demands from the power supplu during power-up. It is recommended that RAS and CS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.



DEVICE OPERATION (Continued)

An initial pause of 200μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM41C4002C inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short sa possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM41C4002C input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both


horizontally and verticaooy and are connected at each intersection or better yet if power and ground planes are used.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft erros). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.

A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM41C4002C using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM41C4002C and they supply much of the current used by the KM41C4002C during cycling.


In addition, a large tantalum capacitor with a value of 47μ F to 100μ F should be used for bulk decoupling to recharge the 0.1μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.






PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



1M ×4Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM44C1000C/CL/CSL-5	50ns	13ns	90ns
KM44C1000C/CL/CSL-6	60ns	15ns	110ns
KM44C1000C/CL/CSL-7	70ns	20ns	130ns
KM44C1000C/CL/CSL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · CAS-before-RAS refresh capability
- RAS-only and hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Single + 5V \pm 10% power supply
- · Refresh Cycle
- 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/256ms (SL-version)
- Power Dissipation
- Standby: 5.5mW (Normal)

1.1mW (L-Ver.) 0.55mW (SL-Ver.)

- Active (50/60/70/80): 470/415/360/305mW
- · JEDEC standard pinout
- Available in plastic DIP,SOJ, ZIP and TSOP -II packages


GENERAL DESCRIPTION

The Samsung KM44C1000C/CL/CSL is a high speed CMOS 1,048,576 \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.


The KM44C1000C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alterntive to RAS-only Refresh. All inputs and outputs are fully TTL compatible.

The KM44C1000C/CL/CSL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)




DQ₂ 2 19 DQ4 W 3 18 DQ₃ RAS 4 17 CAS 16 OE A₉ 5 15 A₈ A₀ 6 A₁ 7 14 A7 A₂ 8 13 A₆ A₃ 9 12 A5


0

11 A4

· KM44C1000CJ/CLJ/CSLJ




· KM44C1000CZ/CLZ/CSLZ



· KM44C1000CT/CLT/CSLT

V_{CC} 10



· KM44C1000CTR/CLTR/CSLTR

			_	
v _{ss} [[20		1	∏ DQ₁
DQ₄ [[19	0	2	∏ DQ₂
DQ₃ [[18		3	∏ ₩
CAS [17		4	RAS
Œ [[16		5	∏ A9
A8 [[15		6	
A7 [[14		7	∏ A₁
A6 [[13		8	∏ A2
A5 [[12	0	9	∏ A3
A4 [[11		10	∏ v _{cc}
				ı

Pin Names	Pin Function					
A ₀ -A ₉	Address Inputs					
RAS	Row Address Strobe					
CAS	Column Address Strobe					
W	Read/Write Input					
ŌĒ	Data Output Enable					
DQ1~DQ4	Data In/Data Out					
V _{CC}	Power (+5V)					
V _{SS}	Ground					

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	V _{cc}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	ငိ
Power Dissipation	P _D	600	mW
Short Circuit Output Current	I _{OS}	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS}, T_A=0 to 70°C)

Parameter	Symbol	Min Typ		Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	_	V _{CC} +1	V
Input Low Voltage	V _{IL}	-1.0	· _	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @tnc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	Icc1	- - -	85 75 65 55	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)		ICC2	-	2	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @trc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	Iccs	-	85 75 65 55	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	ICC4	-	65 55 45 35	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc -0.2V)	KM44C1000C KM44C1000CL KM44C1000CSL	ICC5	-	1 200 100	mΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	Icc6	-	85 75 65 55	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1-4=Don't Care, TRC=125\(mu\)s(L-Ver.) TRC=250\(mu\)s(SL-Ver.), TRAS=TRAS min~300ns	KM44C1000CL KM44C1000CSL	Icc7	-	300 150	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input o≤Vin≤Vcc+0.5V all other pins not under test=0 volts.)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	IO(L)	-10	10	μA
Output High Voltage Level (Iон=-5mA)	Vон	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)	VoL	-	0.4	V

^{*} Note: I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified value are obtained with the output open. I_{CC} is specified as average current. I_{CC1}, I_{CC3}, I_{CC6}, Address can be changed maximum two times while RAS=VIL. I_{CC4}, Address can be changed maximum once during a fast page Mode cycle.

CAPACITANCE (Ta=25° C, Vcc=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₉)	C _{IN1}	_	5	pF
Input Capacitance (RAS, CAS, W, OE)	C _{IN2}	. —	7	pF
Output Capacitance (DQ ₁ -DQ ₄)	C _{DQ}		7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, Vcc=5.0V±10%, See notes 1,2)

_			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205	-	ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time(rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsn	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10.000	ns	
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	. 60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		. 0		0		. 0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55	-10-20	60		ns	6
Column address to RAS lead time	tral	25		30	-	35		40		ns	

AC CHARACTERISTICS (Continued)

·_			-5		-6		-7		-8		•
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	13		15		20		20		ns	
Write command to CAS lead time	tcwL	13		. 15		20		20		ns	
Data-in-set-up time	tos	0		. 0		0		0		ns	10
Data-in hold time	ton	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tdhr	40		45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16		16	ms	
Refresh period (L-ver)	tref		128		128		128		128	ms	
Refresh period (SL-ver)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwD	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast page mode cycle time	tPC	35		40		45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	76		. 85		100		105		ns	
RAS pulse width(Fast Page Mode)	trasp	50	200,000	60	200,000	70	200,000	80	200,000	ns	
CAS precharge time(Fast page mode)	tcp	10		10		10		10		ns	
RAS hold time from CAS precharge	trhcp	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	13	- 0	15	0	20	0	20	ns	
ŌĒ command hold time	toeh	13		15		20		20		ns	
Write command hold time (test mode in)	twTH	10		· 10		10		10		ns	
Write command gold time (test mode in)	twph	10		10		10		10		ns	
W to RAS precharge time(C-B-R rcycle)	twrp	10		10		10		10		ns	
W to RAS hold time(C-B-R rcycle)	twr	10		10		10		10		ns	



TEST MODE CYCLE

(Note, 12)


			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		-18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsn	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to write enable delay	tcwp	41		45		55		55		ns	8
RAS to write enable delay	trwd	78		90		105		115		ns	8
Column address to W delay time	tawo	53		60		70		75		ns	8
Fast mode cycle time	tPC.	40		45		50		55		ns	
Fast page mode read-modefy-write	tPRWC	81		85		100		105		ns	
RAS pulse width(Fast page mode)	TRASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		35		40		45		50	ns	3
OE access time	toea		20		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

NOTES

- An initial pause of 200µs is required after power up followed by any 8 CAS-before-RAS or RAS-only Refresh cycles before proper device operation is achieved.
- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)}, and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD(max)} limit insures that t_{RAC} (max) can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD(max)} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that $t_{RCD} \ge t_{RCD(max)}$.
- 6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD(max)}$.
- This parameter defines the time at which the output achieves the open circuit condition and is not refernced to V_{OH} or V_{OL}.
- 8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS(min)}$ the cycle is an early write cycle and the data out


- pin will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD(min)}$ and $t_{RWD} \geq t_{RWD(min)}$ and $t_{AWD} \geq t_{RWD(min)}$, then the cycle is a read-modify-write cycle and the data our will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-modify-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAC (max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD (max)} limit, then access time is controlled by t_{AA}.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. t_{OFF(max)} and t_{OEZ(max)} define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.

TIMING DIAGRAMS READ CYÇLE







WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)






FAST PAGE MODE READ CYCLE






FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

Note: OE, Address=Don't Care







TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)





TEST MODE IN CYCLE





TEST MODE DESCRIPTION

The KM44C1000C/CL/CSL is the RAM organized 1, 048,576 words by 4 bit internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If, upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 1M x 4 DRAM

can be tested as if it were a 512K x 4DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode", And " \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or " \overline{RAS} -only-Refresh Cycle" puts it back into "Normal Mode". During the test mode operation, a WCBR cycle is used to perform refresh. The "Test Mode" function reduces test time(1/2 in cases of N test pattern.)

DEVICE OPERATION

The KM44C1000C/CL/CSL contains 4,194,304 memory locations. Twenty address bit are required to address a particular 4-bit word in the memory array. Since the KM44C1000C/CL/CSL has only 10 address input pins, time multiplexed addressing is used to input 10 row (Ao-A9) and 10 column (Ao-A9) address. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column adress strobe(CAS), and the valid row and column address inputs.

Operating of the KM44C1000C/CL/CSL begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 10 address input pins (Ao-As) is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44C1000C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tap) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid befor tRCD(max), the access time to valid data is specified by tRAC(min). However if CAS goes low after tRCD(max), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC (min), it is necessary to meet both tRCD(max) and tRAD (max). The KM44C1000C/CL/CSL has common data I/O pins

The this reason an output enable control input (\overline{OE}) has been provided so the output buffer can be precisely

controlled. For data to appear at the output, \overline{OE} must be low for the period of time defined by toEA and toEZ.

Write

The KM44C1000C/CL/CSL can perform eary write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the three state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing W low after CAS and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur, The late write cycle is very simiar to the read-modify-write cycle except that the timing parameters, trwo, tcwo and tawo, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM44C1000C/CL/CSL has a three-state output buffer which is controlled by CAS and OE. Whenever CAS and OE are high(VIH), the outputs are in the high impedance state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by touz after the falling edge of CAS. Invalid data may be present at the output during the time after tolz and before the valid data appears at the output. The timing parameters tCAC, trac and taa specify when the valid data will be present at the output. The valid data remains at the output untill CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM44C1000C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cvcle.



DEVICE OPERATION (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, OE controlled write.

Indeterminate Output State: Delayed Write(tcwb or tRwb are not met)

Refresh

The data in the KM44C1000C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/128/256ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

CAS-before-RAS Refresh: The KM44C1000C/CL/CSL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is vheld low for the specified set up time (tcsr) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C1000C/CL/CSL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C1000C/CL/CSL by using read, write or read-modify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order.

A fast page mode cycle begins with a normal cycle. Then, while $\overline{\text{RAS}}$ is kept low to maintain the $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry.

After the CAS-before-RAS refresh operation, is CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle timing diagram. A memory cell be addressed with 10 row address bits and 10 column address bits defined as follows

Row Address- Bits Ao through Ao are supplied by the on-chip refresh counter.

Column Address-Bits Ao through Ao are supplied by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by performing 8 CAS-before-RAS cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address (The row addresses are supplied by the on-chip refresh counter)
- Using read-modify-write cycle, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2, 3 and 4.

Power-up

If RAS=Vss during power-up, the KM44C1000C/CL/CSL cold possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held at a valid VI⊪ in order to minimize the power-up current. An initial pause of 200 µsec is required after



DEVICE OPERATION (Continued)

power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 16(L-ver:128, SL-ver:256) msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM44C1000C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terrminate the input lines and to keep them as short as possible. Although eiter series or parallel temination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1000C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Lavout

It is importnat to lay out the power and ground lines on memory boards in such a way that switching transinent effects are mimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV

A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C1000C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1000C/CL/CSL and they supply much of the current used by the KM44C1000C/CL/CSL during cycling.

In addition, a large tantalum capacitor with a value of 47μ F to 100μ F should be used for bulk decoupling to recharge the 0.1μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


Units: Inches (Millimeters)


PACKAGE DIMENSIONS 20-LEAD PLASTIC DUAL IN-LINE PACKAGE




PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD






20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



$1M \times 4$ Bit CMOS Dynamic RAM with Fast Page Mode (Write Per Bit Mode)

FEATURES

· Performance range:

	trac	tcac	trc
KM44C1010C-5	50ns	13ns	90ns
KM44C1010C-6	60ns	15ns	110ns
KM44C1010C-7	70ns	20ns	130ns
KM44C1010C-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Write Per Bit Mode Capabillity
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early Write or Output Enable Controlled Write
- Singple +5V±10% power supply
- · 1024 cycles/16ms refresh
- · JEDEC standard pinout
- Available in plastic DIP, SOP ZIJ and TSOP(II) Packages

GENERAL DESCRIPTION


The Samsung KM44C1010C is a high speed CMOS 1, 048,576 \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1010C features Fast Page Mode operation which allows high speed random access of memory cells within the same row.


CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44C1010C is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



	KM44	IC1016	OCT	· KM4	4C101	OCTR
W₁/DQ₁ [1 0	-	20 🔲 V _{SS}	V _{SS}	,	1 W ₁ /DQ ₁
W₂/DQ₂ ∏	2		19 ∏ W₄/DQ₄	W₄/DQ₄ ∐ 19	0	2 W ₂ /DQ ₂
WB/W ∐	3 .		18 ∏ W₃/DQ₃	W₃/DQ₃ [[18		3 ∏ WB /W
RAS [4		17 🗍 CAS	CAS [[17		4 TRAS
A9 [[5		16 ∏ Œ	ŌĒ [∐ 16		5 A9
Ao [6	* .	15 <u></u> A8	A8 [15		6
A₁ [[7		14 T A7	A7 🎞 14		7 🔲 🗛
A ₂ [[8		13 🖽 A ₆	A ₆ [[] 13		8 🖽 A2
A3 [[9	_	12 A5	A5 ∐ 12	0	9 🎞 A 3
v _{cc} [[10	0	11 A4	A4 🎞 11		10 🔲 Vcc

Pin Names	Pin Function
A ₀ -A ₉	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/W	Write per bit/Read/ Write input
ŌĒ	Data Output Enable
W₁/DQ₁ ~ W₄/DQ₄	Write select/ Data In/Out
V _{cc}	Power (+5V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units	
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V	
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V	
Storage Temperature	Tstg	-55 to + 150	°C	
Power Dissipation	Po	600	mW	
Short Circuit Output Current	los	50	mA	

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧
Input High Voltage	VIH	2.4	_	· Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @tac=min.)	KM44C1010C-5 KM44C1010C-6 KM44C1010C-7 KM44C1010C-8	Icc1	-	85 75 65 55	mA mA mA mA
Standby Current (RAS=CAS=WB/W=VH)		ICC2	-	. 2	mA
RAS-Only Refresh Current* (CAS=V⊮, RAS Cycling @tac=min.)	KM44C1010C-5 KM44C1010C-6 KM44C1010C-7 KM44C1010C-8	lcc3	-	85 75 65 55	mA mA mA mA
Standby Column Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C1010C-5 KM44C1010C-6 KM44C1010C-7 KM44C1010C-8	ICC4	- - -	65 55 45 35	mA mA mA mA
Standby Current (RAS=CAS=WB/W=Vcc-0.2V)		Iccs	-	1	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C1010C-5 KM44C1010C-6 KM44C1010C-7 KM44C1010C-8	Icce	- - - -	85 75 65 55	mA mA mA mA
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under t	test=0 volts.)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Voυτ≤Vcc)		lo(L)	-10	10	μA
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (loL=4.2mA)		Vol	-	0.4	٧

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. Icc1, Icc3, Icc6 Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once during a Fast Page mode cycle.



CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	CIN1		5	pF
Input Capacitance (RAS, CAS, WB/W, OE)	CIN2	-	7	pF
Input Capacitance (W1/DQ1~W4/DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \le TA \le 70°C, Vcc=5.0V \pm 10%, See notes 1,2)

		-5		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Fast page mode cycle time	tPC	30		40		45		50		. ns	
Fast page mode read-write cycle time	tPRWC	76		85		100		105		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
CAS to output in Low-Z	tcLz	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS pulse width(fast page mode)	trasc	50	200,000	60	200,000	70	200,000	80	200,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	. 11
CAS to RAS precharge time	tcrp	5		5		5	-	5		ns	
CAS precharge time (fast page mode)	tcp	10		10		10		10		ns	
Row address set-up time	tasr	0		. 0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold	tcah	10		10		15		15		ns	
Column address to RAS-lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twcH	10		10		15		15		ns	

AC CHARACTERISTICS (Continued)

Paramatan.	C	-5		-6		-7		-8		Haita	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command hold time referenced to RAS	twcnt	40		45		55		60		ns	6
Write command pulse width	WP	10		10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data-in set-up time	tos	0		0		0		0		ns	10
Data-in hold time	ton	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	40		45		55		60	-	ns	6
Refresh period	tref		16		16		16		16	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwD	36		40		50		50		ns	8
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	40		55		65		70		ns	8
CAS setup time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15	-	ns	
RAS to CAS hold time	trpc	5		5		5		5.		ns	
CAS precharge time		•				0.5				ns	
(CAS-before-RAS counter test cycle)	tCPT	20	•	20		25		30			
Write command set-up time (test mode in)	twrs	10		10		10		10		ns	
Write command hold time (test mode in)	twth	10		10		10		10		ns	
W to RAS precharge time (CAS-before-RAS cycle)	twrp	10		10		10		10		ns	
W to RAS hold time (CAS-before-RAS cycle)	twr	10		10		10	-	10		ns	
OE access time	TOEA		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	. 0	20	ns	
OE command hold time	toeh	13		15		20		20	1	ns	
Write per bit set-up time	twas	. 0		0		0		0		ns	
Write per bit hold time	twBH	10		10		10		15		ns	
Write per bit selection set-up time	twos	0		0		0		0		ns	
Write per bit selection hold time	twon	10		10		10		15		ns	

TEST MODE CYCLE

(Note.12)


Davamatas	Complete		-5		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115	•	135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		7 5		85	ns	3,4,11
Access time from CS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tCAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	. 30		35		40		45	,	ns	
CAS to Write enable delay	tcwp	.41		45		55		55		ns	8
RAS to Write enable delay	tRWD	78		90		105		115		ns	8.
Column address to W delay time	tawd	53		60		- 70		75		ns	8
Fast mode cycle time	tpc	40		45		50		55		ns	
Fast page mode read-modiy-write	tprwc	81		85		100		105		ns	
RAS pulse width (Fast page mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		20		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

NOTES


- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≤t_{RCD}(max).
- 6. twcn, tDHR are referenced to tRAD(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data out

- pin will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ and $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac (max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.


TIMING DIAGRAMS READ CYCLE




WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE






FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)





FAST PAGE MODE READ-MODIFY-WRITE CYCLE









RAS-ONLY REFRESH CYCLE

NOTE: $\overline{WB}/\overline{W}$, \overline{OE} =Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: WB/W, OE, A=Don't Care

















TEST MODE IN CYCLE

NOTE: OE, Address=Don't Care





TEST MODE DESCRIPTION

The KM44C1010C is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1M×4 DRAM can be tested as if it were a 512K×4 DARM. W, CAS-Before-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-Before-RAS Refresh Cycle" or "RAS only Refresh Cycle" or "RAS only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).



DEVICE OPERATION

Device Operation

The KM44C1010C contains 4,194,304 memory locations organized as 1,048,576 four-bit words. Twenty address bits are required to address a particular 4-bit word in the memory array. Since the KM44C1010C has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid address inputs.

Operation of the KM44C1010C begins by strobing in a valid row address with \overline{RAS} while \overline{CAS} remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by \overline{CAS} . This is the beginning of any KM44C1010C cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both \overline{RAS} and \overline{CAS} have returned to the high state. Another cycle can be initiated after \overline{RAS} remains high long enough to satisfy the \overline{RAS} precharge time (t_{RP}) requirement.

RAS and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by t_{RAS(min)} and t_{CAS(min)} respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP}, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1010C begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable, input(\overline{W}) high during a $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If $\overline{\text{CAS}}$ goes low before $t_{\text{RCD(max)}}$ and if the column address is valid before $t_{\text{RAD(max)}}$ then the access time to valid data is specified by $t_{\text{RAC(min)}}$. However, if $\overline{\text{CAS}}$ goes low after $t_{\text{RAD(max)}}$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, $t_{\text{RAC(min)}}$, it is necessary to meet both $t_{\text{RCD(max)}}$ and $t_{\text{RAD(max)}}$.

The KM44C1010C has common data I/O pins. For this reason an output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled.

For data to appear at the outputs, $\overline{\text{OE}}$ must be low for the period of time defined by t_{OEA} and t_{OEZ} .

Write

The KM44C1010C can perform early write. \overline{OE} controlled write and read-modify-write cycles. Each of these write cycles is achieved by maintaing the write per bit write enable ($\overline{WB/W}$) input high at the falling edge of \overline{RAS} . If write-per bit function is performed, $\overline{WB/W}$ is kept low at the falling edge of \overline{RAS} . The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} IN any type of write cycle, Data-in must be valid at or before the failing edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain the he Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write timing requirements. This output enable input (\overline{OE}) must be low during the time defined by t_{OEA} and t_{RWD} are not met the output may contain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the KM44C1010C DQ pins.

Write-Per-Bit

Write-per-bit function is performed in the write cycle, that is early write. \overline{OE} controlled write, read-modify-write. Write-per-bit markes it possible selectively to write one or more of the four I/O pins. To perform write per-bit function at the falling edge of \overline{RAS} the write-per-bit/Write enable $(\overline{WB}/\overline{W})$ is kept low and at the same time Mask data of input pins to write among 4 I/O pins must be in high. If I/O pins that Mask data is kept low, write operation is inhibited.

Data Output

The KM44C1010C has a three state output buffer which are controlled by \overline{CAS} and \overline{OE} . When either \overline{CAS} or \overline{OE} is high (V_{IH}) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} sepcify



DEVICE OPERATION (Continued)

when the valid data will be present at the output. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM44C1010C operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-only cycle.

Indeterminate Output State: Delayed Write (t_{CWD} or t_{RWD} are not met)

Refresh

The data in the KM44C1010C is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 1024 row addresses, (A₀-A₉).

CAS-before-RAS Refresh: The KM44C1010C has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C1010C hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C1010C by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuity. The cycle begins as a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation. Then, if $\overline{\text{CAS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the row address bits A_0 through A_9 are supplied by the on-chip refresh counter.

Fast Page Mode

Fast page mode provides high speed read, write or readmodify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle.

Then, while \overline{RAS} is kept low to maintain the row address, \overline{CAS} is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Power-up

If $\overline{\text{RAS}} = \text{V}_{\text{SS}}$ during power-up, the KM44C1010C could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up courrent.

An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no \overline{RAS} cycles. An initialization cycle is any cycle in which \overline{RAS} is cycled.

Termination

The lines from the TTL driver circuits to the KM44C1010C inputs act like unterminated transmission lines resulting in significant positive and negative overshoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1010C input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized, the recommended methods are



DEVICE OPERATION (Continued)

gridded power and ground lines orseparate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with may DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500mV.


A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each KM44C1010C using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1010C and they supply much of the current used by the KM44C1010C during cycling.


In addition, a large tantalum capacitor with a value of $47\mu\mathrm{F}$ to $100\mu\mathrm{F}$ should be used for bulk decoupling to recharge the $0.1\mu\mathrm{F}$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)









PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE




PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I) (Forward and Reverse Type)



1M × 4 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

· Performance range:

* .	trac	tcac	trc
KM44C1002C-5	50ns	13ns	90ns
KM44C1002C-6	60ns	15ns	110ns
KM44C1002C-7	70ns	20ns	130ns
KM44C1002C-8	80ns	20ns	150ns

- · Static Column Mode operation
- CS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- Early Write or Output Enable Controlled Write
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- · JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP and TSOP(II) Packages

GENERAL DESCRIPTION


The Samsung KM44C1002C is a CMOS high speed 1, 048,576 \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

Static Column Mode Operation allows high sepeed random or sequential access within a row. The KM44C1002C offers high performance while relaxing many critical system timing requirements for fast usable speed.


CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44C1002C is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)











Pin Function
Address Inputs
Row Address Strobe
Chip Select Input
Read/Write Input
Data Output Enable
Data In/Data Out
Power (+ 5V)
Ground

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	/ Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4		Vcc + 1	V
Input Low Voltage	VIL	-1.0	. —	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CS Cycling @trc=min.)	KM44C1002C-5 KM44C1002C-6 KM44C1002C-7 KM44C1002C-8	Icc1	-	85 75 65 55	mA mA mA mA
Standby Current (RAS=CS=W=ViH)		ICC2	-	2	mA
RAS-Only Refresh Current* (CS=VIн, RAS, Address Cycling @trc=min.)	KM44C1002C-5 KM44C1002C-6 KM44C1002C-7 KM44C1002C-8	lcc3	- - -	85 75 65 55	mA mA mA mA
Standby Column Mode Current* (RAS=CS=VIL Address Cycling @tpc=min.)	KM44C1002C-5 KM44C1002C-6 KM44C1002C-7 KM44C1002C-8	ICC4	-	65 55 45 35	mA mA mA mA
Standby Current (RAS=CS=W=Vcc-0.2V)		ICC5	-	1	mA
CS-Before-RAS Refresh Current* (RAS and CS Cycling @trc=min.)	KM44C1002C-5 KM44C1002C-6 KM44C1002C-7 KM44C1002C-8	Icc6	- - -	85 75 65 55	mA mA mA mA
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under	test=0 volts.)	11(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	lo(L)	-10	10	μА	
Output High Voltage Level (lон=-5mA)	Vон	2.4	-	V	
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. Icc1, Icc3, Icc6 Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once during a static column mode cycle.



CAPACITÁNCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	Cin1	-	5	pF
Input Capacitance (RAS, CS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	Соит	-	7	ρF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2)

			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Static column mode cycle time	tsc	30		35		40		45		ns	
Static column mode read-write cycle time	tsrwc	80		85		100		110		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CS	tCAC		13		15		20		20	ns	3,4,5
Access time from column address .	taa		25		30		35		40	ns	3,11
Access time from last write	talw		50		55		65		75	ns	3
CS to output in Low-Z	tcLz	0		0		0		0		ns	7
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	
Output data hold time from column address	taoh	5		5		5		5		ns	
Output data enable time from W	tow		35		40		45	,	. 55	ns	
Transition time (rise and fall)	tr	3	50	3	50	3		3		ns	
RAS precharge time	trp	30		40		50	50	60	50	ns	2
RAS pulse width	tras	50	10,000	60	10,000	70		80		ns	
RAS pulse width(static column mode)	trasc	50	100,000	60	100,000	70	10,000	80	10,000	ns	
CS to RAS hold time	trsh	13		15		20	100,000	20	100,000	ns	
RAS to CS hold time	tcsh	50		60		70		80		ns	
CS pulse width	tcs	13	10,000	15	10,000	20		20		ns	
CS pulse width (static column mode)	tcsc	13	100,000	15	100,000	20	10,000	20	10,000	ns	
RAS to CS delay time	tRCD	20	37	20	45	20	100,000	20	100,000	ns	·
RAS to column address delay time	trad	15	25	15	30	15	50	15	60	ns	4
CS to RAS precharge time	tCRP	5		5		5	35	5	40	ns	11
CS precharge time (static column mode)	tcp	10		10		10		10		ns	
Row address set-up time	tasr	0		0		0		.0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold	tcah	10		10		15		15		ns	
Write address hold time referenced to RAS	tawr	40		45		55		60		ns	6
Column address hold time referenced to RAS	tan	60		70		80		90		ns	

AC CHARACTERISTICS (Continued)

			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Column address to RAS lead time	tral	25		30		35		40	•	ns	
Column address hold time referenced to RAS rise	tan	5		5		5		5		ns	
Last Write to column address to delay time	tlwad	20	25	20	25	25	35	25	40	ns	12
Last write to column address hold time	tahlw	50		60		70		80		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0	***************************************	0		ns	9
Write command hold time	twch	10		15		15		15		ns	
Write command hold time referenced to RAS	twcn	40		50		55		60		ns	6
Write command pulse width	twp	10		15		15		15		ns	
Write command inactive time	twi	10		10		10		10		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CS lead time	tcwL	13		15		20		20		ns	
Data-in set-up time	tos	. 0		. 0		0		0		ns	10
Data-in hold time	tDH	10		15		15		15		ns	10
Data-in hold time referenced to RAS	tdhr	40		50		55		60		ns	6
Refresh period (1024 cycles)	tref		16		16		16		16	ms	
Write command set-up time	twcs	0		0		0		0		ms	8
CS to W delay time	tcwd	36		40		50		50		ms	8
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CS setup time (CS-before-RAS refresh)	tcsn	10		10		10		10		ns	
CS hold time (CS-before-RAS refresh)	tchr	10		10		10		10		ns	
RAS to CS hold time	trpc	5		5		5		5		ns	
CS precharge time(CS-before-RAS counter test cycle)	tcpt.	20		20		25		30		ns	
OE access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer trun off delay time from \overline{OE}	toez	0	13	0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		15		15		ns	

TEST MODE CYCLE

(Note.13)

Parameter	Cumbal		-5		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CS pulse width	tcs	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CS hold time	tcsh	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35	•	40		45		ns	
CS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		ns	. 8
Column address to W delay time	tawd	53		60		70		75		ns	8
Static column mode cycle time	tsc	35		40		45		50	,	ns	
Static column mode read-modefy-write	tsrwc	85		90		105		115		ns	
RAS pulse width (Static column mode)	trasc	55	100,000	65	100,000	75	100,000	85	100,000	ns	
Access time from last write	talw		55		60		70		80	ns	3,12
CS pulse width (static column mode)	tcsc	18	100,000	20	100,000	25	100,000	25	100,000	ns	
OE access time	toea		18		25		25		30	-	
OE to data delay	toed	18		20		25		25			
OE command hold time	toeh	18		20		25		25			

NOTES


- An initial pause of 200 μs is required after powerup followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)}, and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that t_{RCD}≥t_{RCD(max)}.
- 6. tawr, twcr, tohr are referenced to trad(max)
- This parameter defines the time at which the output achieves the open circuit condition and is not refernced to V_{OH} or V_{OL}.
- twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min) the cycle is an early write cycle

- and the data out pin will remain high impedance for the duration of the cycle. If tcwp≥tcwp(min) and tRWD≥tRWD(min) and tRWD≥tRWD(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either $t_{\mbox{\scriptsize RCH}}$ or $t_{\mbox{\scriptsize RRH}}$ must be satisfied for a read cycle.
- These parameters are referenced to the Seading edge in early write cycles and to the Weading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAC(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. Operation within the t_{LWAD(max)} limit insures that t_{ALW(max)} can be met. t_{LWAD(max)} is specified as a reference point only. t_{LWAD} is greater than the specified t_{LWAD(max)} limit, then access time is controlled by t_{AA}.
- These specifications are applied in the test mode.



TIMING DIAGRAMS

READ CYCLE







DON'T CARE

TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)




TIMING DIAGRAMS (Continued)


READ-WRITE/READ-MODIFY-WRITE CYCLE




STATIC COLUMN MODE READ CYCLE




TIMING DIAGRAMS (Continued) STATIC COLUMN MODE WRITE CYCLE (W controlled early write)




STATIC COLUMN MODE WRITE CYCLE (CS controlled early write)






STATIC COLUMN MODE MIXED CYCLE






TIMING DIAGRAMS (Continued)




CS-BEFORE-RAS REFRESH CYCLE






TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)






TIMING DIAGRAMS (Continued) CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TIMING DIAGRAMS (Continued)

TEST MODE IN CYCLE

NOTE: D, Address=Don't Care





TEST MODE DESCRIPTION

The KM44C1002C is the RAM organized 1,048,576 words by 4 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit A₀ is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1M×4 DRAM can be tested as if it were a 512K×4 DRAM. W, CS Before RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CS-Before-RAS Refresh Cycle" or "RAS only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).



DEVICE OPERATION

Device Operation

The KM44C1002C contains 4,194,304 memory locations. organized as 1,048,576 four-bit words. Twenty-tWo address bits are required to address a particular 4-bit word in the memory array. Since the KM44C1002C has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (S) and the valid row and column address inputs.

Operation of the KM44C1002C begins by strobing in a valid row address with $\overline{\rm RAS}$ while $\overline{\rm CS}$ remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by $\overline{\rm CS}$. This is the beginning of any KM44C1002C cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\rm RAS}$ and $\overline{\rm CS}$ have returned to the high state. Another cycle can be initiated after $\overline{\rm RAS}$ remains high long enough to satisfy the $\overline{\rm RAS}$ precharge time (tap) requirement.

RAS and CS Timing

The minimum RAS and CS pulse widths are specified by tRAS(min) and tcs(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1002C bigin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(\overline{W}) high during a $\overline{RAS}/\overline{CS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the addess time also depends on the falling edge of \overline{CS} and on the valid column address transition.

If \overline{CS} goes low before tRCD(max) and if the column address is valid before tRAD(max) then the access time to valid data is specified by tRAC(min). However, if \overline{CS} goes low after tRCD(max) or if the column address becomes valid after tRAD(max), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC(min), it is necessary to meet both tRCD(max) and tRAD(max).

The KM44C1002C has common data I/O pins. For this reason and output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs. \overline{OE} must be low for the period of time defined by toea and toez.

Write

The KM44C1002C can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CS} . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remain in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the daaressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CS} and meeting the data sheet read-modify-write cycle timing requirements. The output enable input (\overline{OE}) must be low during the time defined by toeA and toeZ for data to appear at the outputs If town and trawn are not to the \overline{OE} timing requirements prevents bus contention on the KM44C1002C's DQ pins.

Data Output

The KM44C1002C has a three-state output buffer which is controlled by $\overline{\text{CS}}$ and $\overline{\text{OE}}$. Whenever $\overline{\text{CS}}$ or $\overline{\text{OE}}$ is high(ViH) the output are in the high impedance(Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tclz after the falling edge of $\overline{\text{CS}}$. Invalid data may be present at the output during the time after tclz and before the valid data appears at the output. The timing parameters tcAc, tRAC and tAA specify when the valid data will be present at the output. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM44C1002C operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Static Column Mode Read, Static Column Mode Read-Modify-Write.



DEVICE OPERATION (Continued)

Hi-Z Output State: Early Write, RAS-only Refresh, Static Column Mode Write, CS-before-RAS Refresh, CS-only cycle.

Indeterminate Output State: Delayed Write (tcwb or tRWD)

Refresh

The data in the KM44C1002C is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16ms. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only-Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CS remains high. This cycle must be repeated for each for each of the 1024 rw address. (Ao-A9).

CS-before-RAS Refresh: The KM44C1002C has CS-Before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CS is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CS active time and cycling RAS. The KM44C1002C hidden refresh cycle is actually CS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C1002C by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantateous to perform refresh in this mammer but in gheneral RAS-only or CS-before-RAS refresh is the preferred method.

Power-up

If RAS= Vss during power-up, the KM44C1002C might begin an active cycle. This coundition results in higher than necessary current demands from the power supplu during power-up. It is recommended that RAS and CS rrack with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.

An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM44C1002C inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short sa possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1002C input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

A high frequency 0.1μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C1002C using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1002C and they supply much of the current used by the KM44C1002C during cycling.



DEVICE OPERATION (Continued)

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with may DRAMs these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine patern. Also the control logic should be centrally located on the memory boards to facilitate the shortest possible address and control lines to all the DRAMs.

Decoupling

The importance of proper decoupling can not be over

emphasized. Excessive transient noise or voltage droop on the $V_{\rm CC}$ line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the $V_{\rm CC}$ to $V_{\rm SS}$ voltage (measured at the device pins) should not exceed 500mV.


A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of eachKM44C1002Busing the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1002B and they supply much of the current used by the KM44C1002B during cycling.


In addition, a large tantalum capacitor with a value of $47\mu F$ to $100\mu F$ should be used for bulk decoupling to recharge the $0.1\mu F$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (millimeters)









PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE





PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)







1M × 4Bit CMOS Quad CAS RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM44C1003C/CL/CSL-5	50ns	13ns	90ns
KM44C1003C/CL/CSL-6	60ns	15ns	110ns
KM44C1003C/CL/CSL-7	70ns	20ns	130ns
KM44C1003C/CL/CSL-8	80ns	20ns	150ns

- Fast Page Mode operation
- Four separate CAS pins provide for separate I/O operation
- · CAS-before-RAS refresh capability
- RAS-only and hidden refresh capability
- · Fast parallel test mode capability
- · TTL compatible inputs and outputs
- · Early wite or output enable controlled write
- Single + 5.0V \pm 10% power supply
- · Refresh Cycle
 - 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/256ms (SL-version)
- Power Dissipation
 - Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.55mW (SL-version)
- Active (50/60/70/80) : 468/413/358/303mW
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP -II packages


GENERAL DESCRIPTION

The Samsung KM44C1003C/CL/CSL is a CMOS high speed 1,048,576 \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as minicomputers, graphics and high performance portable computers.

The KM44C1003C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides in-chip auto refresh as an alterntive to RAS-only refresh. All inputs and outputs are fully TTL compatible and four separate CAS pins provide for separate I/O operation allowing this device to operate in partity mode.

The KM44C1003C/CL/CSL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

• KM44C1003C	J/CLJ/CSLJ	• KM44C1003CT	/CLT/CSLT	· KM44C1003C	TR/CLTR/CSLTR
DQ1	24	DQ1 1 0 2	24 III Vss 23 III DQ4 22 III DQ3 21 III CAS4 20 III OE 19 III CAS3	Vss III 24 DQ4 III 23 DQ3 III 22 CAS4 III 21 OE III 20 CAS3 III 19	1 DQ ₁ O 2 DQ ₂ 3 W 4 RAS 5 CAS ₁ 6 CAS ₂
A ₉ □ 7 A ₀ □ 8 A ₁ □ 9 A ₂ □ 10 A ₃ □ 11 V _{CC} □ 12	18 N.C 17 A8 16 A7 15 A6 14 A5 13 A4	A ₉ 7 A ₀ 8 A ₁ 9 A ₂ 10 A ₃ 11 O	18 III N.C 17 III A8 16 III A7 15 III A6 14 III A5 13 III A4	N.C III 18 A8 III 17 A7 III 16 A6 III 15 A5 III 14 A4 III 13	7

Pin Name	Pin Function			
A0-A9	Address Inputs			
DQ1-DQ4	Data In/Out			
Vss	Ground			
RAS	Row Address Strobe			
CAS1-CAS4	Column Address Strobe			
W	Read/Write Input			
ŌĒ	Data Output Enable			
Vcc	Power(+5.0V)			
N.C.	No connection			

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	Vin, Vout	-1 to + 7.0	٧
Voltage on Vcc supply relative to Vss	Vcc	-1 to + 7.0	٧
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4		Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	. v

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, CAS, Address Cycling @tnc=min.)	KM44C1003C/CL/CSL-5 KM44C1003C/CL/CSL-6 KM44C1003C/CL/CSL-7 KM44C1003C/CL/CSL-8	Icc1 35		85 75 65 55	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44C1003C KM44C1003CL KM44C1003CSL	ICC2	- - -	2 1 1	mA mA mA
RAS-Only Refresh Current* (CAS=VIн, RAS, Address Cycling @tnc=min.)	KM44C1003C/CL/CSL-5 KM44C1003C/CL/CSL-6 KM44C1003C/CL/CSL-7 KM44C1003C/CL/CSL-8	Icc3		85 75 65 55	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C1003C/CL/CSL-5 KM44C1003C/CL/CSL-6 KM44C1003C/CL/CSL-7 KM44C1003C/CL/CSL-8	ICC4		65 55 45 35	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C1003C KM44C1003CL KM44C1003CSL	ICC5	- - -	1 200 100	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C1003C/CL/CSL-5 KM44C1003C/CL/CSL-6 KM44C1003C/CL/CSL-7 KM44C1003C/CL/CSL-8	Icce	- - - -	85 75 65 55	mA mA mA mA



DC AND OPERATING CHARACTERISTICS (Continued) .

Parameter	Symbol	Min	Max	Units	
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(Vi+)=Vcc-0.2V Input Low Voltage(ViL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1-DQ4=Don't Care TRc=125µS(L-Ver.) 250µS(SL-Ver), TRAS=TRASMIN-300ns	KM44C1003CL KM44C1003CSL	Icc7		300 150	μ Α μ Α
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under test-	=0 volts.)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouτ≤Vcc)		IO(L)	-10	10	μΑ
Output High Voltage Level (IOH=-5mA)		Voн	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	٧	

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once during a fast page mode cycle.

CAPACITANCE (TA=25°C, VCC=5.0V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	CIN1		5	. pF
Input Capacitance (RAS, CAS1-CAS4, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ4)	CDQ		7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±0.5V, See notes 1,2)

Test condition: Vih/Vii=2.4/0.8V, Voh/Voi=2.4/0.4V, output loading CL=100pF

Parameter	Combal		-5	-6		-7		8		Unite	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tCAC		13		15		20		20	ns	3,4,5,19
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcız	0		0		0	-	0		ns	3,19
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7,19
Transition time(rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ńs	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	- 13		15		20		20		ns	17
CAS hold time	tcsh	50		60		70		80		ns	18
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10.000	ns	24
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4,17



AC CHARACTERISTICS (Continued)

Test condition : $V_{IN}/V_{II}=2.4/0.8V$, $V_{ON}/V_{OI}=2.4/0.4V$, output loading CL=100pF

			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		5		ns	18
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	17
Column address hold time	tcah	10		10		15		15		ns	17
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trics	0		0		0		0		ns	17
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9,18
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10	·	15		15		ns	25
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	13		15	'	20	,	20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	18
Data set-up time	tos	0		0		0		0	-	ns	10
Data-in hold time	tDH .	10		15		15		15	•	ns	10
Data-in hold time referenced to RAS	tdhr	40		45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16		16	ms	
Refresh period (L-ver)	tref		128		128		128		128	ms	
Refresh period (SL-ver)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8,17
CAS to W delay time	tcwp	36		40		50		50		ns	8,17
RAS to W delay time	trwo	73		85		100		110		ns	8
Column address to W delay time	tawo	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	17
CAS hold time(CAS-before-RAS refresh)	tchr	10		10		15		15		ns	18
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3,19
Fast page mode cycle time	tPC	35		45		45		50		ns	20
Fast page mode read-modify-write cycle time	tprwc	76		85		100		105	-	ns	20
CAS precharge time	tcp	10		10		10		10		ns	21
RAS pulse width(Fast Page Mode)	trasp	50	200,000	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	TRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	22



AC CHARACTERISTICS (Continued)

Parameter	Sambol	5		-6		-7		-8		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
OE to data delay	toed	13		15		20		20		ns	23
Output buffer turn off delay time from OE	toez	0	. 13	0	15	0	20	. 0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	
Write command set-up time (test mode in)	twrs	10		10		10		10		ns	
Write command hold time (test mode in)	twph	10		10		10		10		ns	
W to RAS precharge time(C-B-R rcycle)	twrp	10		.10		10		10		ns	
W to RAS hold time(C-B-R rcycle)	twr	10		10		10	-	10		ns	,
Hold time CAS low to CAS high	tclch	5		5	÷	5		5		ns	15,26

TEST MODE CYCLE

(Note.12)

Parameter	Qbl		-5	_	-6	,	-7		-8	Units	Maria
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		60		65		75		85	ns	3,4,11,13
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5,13
Access time from column address	taa		30		35		40		45	ns	3,11,13
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30	-	35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	. 8
Fast Page mode cycle time	tPC	. 40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	81		90		100		105		ns	
RAS pulse width (Fast Page Mode)	trasp	55		65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa	35			40		45		50	ns	3
ŌĒ access time	toea	18			20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	


NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trink must be satisfied for a read cycle
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.

- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. In order to hold the address latched by the first CAS x going low, the parameter tclch must be met.
- 16. If at least one CAS is low at the falling edge of RAS, DQ will be maintained from the previous cycle. To initiate a new cycle and clear the datao-ut buffer, all four CAS must be pulsed high for tcp.
- 17. The first CAS × edge to transition low.
- 18. The last CAS × edge to transition low.
- Output parameter is referenced to corresponding CAS × input.
- 20. Last rising $\overline{\text{CAS}} \times \text{edge}$ to next cycle's last rising $\overline{\text{CAS}} \times \text{edge}$.
- 21. Last rising $\overline{CAS} \times \text{edge}$ to first falling $\overline{CAS} \times \text{edge}$.
- 22. First DQ \times controlled by the first $\overline{CAS}\times$ to go low.
- 23. Last DQ \times controlled by the first $\overline{\text{CAS}}\times$ to go low.
- 24. Each CAS x must meet minimum pulse width.
- 25. Last CAS × to go low.
- The last falling CAS× edge to the first rising CAS× edge.




TIMING DIAGRAM READ CYCLE






TIMING DIAGRAM (Continued) WRITE CYCLE (EARLY WRITE)






TIMING DIAGRAM (Continued) WRITE CYCLE (OE CONTROLLED WRITE)






TIMING DIAGRAM (Continued) READ-MODIFY-WRITE CYCLE






TIMING DIAGRAM (Continued)

FAST PAGE MODE READ CYCLE



TIMING DIAGRAM (Continued)

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)








TIMING DIAGRAM (Continued)


FAST PAGE MODE READ-MODIFY-WRITE CYCLE





RAS ONLY REFRESH CYCLE


NOTE: W, OE=Don't Care



DQ₁ - DQ₄ V_{OL} — OPEN


CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \overline{W} , \overline{OE} , A = Don't Care







HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE

Note: OE, Address: Don't Care

RAS

V_H

V_L

V_L

V_H

V_L

V_L

V_L

V_L

V_L

V_L

V_L

OPEN



TEST MODE DESCRIPTION

The KM44C1003C/CL/CSL is the RAM organized 1, 048,576 words by 4 bit, it is internally organized 524, 288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1M×4 DRAM can be tested as if it were a 512K×4 DRAM. W, CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

DEVICE OPERATION

The KM44C1003C/CL/CSL contains 4,194,304 memory locations. Twenty address bit are required to address a particular 4-bit word in the memory array. Since the KM44C1003C/CL/CSL has only 10 address input pins, time multiplexed addressing is used to input 10 row (A0~A9) and 10 column(A0~A9) addresses. The multiplexing is controlled by the timing relationship between the row address strobe($\overline{\text{RAS}}$), the column address strobe($\overline{\text{CASx}}$) and the valid row and column address inputs.

Operating of the KM44C1003C/CL/CSL begins by strobing in a valid row address with RAS while CASx remains high. Then the address on the 10 address input pins(A0~A9) is changed from a row address to a column address and is strobed in by CASx. This is the beginning of any KM44C1003C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CASx have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time(tnp) requirement.

RAS and CASx Timing

The minimum RAS and CASx pulse widths are specified by tRAS(min) and tcAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CASx pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1003C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(W) high during a RAS/CASx cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CASx and on the valid column address transition.

If CASx goes low before tract/(max) and if the column address is valid before tract/(max), then the access time to valid data is specified by tract/(min). However, if CASx goes low after tract/(max) or if the column address becomes valid after tract/(max), access is specified by traction or tr

input(OE) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by toea and toez.

Write

The KM44C1003C/CL/CSL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CASx} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CASx} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CASx} . The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the three state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after $\overline{\text{CASx}}$ and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If W is brought low after CASx, a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, trwp, tcwp and txwp, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM44C1003C/CL/CSL has a three-state output buffers which is controlled by $\overline{\text{CASx}}$ and $\overline{\text{OE}}$. Whenever $\overline{\text{CASx}}$ and $\overline{\text{OE}}$ are high (VI+I), the outputs are in the high impedance state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tcLz after the falling edge of $\overline{\text{CASx}}$. Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAc, trac and tax specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CASx}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs(as in hidden refresh). Each of the KM44C-1003C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.



DEVICE OPERATION (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, \overline{RAS} -only Refresh, Fast Page Mode Write, \overline{CASx} -before- \overline{RAS} Refresh, \overline{OE} controlled write.

Indeterminate Output State: Delayed Write (tcwb or tRwb are not met)

Refresh

The data in the KM44C1003C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CASx remains high. This cycle must be repeated for each row.

CASx-before-RAS Refresh: The KM44C1003C/CL/ CSL has CASx-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CASx is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CASx-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CASx active time and cycling RAS. The KM44C1003C/CL/CSL hidden refresh cycle is actually a CASx-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C1003C/CL/CSL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in the row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CASx-before-RAS refresh is the preferred method.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the CASx is cycled to strobe in additional column address. This eliminates the time required to set up and strobe sequential row addresses for the same page.

CASx-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CASx-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CASx-before-RAS refresh activated circuitry.

After the CASx-before-RAS refresh operation, is CASx goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the $\overline{\text{CASx}}$ -before- $\overline{\text{RAS}}$ counter test cycle timing diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

Row Address — Bits A_0 through A_0 are supplied by the on-chip refresh counter.

Column Address — Bits Ao through As are supplied by the falling edge of $\overline{\text{CASx}}$ as in a normal memory cycle.

Suggested CASx-before-RAS Counter Test Procedure

The CASx-before-RAS refresh counter test cycle timing is used in each of the following steps.

- Initialize the internal refresh counter by performing 8 CASx-before-RAS cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2,3 and 4.

Power-up

If RAS=Vss during power-up, the KM44C1003C/CL/CSL could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that RAS and CASx track with Vcc during power-up or be held at a valid ViH in order to minimize the power-up current.



DEVICE OPERATION (Continued)

An initial pause of 200 µsec is required after power-up followed by any 8 RAS cycles before proper device operation is assured. Eight initialization cycles are also required after any 64 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM44C1003C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminated the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1003C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transienteffects are minimized, the recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity(soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.


A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C1003C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1003C/CL/CSL and they supply much of the current used by the KM44C1003C/CL/CSL during cycling.

In addition, a large tantalum capacitor with a value of $47\mu\text{F}$ to $100\mu\text{F}$ should be used for bulk decoupling to recharge the $0.1\mu\text{F}$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)



1M × 4Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM44C1004C/CL/CSL-5	50ns	13ns	90ns	20ns
KM44C1004C/CL/CSL-6	60ns	15ns	110ns	24ns
KM44C1004C/CL/CSL-7	70ns	20ns	130ns	29ns
KM44C1004C/CL/CSL-8	80ns	20ns	150ns	34ns

- · Fast Page Mode with Extended data out
- · CAS-before-RAS refresh capability
- · RAS-only and hidden refresh capability
- · Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early write or output enable controlled write
- Single + 5.0V \pm 10% power supply
- · Refresh Cycle
 - 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/256ms (SL-version)
- Power Dissipation
 - Standby: 5.5mW (Normal)
 - 1.1mW (L-version) 0.55mW (SL-version)
- Active (50/60/70/80): 468/413/358/303mW
- · JEDEC standard pinout
- Available in plastic DIP,SOJ,ZIP and TSOP -II packages


GENERAL DESCRIPTION

The Samsung KM44C1004C/CL/CSL is a high speed CMOS 1,048,576 \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1004C/CL/CSL features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alterntive to RAS-only Refresh. All inputs and outputs are fully TTL compatible.


The KM44C1004C/CL/CSL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)







· KM44C1004CJ/CLJ/CSLJ



· KM44C1004CZ/CLZ/CSLZ



· KM44C1004CT/CLT/CSLT



· KM44C1004CTR/CLTR/CSLTR

v _{ss} [20		1	
DQ₄ ∐	19	0	2	∏ DQ₂
DQ ₃ [[18		3	∏ ₩
CAS [17		4	RAS
ōĒ ∐	16		5	∏ A9
A8 [[15		6	∏ 4₀
A7 [[14		7	∏ A₁
A6 [[13		8	¶ A2
A5 []	12	0	9	∏ A 3 .
A4 [[11		10	∏ vcc

Pin Names	Pin Function
A ₀ -A ₉	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
DQ1~DQ4	Data In/Data Out
V _{cc}	Power (+5V)
V _{SS}	Ground

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Parameter Symbol		Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	·	Vcc + 1	V
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44C1004C/CL/CSL-5 KM44C1004C/CL/CSL-6 KM44C1004C/CL/CSL-7 KM44C1004C/CL/CSL-8	Icc1	-	85 75 65 55	mA mA mA mA	
Standby Current (RAS=CAS=W=VIH)	KM44C1004C KM44C1004CL/CSL	lcc2	-	2	mA mA	
RAS-Only Refresh Current* (CAS=V _{IH} , RAS, Address Cycling @trc=min.)	KM44C1004C/CL/CSL-5 KM44C1004C/CL/CSL-6 KM44C1004C/CL/CSL-7 KM44C1004C/CL/CSL-8	Іссз	-	85 75 65 55	mA mA mA mA	
EDO Mode Current* (RAS=VIL, CAS, Address Cycling @thpc=min.)	KM44C1004C/CL/CSL-5 KM44C1004C/CL/CSL-6 KM44C1004C/CL/CSL-7 KM44C1004C/CL/CSL-8	ICC4	-	85 75 65 55	mA mA mA mA	
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C1004C KM44C1004CL KM44C1004CSL	ICC5	-	1 200 100	mA μA μA	
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tac=min.)	KM44C1004C/CL/CSL-5 KM44C1004C/CL/CSL-6 KM44C1004C/CL/CSL-7 KM44C1004C/CL/CSL-8	Icce	<u>-</u> ·	85 75 65 55	mA mA mA mA	



DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units	
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(ViH)=Vcc-0.2V Input Low Voltage(ViL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1-DQ4=Don't Care, TRc=125μS(L-Ver.) TRC=250μS(SL-Ver.), TRAS=TRAS min.~300nS	lcc7	-	300 150	μ Α μ Α	
Input Leakage Current Vcc+0.5V (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under test=	lı(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V≤Vouτ≤Vcc)	lo(L)	-10	10	μΑ	
Output High Voltage Level (IoH=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3, Icc6, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once during a Hyper Page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±0.5V, See notes 1,2)

Test condition: VIH/VIL=2.4/0.8V, Voh/Vol=2.0/0.8V, output loading CL=100 pF

B	Corrects and		-5		-6		-7	-8		Units	Madaa
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcız	3		3		3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	13	3	15	3	20	3	20	ns	7
Transition time(rise and fall)	tτ	2	. 50	2	50	2	50	2	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsH	40		50		60		70		ns	
CAS pulse width	tcas	8	10,000	10	10,000	15	10,000	20	10.000	ns	16
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4

AC CHARACTERISTICS (Continued)

			-5		-6		-7	-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	8		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0	•	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwl	13		15		20		20		ns	
Write command to CAS lead time	tcwL	8		10		15		20		ns	
Data set-up time	tos	0		0		0		- 0		ns	10
Data-in hold time	ton	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		16		. 16		16		16	ms	
Refresh period (L-ver)	tref		128		128		128		128	ms	
Refresh period (SL-ver)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwD	36		40		50		50		ns	8
RAS to W delay time	trwo	73		85		100		110		ņs	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsR	10		10		10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	tcpa		30		. 35		40		45	ns	3
Hyper Page cycle time	tHPC	20		24		29		34		ns	16
Hyper Page read-modify-write cycle time	THPRWC	62		73		88		98		ns	
RAS pulse width (Hyper Page Cycle)	trasp	50	200,000	60	200,000	70	200,000	80	200,000	ns	
CAS precharge time (Hyper Page Cycle)	tcp	8		10		10		10		ns	
RAS hold time from CAS precharge	trhcp	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	

AC CHARACTERISTICS (Continued)

			-5	-6		-7		-8		Units	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	3	13	3	15	3	20	3	20	ns	
OE command hold time	toeh	13		15		20		20		ns	
Write command set-up time (test mode in)	twrs	10		10		10		10		ns	
Write command hold time (test mode in)	twrn	10		10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	twr	10		10		10		10		ns	
Output data hold time	tDOH	5		5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	13	3	15	3	20	3	20	ns	7,15
Output buffer turn off delay from W	twez	3	13	3	15	3	20	3	20	ns	7
W to data delay	twed	15		15		20		20	•	ns	
OE to CAS hold time	toch	5		5		5		5		ns	
CAS hold time to OE	tсно	5		5		. 5		5		ns	
OE precharge time	toep	5		- 5		5		5		ns	-
W pulse width (Hyper Page Cycle)	twpe	5		5		5		5		ns	

TEST MODE CYCLE

(Note.12)


			-5		-6		-7	-8		Haita	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	43		50		55		65		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		nś	8
Column address to W delay time	tawd	53		60	-	70		75		ns	8
Hyper Page cycle time	thpc	25		29		34		39		ns	
Hyper Page read-modify-write cycle time	tprwc	67		78		93		103		ns	
RAS pulse width (Hyper Page Cycle)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20	-	25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 CAS-before-RAS or RAS-only Refresh cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, except the and thereof.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, tRwD, tcwD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If tcwD≥tcwD(min), tRwD≥ trwD(min) and tawD≥tawD(min), then the cycle is a


- read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tcez(max), tnez(max), toez(max) and twez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes to high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 16. tasc≥tcp min, Assume t⊤=2.0ns.

TIMING DIAGRAMS READ CYCLE







WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE (EARLY WRITE)



HYPER PAGE READ-MODIFY-WRITE CYCLE




HYPER PAGE READ AND WRITE MIXED CYCLE






TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

Note: OE, Address=Don't Care










TEST MODE IN CYCLE





TEST MODE DESCRIPTION

The KM44C1004C/CL/CSL is the RAM organized 1, 048,576 words by 4 bit, it is internally organized 524, 288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1M \times 4 DRAM can be tested as if it were a 512K \times 4 DRAM. W, CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

DEVICE OPERATION

The KM44C1004C/CL/CSL contains 4,194,304 memory locations. Twenty address bit are required to address a particular 4-bit word in the memory array. Since the KM44C1004C/CL/CSL has only 10 address input pins, time multiplexed addressing is used to input 10 row (Ao~Ae) and 10 column(Ao~Ae) address. The multiplexing is controlled by the timing relationship between the row address strobe(RAS), the column address strobe(CAS), and the valid row and column address inputs.

Operating of the KM44C1004C/CL/CSL begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 10 address input pins(Ao~As) is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM44C1004C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time(tnp) requirement.

RAS and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tcAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1004C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(W) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes low before tRCD(max) and if the column address is valid before trac(max), then the access time to valid data is specified by trac(min). However, if CAS goes low after tRCD(max), access is specified by tCAC or taa. In order to achieve the minimum access time, trac (min), it is necessary to meet both tRCD(max) and tRAD (max). The KM44C1004C/CL/CSL has common data I/O pins. The this reason an output enable control input(OE) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by tOEA and tOEZ.

Write

The KM44C1004C/CL/CSL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing W low before \overline{CAS} . The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the three state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, trwp, tcwp and tawp, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM44C1004C/CL/CSL has a three-state output buffer which is controlled by RAS, CAS and OE. When RAS and CAS go high(VIH) or OE goes high (VIH), the outputs are in the high impedance state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by touz after the falling edge of CAS. Invalid data may be present at the output during the time after touz and before the valid data appears at the output. The timing parameters tcac, trac and taa specify when the valid data will be present at the output. The valid data at the output cannot be eliminated by CAS rising only and it remains until both RAS and CAS returns high. This is true even if a new RAS cycle occurs(as in hidden refresh). Each of the KM44C1004C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, EDO Mode Read, EDO Mode Read-Modify-Write.



DEVICE OPERATION (Continued)

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page with EDO Mode Write, CAS-before-RAS Refresh, OE controlled write.

Indeterminate Output State: Delayed Write (tcwb or tRwb are not met)

Refresh

The data in the KM44C1004C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/128/256ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

CAS-before-RAS Refresh: The KM44C1004C/CL/CSL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C1004C/CL/CSL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C1004C/CL/CSL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode with Extended Data Out

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while $\overline{\text{RAS}}$ is kept low to maintain the $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This

eliminates the time required to set up and strobe sequential row addresses for the same page.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry.

After the CAS-before-RAS refresh operation, is CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell be addressed with 10 row address bits and 10 column address bits defined as follows:

Row Address — Bits A₀ through A₉ are supplied by the on-chip refresh counter.

Column Address — Bits At through As are supplied by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS Counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps;

- Initialize the internal refresh counter by performing 8 CAS-before-RAS cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycle, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2,3 and 4.

Power-up

If RAS=Vss during power-up, the KM44C1004C/CL/CSL could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by any 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 16(L-ver: 128, SL-ver:256) msec period in which there are no RAS



æ

DEVICE OPERATION (Continued)

cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM44C1004C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1004C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized, the recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each

intersection or better yet if power and ground planes are used.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity(soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.

A high frequency 0.1 μF ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C1004C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1004C/CL/CSL and they supply much of the current used by the KM44C1004C/CL/CSL during cycling.

In addition, a large tantalum capacitor with a value of $47\mu\text{F}$ to $100\mu\text{F}$ should be used for bulk decoupling to recharge the $0.1\mu\text{F}$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


PACKAGE DIMENSIONS 20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (Millimeters)




PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



4M ×1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM41V4000C/CL/CLL-6	60ns	15ns	110ns
KM41V4000C/CL/CLL-7	70ns	20ns	130ns
KM41V4000C/CL/CLL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Self Refresh operation (LL-version)
- CAS-before-RAS refresh capability
- · RAS-only and hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- · Common I/O using early write
- Single + 3.3V \pm 0.3V power supply
- · Refresh Cycle
 - 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/128ms (LL-version)
- · Power Dissipation
 - Standby: 3.6mW(Nomal)
 - 0.18 mW(L-version)
 - 0.18mW(LL-version)
 - Active (60/70/80ns):220/200/180mW
- · JEDEC standard pinout
- · Available in plastic SOJ, ZIP and TSOP II packages

GENERAL DESCRIPTION


The Samsung KM41V4000C/CL/CLL is a high speed CMOS 4,194,304 bit \times 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41V4000C/CL/CLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capabillity provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and output are fully TTL compatible.


The KM41V4000C/CL/CLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)






· KM41V4000CZ/CLZ/CLLZ



KM41V4000CT/CLT/CLLT

. 17101	•••			
□□	1	0		20 Vss
₩ [2			19 🎞 Q
RAS [3			18 ∏ CAS
N.C.	4			17 N.C
A ₁₀ [5			16 🔲 A9
A ₀ [[6			15 🎞 A ₈
A1 [7			14 🎞 A7
A ₂ [8			13 🎞 A6
A3 [[9		_	12 A5
VDD [10		0	11 A4

· KM41V4000CTR/CLTR/CLLTR



Pin Names	Pin Function
A ₀ -A ₁₀	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
VDD	Power (+3.3V)
V _{ss}	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	- 0.5~VDD + 0.5	v
Voltage on VDD Supply Relative to Vss	VDD	-0.5~4.6	V
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	Po	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to Vss, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	, VDD	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	٧
Input High Voltage	V _{IH}	2.0	_	VDD + 0.3	V
Input Low Voltage	V _{IL}	- 0.3	_	0.8	V

DC AND OPERATING CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VDD = 3.3V ± 0.3V)

Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit	
Opernting Current* (RAS, CAS, Address Cycling @trc=min.)	KM41V4000C/CL/CLL-6 KM41V4000C/CL/CLL-7 KM41V4000C/CL/CLL-8	Icc1		60 55 50	mA mA mA
Standby Current (RAS=CAS=W=VIH)		ICC2		1	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @tnc=min.)	KM41V4000C/CL/CLL-6 KM41V4000C/CL/CLL-7 KM41V4000C/CL/CLL-8	Iccs		60 55 50	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM41V4000C/CL/CLL-6 KM41V4000C/CL/CLL-7 KM41V4000C/CL/CLL-8	Icc4		45 40 35	mA mA mA
STANDBY CURRENT (RAS=CAS=W=Vdd-0.2V)	KM41V4000C KM41V4000CL KM41V4000CLL	ICC5		500 100 100	μΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM41V4000C/CL/CLL-6 KM41V4000C/CL/CLL-7 KM41V4000C/CL/CLL-8	Icc6		60 55 50	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=VDD-0.2V Input Low Voltage (VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=125(L-ver) µS TRAS=TRAS min~300ns	KM41V4000CL	Icc7		200	μΑ
Self Refresh Current RAS=CAS=VIL D=W=A0~A10=D=VDD-0.2V or 0.2V	KM41V4000CLL	lccs		150	μΑ



DC AND OPERATING CHARACTERISTICS(Continued)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (Any input 0 \le Vno +0.3V, all other pins not under test=0V)	lı(L)	-10	10	μΑ
Output Leakge Current (Data out is disabled, 0V ≤ Vouт ≤ Vpp)	IO(L)	-10	10	μΑ
Output High Voltage Level (IoH=-2mA)	Voн	2.4	-	V
Output Low Voltage Level (IoL=2mA)	VoL	-	0.4	V

^{*} Note: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified value are obtained with the output open. lcc is specified as average current. lcc1, lcc3, lcc6, Address can be changed maximun two times while RAS=VIL. lcc4, Address can be canged maximun once during a Fast Page Mode Cycle.

CAPACITANCE (TA=25° C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance(Ao-A1o,D)	Cin1		5	pF
Input Capacitance(RAS, CAS, W)	CIN2	_	· 7	pF
output Capacitance(Q)	Соит	_	7	pF

AC CHARACTERISTICS (0°C \le TA \le 70°C, Vcc = 5.0V \pm 10%, See notes 1,2)

Parameter			-6	-7		-8			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	130		155		175		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time(rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	

AC CHARACTERISTICS (Continued)

			-6		-7		-8		l
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Column address set-up time	tasc	0		Ó		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold referenced to CAS	trch	0		0		0		ns	9
Read command hold referenced to RAS	trrh	0		0	-	0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold referenced to RAS	twcn	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		20		20		ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	tDH	10		15		15		ns	10
Data-in hold referenced to RAS	tohr	45		55		60		ns	6
Refresh period (1024 cycles)	tref		16	_	16		16	ms	i
Refresh period (L/LL-version)	tref		128		128		128	ms	
Write command set-up time	twcs	0	-	0		0		ns	8
CAS to Write enable delay	tcwp	15		20		20		ns	8
RAS to Write enable delay	trwD	60		70		80		ns	8
Column address to W delay time	tawd	30		35		40		ns	8
CAS setup time (CAS-before-RAS cycle)	tosa	10	,	10		10		ns	-
CAS hold time(CAS-before-RAS refresh)	tchr	· 10		15		15		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge (C-B-R counter test)	tcpT	20		25		30		ns	
Access time from CAS precharge	tcpa		35		40		· 45	ns	3
Fast page mode cycle time	tpc	40		45		50		ns	
CAS precharge time(fast page mode)	tcp	10		10		10		ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	
Fast page mode read-modify-write	tpRWC	60		70		75		ns	
RAS pulse width (fast page mode)	trasp	60	200,000	70	200,000	80	200,000	ns	
Write command set-up time (test mode in)	twrs	10		10		10		ns	
Write command hold time (test mode in)	twTH	10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	twrp	10		10		10		ns	-
W to RAS hold time(C-B-R refresh)	twr	10		10		10		ns	
RAS pulse width (C-B-R self refresh)	tpass	100		100		100		μS	13
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	13
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	13



TEST MODE CYCLE

(Note, 12)

		-6		-7			-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	135		160		180		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	65		75		85		ns	
Column address to RAS lead time	tral	35		40		45		ns	
CAS to write enable delay	tcwp	20		25		25		ns	8
RAS to write enable delay	trwD	65		75		85		ns	8
Column address to W delay time	tawd	35		40		45		ns	. 8
Fast mode cycle time	tPC	45		50		55		ns	
Fast page modered-modify-write	tprwc	65		80		85		ns	
RAS pulse width(fast page mode)	TRASP	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	t CPA		40		45		50	ns	3


NOTES


- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 1TTL load and 100pF, and Voh=2.0V, Vol=0.8V
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD}(max).
- 6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(max)$.
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min)

- the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}}\!\geq\!t_{\text{CWD}}\!(\text{min}),\ t_{\text{RWD}}\!\geq\!t_{\text{RWD}}\!(\text{min})$ and $t_{\text{AWD}}\!\geq\!t_{\text{AWD}}\!(\text{min}),$ then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
- 12. These specifications are applied in the test mode.
- 13. 1024 cycle of Burst Refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification




TIMING DIAGRAMS








READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE








FAST PAGE MODE WRITE CYCLE (EARLY WRITE)






FAST PAGE MODE READ-WRITE CYCLE






RAS-ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-ver only)

Note: Address=Don't Care







TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE





TEST MODE IN CYCLE

NOTE: D, Address=Don't Care





TEST MODE DESCRIPTION

The KM41V4000C/CL/CLL is the RAM organized 4, 194,304 words by 1 bit it is internally organized 524, 288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao and A1o are not used. If, upon reading, all bits are equal (all "1" or "0"s), the data output pin indicates a "1"If any of the bits differed the data output pin would indicate a "0". In "Test Mode",

the 4M DRAM can be tested as if it were a 512K DRAM. W, CAS-Before-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode", And "CAS-Before-RAS Resfresh Cycle" or "RAS-only-Refresh Cycle" puts it back into "Normal Mode". During the test mode operation, a WCBR cycle is used to perform refresh. The "Test Mode" function reduces test time(1/8 in cases of N test pattern.)

DEVICE OPERATION

Device Operation

The KM41V4000C/CL/CLL contains 4,194,304 memory locations. Twenty-two address bits are required to address a particular memory location. Since the KM41V4000C/CL/CLL has only 11 address input pints, time multiplexed addressing is used to input 11 row and 11 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (FAS), the column address strobe(CAS) and the valid row and column address inputs.

Operating of the KM41V4000C/CL/CLL begins by strobing in valid row address with RAS while CAS remains high. Then the address on the 11 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM41V4000C/CL/CLL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time(tnp) requirement

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respecitively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41V4000C/CL/CLL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(W) high during a RAS/CAS cycle. If CAS goes low before trcc(max), the access time to valid data is specified by trAc(min). If CAS goes low after trcc(max), the access time is measured from CAS and is specified by tcAc. In order to achieve the minmum access time, trAc(min), it is necessary to bring CAS low before trcc(max).

Write

The KM41V4000C/CL/CLL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and $\overline{\text{CAS}}$. In any type of write cycle, Data-in must be valid at

or before the falling edge of \overline{W} or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing W low before CAS. The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. The cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing W low after CAS and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, trwo, town and trwo, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41V4000C/CL/CLL has three-state output buffer which are controlled by CAS. Whenever CAS is high(VIH), the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, goes into the low impedance state in a time specified by tcLz after the falling edge of CAS, Invalid data may be present at the output during the time after tcLz and before the valid data appears at the output. The timing parameters tcAC, tRAC and tAA specify when the valid data will be present at the putput. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM41V4000C/CL/CLL operating cycles is listed below after the corresponding outout state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS-only cycle.

Indeterminate Output State: Delayed Write

Refresh



DEVICE OPERATION (Continued)

The data in the KM41V4000C/CL/CLL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16(L,LL-ver:128ms). There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

CAS-before-RAS Refresh: The KM41V4000C/CL/CLL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS input is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation auto-matically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM41V4000C/CL/CLL hidden refresh cycle scutually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Self Refresh: The self refresh is CAS-before-RAS refresh to be used for long periods of standby, such as al battery back-up. In nomal CAS-befoerd-RAS condition, when RAS is held low above 100 s an internal timer activates an refresh operation of consecutive row addersses in DRAM. The self refresh mode is exited when either RAS of CAS goes high(VIH).

Other Refresh Methods: It is also possible to refresh the KM41V4000C/CL/CLL by using read, write or readmodify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

The KM41V4000C/CL/CLL has Fast page mode capability. Fast page mode memory cycles provides faster access and lower power dissipation than normal memory cycles. In Fast page mode, it is possible to perform read, write or read-modify-write cyclels. As long as the

applicable timing requirements are observed, it is possible to mix these cycles in any order. A fast page mode cycle begins with a normal cycle. Then, while $\overline{\text{RAS}}$ is kept low to maintain the $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page. Up to 2048 memory cells can be accessed with the same row address.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry.

After the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation, is $\overline{\text{CAS}}$ goes high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timingly diagram. A memory cell can be addressed with 11 row address bits and 11 column address bits defined as follows:

Row Address- Bits Ao through Ao are supplied by the on-chip refresh counter. This Ao bit is set high interally.

Column Address-Bits Ao through A1o are strobed -in by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by perfoming 8CAS-before-RAS cycles.
- Write a test patten of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2, 3 and 4.

Power-up

If RAS=Vss during power-up,the KM41V4000C/CL/CLL could begin an active cycle. This condition results in



DEVICE OPERATION (Continued)

higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is assured. Eight initialization cycles are also required after any 16 msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM41V4000C/CL/CLL inputs act like unterninated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel temination may be used, series temination is generally recommended since it is simple and draws on additional power. It consists of a resistor in series with the input line placed close to the KM41V4000C/CL/CLL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching trnsinent effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.


A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM41V4000C/CL/CLL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM41V4000C/CL/CLL and they sypply much of the current used by the KM41V4000C/CL/CLL during cycling.

In anddition, a large tantalum capacitor with a value of 47μ F to 100μ F capacitors between cycles. thereby reducing power ling droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.




PACKAGE DIMENSIONS


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



1M ×4Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM44V1000C/CL/CLL-6	60ns	15ns	110ns
KM44V1000C/CL/CLL-7	70ns	20ns	130ns
KM44V1000C/CL/CLL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Self Refresh operation (LL-version)
- · CAS-before-RAS refresh capability
- RAS-only and hidden refresh capability
- · Fast parallel test mode capability.
- TTL compatible inputs and output
- · Early write or output enable controlled write
- \bullet Single + 3.3V \pm 0.3V power supply
- · Refresh Cycle
- 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/128ms (LL-version)
- · Power dissipation
- Standby: 3.6mW (Normal)
 - 0.18mW(L-version)
 - 0.18mW(LL-version)
- Active (60/70/80ns):220/200/180mW
- · JEDEC standard pinout
- Available in Plastic SOJ, DIP, ZIP and TSOP -II packages

GENERAL DESCRIPTION


The Samsung KM44V1000C/CL/CLL is a high speed CMOS 1,048,576 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44V1000C/CLL/CLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alter native to RAS-only Refresh. All inputs and outputs are fully TTL compatible.

The KM44V1000C/CL/CLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

· KM44V1000CP/CLP/CLLP

		L
DQ ₁ 1	0	20 Vss
DQ ₂ 2		19 DQ4
₩ [3]		18 .DQ ₃
RAS 4		17 CAS
A9 5		16 Œ
Ao 6		15 A ₈
A ₁ 7		14 A7
A ₂ 8		13 A ₆
A ₃ 9		12 A5
V _{DD} 10	0	11 A ₄
L		


KM44V1000CJ/CLJ/CLLJ



· KM44V1000CZ/CLZ/CLLZ

OE DQ ₃ Vss DQ ₂ RAS A ₀ A ₂ VDD	1 3 5 7 9 11 13	2 4 6 8 10 12 14	DQ ₄ DQ ₁ W A ₉ A ₁ A ₃
	Ш	14 16 18 20	A ₃ A ₄ A ₆ A ₈

· KM44V1000CT/CLT/CLLT



KM44V1000CTR/CLTR/CLLTR

V _{SS} [20		1 DQ1
DQ4 [19	0	2 DQ2
DQ3 ∐ 18		3 🗍 ₩
CAS [17		4 RAS
OE ∐ 16		5 A9
A8 [15		6 II Ao
A7 [[] 14		7 🗍 A1
A ₆ [13		8 🗍 A2
A ₅ [12	0	9 🎞 A3
A4 [[] 11		10 🗍 VDD

Pin Names	Pin Function
A ₀ -A ₉	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
DQ ₁ ~DQ ₄	Data In/Data Out
VDD	Power (+3.3V)
V _{ss}	Ground

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	- 0.5~VDD + 0.5	V
Voltage on VDD Supply Relative to Vss	V _{DD} `	-0.5~4.6	V
Storage Temperature	T _{stg}	- 55 to + 150	•c
Power Dissipation	Po	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to Vss, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	_	VDD + 0.3	٧
Input Low Voltage	V _{IL}	- 0.3	_	0.8	V

DC AND OPERATING CHARACTERISTICS ($0^{\circ}C \le T_{A} \le 70^{\circ}C$, $V_{DD} = 3.3V \pm 0.3V$) (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Unit	
Operating Current* (RAS, CAS, Address Cycling @tnc=min.)	KM44V1000C/CL/CLL-6 KM44V1000C/CL/CLL-7 KM44V1000C/CL/CLL-8	lcc1	1.7	60 55 50	mA mA mA
Standby Current (RAS=CAS=W=VIH)		ICC2	-	1	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @tRc=min.)	KM44V1000C/CL/CLL-6 KM44V1000C/CL/CLL-7 KM44V1000C/CL/CLL-8	Іссз	-	60 55 50	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44V1000C/CL/CLL-6 KM44V1000C/CL/CLL-7 KM44V1000C/CL/CLL-8	ICC4		45 40 35	mA mA mA
Standby Current (RAS=CAS=W=VDD -0.2V)	KM44V1000C KM44V1000CL KM44V1000CLL	ICC5	:	500 100 100	μΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tnc=min.)	KM44V1000C/CL/CLL-6 KM44V1000C/CL/CLL-7 KM44V1000C/CL/CLL-8	ICC6	- - -	60 55 50	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1~DQ4=Don't Care TRC=125(L-ver.)µS TRAS=TRAS min.~300ns	KM44V1000CL	lcc7	-	200	μΑ
Self Refresh Current RAS=CAS=VIL W=OE=A0~A9=VDD-0.2V or 0.2V DQ1~DQ4=VDD-0.2V or 0.2V	KM44V1000CLL	lccs	• .	150	μΑ

DC AND OPERATING CHARACTERISTICS(Continued)

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (Any input 0≤Vin≤Voo+0.3V, all other pins not under test=0V)	lı(L)	-10	10	μΑ
Output Leakge Current (Data out is disabled, 0V≤Vo∪т≤ VDD)	lo(r)	-10	10	μА
Output High Voltage Level (IoH=-2mA)	Vон	2.4	-	٧
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	, V

^{*} Note: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified value are obtained with the output open. lcc is specified as average current. lcc1, lcc3, lcc6, Address can be changed maximun two times while RAS=VIL. lcc4, Address can be canged maximun once during a fast page Mode cycle.

CAPACITANCE (TA=25° C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance(Ao-A9)	Cin1		5	pF
Input Capacitance(RAS, CAS, W,OE)	CIN2		7	pF
output Capacitance(DQ1-DQ4)	Соит		7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		. 0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	- 20	0	20	ns	7
Transition time(rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	trP	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20	,	20		ns	
CAS hold time	tcsH	60		70		80	10	ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15	**·	ns	
Column address hold time referenced to \overline{RAS}	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	



AC CHARACTERISTICS (Continued)

			-6	l	-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read command set-up time	trcs	0		0		0		ns	
Read command hold referenced to CAS	trch	0		0		0		ns	9
Read command hold referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold referenced to RAS	twcn	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		20		20		ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data-inset-up time	tos	0		0		0		ns	10
Data-in hold time	ton	10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (1024 cycles)	tref		16		16		16	ms	
Refresh period (L-version/LL-version, 1024 cycles)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to write enable delay	tcwD	40		40		50		ns	. 8
RAS to write enable delay	trwD	85		100		110		ns	8
Column address to W delay time	tawd	55		65		70		ns	8
CAS setup time (CAS-before-RAS cycle)	tcsr	10		10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS precharge to CAS hold time	tRPC	5		5		5		ns	
CAS precharge time (C-B-R counter test)	tCPT	20		25		30		ns	
Access time from CAS precharge	tcpa .		35		40		45	ns	3
Fast page mode cycle time	tPC	40		45		50		ns	
CAS precharge time(Fast page mode)	tcp	10		10		10		ns	
RAS hold time from CAS precharge	TRHCP	35		40		45		ns	
Fast page mode read-modify-write	tPRWC	80		95		100		ns	
RAS pulse width(Fast Page Mode)	trasp	60	200,000	70	200,000	80	200,000	ns	
Write command set-up time (test mode in)	twrs	10		10		10		ns	
Write command hold time (test mode in)	twth	10	1	10		10		ns	
W to RAS precharge time(C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time(C-B-R refresh)	twr	10		10		10		ns	
RAS hold time referenced to OE	tron	15		20		20		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	tOED	15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE command hold time	toeh	15	!	20		20		ns	
RAS pulse with(C-B-R self refresh)	trass	100		100		100		μs	13
RAS precharge time (C-B-R self refresh)	trps .	110		130		150		ns	13
CAS hold time (C-B-R self refesh)	tchs	-50		-50		-50		ns	13

TEST MODE CYCLE

(Note.12)

		-6 -7 -8		-6 -7 -8					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135	-	155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	65		75		85		ns	
Column address to RAS lead time	tral	35		40		45		ns	
CAS to write enable delay	tcwp	45		45		55		ns	8
RAS to write enable delay	tRWD	90		105		115		ns	8
Column address to W delay time	tawb	60		70		75		ns	8
Fast mode cycle time	tPC	45		50		55		ns	
Fast page mode read-modefy-write	tprwc	85		100		105		ns	
RAS pulse width(Fast page mode)	trasp	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		40		45		50	ns	3
OE access time	toea		20		25		25	ns	
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25	-	25		ns	

NOTES


- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 1TTL load and 100pF, and Voh=2.0V, Vol=0.8V
- 4. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD}(max).
- 6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(max)$.
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min)

- the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
- 12. These specifications are applied in the test mode.
- 1024 cycle of Burst Refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification




TIMING DIAGRAMS


READ CYCLE




WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE








FAST PAGE MODE READ CYCLE












FAST PAGE MODE READ-MODIFY-WRITE







CAS-BEFORE-RAS REFRESH CYCLE



CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-ver only)


Note: OE, Address: Don't Care








CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE

NOTE: OE, Address=Don't Care





TEST MODE DESCRIPTION

The KM44V1000C/CL/CSL is the RAM organized 1, 048,576 words by 4 bit internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If, upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 1M x 4 DRAM

can be tested as if it were a 512K x 4 DRAM. \overline{W} , \overline{CAS} -Before- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode", And " \overline{CAS} -Before- \overline{RAS} Refresh Cycle" or " \overline{RAS} -only-Refresh Cycle" puts it back into "Normal Mode". During the test mode operation, a WCBR cycle is used to perform refresh. The "Test Mode" function reduces test time (1/2 in cases of N test pattern.)



DEVICE OPERATION

DEVICE OPERATION

The KM44V1000C/CL/CLL contains 4,194,304 memory locations. Twenty address bits are required to address a particular 4-bit word in the memory array. Since the KM44V1000C/CL/CLL has only 10 address input pins, time multiplexed addressing is used to input 10 row (AoAs) and 10 column (AoAs) addresses. The multiplexing is controlled by the timing relationship between the row address strobe (\overline{RAS}), the column address strobe(\overline{CAS}), and the valid row and column address inputs.

Operating of the KM44V1000C/CL/CLL begins by strobing in valid row address with RAS while CAS remains high. Then the address on the 10 address input pins (Ao-Ae) is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM44V1000C/CL/CLL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (tpp) requirement.

RAS and CAS Timing

The minimum \overline{RAS} and \overline{CAS} pulse widths are specified by tras(min) and tcas(min) respecitively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overline{RAS} low, it must not be aborted prior to satisfying the minimum \overline{RAS} and \overline{CAS} pulse widths. In addition, a new cycle must not begin until the minimum \overline{RAS} precharge time, trap, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44V1000C/CL/CLL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input $\overline{(W)}$ high during a $\overline{RAS}/\overline{CAS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CAS} and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid befor tRAC(max), then the access time to valid data is specified by tRAC(min). However, if CAS goes low after tRCD(max), or if the column address bicomes valid after tRAD (max), access is specified by tRAC or tAA. In order to achieve the minimum access time, tRAC(min), it is necessary to meet both tRCD(max) and tRAD(max). The KM44V1000C/CL/CLL has common data

I/O pins

The this reason an output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled. For data to appear at the output, \overline{OE} must be low for the period of time defined by toea and toez.

Write

The KM44V1000C/CL/CLL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing W low before \overline{CAS} . The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early cycle the output buffers remain in the three state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur, The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, t_{RWD} , t_{CWD} and t_{RWD} , are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain datd depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM44V1000C/CL/CLL has three-state output buffer which are controlled by \overline{CAS} and \overline{OE} . Whenever \overline{CAS} and \overline{OE} are high(VIH), the outputs is in the high impedance state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by to_z after the falling edge of \overline{CAS} , Invalid data may be present at the output during the time after to_z and before the valid data appears at the output. The timing parameters to_AC, thac and the specify when the valid data will be present at the output. The valid data remains at the output untill \overline{CAS} returns high. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM44V1000C/CL/CLL operating cycles is listed below after the corresponding output state produced by the

DEVICE OPERATION (Continued)

cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, OE controlled write.

Indeterminate Output State: Delayed Write(towo or tRWD are not met)

Refresh

The data in the KM44V1000C/CL/CLL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16 (L,LL-ver:128ms). There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

CAS-before-RAS Refresh: The KM44V1000C/CL/CLL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsr) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44V1000C/CL/CLL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44V1000C/CL/CLL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the CAS is cycled to strobe in additional column addresses. This eliminates the time requried to set up and strobe sequential row addresses for the same page.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry.

After the CAS-before-RAS refresh operation, is CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timingy diagram. A memory cell can be addressed with 10 row address bits and 10 column address bits defined as follows:

Row Address- Bits Ao through Ao are supplied by the on-chip refresh counter.

Column Address-Bits A0 through A9 are supplied -in by the falling edge of $\overline{\text{CAS}}$ as in a normal memory cycle.

Suggested CAS-before-RAS counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by perfoming 8 CAS-before-RAS cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address. (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycles, red the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- 5. Complement the test pattern and repeat steps 2, 3 and 4

Power-up

If RAS=Vss during power-up, the KM44V1000C/CL/CLL could possibly begin an active cycle. This condition results in higher than necessary current demands from



DEVICE OPERATION (Continued)

the power supply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held at a valid ViH in order to minimize the power-up current.

An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 16 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM44V1000C/CL/CLL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel temination may be used, series temination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44V1000C/CL/CLL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.

A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44V1000C/CL/CLL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44V1000C/CL/CLL and they sypply much of the current used by the KM44V1000C/CL/CLL during cycling.

In anddition, a large tantalum capacitor with a value of 47μ F to 100μ Fshould be used for bulk decoupling to recharge the 0.1μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

Units: Inches (Millimeters)


PACKAGE DIMENSIONS 20-LEAD PLASTIC DUAL IN-LINE PACKAGE






PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE





PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)







1M × 4 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

,	trac	tcac	trc	tHPC
KM44V1004C/CL/CLL-6	60ns	15ns	110ns	24ns
KM44V1004C/CL/CLL-7	70ns	20ns	130ns	29ns
KM44V1004C/CL/CLL-8	80ns	20ns	150ns	34ns

- Fast Page Mode with extended data out
- Self refresh operation (LL-ver.)
- · CAS-before-RAS refresh capability
- · RAS-only and hidden refresh capability
- · Fast parallel test mode capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single +3.3V ± 0.3V power supply
- · 1024 cycles/16ms refresh (Normal)
- · 1024 cycles/128ms refresh (L/LL-ver)
- · Power dissipation
 - Standby: 3.6mW(Normal)

0.36mW(L-ver)

0.36mW(LL-ver)

- Active(60/70/80): 220/200/180mW
- · JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP and TSOP(II)


GENERAL DESCRIPTION

The Samsung KM44V1004C/CL/CLL is a CMOS high speed 1,048,576 \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM44V1004C/CL/CLL features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44V1004C/CL/CLL is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (Top Views)






· KM44V1004CJ/CLJ/CLLJ



· KM44V1004CZ/CLZ/CLLZ

	_	_	
ŌĒ		2	CAS
DQ_3	3	4	DQ ₄
v_{ss}	5	6	DQ ₁
DQ ₂	7	느	₩
RAS	9	8	
A ₀	11	10	A9
A ₂	13	12	A ₁
VDD	15	14	A ₃
A ₅	17	16	A ₄
Α7	19	18	A ₆
		20	A ₈
	_		

· KM44V1004CT/CLT/CLLT



· KM44V1004CTR/CLTR/CLLTR

V _{SS} [[20		1	∏ DQ₁
DQ₄ [[19	0	2	∏ DQ₂
DQ₃ [[18		3	∏ ₩
CAS.	17		4	RAS
Œ ∐	16		5	∏ A9
A8 [[15		6	∏ A₀
A7 [[14		7	∏ A₁
A6 [[13		8	∏ A ₂
A₅ [[12	0	9.	∏ A₃
A4 ∐	11		10]] V _{DD}

Pin Names	Pin Function
A ₀ -A ₉	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
DQ1~DQ4	Data In/Data Out
VDD	Power (+3.3V)
V _{SS}	Ground

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5~ 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.0	_	VDD + 0.3	V
Input Low Voltage	VIL	-0.3	_	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44V1004C/CL/CLL-6 KM44V1004C/CL/CLL-7 KM44V1004C/CL/CLL-8	lcc1		60 55 50	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44V1004C KM44V1004CL KM44V1004CLL	Icc2		500 500 500	μΑ μΑ μΑ
RAS-Only Refresh Current* (CAS=Viн, RAS Cycling @tac=min.)	KM44V1004C/CL/CLL-6 KM44V1004C/CL/CLL-7 KM44V1004C/CL/CLL-8	Іссз		60 55 50	mA mA mA
EDO Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44V1004C/CL/CLL-6 KM44V1004C/CL/CLL-7 KM44V1004C/CL/CLL-8	ICC4		60 55 50	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM44V1004C KM44V1004CL KM44V1004CLL	Iccs		1 100 100	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44V1004C/CL/CLL-6 KM44V1004C/CL/CLL-7 KM44V1004C/CL/CLL-8	Icc6		60 55 50	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VIH)=VDD-0.2V Input Low Voltage (VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1-DQ4=Don't Care trc=125µs tras=tras min300ns	KM44V1004CL	Icc7		200	μΑ
Self Refresh Current RAS=CAS=VIL W=OE=A0-A9=VDD-0.2V or 0.2V DQ1~DQ4=VDD-0.2V, 0.2V or Open	KM44V1004CLL	Iccs		150	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le VIN \le VDD+0.3V$, all other pins not under test=0 volts.)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V \le Vout \le VDD)	lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-2mA)	Vон	2.4	٠.	V
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz))

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

Test Condition: VIH/VIL=2.0V/0.8V, Voh/VoI=2.0V/0.8V, Output Loading CL=100pF

	Comple at		-6		-7 -8		11-24-	Neter	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60	•	70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		ns	3.
Output buffer turn-off delay from CAS	tcez	3	15	3	20	3	20	ns	7,14,15
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	tRP	40		50		60		ns	
RAS pulse width	tras	60	10K	70	10K	80	10K	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsh	50		60		70		ns	
CAS pulse width	tcas	10	10K	15	10K	20	10K	ns	-16
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	

AC CHARACTERISTICS (Continued)

	T		-6		-7		-8		Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10	:	ns	
Column address set-up time	tasc	Ò		0		0	1.30	ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	. 45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		. 0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	. 9
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		20		20		ns	
Write command to CAS lead time	tcwL	10		15		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16	ms	-
Refresh period (L-ver & LL-ver)	tref		128		128		128	ms	
Write command set-up time	twics	0		0		0		ns	8
CAS to W delay time	tcwp	40		50		50		ns	. 8
RAS to W delay time	trwo	85		100		110	1,50	ns	8
Column address.to W delay time	tawd	55		65		70		ns	8
CAS precharge to W delay time	tcpwd	60		70		75		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsn '	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		10		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Hyper Page cycle time	tHPC	24		29		34		ns	16
Hyper Page read-modify-write cycle time	thprwc	73	1.	88		98		ns	
CAS precharge time (Hyper Page cycle)	tcp	10		10		10		ns	
RAS pulse width (Hyper Page cycle)	TRASP	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	3	15	3	20	3	20	ns	7,14



AC CHARACTERISTICS (Continued)

	Complete		-6		-7		-8	Units	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
OE commend hold time	toeh	15		20		20		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
\overline{W} to \overline{RAS} hold time (\overline{C} -B- \overline{R} refresh)	twr	10		10		10		ns	
Output data hold time	tрон	5		5		5		ns	
Output buffer turn off delay form RAS	trez	3	15	. 3	20	3	20	ns	7,14,15
Output buffer turn off delay form \overline{W}	twez	3	15	3	20	3	20	ns	7,14
W to data delay	twed	15		20		20		ns	
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tcho	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μs	17
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	17
CAS hold time (C-B-R self refresh)	tcнs	-50		-50		-50		ns	17

TEST MODE CYCLE

(Note.12)

D	Sumb al		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tCAC		20		20		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	-20	10,000	20	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	55		65		70		ns	
Column address to RAS lead time	tral.	35		40		45		ns	
CAS to W delay time	tcwp	45		55		55		ns	8
RAS to W delay time	trwo	90		105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Hyper Page mode cycle time	tHPC	29		34		39		ns	16
Hyper Page mode read-modify-write cycle time	thprwc	78		93		103		ns	
RAS pulse width (Hyper Page Mode)	trasp	65	200,000	75	200,000	85	200,000	ns	

TEST MODE CYCLE(Continued)


Parameter	Symbol	-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	·	notes
Access time from CAS precharge	tcpa .		40		45		50	ns	3
OE access time	toea		20		25		25	ns	
OE to data delay	toed	20		25		25		ns	
OE command hold time	tоен	20		25		25		ns	

NOTES

- An initial pause of 200 s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs except the and thereore.
- 3. Measured with a load equivalent to 1TTL load and 100pF.
- 4. Operation within the trcd(max) limit insures that trac(max) can be met. trcd(max) is specified as a reference point only. If trcd is greater than the specified trcd(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min) the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.


- 9. Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tcez(max), tRez(max), twez(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 16. tasc ≧ tcp min, Assumn tr=2.0ns
- 17. 1024 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.(LL-ver.)

TIMING DIAGRAMS READ CYCLE







WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







HYPER PAGE READ CYCLE




FAST PAGE MODE WITH EDO WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE WITH EDO READ-MODIFY-WRITE CYCLE




PAGE WITH EDO READ AND WRITE MIXED CYCLE






RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care



CAS-BEFORE-RAS REFRESH CYCLE


Note: OE, Address=Don't Care









TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HYPER PAGE READ CYCLE





TEST MODE IN CYCLE





TEST MODE DESCRIPTION

The KM44V1004C/CL/CLL is the RAM organized 1, 048,576 words by 4 bit, it is internally organized 524, 288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode", the 1M×4 DRAM can be tested as if it were a 512K×4 DRAM. W, CAS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

DEVICE OPERATION

The KM44V1004C/CL/CLL contains 4,194,304 memory locations. Twenty address bit are required to address a particular 4-bit word in the memory array. Since the KM44V1004C/CL/CLL has only 10 address input pins, time multiplexed addressing is used to input 10 row (Ao~A9) and 10 column(Ao~A9) address. The multiplexing is controlled by the timing relationship between the row address strobe(\overline{RAS}), the column address strobe(\overline{CAS}), and the valid row and column address inputs.

Operating of the KM44V1004C/CL/CLL begins by strobing in a valid row address with \overline{RAS} while \overline{CAS} remains high. Then the address on the 10 address input pins(Ao-As) is changed from a row address to a column address and is strobed in by \overline{CAS} . This is the beginning of any KM44V1004C/CL/CLL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both \overline{RAS} and \overline{CAS} have returned to the high state. Another cycle can be initiated after \overline{RAS} remains high long enough to satisfy the \overline{RAS} precharge time(tRP) requirement.

RAS and **CAS** Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tCAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44V1004C/CL/CLL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input(W) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition. If CAS goes low before tRCD(max) and if the column address is valid before tRAC(max), then the access time to valid data is specified by trac(min). However, if CAS goes low after trod(max), access is specified by toac or taa. In order to achieve the minimum access time, trac (min), it is necessary to meet both tRCD(max) and tRAD (max). The KM44V1004C/CL/CLL has common data I/O pins. The this reason an output enable control input(OE) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by tOEA and tOEZ.

Write

The KM44V1004C/CL/CLL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing W low before $\overline{\text{CAS}}$. The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the three state regardless of the state of the $\overline{\text{OE}}$ input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, twwp, towp and twwp, are not necessarily met. The state of date-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM44V1004C/CL/CLL has a three-state output buffer which is controlled by $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. When RAS and CAS go high(VIH) or OE goes high (VIH), the outputs are in the high impedance state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tclz after the falling edge of CAS. Invalid data may be present at the output during the time after touz and before the valid data appears at the output. The timing parameters tCAC, tRAC and tAA specify when the valid data will be present at the output. The valid data at the output cannot be eliminated by CAS rising only and it remains until both RAS and CAS returns high. This is true even if a new RAS cycle occurs(as in hidden refresh). Each of the KM44V1004C/CL/CLL operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, EDO Mode Read, EDO Mode Read-Modify-Write.



DEVICE OPERATION (Continued)

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page with EDO Mode Write, CAS-before-RAS Refresh, OE controlled write.

Indeterminate Output State: Delayed Write (tcwb or tRwb are not met)

Refresh

The data in the KM44V1004C/CL/CLL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/128/256ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

CAS-before-RAS Refresh: The KM44C1004C/CL/ CLL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44V1004C/CL/CLL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Self Refresh: The self refresh is CAS-before-RAS refresh to be used for long periods of standby, such as al battery back-up. In normal CAS-befoerd-RAS condition, when RAS is held low above 100 μ s an internal timer activates an refresh operation of consecutive row addersses in DRAM. The self refresh mode is exited when either RAS of CAS goes high(VIH).

Other Refresh Methods: It is also possible to refresh the KM44V1004C/CL/CLL by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode with Extended Data Out

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry.

After the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation, is $\overline{\text{CAS}}$ goes high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell be addressed with 10 row address bits and 10 column address bits defined as follows:

Row Address — Bits A₀ through A₉ are supplied by the on-chip refresh counter.

Column Address — Bits A₀ through A₉ are supplied by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS Counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps;

- Initialize the internal refresh counter by performing 8 CAS-before-RAS cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address.
 (The row addresses are supplied by the on-chip refresh counter).
- Using read-modify-write cycle, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2,3 and 4.

Power-up

If RAS=Vss during power-up, the KM44C1004C/CL/CLL could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is



DEVICE OPERATION (Continued)

recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with Vcc during power-up or be held at a valid ViH in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by any 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 16(L/LL-ver:128, SL-ver:256) msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM44V1004C/CL/CLL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44V1004C/CL/CLL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized, the recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity(soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.

A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44V1004C/CL/CLL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44V1004C/CL/CLL and they supply much of the current used by the KM44V1004C/CL/CLL during cycling.

In addition, a large tantalum capacitor with a value of $47\mu\text{F}$ to $100\mu\text{F}$ should be used for bulk decoupling to recharge the $0.1\mu\text{F}$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS 20-LEAD PLASTIC DUAL IN-LINE PACKAGE


Units: Inches (Millimeters)






PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE





PACKAGE DIMENSIONS (Continued)


20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)


Units: Inches (millimeters)











4

512K ×8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM48C512B/BL/BLL-5	50ns	15ns	90ns
KM48C512B/BL/BLL-6	60ns	15ns	110ns
KM48C512B/BL/BLL-7	70ns	20ns	130ns
KM48C512B/BL/BLL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Self Refresh operation (LL-version)
- · Byte Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Dual +5.0V ± 10% power supply
- · Refresh Cycle
 - -1024 cycle/16ms (Normal)
- -1024 cycle/128ms (L-version)
- -1024 cycle/128ms (LL-version)
- · Power Dissipation
 - -Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.83mW (LL-version)
- -Active (50/60/70/80): 470/385/360/330mW
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM48C512B/BL/BLL is a CMOS high speed 524,288 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM48C512B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48C512B/BL/BLL is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)

· KM48C512BJ/BLJ/BLLJ




KM48C512BT/BLT/BLLT



(TSOP(II)-Forward Type)

KM48C512BTR/BLTR/BLLTR



(TSOP(II)-Reverse Type)

Pin Name	Pin Function
A ₀ -A ₉	Address Input
DQ ₁₋₈	Data In/Out
V _{SS}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe

Pin Name	Pin Function
W	Read/Write Input
Œ	Data Output Enable
V _{CC}	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	. A
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4	—.,	Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @tnc=min.)	KM48C512B/BL/BLL-5 KM48C512B/BL/BLL-6 KM48C512B/BL/BLL-7 KM48C512B/BL/BLL-8	Icc1	-	85 70 65 60	mA mA mA
Standby Current (RAS=CAS=W=Viн)		ICC2	_	2	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @tnc=min.)	KM48C512B/BL/BLL-5 KM48C512B/BL/BLL-6 KM48C512B/BL/BLL-7 KM48C512B/BL/BLL-8	Іссз	-	85 70 65 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48C512B/BL/BLL-5 KM48C512B/BL/BLL-6 KM48C512B/BL/BLL-7 KM48C512B/BL/BLL-8	ICC4	· <u>-</u>	65 55 50 45	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM48C512B KM48C512BL KM48C512BLL	Icc5	-	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tnc=min.)	KM48C512B/BL/BLL-5 KM48C512B/BL/BLL-6 KM48C512B/BL/BLL-7 KM48C512B/BL/BLL-8	lcce	-	85 70 65 60	mA mA mA mA

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter		Symbol	Min	Мах	Units
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(ViH)=Vcc-0.2V Input Low Voltage(ViL)=0.2V \overline{CAS} =0.2V DIN=Don't Care, TRC=125 μ S TRAS=TRAS min300ns	KM48C512BL	lcc7	-	300	μΑ
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A9=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM48C512BLL	Iccs	<u>-</u> ·	200	μΑ
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under test=	=0 volts.)	l _l (L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤ Vcc)		IO(L)	-10	10	μA
Output High Voltage Level (IoH=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (lot=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~As)	Cin1	y-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2)

Parameter	Ob-a1	-5(*) -6 -7			-8		Notes				
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	135		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		15		20		20	ns	3,4,5
Access time from column address	taa	Ť	25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0		.0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	15	10,000	15	10,000	20	10,000	20	10.000	ns	
RAS to CAS delay time	trcd	20	35	20	45	20	50	20	60	ns	4

^{(*) 50}ns Product:Vcc=5V ± 5%, Cout=50pF



AC CHARACTERISTICS (Continued)

		-	5(*)		-6 -7 -8		-8				
Parameter	Symbol	Min	Max	Min	Max	Min	Мах	Min	Max	Units	Notes
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		. 0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	tясн	0		0		0		. 0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command set-up time	twcs	0		0		0		0		ns	8
Write command hold time	twch	10		10		10		10		ns	
Write command hold time referenced to RAS	twcn	40		45		50		55		ns	6
Write command pulse width	twp	10		10		10		10		ns	
Write command to RAS lead time	trwL	15		15		15		20		ns	
Write command to CAS lead time	tcwl	15		15		15		20		ns	
Data-in set-up time	tos	0	-	0		0		0		ns	10
Data-in hold time	ton	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tdhr	40		45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16		16	ms	
Refresh period (L-version)	tref		128		128		128		128	ms	
Refresh period (LL-version)	tref		128		128		128		128	ms	
CAS to W delay time	tcwD	40		40		50		50		ns	8
RAS to W delay time	trwo	75		85		95		105		ns	8
Column address to W delay time	tawd	50		55		60		65		ns	8
CAS precharge to W delay time	tcpwd	55		60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tchr	10		10		10		10		ņs	
RAS precharge to CAS hold time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast page mode cycle time	tPC	35		40		45		50		ns	
Fast page mode read-modify-write cycle time	tprwc	80		80		95	-	100		ns	
RAS pulse width (Fast Page Mode)	TRASP	50	100K	60	100K	70	100K	80	100K	ns	1
RAS hold time from CAS precharge	trhcp	30		35		40		45		ns	

(*) 50ns Product:Vcc=5V \pm 5%, Cout=50pF



AC CHARACTERISTICS (Continued)

Parameter		-5(*)			-6		-7		-8		
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CAS precharge time (Fast Page Mode)	tcp	10		10		10		10		ns	
access time from OE	toea		15		15		20		20	ns	
OE to data-in delay time	toed	15		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	15	0	20	0	20	ns	
OE command hold time	toeh	15		15		20		20		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	12
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	12


^{(*) 50}ns Product:Vcc=5V \pm 5%, Cout=50pF

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycle before proper device operation is achieved.
- 2. \dot{V}_{lH} (min) and V_{lL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{lH} (min) and V_{lL} (max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference
 point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that t_{RCD}≥t_{RCD}(max).
- 6. tar, twcn, tohn are referenced to trad(max).
- t_{OFF(max)} defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} to V_{OL}.
- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥t_{WCS}(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min), t_{RWD}≥t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or r_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAD}(max) can be met. t_{RAD}(max) is specified as a reference point ony. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
- 1024 cycle of Burst Refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification. (LL-version)


TIMING DIAGRAMS

READ CYCLE






WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)






READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) FAST PAGE MODE WRITE CYCLE (EARLY WRITE) RAS **TRSH t**CRP tcp. tRCD-CAS TRAH, tCAH tASC t_{CAH} tcah TASC COLUMN ADDRESS COLUMN ADDRESS ADDRESS twcs - tcwL twch twch tewi twes twch $\overline{\mathsf{w}}$ ŌĒ tos tDH ton tos t_{DH} tos VALID DATA-IN VALID DATA-IN DQ₁-DQ₈ FAST PAGE MODE READ-MODIFY-WRITE CYCLE RAS tcsntcp -- t_{RCD} tcas tCRP. tCAS tRAD CAS tRAH tcah tRAL tasr tasc tASC ROW COL COL tRCS town tcwp tcwL town **XXXX** $\overline{\mathsf{w}}$ **tAWD** -twptOEA **toea tOEA** ŌĒ toed toed tcp, tọco tcac **tCAC t**CAC toez tAA toez toez t_{AA} tos - t_{DH} -t_{DH} DQ₁-DQ₈ IN DON'T CARE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , $\overline{OE} = Don't care$




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A=Don't Care





CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \overline{W} , \overline{OE} , A = Don't Care




HIDDEN REFRESH CYCLE (READ)





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)





512K ×8 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM48C514B/BL/BLL-5	50ns	17ns	90ns	20ns
KM48C514B/BL/BLL-6	60ns	17ns	110ns	24ns
KM48C514B/BL/BLL-7	70ns	20ns	130ns	29ns

- Fast Page Mode with Extended Data Out
- · Self Rdfresh operation (LL-ver)
- . CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Byte Read/Write Operation
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Dual +5V±10% power supply
- · Refresh Cycle
 - -1024 cycle/16ms (Normal)
- -1024 cycle/128ms (L/LL-ver)
- Power Dissipation
 - -Standby: 5.5mW (Normal)

1.1mW (L-version)

0.83mW (LL-version)

- -Active (50/60/70): 470/385/360mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM48C514B/BL/BLL is a CMOS high speed 524,288 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.


The KM48C514B/BL/BLL features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48C514B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
Ao-A9	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5 V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	Vin, Vout	-1 to 7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1 to 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	W

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	. 0	0	٧
Input High Voltage	ViH	2.4	-	Vcc+1	٧
Input Low Voltage	VIL	-1.0		0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @trc=min.)	KM48C514B/BL/BLL-5 KM48C514B/BL/BLL-6 KM48C514B/BL/BLL-7	Icc1	_	85 70 65	mA mA mA
Standby Current (RAS=CAS=W=VIH)		ICC2	-	2	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @trc=min.)	KM48C514B/BL/BLL-5 KM48C514B/BL/BLL-6 KM48C514B/BL/BLL-7	Іссз	_	85 70 65	mA mA mA
EDO Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48C514B/BL/BLL-5 KM48C514B/BL/BLL-6 KM48C514B/BL/BLL-7	ICC4	-	65 55 50	mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM48C514B KM48C514BL KM48C514BLL	Iccs	-	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tnc=min.)	KM48C514B/BL/BLL-5 KM48C514B/BL/BLL-6 KM48C514B/BL/BLL-7	Icce	-	85 70 65	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(ViH)=Vcc-0.2V Input Low Voltage(ViL)=0.2V CAS=0.2V DIN=Don't Care, TRC=125µS TRAS=TRAS min.~300ns	KM48C514BL	Icc7	 -	300	μΑ
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A9=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM48C514BLL	Iccs	_	200	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under test=0 volts.)	lı(L)	- -10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)	lo(L)	-10	10	μA
Output High Voltage Level (Ioн=-5mA)	Vон	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one hyper page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~As)	CIN1	-	5	pF
Input Capacitance (RAS, CAS,W, OE)	CIN2		7	pF
Input Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, Vcc=5V±10%, See notes 1,2)

Test condiition:Vih/ViI=2.4/0.8V, Voh VoI=2.0/0.8V, Output loading CL=100pF

Parameter	Symbol	-	5(*)	-6		-7		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		ns	
Read-modify-write cycle time	trwc	135		155		185		ns	
Access time from RAS	trac		50		60		70	ns	3,4,11
Access time from CAS	tcac		. 17		17		20	ns	3,4,5
Access time from column address	taa		25		30		35	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
Turn-off delay from CAS	tcez	3	13	3	15	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp	30		40		50		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	ns	
RAS hold time	trsh	17.		17		20		ns	,
CAS hold time	tcsn	40		50		60		ns	
CAS pulse width	tcas	8	10,000	10	10,000	15	10,000	ns	12
RAS to CAS delay time	tRCD	20	37	20	45	20	50	ns	. 4
RAS to column address delay time	trad	15	25	15	30	15	35	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	0		0		0	,	ns	
Row address hold time	trah	10		10		10		ns	

^{(*) -50}ns Product : Output Loading (CL)=50pF, Vcc=5V \pm 5% $^{\circ}$



AC CHARACTERISTICS (Continued)

_	Cumbal	-5(*)			-6	-7			Neter
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Column address set-up time	tasc	. 0		0		0		ns	
Column address hold time	tcah	8		10		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		ns	6
Column address to RAS lead time	tral	25		30		35		ns	
Read command set-up time	trcs	0		. 0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trch	0		0		. 0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		10		10		ns	
Write command hold time referenced to RAS	twcr	40		45		50		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	trwL	13		15		15		ns	
Write command to CAS lead time	tcwL	8		10		15		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	ton	10		10		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		ns	6
Refresh period (Normal)	tref		8		8		8	ms	
Refresh period (L-version)	tref		64		64		64	ms	
Refresh Period(LL-version)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwb	40		42		50		ns	8
RAS to W delay time	tRWD	73		85		95		ns	8
Column address to W delay time	tawd	48		55		60		ns	8
CAS precharge to W delay time	tcpwd	53		60		65		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		ns	
Access time from CAS precharge	tcpa		30		35		40	ns	3
Hyper Page mode cycle time	tHPÇ	20		24		29		ns	12
Hyper Page mode read-modity-write cycle time	thprwc	62		71		81		ns	12
CAS precharge time (Hyper Page mode)	tcp	8		10		10		ns	
RAS pulse width (Hyper Page mode)	trasp	50	100K	60	100K	70	100K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		ns	
OE access time	toea		15		15		20	ns	
ŌĒ to data dela	toed	13		15		20		ns	
Output buffer turn off delay time from \overline{OE}	toez	3	13	3	15	3	20	ns	7
OE to output in Low-Z	toLZ	3		3		3		ns	3

(*) -50ns Product : Output Loading (CL)=50pF, Vcc=5V $\pm~5\%$



AC CHARACTERISTICS (Continued)

Paramatan	Cb.a.l		5(*)	-6		-7		11-24-	Madaa
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
OE commend hold time	toeh	13		15		20		ns	
Output data hold time	tрон	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	13	3	15	3	20	ns	7,14
Output buffer turn off delay from \overline{W}	twez	3	13	3	15	3	20	ns	7
W to data delay	twed	13		15		20		ns	
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	toep	. 5		5		5		ns	
W pulse width(Hyper page Cycle)	twpe	5		5		5		ns	
RAS pulse width(LL-ver)	trass	100		100		100		μs	13
RAS precharge time (LL-ver	trps	90		110		130		ns	. 13
CAS hold time (LL-ver)	tchs	-50		-50		-50		ns	13


(*) -50ns Product : Output Loading (CL)=50pF, Vcc=5V \pm 5%

NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs except the and there.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs ≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), trwb≥

- trwp(min) and tawp≥tawp(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. $tasc \ge tcpmin$, Assume tT=2.0 ns
- 13. 1024 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (LL-ver)
- 14. If RAS goes high befored CAS high going, the open circuit condition of the output is achieved by CAS high going, If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going


TIMING DIAGRAMS READ CYCLE






WRITE CYCLE (EARLY CYCLE)


NOTE: DOUT=OPEN




WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE (EARLY WRITE)



HYPER PAGE READ-MODIFY-WRITE CYCLE



HYPER PAGE READ AND WRITE MIXED CYCLE






RAS-ONLY REFRESH CYCLE


NOTE: W, OE, DIN=Don't Care

Dout=Open




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A=Don't Care







HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



512K × 9 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM49C512B/BL/BLL-6	60ns	15ns	110ns
KM49C512B/BL/BLL-7	70ns	20ns	130ns
KM49C512B/BL/BLL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · Self Refresh operation (LL-version)
- · Byte Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Dual +5.0V±10% power supply
- Refresh Cycle
 - -1024 cycle/16ms (Normal)
 - -1024 cycle/128ms (L-version)
- -1024 cycle/128ms (LL-version)
- Power Dissipation
- -Standby: 5.5mW (Normal)

1.1mW (L-version)

0.83mW (LL-version)

- -Active (60/70/80): 415/385/360mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM49C512B/BL/BLL is a CMOS high speed 524,288 bit×9 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.


The KM49C512B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM49C512B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)





Pin Name	Pin Function
A ₀ -A ₉	Address Input
DQ ₁₋₉	Data In/Out
V _{SS}	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe

Pin Name	Pin Function
W	Read/Write Input
OE	Data Output Enable
V _{cc}	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	ipation PD 1		w
Short Circuit Output Current	urrent los 50		mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4	_	Vcc + 1	V
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @trc=min.)	KM49C512B/BL/BLL-6 KM49C512B/BL/BLL-7 KM49C512B/BL/BLL-8	lcc ₁	-	75 70 65	mA mA mA
Standby Current (RAS=CAS=W=ViH)		ICC2	-	2	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @trc=min.)	KM49C512B/BL/BLL-6 KM49C512B/BL/BLL-7 KM49C512B/BL/BLL-8	lcc3	-	75 70 65	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM49C512B/BL/BLL-6 KM49C512B/BL/BLL-7 KM49C512B/BL/BLL-8	ICC4	-	55 50 45	mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM49C512B KM49C512BL KM49C512BLL	ICC5	-	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM49C512B/BL/BLL-6 KM49C512B/BL/BLL-7 KM49C512B/BL/BLL-8	ICC6	_	75 70 65	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CAS=0.2V DIN=Don't Care, TRc=125µS TRAS=TRAS min.~300ns	KM49C512BL	Icc7	_	300	μΑ
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A9=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM49C512BLL	lccs	-	200	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under test=0 V)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	lo(L)	-10	10	μA
Output High Voltage Level (IoH=-5mA)	Vон	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	Cin1		5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2		7	pF
Input Capacitance (DQ1~DQ9)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \le Ta \le 70°C, Vcc=5.0V \pm 10%, See notes 1,2)

Parameter	Symbol		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	2
RAS precharge time	tap	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH.	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		- 15		15		ns	

AC CHARACTERISTICS (Continued)

_			-6		-7		-8		·
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8 .
Write command hold time	twch	10		10		10		ns.	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	tRWL	15	,	15		20		ns	
Write command to CAS lead time	tcwl	15		15		20		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	ton	· 10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref	1.7	16		16		16	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (LL-version)	tref		128		128		128	ms	
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65	,	ns	8
CAS precharge to W delay time	tcpwd	60		65	-	70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	trec	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	80		95		100		ns	
RAS pulse width (Fast Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	TRHCP	35		40		45		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		. 10		ns	
Access time from OE	toea		15		20		20	ns	
OE to data-in delay time	toed	15		20		20		ns	
Out put buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μs	12
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	12




NOTES

- An initial pause of 200\(\mu\)s is required after power-up followed by any 8 \(\overline{RAS}\)-only or \(\overline{CAS}\)-before-\(\overline{RAS}\) refresh cycle before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tan, twon, tohn are referenced to trad(max).
- 7. toFF(max) defines the time at which the output achieves the open circuit condition and is not referenced to Voн to Vol.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs \geq twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb \geq tcwb(min), trwb \geq trwb(min) and tawb \geq tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in readwrite cycles.
- 11. Operation within the trad(max) limit insures that trad(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 1024 cycle of burst refresh must be executed within 16ms before and after refresh, in order to meet refesh specification(LL-version).


TIMING DIAGRAMS

READ CYCLE






WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)








READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) FAST PAGE MODE WRITE CYCLE (EARLY WRITE) RAS **tCRP** _tcp-. tRCD-CAS tCSH tCAH **tCAH** tasc tASC **tCAH** COLUMN ROW COLUMN COLUMN twch twch twcs twcH $\overline{\mathbf{w}}$ ŌĒ tos tDH tos tpH VALID DATA-IN DQ₁-DQ₉ FAST PAGE MODE READ-MODIFY-WRITE CYCLE RAS tcsh **TPRWC** tcp tRAD CAS **trah t**CAH **t**ASR tasc COL ROW COL t_{RWL}tcwL tcwL $\times\!\!\times\!\!\times$ w **tAWD** twp... TOEA TOEA ŌĒ toed tCPA tCAC torn toED tCAC tCAC toez tΑA toez toez t_{AA} ťps tos--ton DQ₁-DQ₉ DON'T CARE


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-before-RAS REFRESH CYCLE

NOTE: W, OE, A=Don't Care




CAS-before-RAS SELF REFRESH CYCLE (LL-version)

NOTE: \overline{W} , \overline{OE} , A = Don't Care







tDH

VALID DATA


tDHR



DQ₁-DQ₉

XX DON'T CARE

CAS-before-RAS REFRESH COUNTER TEST CYCLE









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



256K × 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM416C256B/BL/BLL-5	50ns	15ns	90ns
KM416C256B/BL/BLL-6	60ns	15ns	110ns
KM416C256B/BL/BLL-7	70ns	20ns	130ns
KM416C256B/BL/BLL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Self Refresh operation (LL-version)
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +5.0V ± 10% power supply
- · Refresh Cycle
- -512 cycle/8ms (Normal)
- -512 cycle/64ms (L-version)
- -512 cycle/128ms (LL-version)
- Power Dissipation
 - -Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.83mW (LL-version)
- -Active (50/60/70/80): 605/495/440/415mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM416C256B/BL/BLL is a CMOS high speed 262,144 bit \times 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM416C256B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM416C256B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

· KM416C256BJ/BLJ/BLLJ



· KM416C256BT/BLT/BLLT

_			_	
VCC BH BH BH BH BH BH BH BH BH BH BH BH BH	1 O 2 3 3 4 5 6 6 7 8 9 10	39 38 37 36 35 34 33	<u> </u>	DQ ₁₄
N.C. ₩ ₩ C. & A1 & A3 C N.C. ₩ ₩ C. & A1 & A3 C V.C. & A1 & B B B B B B B B B B B B B B B B B B	11 12 13 14 15 16 17 18 19	29 28 27 26 25 24	BBBBBB	A ₈ A ₇

(TSOP(II)-Forward Type)

- KM416C256BTR/BLTR/BLLTR

			_		
Vss III DQ16 III DQ15 III DQ14 III DQ13 III Vss III DQ12 III DQ11 III DQ10 III DQ10 III	40 39 38 37 36 35 34 33 32 31		2 3 4 5 6 7 8	8888888	DQ ₅
N.C. ELCAS EL EL EL EL EL EL EL EL EL EL EL EL EL	30 29 28 27 26 25 24 23 22 21	1 1 1 1 1 1	2 3 4 5 6 7 8 9	8888888	

(TSOP(II)-Reverse Type)

Pin Name	Pin Function	Pin Name	Pin Function
A ₀ -A ₈	Address Inputs	LCAS	Lower Column
DQ ₁₋₁₆	Data In/Out		Address Strobe
V _{SS}	Ground	W	Read/Write Input
RAS	Row Address Strobe	ŌĒ	Data Output Enable
UCAS	Upper Column	V _{cc}	Power (+5V)
23710	Address Strobe	N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	· Po	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	_	Vcc + 1	V
Input Low Voltage	VIL	-1.0		0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, UCAS or LCAS, Address Cycling @tac=min.)	KM416C256B/BL/BLL-5 KM416C256B/BL/BLL-6 KM416C256B/BL/BLL-7 KM416C256B/BL/BLL-8	lcc ₁	-	110 90 80 75	mA mA mA mA
Standby Current (RAS=UCAS=ICAS=W=ViH)		ICC2	-	2	mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM416C256B/BL/BLL-5 KM416C256B/BL/BLL-6 KM416C256B/BL/BLL-7 KM416C256B/BL/BLL-8	lcc3	-	110 90 80 75	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416C256B/BL/BLL-5 KM416C256B/BL/BLL-6 KM416C256B/BL/BLL-7 KM416C256B/BL/BLL-8	ICC4	- -	70 60 55 50	mA mA mA mA
Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)	KM416C256B KM416C256BL KM416C256BLL	lcc5	_	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @tac=min.)	KM416C256B/BL/BLL-5 KM416C256B/BL/BLL-6 KM416C256B/BL/BLL-7 KM416C256B/BL/BLL-8	ICC6	-	110 90 80 75	mA mA mA mA

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter		Symbol	Min	Max	Units
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VI+)=Vcc-0.2V Input Low Voltage(VIL)=0.2V UCAS=LCAS=0.2V DIN=Don't Care, TRC=125µS TRAS=TRAS min.~300ns	KM416C256BL	lcc7	<u>-</u>	300	μΑ
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-As=Vcc-0.2V or 0.2V DQ1-DQ16=Vcc-0.2V, 0.2V or Open	KM416C256BLL	Iccs	-	200	μΑ
Input Leakage Current (Any input $0.7 \le V \times V \times V \times V \times V \times V \times V \times V \times V \times V$	=0 volts)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)		lo(L)	-10	10	μΑ
Output High Voltage Level (Ioн=-5mA)		Vон	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol		0.4	V

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, address can be changed maximum two times while RAS=VIL. In lcc4, address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	, Min	Max	Unit
Input Capacitance (Ao~As)	CIN1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C Ta 70°C, Vcc=5.0V 10%, See notes 1,2)

D	Sh.a.l	-5(*)		-6		-7		-8		I lada	N-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	135		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		. 15		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcız	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	- 15	0	15	0	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		15		20		20		ns	
CAS hold time	tcsh	50		60		70	,	80		ns	
CAS pulse width	tcas	15	10,000	15	10,000	20	10,000	20	10.000	ns	

^{(*) 50}ns Product:VCC=5V \pm 5%, Cout=50pF



AC CHARACTERISTICS (Continued)

	Symbol	-5(*)		-6		-7		-8		Ī	
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS to CAS delay time	tRCD	20	35	20	45	20	50	20	60	ns	
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	4
CAS to RAS precharge time	tCRP	5		5		5		5		ns	11
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	
Column address to RAS lead time	tral	25		30		35		40		ns	6
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trich	0		0		0		0	1/28/0	ns	
Read command hold time referenced to RAS	trrh	0		0		0		.0		ns	9
Write command set-up time	twcs	0		0		0		0		ns	9
Write command hold time	twch	10		10		10		10		ns	8
Write command hold time referenced to RAS	twcr	40		45		50		55		ns	
Write command pulse width	twp	10		10		10		10		ns	6
Write command to RAS lead time	trwL	15		15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		15		. 20		ns	
Data-in set-up time	tos	0		0 -	:	0		0		ns	
Data-in hold time	tDH	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	40		45		55		60		ns	10
Refresh period (Normal)	tref		8		. 8		8		8	ms	6
Refresh period (L-version)	tref		64		64		64		64	ms	
Refresh period (LL-version)	tref		128		128		128		128	ms	
CAS to W delay time	tcwo	40		40		50		50		ns	
RAS to W delay time	trwd	75		85		95		105		ns	8
Column address to W delay time	tawd	50		55		60		65		ns	8
CAS precharge to W delay time	tcpwd	55		60		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tchr	10		10		10		10		ns .	
RAS precharge to CAS hold time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	topa		30		35		40		45	ns	3
Fast page mode cycle time	tpc	35		40		45		50		ns	
Fast page mode read-modify-write cycle time	terwo	80		80		95		100		ns	
RAS pulse width (Fast Page Mode)	trasp	50	100K	60	100K	70	100K	80	100K	ns	

(*) 50ns Product:VCC=5V \pm 5%, Cout=50pF



AC CHARACTERISTICS (Continued)

B	Symbol	-5(*)		-6		-7		-8		I Indian	Nata
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS hold time from CAS precharge	trhcp	30		35		40		45		ns	
CAS precharge time (Fast Page Mode)	tcp	10		10		10		10		ns	
access time from OE	toea		15		15		20		20	ns	
OE to data-in delay time	toed	15		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	. 15	0	20	0	20	ns	
OE command hold time	toeh	15		15		20		20		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	12
RAS precharge time (C-B-R self refresh)	trps	90		110	,	130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	12


^{(*) 50}ns Product:VCC=5V \pm 5%, Cout=50pF

KM416C256B Truth Table


RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE	
н	Н	н	Н	Н	HI-Z	HI-Z	Standby	
L	Н	Н	Н	Н	HI-Z	HI-Z	Refresh	
L	L	Н	Н	L	DQ-OUT	HI-Z	Lower Byte Read	
L	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read	
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read	
L	Ł	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write	
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write	
L	L	L	L	Н.	DQ-IN	DQ-IN	Word Write	
L	L	L	Н	н	HI-Z	HI-Z	-	

NOTES

- An initial pause of 200 s is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)} and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD(max)}.
- 6. tar, twcn, tohn are referenced to trad(max).
- t_{OFF(max)} defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs>twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb>tcwb(min), trwb>trwb(min), trwb>trwb(min), trwb>trwb(min), trwb>trwb(min) then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAC(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. 512 cycles of burst refresh must be executed within 8ms before and after self refresh, In order to meet refresh specification.
- 13. tasc, tcah are referenced to the earlier CAS falling edge.
- 14. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 15. tcwp is referenced to the later CAS falling edge at word read-modify-write cycle.
- 16. tcwL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 17. t_{CSR} is referenced to earlier $\overline{\text{CAS}}$ falling low before $\overline{\text{RAS}}$ transition low.
- 18. t_{CHR} is referenced to the later CAS rising high after RAS transition low.







19. tDs, tDH is independetly specified for lower byte Din(1~8), upper byte Din(9~16).




TIMING DIAGRAMS WORD READ CYCLE







UPPER BYTE READ CYCLE

 $DQ_9 \sim DQ_{16} \begin{array}{c} V_{OH} - V_{OL} - V_{OL} - V_{OL} \end{array}$







LOWER BYTE WRITE CYCLE (EARLY WRITE)




UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




WORD READ-MODIFY-WRITE CYCLE




LOWER-BYTE READ-MODIFY-WRITE CYCLE




UPPER-BYTE READ-MODIFY-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE



FAST PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE




FAST PAGE MODE UPPER-BYTE- READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE

NOTE: W. OE = Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \overline{W} , \overline{OE} , A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: \overline{W} , \overline{OE} , A = Don't Care



HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE








PACKAGE DIMENSION Units: Inches (millimeters) **40-LEAD PLASTIC SMALL OUT-LINE J-LEAD** 1.020(25.91) 0.025(0.64) MIN 1.030(25.16) 0.365(9.27) 0.435(11.05) 0.445(11.30) 0.405(10.29) 0.395(10.03) 0.008(0.20) 0.130(3.30) 0.026(0.66) 0.140(3.56) 0.030(0.76) 0.004(0.1) 0.016(0.41) 0.050 (1.27) 0.050(1.27) 0.020(0.51) TYP MAX

40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)



4

256K × 16 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM416C254B/BL/BLL-5	50ns	17ns	90ns	20ns
KM416C254B/BL/BLL-6	60ns	17ns	110ns	24ns
KM416C254B/BL/BLL-7	70ns	20ns	130ns	29ns

- Fast Page Mode with Extended Data Out
- · Byte word Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Self Refresh operation (LL-ver)
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +5V±10% power supply
- · Refresh Cycle
- -512 cycle/8ms (Normal)
- -512 cycle/64ms (L-version)
- -512 cycle/128ms (LL-version)
- · Power Dissipation
 - -Standby: 5.5mW(Normal)
 - 1.1mW(L-version)
 - 0.83mW(LL-version)
- -Active (50/60/70): 605/495/440 mW
- · JEDEC standard pinout
- Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM416C254B/BL/BLL is a CMOS high speed 262,144 bit \times 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM416C254B/BL/BLL features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416C254B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

• KM416C254BJ/B	LJ/BLLJ	KM416C254BT/BLT/BLLT	KM416C254BTR/BLTR/BLLTR
DQ1	40	DQ2 [3 38] D DQ3 [4 37] D DQ4 [5 36] D Vcc [6 35] V DQ5 [7 34] D DQ6 [8 33] D DQ7 [9 32] D	Q16
N.C. 12 W 13 RAS 14 N.C. 15 A0 16 A1 17 A2 18 A3 19 O	30	N.C. 12 29 1 [A8

Pin Name	Pin Function
A0-A8	Address Inputs
DQ1~16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	Vin, Vout	-1~+7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1~+7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0 -	0	٧
Input High Voltage	ViH	2.4		Vcc+1	٧
Input Low Voltage	VIL	-1.0	. — -	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, CAS, Address Cycling @trc=min.)	KM416C254B/BL/BLL-5 KM416C254B/BL/BLL-6 KM416C254B/BL/BLL-7	Icc1	-	110 90 80	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=ViH)		ICC2	-	2	mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM416C254B/BL/BLL-5 KM416C254B/BL/BLL-6 KM416C254B/BL/BLL-7	lcc3	-	110 90 80	mA mA mA
Hyper page Mode Current* (RAS=VIL, UCAS=LCAS, Address Cycling @tpc=min.)	KM416C254B/BL/BLL-5 KM416C254B/BL/BLL-6 KM416C254B/BL/BLL-7	ICC4	-	70 60 55	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)	KM416C254B KM416C254BL KM416C254BLL	lcc5	_	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and UCAS=LCAS Cycling @tac=min.)	KM416C254B/BL/BLL-5 KM416C254B/BL/BLL-6 KM416C254B/BL/BLL-7	Icca .	-	110 90 80	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(Vir)=Vcc-0.2V Input Low Voltage(Vir.)=0.2V UCAS=LCAS= 0.2V DIN=Don't Care, TRC=125µS TRAS=TRAS min.~300ns	KM416C254BL	lcc7	-	300	μΑ
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A8=Vcc-0.2V or 0.2V DQ1-DQ16=Vcc-0.2V, 0.2V or Open	KM416C254BLL	Iccs	-	200	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under test=0 volts.)	lı(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)	lo(L)	-10	10	μΑ	
Output High Voltage Level (Ion=-5mA)	Vон	2.4	-	٧	
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	٧	

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one hyper page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A8)	CIN1	-	5	pF
Input Capacitance (RAS, UCAS, LCAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5V±10%, See notes 1,2)

Test condition: Vih/Vil=2.4/0.8V, Voh/Vol=2.0/0.8V, Output loading CL=100pF

	Ohad	-	5(*)	-	-6	-7		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		ns	
Read-modify-write cycle time	trwc	135		155		185		ns	
Access time from RAS	trac		50		60		70	ns	3,4,11
Access time from CAS	tcac		_ 17		17		20	ns	3,4,5
Access time from column address	taa		25		30		35	ns	3,11
CAS to output in Low-Z	tcLZ	3		3		3		ns	3
Turn-off delay from CAS	tcez	3	13	3	15	3	20	ns	7,14
Transition time (rise and fall)	· tr	2	50	2	50	2	50	ns	2
RAS precharge time	trp	30		40		50		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	ns	
RAS hold time	trsh	17		17		20		ns	
CAS hold time	tcsH	40		50		60		ns	
CAS pulse width	tcas	8	10,000	10	10,000	15	10,000	ns	12
RAS to CAS delay time	trco	20	37	20	45	20	50	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	- 0		0		0		ns	
Row address hold time	trah	10		10		10		ns	

^{(*) -50}ns Product : Output Loading (CL)=50pF, Vcc=5V \pm 5%



AC CHARACTERISTICS (Continued)

		-	5(*)		-6		-7		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	8		10		15		ns	
Column address hold time referenced to RAS		40		45		55		ns	6
Column address to RAS lead time	tral	25		30		35		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		10		10		ns	
Write command hold time referenced to RAS	twcr	40		45		50		ns	6
Write command pulse width	twp	10		10		10		ns	_
Write command to RAS lead time	trwL	13		15		20		ns	
Write command to CAS lead time	tcwL	8		10		15		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	ton	10		10		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		ns	6
Refresh period (Normal)	tref		8		8		8	ms	
Refresh period (L-version)	tref		64		64		64	ms	
Refresh Period(LL-version)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		42		50		ns	8
RAS to W delay time	trwd	73		85		95		ns	8
Column address to W delay time	tawd	48		55		60		ns	8
CAS precharge to W delay time	tcpwd	53		60		65		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		ns	
Access time from CAS precharge	tCPA		30		35		40	ns	3
Hyper Page mode cycle time	thpc	20		24		29		ns	12
Hyper Page mode read-modity-write cycle time	thprwc	62		71		81		ns	12
CAS precharge time (Hyper Page mode)	tcp	8		10		10		ns	
RAS pulse width (Hyper Page mode)	trasp	50	100K	60	100K	70	100K	ns	
RAS hold time from CAS precharge	trhcp	30		35		40		ns	
ŌĒ access time	toea		15		15		20	ns	
OE to Output in Low-z	toLZ	3		3		3		ns	
OE to data delay	toed	13		15		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	13	3	15	3	20	ns	7

^{(*) -50}ns Product : Output Loading (CL)=50pF, Vcc=5V \pm 5%



AC CHARACTERISTICS (Continued)

D	Sbal	-:	5(*)		-6	-7		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
OE commend hold time	toeh	13		15		20		ns	
Output data hold time	tрон	5		5		5		ns	
Output buffer turn off delay from RAS	trez	.3	13	3	15	3	20	ns	7,14
Output buffer turn off delay from W	twez	3	13	3	15	3	20	ns	7
W to data delay	twed	13		15		20		ns	
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		ns	
RAS pulse width(LL-ver)	trass	100		100		100		μs	13
RAS precharge time (LL-ver)	trps	90		110		130		ns	13
CAS hold time (LL-ver)	tchs	-50		-50		-50		ns	13


^{(*) -50}ns Product : Output Loading (CL)=50pF, Vcc=5V $\pm~5\%$

KM416C254B/BL/BLL Truth Table

RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	Х	Х	Χ	Χ.	HI-Z	HI-Z	Standby
L	Н	Н	Х	Х	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	HI-Z	Byte Read
L	Н	L	Н	L	HI-Z	DQ-OUT	Byte Read
L	L	L	H.	L	DQ-OUT	DQ-OUT	Word Read
L	L	H ·	L	Н	DQ-IN	-	Byte Write
L	Н	L	Ļ	Н	-	DQ-IN	Byte Write
L	L	L	Ŀ	Н	DQ-IN	DQ-IN DQ-IN	
L	L	L	Н	Н	HI-Z	HI-Z HI-Z	


NOTES

- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs except the and therewo.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the tractimax) limit insures that tractimax) can be met. tractimax is specified as a reference point only. If tract is greater than the specified tractimax, limit, then access time is controlled exclusively by tractimate.
- Assumes that tRCD ≥ tRCD (max).
- 6. tan, twon, tohn are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), trwb≥trwb(min) and tawb≥tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trich must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in readwrite cycles.
- 11. Operation within the trad(max) limit insures that trad(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by tax.
- 12. $tasc \ge tcp min$, Assume tT=2.0 ns 13. 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh
- specification (LL-Ver)
- 14. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 15. tasc, tcah are referenced to the earlier CAS falling edge.
- 16. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 17. tcwb is referenced to the later CAS falling edge at word read-modify-write cycle.
- 18. tcwL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 19. tcsR is refered to earlier CAS falling low before RAS transition low.
- 20. tchr is referenced to the later $\overline{\text{CAS}}$ rising high after $\overline{\text{RAS}}$ transition low






21. tbs, tbH, is independently specified for lower byte $D_{IN(1-8)}$, upper byte $D_{in(9\sim16)}$.



TIMING DIAGRAM WORD READ CYCLE


NOTE: DIN=OPEN





TIMING DIAGRAM LOWER BYTE READ CYCLE

NOTE: DIN=OPEN









UPPER BYTE READ CYCLE

NOTE : DIN=OPEN






WORD WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)






UPPER BYTE WRITE CYCLE (EARLY WRITE)






WORD WRITE CYCLE (OE CONTROLLED WRITE)






LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)






UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)






WORD READ-MODIFY-WRITE CYCLE






LOWER-BYTE READ-MODIFY-WRITE CYCLE






UPPER-BYTE READ-MODIFY-WRITE CYCLE








HYPER PAGE MODE WORD READ CYCLE






HYPER PAGE MODE LOWER BYTE READ CYCLE




Don't Care

HYPER PAGE MODE UPPER BYTE READ CYCLE






HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)





HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)









HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE: DOUT=OPEN






HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE








HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE




Don't Care

HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE





HYPER PAGE READ AND WRITE MIXED CYCLE






4


RAS-ONLY REFRESH CYCLE

NOTE : W, OE, Din=Don't Care Dout=OPEN



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: W, OE, A=Don't Care






CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-Version)

NOTE : W, OE, A=Don't Care






HIDDEN REFRESH CYCLE (READ)






HIDDEN REFRESH CYCLE (WRITE)

NOTE: DOUT=OPEN





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




MAX

0.020(0.51)

PACKAGE DIMENSION Units: Inches (millimeters) **40-LEAD PLASTIC SMALL OUT-LINE J-LEAD** 1.020(25.91) 0.025(0.64) MIN 1.030(25.16) 0.445(11.30) 0.435(11.05) 0.395(10.03) 0.405(10.29) 0.008(0.20) 0.130(3.30) 0.026(0.66) 0.140(3.56) 0.030(0.76) 0.004(0.1) 0.016(0.41) 0.050(1.27)

40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)



256K × 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM416C156B/BL/BLL-5	50ns	15ns	90ns
KM416C156B/BL/BLL-6	60ns	15ns	110ns
KM416C156B/BL/BLL-7	70ns	20ns	130ns
KM416C156B/BL/BLL-8	80ns	20ns	150ns

- Fast Page Mode operation
- Byte Write operation (2W)
- · Word Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Self Refresh Operation (LL-version)
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +5V±10% power supply
- · Refresh Cycle
 - -512 cycle/8ms refresh
 - -512 cycle/64ms (L-Version)
- -512 cycle/128ms (LL-Version)
- Power Dissipation
 - -Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.83mW (LL-version)
 - -Active (50/60/70/80): 605/495/440/415mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP (II)


GENERAL DESCRIPTION

The Samsung KM416C156B/BL/BLL is a CMOS high speed 262,144 bit \times 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as minicomputers, graphics and high performance portable computers.

The KM416C156B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416C156B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

· KM416C156BJ/BLJ/BLL	J • KM4	16C156BT/BLT	/BLLT	· KM4160	C156BTR/B	LTR/BLLTR
			1	r		 3
Vcc [1 0 40] Vs	s Vcc 🖂	10 40	□	Vss 🖂	40	1 🗔 Vcc
DQ1 d 2 39 b D	Q ₁₆ DQ₁ [2 39	DQ16	DQ16 [39,	2 🛅 DQ1
DQ2 d 3 38 b D0	Q ₁₅ DQ₂ [[3 38			38 O	3 🗖 DQ2
DQ3 d 4 37 b D0	Q14 DQ3 □□□	4 37			37	4 □ DQ3
	DQ4				36	5 🗀 DQ4
Vcc 6 35 Vs	Vcc 🕮	6 35	□ Vss		35	6 🖂 Vcc
· · · · · · · · · · · · · · · · · · ·	DQ5 IL	7 34			34	7 🔲 DQ5
1 - 1	DQ6 U				33	8 🗀 DQ6
3 6	DQ/ 11	9 32			32	9 🗖 DQ7
17 T	Q10 DQ8 III	10 31	□I DQ ₉	DQ9 E	31	10 🗀 DQs
DQ8 C 10 31 D	· · · · · · · · · · · · · · · · · · ·					
N.C. [] 11 30 [] N.			L			
1	.C. N.C.	11 30	N.C.		30	11 N.C.
ŪW □ 13 28 □ C	4S W I	12 29	N.C.		29	12 🗀 👿
RAS - 14 27 0	TW I	13 28	CAS	CAS I	28	13 🗀 ŪW
N.C. 15 26 A	RAS I	14 27	ET ĈĒ		27	14 - RAS
Ao d 16 25 b A	N.C. □	15 26	□ &		26	15 N.C.
A1 17 24 A	A0 III	16 25	□ A7	. —	25	16 🖂 🗛
A ₂ 18 23 A ₈	AT LL	17 24 18 23	A6		24 23	17 A1 18 D A2
A ₃ 19 O 22 A	A2 U		A5	A5 [²³ O	
	,	19 22 20 21	□ A₄ □ Vss		21	19 A3 20 Vcc
V∞ Q ²⁰ 21 V	s VCC (L_	20 21	L vss	V-35 LL	<u> </u>	20 11 VCC

Pin Name	Pin Function
A0-A8	Address Inputs
DQ1~16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
ŪW	Read Upper Byte Write Input
ĹŴ	Read Lower Byte Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0 .	V
Input High Voltage	ViH	2.4		Vcc+1	V
Input Low Voltage	VIL	-1.0	<u>-</u>	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @tac=min.)	KM416C156B/BL/BLL-5 KM416C156B/BL/BLL-6 KM416C156B/BL/BLL-7 KM416C156B/BL/BLL-8	lcc1	. = *	110 90 80 75	mA mA mA mA	
Standby Current (RAS=CAS=UW=LW=ViH)		ICC2	-	2	mA	
RAS-Only Refresh Current* (CAS=VIн, RAS Cycling @trc=min.)	KM416C156B/BL/BLL-5 KM416C156B/BL/BLL-6 KM416C156B/BL/BLL-7 KM416C156B/BL/BLL-8	lcc3	-	110 90 80 75	mA mA mA mA	
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM416C156B/BL/BLL-5 KM416C156B/BL/BLL-6 KM416C156B/BL/BLL-7 KM416C156B/BL/BLL-8	ICC4	-	70 60 55 50	mA mA mA	
Standby Current (RAS=CAS=UW=LW=Vcc-0.2V)	KM416C156B KM416C156BL KM416C156BLL	ICC5	-	1 200 150	mA mA μA	
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tac=min.)	KM416C156B/BL/BLL-5 KM416C156B/BL/BLL-6 KM416C156B/BL/BLL-7 KM416C156B/BL/BLL-8	Icc6	-	110 90 80 75	mA mA mA mA	
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VI+)=Vcc-0.2V Input Low Voltage(VI-)=0.2V CAS=0.2V DIN=Don't Care, TRC=125µS(L-ver.), TRAS=TRAS min.~300ns	KM416C156BL	lcc7	_	300	μΑ	



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Parameter					
Self Refresh Current RAS=CAS=0.2V xW=OE=A0-A8=Vcc-0.2V or 0.2V	KM416C156BLL	Iccs		200	μA	
Input Leakage Current (Any input 0≤VIN ≤Vcc+0.5V, all other pins not und	der test=0 volts.)	lı(L)	-10	10	μA	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	μА	
Output High Voltage Level (Io(H)=-5mA)		Vон	2.4	-	V	
Output Low Voltage Level (Io(L)=4.2mA)		Vol	-	0.4	V	

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A8)	CIN1	-	5	ρF
Input Capacitance (RAS, CAS, LW, UW, OE)	CIN2		7	pF
Input Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, Vcc=5V±10%, See notes 1,2)

B	Ohall		-5(*)	-6			-7	-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130	-	150		ns	
Read-modify-write cycle time	trwc	135		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tCAC		15		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tclz	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	0	15	ns	7 -
Transition time (rise and fall)	tr	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		15		20		20		ns	
CAS hold time	tcsh	50		60		70		80		ns	
CAS pulse width	tcas	15	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	35	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		. 5		ns	
Row address set-up time	tasr	0		0		0		0		ns	

^{(*) 50}ns Product:Vcc=5V \pm 5%, Cout=50pF



AC CHARACTERISTICS (Continued)

		-	-5(*)		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		- 0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		10		10		ns	
Write command hold time referenced to RAS	twcr	40		45		50		55		ńs	6
Write command pulse width	twp	10		10		10		10		ns	
Write command to RAS lead time	trwL	15		15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		15		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		8		8		8		8	ms	
Refresh period (L-Version)	tref		64		64		64		64	ms	
Refresh period (LL-Version)	tref		128		128		128		128	ms	J
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to LW, UW delay time	tcwD	40		40		50		50		ns	8
RAS to LW, UW delay time	trwo	75		85		95		105		ns	8
Column address to LW, UW delay time	tawd	50		55		60		65		ns	8
CAS precharge to W delay time	tcpwd	55		60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10	-	10		10		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	80		80		95		100		ns	
CAS precharge time (Fast Page mode)	tcp	10	-	10		10		10		ns	
RAS pulse width (Fast Page mode)	trasp	50	100K	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	TRHCP	30		35		40		45		ns	
OE access time	toea		15		15		20		20	ns	`
OE to data delay	toed	15		15		20	-	20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	15	0	20	0	20	ns	7

(*) 50ns Product:Vcc=5V \pm 5%, Cout=50pF



AC CHARACTERISTICS (Continued)

Parameter	Combal	-5(*)		-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
OE commend hold time	toeh	15		15		20		20		ns	
Masked write set-up time	tmcs .	0		0		0		0		ns	
Masked write hold time referenced to RAS	tmrh	0		0		0		0		ns	
Masked write hold time referenced to CAS	tмсн	. 0		0		0		0		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	12
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	12

^{(*) 50}ns Product:Vcc=5V \pm 5%, Cout=50pF

KM416C156B Truth Table

RAS	CAS	ŪW	LW	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	X	Х	Х	Х	HI-Z	HI-Z	Standby
L	Н	X	×	Х	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	DQ-OUT	Word Read
L	L,	L	L	Х	DQ-IN	DQ-IN	Word Write
L	L	Н	L	Х	DQ-IN	-	Byte Write
L	L	L	Н	Х	-	DQ-IN	Byte Write

NOTES


- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), trwb≥ trwb(min) and tawb≥twwb(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. 512 cycles of burst refresh must be executed within 8ms before and after self refresh, In order to meet refresh specification.
- 13. tRCs, tMCs are referenced to the later \overline{W} rising edge at early write cycle.
- 14. twos is referenced to the later \overline{W} falling edge at early write cycle.
- 15. tcwL, trwL are referenced to the later \overline{W} falling edge at early write cycle.
- 16. two, twp are referenced to the earler W falling edge at early write cycle.
- 17. trwb, tawb, tcwb are referenced to the earler W falling edge at Read-Modify-write cycle.


TIMING DIAGRAM READ CYCLE NOTE; D_{IN}=OPEN VIH ---RAS VIL teco-CAS tasc ROW ADDRESS COLUMN $\overline{\mathsf{UW}}$ ĹΨ ŌĒ DQ1~DQ8 DATA-OUT OPEN - toff DQ9~DQ16 V_{IL} — DATA-OUT OPEN-WRITE CYCLE (EARLY WRITE) NOTE; D_{OUT}=OPEN RAS tar tcsn CAS ROW ADDRESS COLUMN $\overline{\mathsf{UW}}$ ĪΨ ŌĒ DQ1~DQ8 VIL — DATA-IN DATA-IN DON'T CARE




UPPER BYTE WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




READ-MODIFY-UPPER-BYTE-WRITE CYCLE




READ-MODIFY-LOWER-BYTE-WRITE CYCLE



FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE; DOUT=OPEN



FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY- WRITE CYCLE






FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE








FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

NOTE; \overline{UW} , \overline{LW} , \overline{OE} , D_{IN} =Don't Care D_{OUT} =OPEN




CAS-before-RAS REFRESH CYCLE

NOTE; ŪW, ŪW, ŌE, A=Don't Care




CAS-before-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W, OE, A=Don't Care






HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




TIMING DIAGRAMS (Continued)


CAS-before-RAS REFRESH COUNTER TEST CYCLE




PACKAGE DIMENSION 40-LEAD PLASTIC SMALL OUT-LINE J-LEAD









40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)







256K × 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM416C157B/BL/BLL-5	50ns	15ns	90ns
KM416C157B/BL/BLL-6	60ns	15ns	110ns
KM416C157B/BL/BLL-7	70ns	20ns	130ns
KM416C157B/BL/BLL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Byte Write operation(2W)
- · Word Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · RAS-only and Hidden Refresh capability
- · Self Refresh operation (LL-version)
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +5V±10% power supply
- · Refresh cycle
- -1024 cycle/16ms (Normal)
- -1024 cycle/128ms (L & LL-Ver)
- · Power Dissipation
 - -Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.83mW (LL-version)
- -Active (50/60/70/80): 470/385/360/330mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP (II)


GENERAL DESCRIPTION

The Samsung KM416C157B/BL/BLL is a CMOS high speed 262,144 bit \times 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as minicomputers, graphics and high performance portable computers.

The KM416C157B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416C157B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

· KM416C157BJ	/BLJ/BLLJ	• KM416C157I	BT/BLT/BLLT	• KM416C157I	BTR/BLTR/BLLTR
Vcc 1 0 0 0 0 0 0 0 0 0	40	Vcc 1 0 1 0 2 2 2 3 4 4 5 5 4 4 5 6 6 DQs 7 DQ6 8 DQ7 9 9	40	Vss 40 DQ16 39 DQ15 38 DQ14 37 DQ13 36 Vss 35 DQ12 34 DQ11 33 DQ10 32	1
DQ7 C 9 DQ8 C 10 N.C. C 11 LW C 12 UW C 13 RAS C 14	31 DQ9 30 D N.C. 29 D N.C. 28 D CAS 27 D OE	N.C. 11 W 12 UW 13	31 DQ9 30 N.C. 29 N.C. 28 D CAS	N.C. [30 N.C. 29 CAS [28	10 DQ8 11 DQ8 11 DQ8 12 DW 13 DW
A9 15 A0 16 A1 17 A2 18 A3 19 O Vcc 20	26	A9	27	OE	14 RAS 15 A9 16 A0 17 A1 18 A2 19 A3 20 Vcc
		L			<u> </u>

Pin Name	Pin Function
A0-A9	Address Inputs
DQ1~16	Data In/Out
Vss '	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
ŪW	Read/Upper Byte Write Input
LW	Read/Lower Byte Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units	
Voltage on any pin relative to Vss	Vin, Vout	-1 to + 7.0	V	
Voltage on Vcc supply relative to Vss	Vcc	-1 to + 7.0	٧	
Storage Temperature	Tstg	-55 to + 150	°C	
Power Dissipation	Po	, 1	w	
Short Circuit Output Current	los	50	mA	

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	Ö	0	0	٧
Input High Voltage	ViH	2.4	<u> </u>	Vcc+1	V
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM416C157B/BL/BLL-5 KM416C157B/BL/BLL-6 KM416C157B/BL/BLL-7 KM416C157B/BL/BLL-8	lcc1	<u>-</u>	85 70 65 60	mA mA mA mA
Standby Current (RAS=CAS=UW=LW=ViH)	·	ICC2	-	2	mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @tnc=min.)	KM416C157B/BL/BLL-5 KM416C157B/BL/BLL-6 KM416C157B/BL/BLL-7 KM416C157B/BL/BLL-8	lcc3	-	85 70 65 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @trc=min.)	KM416C157B/BL/BLL-5 KM416C157B/BL/BLL-6 KM416C157B/BL/BLL-7 KM416C157B/BL/BLL-8	ICC4	-	65 55 50 . 45	mA mA mA mA
Standby Current (RAS=CAS=UW=LW=Vcc-0.2V)	KM416C157B KM416C157BL KM416C157BLL	ICC5	-	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM416C157B/BL/BLL-5 KM416C157B/BL/BLL-6 KM416C157B/BL/BLL-7 KM416C157B/BL/BLL-8	Iccs	-	85 70 65 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(Viн)=Vcc-0.2V Input Low Voltage(ViL)=0.2V CAS=0.2V Din=Don't Care, TRC=125μS(L-ver.), TRAS=TRAS min.~300ns	KM416C157BL	lcc7		300	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Symbol	Min	Max	Units	
Self Refresh Current RAS=CAS=0.2V xW=OE=A0-A9=Vcc-0.2V or 0.2V	KM416C157BLL	Iccs		200	μΑ
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under test=0 volts.)		l _t (L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		· Io(L)	-10	10	μA
Output High Voltage Level (Ion=-5mA)		Voн	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, address can be changed maximum two times while RAS=VIL. In lcc4, address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A9)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, LW, UW, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ16)	CDQ	_	7	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VCC=5V±10%, See notes 1,2)

Parameter	Cumbal		5(*)		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	135		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tCAC		15		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	0	15	ns	. 7
Transition time (rise and fall)	tт	. 3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	15	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	35	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	

^{* 50}ns Product : Vcc=5V±5%, Cout=50pF



AC CHARACTERISTICS (Continued)

D			5(*)	-	-6		-7		-8		N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		10		10		ns	
Write command hold time referenced to RAS	twcr	40		45		50		55		ns	6
Write command pulse width	twip	10		10		10		10	,	ns	
Write command to RAS lead time	trwL	15		15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		15		20	-	ns	-
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	ton	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16		16	ms	
Refresh period (L,LL-Version)	tref		128		128		128		128	ms	
Write command set-up time	twics	0		0		0		0		ns	8.
CAS to LW, UW delay time	tcwp	40		40		50		50		ns	8
RAS to LW, UW delay time	trwd	75		85		95		105	• .	ns	8
Column address to LW, UW delay time	tawd	50		55		60		65		ns	8
CAS precharge to W delay time	tcpwd	55		60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		15		ns	-
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		25		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	80		80		95		100		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		10		ns	
RAS pulse width (Fast Page mode)	trasp	50	100K	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	TRHCP	30		35		40		45		ns	
OE access time	toea		15		15		20		20	ns	
OE to data delay	tOED	15		15		20		20		ns	
Out put buffer turn off delay time from OE	toez	0	15	0	15	0	20	0	20	ns	7
OE commend hold time	toeh	15		15		20		20		ns	

^{*50}ns Product : $Vcc=5V\pm5\%$, Cout=50pF



AC CHARACTERISTICS (Continued)

Paramatan.	Comple at	-5(*)		-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Masked write set-up time	tmcs	0		0		0		0		ns	
Masked write hold time referenced to RAS	tmrh	0		0		0		0	-	ns	
Masked write hold time referenced to CAS	tмcн	0		. 0		0		0		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	12

^{* 50}ns Product : $Vcc=5V\pm5\%$, Cout=50pF


KM416C157B Truth Table

RAS	CAS	ŪW	LW	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	Х	Х	Х	X	HI-Z	HI-Z	Standby
L	Н	Х	Х	Х	HI-Z	HI-Z	Refresh
L	L	н	Н	, r	DQ-OUT	DQ-OUT	Word Read
L	L	L	L	Х	DQ-IN	DQ-IN	Word Write
L	L	Н	L	Х	DQ-IN	-	Byte Write
L	L	L	н	Х	-	DQ-IN	Byte Write

NOTES


- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcd(max) limit insures that trac(max) can be met. trcd(max) is specified as a reference point only. If trcd is greater than the specified trcd(max) limit, then access time is controlled exclusively by tcac.
- Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwb(min), trwd≥trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition

- of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. 1024 cycles of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification
- 13. this, this are referenced to the later \overline{W} rising edge at early write cycle.
- 14. twos is referenced to the later \overline{W} falling edge at early write cycle.
- 15. tcwL, trwL are referenced to the later \overline{W} falling edge at early write cycle.
- 16. twoh, two are referenced to the earler \overline{W} falling edge at early write cycle.
- 17. trwb, tawb, tcwb are referenced to the earler W falling edge at Read-Modify-write cycle.







UPPER BYTE WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)






LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE







READ-MODIFY-UPPER-BYTE-WRITE CYCLE




READ-MODIFY-LOWER-BYTE-WRITE CYCLE



FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE; DOUT=OPEN



FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY- WRITE CYCLE






FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE






FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

NOTE; ŪW, ŪW, ŌĒ, D_{IN}=Don't Care D_{OUT}=OPEN




CAS-before-RAS REFRESH CYCLE

NOTE; UW, LW, OE, A=Don't Care




CAS-before-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W, OE, A=Don't Care






HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)





CAS-before-RAS REFRESH COUNTER TEST CYCLE










PACKAGE DIMENSION 40-LEAD PLASTIC SMALL OUT-LINE J-LEAD








40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)







256K × 18 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM418C256B/BL/BLL-6	60ns	15ns	110ns
KM418C256B/BL/BLL-7	70ns	20ns	130ns
KM418C256B/BL/BLL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · 2 CAS Byte/Word Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Self Refresh operation (LL-version)
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +5.0V ± 10% power supply
- · Refresh Cycle
 - -512 cycle/8ms (Normal)
- -512 cycle/64ms (L-version)
- -512 cycle/128ms (LL-version)
- Power Dissipation
 - -Standby: 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.83mW (LL-version)
- -Active (60/70/80): 525/470/440mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM418C256B/BL/BLL is a CMOS high speed 262,144 bit \times 18 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM418C256B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM418C256B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)



Pin Name	Pin Function	Pin Name	Pin Function
A ₀ -A ₈	Address Inputs	LCAS	Lower Column
DQ ₁₋₁₈	Data In/Out		Address Strobe
V _{SS}	Ground	W	Read/Write Input
RAS	Row Address Strobe	ŌĒ	Data Output Enable
UCAS			Power (+5V)
	Address Strobe	N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} Supply Relative to V _{SS}	Vcc	-1 to +7.0	٧
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	. 1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4	_	Vcc + 1	V
Input Low Voltage	VIL	-1.0	· —	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, UCAS or UCAS, Address Cycling @tnc=min.)	KM418C256B/BL/BLL-6 KM418C256B/BL/BLL-7 KM418C256B/BL/BLL-8	ICC1	٠ -	95 85 80	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)		ICC2	-	2	mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM418C256B/BL/BLL-6 KM418C256B/BL/BLL-7 KM418C256B/BL/BLL-8	lcc3	_	95 85 80	mA mA mA
Fast Page Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	ICC4		60 55 50	mA mA mA	
Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)	KM418C256B KM418C256BL KM418C256BLL	ICC5	- .	1 200 150	mA μA μA
CAS-Before-RAS Refresh Current* (RAS UCAS or LCAS Cycling @tac=min.)	KM418C256B/BL/BLL-6 KM418C256B/BL/BLL-7 KM418C256B/BL/BLL-8	ICC6	-	95 85 80	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V, xCAS=0.2V DIN=Don't Care, TRc=125µS TRAS=TRAS min300ns	Icc7	- .	300	μΑ	
Self Refresh Current RAS=xCAS=0.2V W=OE=A0-Ae=Vcc-0.2V or 0.2V DQ1-DQ16=Vcc-0.2V, 0.2V or Open	KM418C256BLL	Iccs	<u>-</u>	200	μΑ
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under test=	lı(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)		IO(L)	-10	10	μΑ
Output High Voltage Level (Ioн=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)	Vol	-	0.4	٧	

*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one fast page cycle.



CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~As)	CIN1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	- 7	7	pF
Input Capacitance (DQ1~DQ18)	CDQ	_	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, Vcc=5.0V±10%, See notes 1,2)

P	0		-6		-7		-8		N - 1
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tclz	. 0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	. 7
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsh	- 60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0	-	0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral.	30		35		40		ns	
Read command set-up time	trcs	. 0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		. 0		ns	8
Write command hold time	twch	10		10		10		ns	;
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	trwL	15		-15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	

AC CHARACTERISTICS (Continued)


•	0		-6		-7		-8	11	N - 4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Data set-up time	tos	0		0		. 0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		8		8		8	ms	
Refresh period (L-version)	tref		64		64		64	ms	
Refresh period (LL-version)	tref		128		128		128	ms	
CAS to W delay time	tcwp	40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trwD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		70		ns .	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	*****
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}\text{-B-}\overline{\text{R}}$ counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	85		95		100		ns	
RAS pulse width (Fast Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	TRHCP	35		40		45		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		ns	
Access time from OE	toea		15		20		20	ns	
OE to data-in delay time	toed	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μs	12
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	12

KM418C256B Truth Table


RAS	LCAS	UCAS	$\overline{\mathbf{W}}$	ŌĒ DQ _{1∼9}		OE DQ _{1~9} DQ ₁		DQ _{10∼18}	State
Н	Н	Н	Н	Н	Hi-Z	Hi-Z	Standby		
L	. Н	H	Н	Н	Hi-Z	Hi-Z	Refresh		
L .	L	Н	Н	L	DQ-OUT	Hi-Z	Lower Byte Read		
L	Н	L	Н	L	Hi-Z	DQ-OUT	Upper Byte Read		
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read		
L	L	Н	· L	Н	DQ-In	Don't Care	Lower Byte Write		
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write		
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write		
L	L	L	Н	Н	Hi-Z	Hi-Z	_		

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)} and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{BCD}≥t_{BCD(max)}.
- 6. t_{AR}, t_{WCR}, t_{DHR} are referenced to t_{RAD(max)}.
- 7. t_{OFF(max)} defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating aprameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS(min)} the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD(min)}, t_{RWD}≥t_{RWD(min)}, t_{AWD}≥t_{AWD(min)} then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{BCH} or t_{BBH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAD(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. 512 cycles of burst refresh must be executed within 8ms before and after self refresh, In order to meet refresh specification.
- 13. tasc, tcah are referenced to the earler CAS falling edge.
- 14. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 15. tcwb is referenced to the later CAS falling edge at word read-modify-write cycle.
- 16. tcwL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 17. t_{CSR} is referenced to earlier CAS falling low before RAS transition low.
- 18. t_{CHR} is referenced to the later CAS rising high after RAS transition low.







19. t_{DS} , t_{DH} is independently specified for lower byte $D_{in(1\sim9)}$, upper byte $D_{in(10\sim18)}$.




TIMING DIAGRAMS WORD READ CYCLE





UPPER BYTE READ CYCLE




ŌĒ


DQ₁-DQ₁₈

VALID DATA-IN


LOWER BYTE WRITE CYCLE (EARLY WRITE)




UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)



WORD READ-MODIFY-WRITE CYCLE




LOWER-BYTE READ-MODIFY-WRITE CYCLE







UPPER-BYTE READ-MODIFY-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)









FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE




FAST PAGE MODE LOWER BYTE READ-MODIFY-WRITE CYCLE




FAST PAGE MODE UPPER BYTE READ-MODIFY-WRITE CYCLE




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS- before -RAS REFRESH COUNTER TEST CYCLE






TIMING DIAGRAMS (Continued)


RAS ONLY REFRESH CYCLE

NOTE: W, OE=Don't Care




CAS-before-RAS REFRESH CYCLE

NOTE: W, OE, A = Don't Care




CAS- before · RAS SELF REFRESH CYCLE (Self refresh only)


NOTE: W, OE, A = Don't Care




PACKAGE DIMENSION 40-LEAD PLASTIC SMALL OUT-LINE J-LEAD


Units: Inches (millimeters)






40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)







512K ×8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM48V512B/BL/BLL-6	60ns	15ns	110ns
KM48V512B/BL/BLL-7	70ns	20ns	130ns
KM48V512B/BL/BLL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · Self Refresh operation (LL-version)
- · Byte Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Dual +3.3V ±0.3V power supply
- · Refresh Cycle
- -1024 cycle/16ms (Normal)
- -1024 cycle/128ms (L-version)
- -1024 cycle/128ms (LL-version)
- · Power Dissipation
- -Standby: 1.8mW (Normal)
 - 0.36mW (L-version)
 - 0.36mW (LL-version)
- -Active (60/70/80): 255/235/220mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM48V512B/BL/BLL is a CMOS high speed 524,288 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.


The KM48V512B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V512B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
Ao-A9	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to 4.6	V
Voltage on VDD supply relative to Vss	VDD	-0.5 to 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.1	_	VDD +0.3	٧
Input Low Voltage	VIL	-0.3	'.	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @trc=min.)	KM48V512B/BL/BLL-6 KM48V512B/BL/BLL-7 KM48V512B/BL/BLL-8	ICC1	-	70 65 60	mA mA mA
Standby Current (RAS=CAS=W=ViH)		ICC2	-	1	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @trc=min.)	KM48V512B/BL/BLL-6 KM48V512B/BL/BLL-7 KM48V512B/BL/BLL-8	ICC3	-	70 65 60	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48V512B/BL/BLL-6 KM48V512B/BL/BLL-7 KM48V512B/BL/BLL-8	ICC4	-	55 50 45	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM48V512B KM48V512BL KM48V512BLL	ICC5	-	500 100 100	μΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM48V512B/BL/BLL-6 KM48V512B/BL/BLL-7 KM48V512B/BL/BLL-8	Icc6	-	70 65 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(ViH)=VDD-0.2V Input Low Voltage(ViL)=0.2V CAS=0.2V DIN=Don't Care, TRC=125µS TRAS=TRAS min.~300ns	KM48V512BL	Icc7	-	200	μΑ
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A9=VDD-0.2V or 0.2V DQ1-DQ8=VDD-0.2V, 0.2V or Open	KM48V512BLL	Iccs		100	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0≤Vin ≤Vid+0.3V, all other pins not under test=0 V)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vo∪т≤Vbb)	lo(L)	-10	10	μA
Output High Voltage Level (lon=-2mA)	Vон	2.4	-	٧
Output Low Voltage Level (IoL=2mA)	Vol	_	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~As)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

Down-ot	Symbol		-6		-7		-8	Units	Notes
Parameter	Зупрог	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	2
RAS precharge time	tre	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	15		15		15		ns	

AC CHARACTERISTICS (Continued)

			-6	!	-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Column address hold time referenced to RAS	tan	50		55		60		ns	6
Column address to RAS lead time	tral	30	,	35		40		ns	
Read command set-up time	trcs	0		0		0		ns ·	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twch	10		10		10		ns	
Write command hold time referenced to RAS	twcr	45		- 50		55		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwl.	15		15		20		ns	
Data set-up time	tos	0		0		0		ns	. 10
Data hold time .	tDH	15		15		15		ns	10
Data hold time referenced to RAS	tohr	50		. 55		60		ns	6
Refresh period (Normal)	tref		16		16		16	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (LL-version)	tref		128		128		128	ms	
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwd	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10	-	10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	80		95		100		ns	
RAS pulse width (Fast Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		ns	
Access time from OE	toea		15		20		20	ns	
OE to data-in delay time	toed	15		20		20		ns	
Out put buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μs	12
RAS precharge time (C-B-R self refresh)	tres	110		130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	12




NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycle before proper device operation is achieved.
- 2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 1 TTL loads and 100pF, Voh=2.0V and Vol=0.8V
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference
 point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD}(max).
- 6. tar, twcn, tohn are referenced to trad (max).
- t_{OFF(max)} defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} to V_{OL}.
- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥t_{WCS}(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min), t_{RWD}≥t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or r_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point ony. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
- 1024 cycle of Burst Refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification. (LL-version)

TIMING DIAGRAMS


READ CYCLE






TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)









TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) FAST PAGE MODE WRITE CYCLE (EARLY WRITE) RAS tes**t**CRP top. tRCD-CAS trah tASC tCAH tcah tASC tcan. COLUMN ROW COLUMN ADDRESS COLUMN - tcwL tewi twch twch twcs twch $\overline{\mathsf{w}}$ ŌĒ tos tDH tos tDH tos VALID DATA-IN VALID DATA-IN DQ₁-DQ₈ FAST PAGE MODE READ-MODIFY-WRITE CYCLE RAS t_{CSH} tcp -- teco -- tcas tRAD CAS trah tCAH TRAL tasa **TASC** tCAH COL tRCS tcwp tcwL - tcwL ∞ $\overline{\mathbf{w}}$ tawd **t**CPWD toE **TOEA** - toea ŌĒ toed toed toED tCAC CAC tCAC toez toez toez tAA tos - ton tpş - t_{DH} DQ₁-DQ₈ DON'T CARE

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-before -RAS REFRESH CYCLE

NOTE: W, OE, A=Don't Care




CAS-before RAS SELF REFRESH CYCLE


NOTE: \overline{W} , \overline{OE} , A = Don't Care



TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued)


CAS- before-RAS REFRESH COUNTER TEST CYCLE






PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



512K ×8 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trc	tHPC
KM48V514B/BL/BLL-6	60ns	17ns	110ns	24ns
KM48V514B/BL/BLL-7	70ns	20ns	130ns	29ns
KM48V514B/BL/BLL-8	80ns	20ns	150ns	34ns

- Fast Page Mode with Extended Data Out
- · Self Refresh operation (LL-version)
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- . Byte Read/write operation
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Dual +3.3V±0.3V power supply
- · Refresh Cycle
 - -1024 cycle/16ms (Normal)
- -1024 cycle/128ms (L/LL-ver)
- Power Dissipation
 - -Standby: 1.8mW (Normal)
 - 0.36mW (L-Version)
 - 0.36mW (LL-version)
- Active (60/70/80): 255/235/220mW
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM48V514B/BL/Is a CMOS high speed 524,288×8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM48V514B/BL/BLL features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V514B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

 KM48V514BJ/BLJ/BLLJ 	 KM48V514BT 	· KM48V514BT/BLT/BLLT		R/BLTR/BLLTR
Vod 🔲 1 0 28 🗀 Vss	Vdd 🖂 1 🔿	28 🞞 Vss	Vss 🔲 28	0 1 🖽 Voo
DQ1 🗀 2 27 🗀 DQ8	DQ₁ [[[] 2	27 🗍 DQ8	DQ8 🔲 27	2 🔲 DQ1
DQ2 🔲 3 26 🗀 DQ7	DQ2 [[3	26 🔲 DQ7	DQ7 🔲 26	3 ☐ DQ₂
DQ3 ☐ 4 25 ☐ DQ6	DQ₃ 🎞 4	25 🔲 DQ6	DQ ₆ 🔲 25	4 □ DQ₃
DQ4 🗖 5 24 🗖 DQ5	DQ4 🎞 5	24 🔲 DQ5	DQ₅	5 🛄 DQ₄
N.C. ☐ 6 23 ☐ CAS	N.C. 🎞 6	23 🗀 CAS	CAS 🖂 23	6 🞞 N.C.
₩ 🗖 7 22 🗖 🖼	₩ 🖂 .7	22 📺 ŌĒ	ŌE [<u></u> 22	7 🞞 🗑
RAS □ 8 21 □ N.C.	RAS III 8	21 🔲 N.C.	N.C. 🎞 21	8 🗓 RAS
A9 🗖 9 20 🗖 A8	A9 🔲 9	20 🗔 A8	As 🔲 20	9 🗔 A9
Ao 🗖 10 19 🗖 A7	Ao 🞞 10	19 🗔 A7	A7 🎞 19	10 🎞 🗛
A1 🔲 11 18 🗀 A6	A1 [[[] 11	18 🗔 A6	A6 🎞 18	11 🗀 A1
A2 🗖 12 17 🗖 A5	A2 🎞 12	17 🗔 A5	A5 া 17	12 🖽 A2
A3 🗖 13 . 16 🗖 A4	A3 🎞 13	16 🖽 A₄	A4 🎞 16	13 🖂 A3
V _{DD} ☐ 14 O 15 ☐ Vss	Voo [14	15 📺 Vss	Vss 🔲 15	14 📺 Voo
	<u></u>		<u> </u>	
(SOJ)	(TSOP(II)-For	ward Type)	(TSOP(II)-R	everse Type)

Pin Name	Pin Function
A0-A9	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-0.5~4.6	V
Voltage on VDD supply relative to Vss	VDD	-0.5~4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	mA ·

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.1	_	VDD+0.3	V
Input Low Voltage	VIL ^	-0.3		0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, CAS, Address Cycling @trc=min.)	KM48V514B/BL/BLL-6 KM48V514B/BL/BLL-7 KM48V514B/BL/BLL-8	ICC1	-	70 65 60	mA mA mA
Standby Current (RAS=CAS=W=ViH)		ICC2	-	1	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @trc=min.)	KM48V514B/BL/BLL-6 KM48V514B/BL/BLL-7 KM48V514B/BL/BLL-8	lcc3	- '	70 65 60	mA mA mA
EDO Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48V514B/BL/BLL-6 KM48V514B/BL/BLL-7 KM48V514B/BL/BLL-8	ICC4	-	55 50 45	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM48V514B KM48V514BL KM48V514BLL	Icc5	-	500 100 100	μΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tnc=min.)	KM48V514B/BL/BLL-6 KM48V514B/BL/BLL-7 KM48V514B/BL/BLL-8	Icce	-	70 65 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=VDD-0.2V Input Low Voltage(VIL)=0.2V CAS=0.2V DIN=Don't Care, TRC=125µS TRAS=TRAS min.~300ns	KM48V514BL	lcc7	-	200	μΑ
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A9=VDD-0.2V or 0.2V DQ1-DQ8=VDD-0.2V, 0.2V or Open	KM48V514BLL	Iccs	-	100	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V_{DD} + 0.3V$, all other pins not under test=0 volts.)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vop)	lo(L)	-10	10	μΑ
Output High Voltage Level (юн=-2mA)	Voн	2.4	-	V
Output Low Voltage Level (loL=2mA)	Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum two times while RAS=VIL. In Icc4, address can be changed maximum once within one hyper page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~As)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

Parameter	Symbol		-6		-7		-8	Units	Notes.
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes,
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		17		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
Turn-off delay from CAS	tcez	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp ·	40		50		60		ns	
RAS pulse width	tras	- 60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	17		20		20		ns	
CAS hold time	tcsH	50		60		70		ns	•
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	12
RAS to CAS delay time	trcd	20	45	20	. 50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	0		0		.0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tCAH	15		15		15		ns	

AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Column address hold time referenced to RAS	tar	50		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0	,	0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		10		10		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	tDH	15		15		15		ns	10
Data hold time referenced to RAS	tohr	50		55		60		ns	6
Refresh period (Normal)	tref		16		16		16	ms	
Refresh Period(L & LL-ver)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	42		50		50		ns	8
RAS to W delay time	trwd	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	. 3
Hyper Page mode cycle time	tHPC	24		29		34		ns	12
Hyper Page mode read-modity-write cycle time	THPRWC	76		81		91		ns	12
CAS precharge time (Hyper Page mode)	tcp	10		10		10		ns	
RAS pulse width (Hyper Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	TRHCP	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	3	15	3	20	3	20	ns	7
OE commend hold time	toeh	15		20	·	20		ns	
OE to output in Low-z	toLZ	3		3		3		ns	3
Output data hold time	tDOH	5		5		5		ns	
Output buffer turn off delay from RAS	tREZ	3	15	3	20	3	20	ns	7,14
Output buffer turn off delay from W	twez	0	15	0	20	0	20	ns	. 7

AC CHARACTERISTICS (Continued)


	O. mark of		-6		-7		-8	11-24-	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
W to data delay	twed	15		20		20		ns	
OE to CAS hold time	tосн	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	t0EP	5		5		5		ns	
W Pulse width (Hyper Page Cycle)	twpe	5		5		5		ns	
RAS pulse width(C-B-R self refresh	trass	100		100		100		μs	13
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	13
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	13

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 ROR or CBR cycles before device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs except the and thereor.
- Measured with a load equivalent to 1 TTL loads and 100pF, Voh/Vol=2.0/0.8V.
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twor, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and trwd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the

- duration of the cycle. If tcwb≥tcwb(min), tRwb≥trwb(min) and tawb≥tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. $tasc \ge tcpmin$, Assume tT=2.0 ns
- 13. 1024 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (LL-ver)
- 14. If RAS goes high befored CAS high going, the open circuit condition of the output is achieved by CAS high going, If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going


TIMING DIAGRAMS READ CYCLE






WRITE CYCLE (EARLY CYCLE)


NOTE: DOUT=OPEN




WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE (EARLY WRITE)



HYPER PAGE READ-MODIFY-WRITE CYCLE




HYPER PAGE READ AND WRITE MIXED CYCLE






RAS-ONLY REFRESH CYCLE

NOTE: W, OE, DIN=Don't Care Dout=Open




CAS-BEFORE-RAS REFRESH CYCLE

NOTE : W, OE, A=Don't Care







HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)






PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



256K × 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM416V256B/BL/BLL-6	60ns	15ns	110ns
KM416V256B/BL/BLL-7	70ns	20ns	130ns
KM416V256B/BL/BLL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · 2 CAS Byte/Word Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Self Refresh operation (LL-version)
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +3.3V ± 0.3V power supply
- · Refresh Cycle
- -512 cycle/8ms (Normal)
- -512 cycle/64ms (L-version)
- -512 cycle/128ms (LL-version)
- · Power Dissipation
- -Standby: 1.8mW (Normal)
 - 0.36mW (L-version)
 - 0.36mW (LL-version)
- -Active (60/70/80): 325/290/270mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM416V256B/BL/BLL is a CMOS high speed 262,144 bit \ 16 Dynamic Random Access Memory. Its design is optimized for low power applications such as portable computer and hand-held system.

The KM416V256B/BL/BLL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416V256B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

· KM	416 V	256BJ/	BL、	J/BLLJ	• KM 41	6 V2 5	6BT/BLT/	BLLT	• KM41	6 V 2	56BTR/	BLT	R/BLLTR
Vod C DQ: C DQ: C DQ: C DQ: C DQ: C	1 O 2 3 4 5 6	<u> </u>	37 36	Vss DQ16 DQ15 DQ14 DQ13 Vss	Vod (1 0 2 3 4 5 6 7	40 39 38 37 36 35	Vss DQ16 DQ15 DQ13 Vss DQ12	Vss [I	40 39 38 37 36 35 34	0	1 2 3 4 5 6	V _{DD} V _{DD} DQ2 DQ4 DQ4 DQ5
DQ5 [] DQ6 [] DQ7 [] DQ8 []	7 8 9 10		33	DQ12 DQ11 DQ10 DQ9	DQ6 [8 9 10	33 32 31	DQ11 DQ10 DQ9	DQ11 [33 32 31		8 9 10	DQ6 DQ7 DQ8
N.C. C N.C. C W C RAS C N.C. C	11 12 13 14 15 16		30 29 28 27 26 25	N.C. I CAS I UCAS I OE A8	N.C. III N.C. IIII W IIII RAS IIII N.C. III	11 12 13 14 15	30 29 28 27 26	N.C. II LCAS II UCAS II OE II A8	N.C. ILLI ICAS ILLI ICAS ILLI OE ILLI A8 ILLI	30 29 28 27 26		11 12 13 14 15	N.C. N.C. W RAS N.C.
A6 L A1 C A2 C A3 C VDD C		0	24	□ A7 □ A6 □ A5 □ A4 □ Vss	A0 [[16 17 18 19 20	25 24 23 22 21	A7 A6 A5 A1 Vss	A7 [25 24 23 22 21	0	16 17 18 19 20	A0 A1 A2 A3 VDD

Pin Name	Pin Function
A0-A8	Address Inputs
DQ1-16	Data In/Out
Vss .	Ground
RAS	Row Address Strobe
ŪCAŠ	Upper Column Address Strobe

Pin Name	Pin Function
<u>LCAS</u>	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
V DD	Power(+3.3V)
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units	
Voltage on any pin relative to Vss	Vin, Vout	-0.5~4.6	V	
Voltage on VDD supply relative to Vss	Vod	-0.5~4.6	V	
Storage Temperature	Tstg	-55 to + 150	° C	
Power Dissipation	PD	1	W	
Short Circuit Output Current	los	50	mA	

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD .	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.1	_	VDD +0.3	V
Input Low Voltage	VIL	-0.3	•	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, UCAS or LCAS, Address Cycling @tnc=min.)					mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)		ICC2	-	1	mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM416V256B/BL/BLL-6 KM416V256B/BL/BLL-7 KM416V256B/BL/BLL-8	Іссз		90 80 75	mA mA mA
Fast Page Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416V256B/BL/BLL-6 KM416V256B/BL/BLL-7 KM416V256B/BL/BLL-8	ICC4	-	60 55 50	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=Vpd-0.2V)	KM416V256B KM416V256BL KM416V256BLL	ICC5	-	500 100 100	μΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416V256B/BL/BLL-6 KM416V256B/BL/BLL-7 KM416V256B/BL/BLL-8	ICC6	-	90 80 75	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=VDD-0.2V Input Low Voltage(VIL)=0.2V xCAS=VIL DIN=Don't Care, TRC=125µS TRAS=TRAS min.~300ns	KM416V256BL	lcc7	-	200	μΑ
Self Refresh Current RAS=xCAS=0.2V W=OE=A0-A8=VDD-0.2V or 0.2V DQ1-DQ16=VDD-0.2V, 0.2V or Open	KM416V256BLL	Iccs	-	100	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vdd+0.3V, all other pins not under test=	0 V)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vop)		lo(L)	-10	10	μА
Output High Voltage Level (loн=-2mA)	Vон	2.4	-	V	
Output Low Voltage Level (IoL=2mA)	· · · · · · · · · · · · · · · · · · ·	Vol		0.4	٧

*NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, address can be changed maximum two times while RAS=VIL. In lcc4, address can be changed maximum once within one fast page cycle.



CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A8)	Cin1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \le TA \le 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

			-6		-7	-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time		155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		- 0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tr tr	3	50	3	50	3	- 50	ns	2
RAS precharge time	trp	40		50		60	4.1	ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	15		15		15		ns	
Column address hold time referenced to RAS	tar	50		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trch	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twch	10		10		10		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	

AC CHARACTERISTICS (Continued)

			-6		-7	-8			Notes
Parameter	Symbol	Min Max		Min	Max	Min	Max	Units	
Data set-up time	tos	0		0		0		ns	10
Data hold time	tрн	15	,	15		15		ns	10
Data hold time referenced to RAS	tohr	50		55		60		ns	6
Refresh period (Normal)	tref		8		8		8	ms	
Refresh period (L-version)	tref		64		64		64	ms	
Refresh period (LL-version)	tref		128		128		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwo	85		95		105		ns	. 8
Column address to $\overline{\mathbf{W}}$ delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tcfa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	- 80		95		100		ns	
RAS pulse width (Fast Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		ns	
Access time from $\overline{\text{OE}}$	toea		15		20		20	ns	
OE to data-in delay time	toed	15		20		20		ns	
Out put buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μS	12
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	12
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	12


KM416V256B/BL/BLL Truth Table

RAS	LCAS	UCAS	w	OE	DQ1~DQ8	DQ9~DQ16	STATE
Н	Х	X	Х	X	HI-Z	·HI-Z	Standby
L	Н	Н	X	X	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	HI-Z	Byte Read
L	Н	L	Н	L	HI-Z	DQ-OUT	Byte Read
L ·	Ĺ	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L	L	Н	L	Н	DQ-IN	-	Byte Write
L	Н	L	L	Н	At the base of the	DQ-IN	Byte Write
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	Н	Н	HI-Z	HI-Z	-




NOTES

- An initial pause of 200 s is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 1 TTL loads and 100pF, Voh=2.0V and Vol=0.8V
- 4. Operation within the trace(max) limit insures that trace(max) can be met. trace(max) is specified as a reference point only. If trace is greater than the specified trace(max) limit, then access time is controlled exclusively by trace.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. toFF(max) defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs \geq twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb \geq tcwb(min), trwb \geq trwb(min) and tawb \geq tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in readwrite cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. 512 cycles of burst refresh must be executed within 8ms before and after self refresh, In order to meet refresh specification.
- 13. tasc, tcah are referenced to the earlier CAS falling edge.
- 14. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 15. tcwp is referenced to the later CAS falling edge at word read-modify-write cycle.
- 16. tcwL is specified from W falling edge to the earlier CAS rising edge.




- 17. tcsR is referenced to darlier CAS falling low before RAS transition low.
- 18. tchr is referenced to the later CAS rising high after RAS transition low.







19. tos, ton is independetly specified for lower byte Din(1~8), upper byte Din(9~16).




TIMING DIAGRAMS WORD READ CYCLE







UPPER BYTE READ CYCLE








LOWER BYTE WRITE CYCLE (EARLY WRITE)






n 1 h


UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




TIMING DIAGRAMS (Continued) WORD READ-MODIFY-WRITE CYCLE




LOWER-BYTE READ-MODIFY-WRITE CYCLE



UPPER-BYTE READ-MODIFY-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE







FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)



FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE






FAST PAGE MODE LOWER-BYTE READ-MODIFY-WRITE CYCLE



FAST PAGE MODE UPPER-BYTE READ-MODIFY-WRITE CYCLE






中日本 知识的证

TIMING DIAGRAMS (Continued)


RAS ONLY REFRESH CYCLE

NOTE: W, OE = Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE


NOTE: \overline{W} , \overline{OE} , A = Don't Care



HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)







CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS **READ CYCLE** $\mathsf{DQ_1}\!\!\sim\!\!\mathsf{DQ_{16}}\!\!\left|_{\mathsf{V_{OL}}}^{\mathsf{V_{OH}}}\!-\!-\!-\!$ VALID DATA-OUT WRITE CYCLE $DQ_1 \sim DQ_{16} \frac{V_{OH} - V_{OL} - V_$ VALID DATA-IN **READ-MODIFY-WRITE** t_{RCS} VALID DATA-OUT DON'T CARE


PACKAGE DIMENSION 40-LEAD PLASTIC SMALL OUT-LINE J-LEAD


Units: Inches (millimeters)






40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)







4

256K × 16 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trc	tHPC
KM416V254B/BL/BLL-6	60ns	17ns	110ns	24ns
KM416V254B/BL/BLL-7	70ns	20ns	130ns	29ns
KM416V254B/BL/BLL-8	80ns	20ns	150ns	34ns

- Fast Page Mode with Extended Data out
- · Byte word Read/Write operation
- . CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- Self Refresh operation (LL-version)
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple 3.3V±0.3V power supply
- · Refresh Cycle
- -512 cycle/8ms (Normal)
- -512 cycle/64ms (L-version)
- -512 cycle/128ms (LL-version)
- · Power Dissipation
 - -Standby : 1.8mW(Normal)
 - 0.36mW(L-version)
 - 0.36mW(LL-version)
- -Active (60/70/80): 255/235/220mW
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II


GENERAL DESCRIPTION

The Samsung KM416V254B/BL/BLL is a CMOS high speed 262,144 bit \times 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, graphics and high performance portable computers.

The KM416V254B/BL/BLL features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416V254B/BL/BLL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

• KM416V25	4BJ/BLJ/BLLJ	• KM416V254	BT/BLT/BLLT	 KM416V254BTF 	R/BLTR/BLLTR
			,		
V _{DD} G 1 0	40 Vss	VDD II 10	40 D Vss	Vss II 40	1 VDD
DQ1 F 2	39 DQ16	DQ1 [2	39 🗖 DQ16	DQ16 I 39	2 DQ1
DQ2 🗖 3	38 DQ15	DQ2 🖂 3	38 DQ15	DQ15 🖂 38 🔘	3 🗖 DQ₂
DQ3 17 4	37 DQ14	DQ₃ 🖂 4	37 🗔 DQ14	DQ14 [37	4 🗖 DQ₃
DQ4 🖸 5	36 DQ13	DQ4 🖂 5	36 🗀 DQ13	DQ13 □ 36	5 🗀 DQ₄
V _{DD} d 6	35 Vss	V _{DD}	35 🗔 Vss	Vss	6 🗀 Voo
DQ5 7	34 DQ12	DQ5 □ 7	34 DQ12	DQ12	7 🗖 DQ5
DQ6 8	33 D DQ11	DQ6 TE 8	33 DQ11	DQ11 == 33	8 DQ6
DQ7 [] 9	32 D DQ10	DQ7 [9	32 DQ10	DQ10	9 T DQ7
7.	- 1	DQ8 🖂 10	31 🖂 DQ9	DQ9 🖂 31	10 🗔 DQs
	F 543	1.	1		1
N.C. [] 11	30 N.C.	N.C. 🖂 11	30 L N.C.	N.C. 🖂 30	11 🗔 N.C.
N.C. C 12	29 CCAS	N.C. 112	29 LI LCAS	LCAS I 29	12 III N.C.
_₩ 🛘 13	28 DÜCAS	W ☐ 13	28 UCAS	UCAS III 28	12 □ N.O.
RAS 🗖 14	27 D ÖE	RAS III 14	27 DI OE	OE 127	14 🖂 RAS
N.C. 🗖 15	26 🗅 A8	N.C. 🖂 15	26 A8	As 🖂 26	15 N.C.
A ₀ 🗖 16	25 🗅 A ₇	Ao II 16	25 A7	A7 IT 25	16 Ao
A1 🗖 17	24 🗅 A6	A1 11 17	24 🗔 A6	A6 [24	17 A1
A ₂ 🗖 18	23 🗖 A ₅	A2 118	23 T A5	A5 🖂 23 🔾	18 🗔 A2
A3 [19 O	22 🗖 A4	A3 11 19	22 🗔 A4	A4 = 22	19 🗔 A3
V _{DD} 🗖 20	21 🖸 Vss	VDD [20	21 🗔 Vss	Vss 🞞 21	20 🗔 Voo
		L			

Pin Name	Pin Function
A0-A8	Address Inputs
DQ1~16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upeer Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	Vin, Vout	-0.5~4.6	V
Voltage on VDD supply relative to Vss	V _{DD} -0.5~4.6		V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1 , .	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.1		V _{DD} +0.3	٧
Input Low Voltage	VIL	-0.3	_	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, UCAS=LCAS, Address Cycling @trc=min.)	KM416V254B/BL/BLL-6 KM416V254B/BL/BLL-7 KM416V254B/BL/BLL-8	lcc1	-	70 65 60	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)		ICC2	-	1	mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM416V254B/BL/BLL-6 KM416V254B/BL/BLL-7 KM416V254B/BL/BLL-8	Іссз	_	70 65 60	mA mA mA
Hyper page Mode Current* (RAS=VIL, UCAS=LCAS, Address Cycling @tpc=min.)	KM416V254B/BL/BLL-6 KM416V254B/BL/BLL-7 KM416V254B/BL/BLL-8	ICC4	_	60 55 50	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VDD-0.2V)	KM416V254B KM416V254BL KM416V254BLL	lccs	-	500 100 100	μΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS and UCAS=LCAS Cycling @trc=min.)	KM416V254B/BL/BLL-6 KM416V254B/BL/BLL-7 KM416V254B/BL/BLL-8	ICC6	-	70 65 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=VDD-0.2V Input Low Voltage(VIL)=0.2V UCAS=LCAS=0.2V DIN=Don't Care, TRC=125\(mu S\) TRAS=TRAS min.~300ns	KM416V254BL	Icc7	-	200	μΑ
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A8=VDD-0.2V or 0.2V DQ1-DQ16=VDD-0.2V, 0.2V or Open	KM416V254BLL	Iccs	-	100	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ In $\le V$ DD+0.3V, all other pins not under test=0 volts.)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ VDD)	lo(L)	-10	10	μA
Output High Voltage Level (Iон=-2mA)	Voн	2.4	-	٧
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, address can be changed maximum two times while RAS=VIL. In lcc4, address can be changed maximum once within one hyper page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A8)	Cin1	-	5	pF
Input Capacitance (RAS, UCAS, LCAS, W, OE)	CIN2	-	.7	рF
Input Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

	Symbol		-6		-7		-8	Units	Notes
Parameter	Зупцоп		Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tCAC		17		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcız	3		3		3		ns	3
Turn-off delay from CAS	tcez	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	17		20		20		ns	
CAS hold time	tcsH	50		60		70		ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	12
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	15		15		15		ns	

AC CHARACTERISTICS (Continued)

	Symbol -6			-7		-8	11-14-	Notes	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Column address hold time referenced to RAS	tar	50		55		60	,	ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		10		10		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		10		10		ns	
Write command to RAS lead time	tRWL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	ton	15		15		15		ns	10
Data hold time referenced to RAS	tohr	50		55		60		ns	6
Refresh Period (Normal)	tref		8		8		8	ms	
Refresh Period (L-ver)	tref		64		64		64	ms	
Refresh Period (LL-ver)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	42		50		50		ns	8
RAS to W delay time	trwd	.85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3
Hyper Page mode cycle time	tHPC	24		29		34		ns	12
Hyper Page mode read-modity-write cycle time	thprwc	76		81		91		ns	12
CAS precharge time (Hyper Page mode)	tcp	10		10		10		ns	
RAS pulse width (Hyper Page mode)	trasp	60	100K	70	100K	80	100K	ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	15	3	20	3	20	ns	7
OE commend hold time	toeh	15		20		20		ns	
OE to Output in Low-Z	toLZ	3		3		3		ns	3
Output data hold time	tDOH	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	15	3	20	3	20	ns	7,14

AC CHARACTERISTICS (Continued)


	0h -1		-6		-7	-8		The tan	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Output buffer turn off delay from W	twez	3	15	3	20	3	20	ns	7
W to data delay	twed	15		20		20		ns	
OE to CAS hold time	toch	5		. 5		5		ns	
CAS hold time to OE	tcho	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		ns	
RAS pulse width(C-B-R self refresh	trass	100		100		100		μs	13
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	13
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	13

KM416V254B/BL/BLL Truth Table

RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	Х	X	Х	Х	HI-Z	HI-Z	Standby
L	Н	Н	Х	Х	HI-Z	HI-Z	Refresh
· L	L	Н	Н	L	DQ-OUT	HI-Z	Byte Read
L	Н	L	Н	L	HI-Z	DQ-OUT	Byte Read
L	L	L	Н	L.	DQ-OUT	DQ-OUT	Word Read
L	L ,	Н	L	Н	DQ-IN	-	Byte Write
L	Н	L	L	Н	_	DQ-IN	Byte Write
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	H .	Н	HI-Z	HI-Z	-


NOTES

- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs except the and therewo.
- 3. Measured with a load equivalent to 1 TTL loads and 100pF, Von=2.0V and Vol=0.8V
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twos, trwb, towb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twos \geq twos(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If towb \geq towb (min), trwb \geq trwb(min) and tawb \geq tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either tRCH or tRRH must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in readwrite cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. $tasc \ge tcp min$, Assume tT=2.0 ns
- 13. 512 cycle of burst refresh must be executed within 8ms before and after self refresh in order to meet refresh specification (LL-Ver)
- 14. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by RAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 15. tasc, tcah are referenced to the earlier CAS falling edge.
- 16. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 17. tcwb is referenced to the later CAS falling edge at word read-modify-write cycle.
- 18. tcwL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 19. tcsn is refernced to earlier CAS falling low before RAS transition low.
- 20. tchr is referenced to the later CAS rising high after RAS transition low






21. tbs, tbH, is independently specified for lower byte Din(1-8), upper byte Din(9-16).



TIMING DIAGRAM WORD READ CYCLE

NOTE: DIN=OPEN








TIMING DIAGRAM LOWER BYTE READ CYCLE


NOTE: DIN=OPEN






UPPER BYTE READ CYCLE

NOTE: DIN=OPEN






WORD WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)






UPPER BYTE WRITE CYCLE (EARLY WRITE)






WORD WRITE CYCLE (OE CONTROLLED WRITE)






LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)








UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)






WORD READ-MODIFY-WRITE CYCLE






LOWER-BYTE READ-MODIFY-WRITE CYCLE






UPPER-BYTE READ-MODIFY-WRITE CYCLE






HYPER PAGE MODE WORD READ CYCLE






HYPER PAGE MODE LOWER BYTE READ CYCLE







HYPER PAGE MODE UPPER BYTE READ CYCLE








HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)


NOTE: DOUT=OPEN





HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: DOUT=OPEN





HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout=OPEN








HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE






HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE




Don't Care

HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE





HYPER PAGE READ AND WRITE MIXED CYCLE








RAS-ONLY REFRESH CYCLE


NOTE : W, OE, DIN=Don't Care

DOUT=OPEN



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: W, OE, A=Don't Care






CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-Version)

NOTE: W, OE, A=Don't Care






HIDDEN REFRESH CYCLE (READ)






HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dout=OPEN







CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




PACKAGE DIMENSION 40-LEAD PLASTIC SMALL OUT-LINE J-LEAD


Units: Inches (millimeters)








40 LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)











16M ×1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM41C16000A/AL/ALL/ASL-5	50ns	13ns	90ns
KM41C16000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM41C16000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM41C16000A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- Common I/O using Early Write
- Single+5.0V±10% power supply
- · 4096 cycles/64ms refresh
- · 4096 cycles/128ms (Low Power & Self Ref.)
- · 4096 cycles/256ms (Super Low Power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM41C16000A/AL/ALL/ASL is a high speed CMOS 16,777,216 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM41C16000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.

The KM41C16000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (Top Views)




	_		τ	_	_		
Vcc 🗖	1	0	_		24	b	V _{SS}
DС	2				23	þ	Q
N.C	3				22	þ	N.C
₩□	4				21	þ	CAS
RAS C	5				20	þ	N.C
A11 🗆	6	4.			19	þ	A ₉
							•
A10 □	7				18	þ	A8 .
A ₀ [8				17	þ	A ₇
A1 [9				16	þ	A ₆
A2 [10				15	_	-
Аз Ц	11		0		14	þ	A ₄
Vcc 🗖	12				13	þ	Vss
(_				ر	•	

J : 400MIL K : 300MIL



T: 400MIL(Forward) S: 300MIL(Forward)



TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
D	Data In
Q	Data Out
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
Vcc	Power(+5.0V)
Vss	Ground
N.C.	No connection

5

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	_	Vcc + 1	V
Input Low Voltage	VIL	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @tac=min.)	KM41C16000A/AL/ALL/ASL-5 KM41C16000A/AL/ALL/ASL-6 KM41C16000A/AL/ALL/ASL-7 KM41C16000A/AL/ALL/ASL-8	Icc1	· <u>-</u>	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=Vir)	KM41C16000A KM41C16000AL KM41C16000ALL KM41C16000ASL	ICC2	-	2 1 1	mA mA mA
RAS-Only Refresh Current* (CAS=VIн, RAS Cycling @ tac=min.)	KM41C16000A/AL/ALL/ASL-5 KM41C16000A/AL/ALL/ASL-6 KM41C16000A/AL/ALL/ASL-7 KM41C16000A/AL/ALL/ASL-8	Icc3	:- * -	90 80 70 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM41C16000A/AL/ALL/ASL-5 KM41C16000A/AL/ALL/ASL-6 KM41C16000A/AL/ALL/ASL-7 KM41C16000A/AL/ALL/ASL-8	ICC4	-	80 70 60 50	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM41C16000A KM41C16000AL KM41C16000ALL KM41C16000ASL	ICC5	-	1 300 200 200	mA μA μA μA
KM41C16000A/AL/ALL/ASL-5 AS-Before-RAS Refresh Current* KM41C16000A/AL/ALL/ASL-6 AS and CAS Cycling @trc=min.) KM41C16000A/AL/ALL/ASL-7 KM41C16000A/AL/ALL/ASL-8				90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V $\overline{CAS}=\overline{CAS}$ -Before- \overline{RAS} Cycling or 0.2V $\overline{DIN}=\overline{DOn't}$ Care $\overline{TRC}=31.5\mu S(L-Ver.)$ 62.5 $\mu S(SL-Ver.)$, $\overline{TRAS} \le \min \sim 300 ns$		Icc7	-	450 350	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=A0-A11=Vcc-0.2V or 0.2V D,Q=Vcc-0.2V, 0.2V or Open	KM41C16000ALL	Iccs	_	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under	lı(L)	-10	10 .	μA	
Output Leakage Current (Data out is disabled, 0V≤Vouτ≤Vcc)		lo(L)	-10	10	μA
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	Cin1	-	7	pF
Input Capacitance (Ao-A11)	CIN2	-	5	рF
Input Capacitance (RAS, CAS, W)	CIN3	-	7	pF
Input Capacitance (Q)	. Соит		7	pF

AC CHARACTERISTICS (0°C \leq Ta \leq 70°C, Vcc=5.0V \pm 0.5V, See notes 1,2)

Power-stone	C		- 5		- 6		- 7		- 8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tçız	0		0		0		. 0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	. 2
RAS precharge time	trp ·	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	

AC CHARACTERISTICS (Continued)

P			- 5		- 6		- 7		- 8	11-11-	Nata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trich	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (Low Power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low Power)	tref		256		256		256	,	256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwD	13		15		20		20		ns	8
RAS to W delay time	trwd	50		60		70		80		ns	8
Column address to W delay time	tawd	25		30		35		40		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45	-	50		ns	
Fast Page mode read-modify-write cycle time	tprwc	53		60		70		75		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		10		ns	
RAS pulse width (Fast Page mode)	trasp	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
Write command set-up time (Test mode in)	twīs	10		10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		10		ns	

AC CHARACTERISTICS (Continued)

Parameter	0	- 5		- 6		-7		- 8		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twn	10		10		10		10		ns	
RAS pulse width (C-B-R refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R refresh)	tchs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note 12)

			- 5		- 6	-	7		- 8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac	,	55		65		75		85	ns	3,4,11
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsh	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	18		20		25		25		ns	8
RAS to W delay time	trwD	55		65		75		85		ns	8
Column address to W delay time	tawd	30		35		40		45		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	58		65		75		80		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3

Į


NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwo, tcwo and tawo are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwo≥tcwc(min), trwo≥ trwo(min) and tawo≥tawo(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: W, A=Don't Care




TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE

Note: D. Address: Don't Care





TEST MODE DESCRIPTION

The KM41C16000A/AL/ASL is the RAM organized 16,777,216 words by 1 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0, A1, A10 and A11 are not used. If, upon reading, 16 bits are equal (all "1"s or "0"s) the Q pin indicates a "1".


If they were not equal, the Q pin would indicate a "0". In

"Test Mode", the 16M DRAM can be tested as if it were a 1M \times 1 DRAM. \overline{W} , $\overline{C}A\overline{S}$ -BEFORE- $\overline{R}A\overline{S}$ Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " $\overline{C}A\overline{S}$ -BEFORE- $\overline{R}A\overline{S}$ REFRESH CYCLE" or " $\overline{R}A\overline{S}$ -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/16 in cases of N test pattern).




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



16M ×1 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM41C16002A/AL/ALL/ASL-5	50ns	13ns	90ns
KM41C16002A/AL/ALL/ASL-6	60ns	15ns	110ns
KM41C16002A/AL/ALL/ASL-7	70ns	20ns	130ns
KM41C16002A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Static Column Mode operation
- · Self Refresh Operation (LL-ver, only)
- CS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V±10% power supply
- · 4096 cycles/64ms refresh (Normal)
- 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM41C16002A/AL/ASL is a high speed CMOS 16,777,216 bit \times 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM41C16002A/AL/ALL/ASL features Static Column Mode operation which allows high speed random access of memory cells within the same row.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.

The KM41C16002A/AL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)

• KM41C16002 AJ/ALJ/ASLJ • KM41C16002 AT/ALT/ASLT • KM41C16002 ATR/ALTR/ASLTR AK/ALK/ASLK AS/ALS/ASLS ASR/ALSR/ASLSR

Vcc [10		24] V _{SS}
DE	1		23	J Q
N.C E	3		22	J N.C
W	4		21	□ CS
RAS	5			J N.C
A ₁₁	6		19	A9
	1		- 1	
A ₁₀ □	7		18	3 A8
An C	8		17] A7
A1 [9		16	□ A ₆
A ₂ [10		15	□ A ₅
A3 [11	0	14	□ A ₄
Vcc E	12		13	⊐ V _{SS}
	()	

J: 400MIL K: 300MIL

Vcc [□	10		24	□ V _{SS}
DE	2		23	ΠQ
N.C 🖂	3		22	□ N.C
w u	4		21	□ cs
RAS I	5		20	□ N.C
A11 [6		19	A9
		•		
A ₁₀ [7		18	
A ₀ 🗔	8		17	A ₇
A1 [9		16	A ₆
A2 🖂	10		15	□ A ₅
A3 [11	0	14	A4
Vcc ഥ	12		13	∨ss
			-	1

T: 400MIL(Forward) S: 300MIL(Forward)

v _{ss} Œ	24		1		Vcc
Q III	23	0	2		D ·
N.C Œ	22		3		N.C
CS □□	21		4		\overline{W}
N.C I□	20		5		RAS
A9 [19		6		A ₁₁
A ₈ [18		7		A ₁₀
A7 [17		8	П	A ₀
A ₆ [16		9		A_1
A ₅ [15		10		A ₂
. A4 🗀	14	0	11		A ₃
V _{SS} [13		12		Vcc
	l			!	

TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function	
A0-A11	Address Inputs	
D	Data In	
Q	Data out	
RAS	Row Address Strobe	
CS	Chip Select input	
W.	Read/Write Input	
Vcc	Power(+5.0V)	
Vss	Ground	
N.C	No Connection	

5

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units	
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V	
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V	
Storage Temperature	Tstg	-55 to + 150	°C	
Power Dissipation	Po	1	w	
Short Circuit Output Current	los	. 50	mA	

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	. 0	0	٧
Input High Voltage	ViH	2.4		Vcc + 1	٧
Input Low Voltage	VIL	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter			Min	Max	Units
Operating Current* (RAS and CS Cycling @tac=min.)	KM41C16002A/AL/ALL/ASL-5 KM41C16002A/AL/ALL/ASL-6 KM41C16002A/AL/ALL/ASL-7 KM41C16002A/AL/ALL/ASL-8	lcc ₁		90 80 70 60	mA mA mA mA
Standby Current (RAS=CS=W=VIH)	KM41C16002A KM41C16002AL KM41C16002ALL KM41C16002ASL	lcc2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CS=VIH, RAS Cycling @trc=min.)	KM41C16002A/AL/ALL/ASL-5 KM41C16002A/AL/ALL/ASL-6 KM41C16002A/AL/ALL/ASL-7 KM41C16002A/AL/ALL/ASL-8	lcc3	-	90 80 70 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CS, Address Cycling @trc=min.)	KM41C16002A/AL/ALL/ASL-5 KM41C16002A/AL/ALL/ASL-6 KM41C16002A/AL/ALL/ASL-7 KM41C16002A/AL/ALL/ASL-8	ICC4	1	80 70 60 50	mA mA mA mA
Standby Current (RAS=CS=W=Vcc-0.2V)	KM41C16002A KM41C16002AL KM41C16002ALL KM41C16002ASL	Icc5	-	1 300 200 200	mA μA μA μA
CS-Before-RAS Refresh Current* (RAS and CS Cycling @tac=min.)	KM41C16002A/AL/ALL/ASL-5 KM41C16002A/AL/ALL/ASL-6 KM41C16002A/AL/ALL/ASL-7 KM41C16002A/AL/ALL/ASL-8	Icce	-	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(Vir)=Vcc-0.2V Input Low Voltage(Vir)=0.2V $\overline{\text{CS}}=\overline{\text{CS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V D=Don't Care $\text{trc}=31.25\mu\text{s}(\text{L-Ver.})$ 62.5 $\mu\text{s}(\text{SL-Ver.})$, $\overline{\text{tras}}=\overline{\text{tras}}$ $\overline{\text{min}}=300\text{ns}$	KM41C16002AL KM41C16002ASL	lcc7	-	450 350	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	r	Symbol	Min	Max	Units
Self Refresh Current RAS=CS=0.2V W=A0-A11=Vcc-0.2V or 0.2V Vcc-0.2V, 0.2V or Open	KM41C16002ALL	Iccs	- -	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under	er test=0 volts.)	lıc	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lor	-10	10	μA
Output High Voltage Level (IoH=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)	,	Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Static Column cycle.

CAPACITANCE (TA=25°C, Vcc=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	Cin1	-	7	pF
Input Capacitance (A0~A11)	CIN2	-	5	pF
Input Capacitance (RAS, CS, W)	CIN3	-	7	pF
Input Capacitance (Q)	Соит	-	7	pF

AC CHARACTERISTICS (0°C \le Ta \le 70°C, Vcc=5.0V \pm 10%, See notes 1,2)

Parameter	Symbol		-5	-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	115		135	,	155		175		ns	
Access time from RAS	trac		50		60		70	-	80	ns	3,4,11
Access time from $\overline{\text{CS}}$	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CS to output in Low-Z	tcLZ	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	- 50	3	50	3	50	3	50	ns	2
RAS precharge time	trP	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CS hold time	tcsH	50		60		70	·	80		ns	
CS pulse width	tcs	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CS delay time	trcd	20	37	20	. 45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CS to RAS precharge time	tcrp	5		5		5		5		ns	

AC CHARACTERISTICS (Continued)

			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		- 15		ns	
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CS lead time	tcwL	13		15		20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		50		55		60	,	ns	, 6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		. 128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CS to W delay time	tcwp	15		15		20		20		ns	8
RAS to W delay time	trwo	50		60		70		80		ns	8
Column address to W delay time	tawd	. 25		30		35		40		ns	8
CS set-up time (CS-before-RAS refresh)	tcsr	10		10		10		. 10		ns	
CS hold time (CS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CS precharge time	trpc	5		5		5		5		ns	
CS precharge time (C-B-R counter test cycle)	tcpt	- 20		20		30		30		ns	
Static column mode cycle time	tsc	30		35		40		45		ns	3
Static column mode read-write cycle time	tsrwc	50		60		70		80		ns	
Access time from last write	talw		50		55		65		75	ns	3, 12
Output data hold time from column address	taon	5		5		5		5		ns	
Output data enable time from W	tow		35		40		45		55	ns	
RAS pulse width (Static column mode)	trasc	50	200000	60	200000	70	200000	80	200000	ns	
CS pulse width (Static column mode)	tosc	13	200000	15	200000	20	200000	20	200000	ns	
CS precharge time (Static column mode)	tcp	10		10		10		10		ns	
Column address hold time referenced to RAS rising	tah	5 -		5		5		5		ns	
Last write to column address delay time	tlwad	20	25	20	25	25	30	25	35	ns	



AC CHARACTERISTICS (Continued)

		-5		-6			-7	-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Last write to column address hold time	tahlw	50		55		65		75		ns	
Write command inactive time	twi	10		10		10		10		ns	-
RAS hold time referenced to OE	tпон	13		15		20		20		ns	
Write address hold time referenced to RAS	tawn	40		45		55		60		ns	6
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twтн	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

			-5		-6		-7		-8	I I mide	None
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	140		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CS pulse width	tcs	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		20		25		25		ns	
CS hold time	tcsh	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CS to W delay time	tcwp	45		45		55		55		ns	8
RAS to W delay time	trwd	80		90		105		115		ns	8
Column address to W delay time	tawd	55		60		70		75		ns	8
Static column mode cycle time	tsc	35		40		45		50		ns	
Static column mode read-write cycle time	tsrwc	85		90		105		110		ns	
RAS pulse width (Static column mode)	trasc	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from last write	talw		50		60		70		80	ns	3,12


NOTES

- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcAc.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcn, tohn are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwc(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data output is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.



TIMING DIAGRAMS READ CYCLE




WRITE CYCLE (EARLY WRITE)









READ-WRITE/READ-MODIFY-WRITE CYCLE




STATIC COLUMN MODE READ CYCLE



STATIC COLUMN MODE WRITE CYCLE (W CONTROLLED EARLY WRITE)




STATIC COLUMN MODE WRITE CYCLE (CS CONTROLLED EARLY WRITE)








STATIC COLUMN MODE READ-WRITE CYCLE



STATIC COLUMN MODE MIXED CYCLE









RAS-ONLY REFRESH CYCLE

NOTE: W, D=Don't Care



CS-BEFORE-RAS REFRESH CYCLE


NOTE: Address=Don't Care









HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE

Note: D, Address: Don't Care





TEST MODE DESCRIPTION


The KM41C16002 is the RAM organized 16,777,216 words by 1 bit, it is internally organized 1,048,576 words by 16 bits. In "Test mode," data are written into 16 sectors in parallel and retrieved the same way. Column address bit A_0 , A_1 , A_{10} and A_{11} are not used. If, upon reading, 16 bits are equal (all "1" or "0"s) the Q pin indicates a "1."

If they were not equal, the Q pin would indicate a "0." In "Test Mode," the 16M DRAM can be tested as if it were a 1M×1 DRAM. W, CS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode." And "CS-BEFORE-RAS REFRESH CYCLE" or "RAS-only Refresh Cycle" puts it back into "Normal Mode." The "Test Mode" function reduces test time (1/16 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (Forward and Reverse Type)



4M ×4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM44C4000A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4000A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V±10% power supply
- · 4096 cycles/64ms refresh (Normal)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4000A/AL/ASL is a high speed CMOS 4,194,304 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44C4000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

· KM44C4000 AJ/ALJ/ALLJ/ASLJ	KM44C4000 AT/ALT/ALLT/ASLT	· KM44C40
AK/ALK/ALLK/ASLK	AS/ALS/ALLS/ASLS	

 KM44C4000 ATR/ALTR/ALLTR/ASLTR ASR/ALSR/ALLSR/ASLSR

		∇	$\overline{}$		
Vcc 🗆	10	-	24	Vss	Vcc I
DQ ₁	2		23	DQ ₄	DQ ₁ ∏
DQ ₂	3		22	DQ ₃	DQ ₂ []
W⊏	4		21	CAS	w 🛚
RAS C	5		20	ŌĒ	RAS (I
A11 🗆	6		19	A9	A ₁₁ [[
			ŀ		
A ₁₀	7		18	A ₈	A ₁₀ []
A0 [8		17	A ₇	А0 П
A1 [9		16	A ₆ •	. A ₁ Π
A2 🗆	10		15	A 5	A ₂ [[
A3 🗆	11	0	14	A ₄	А3 П
Vcc 🗆	12		13	Vss	v _{cc} [
- 1			_)		

23 DQ4 22 DQ3 21 CAS 20 DE 19 🗔 A9 18 🗔 A8 8 17 A7 9 16 🗀 A6 15 A5 11 14 ____ A4 0 12 13 ⊐ Vss

24 🗔 Vss

1 D Vcc DQ4 🖂 23 2 DQ1 3 DQ2 CAS 1 21 4 1 W OE [20 5 RAS A₉ [19 6 A11 A₈ 🖂 18 7 A10 8 🗔 Ao A7 🖂 17 A₆ 🖂 16 9 🗔 A₁ A₅ [15 10 A2 A₄ [____ 14 0 11 🖂 A₃ Vss II 13 12 🗇 Vcc

J: 400MIL K: 300MIL T: 400MIL(Forward) S: 300MIL(Forward) TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)

5

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V.
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4		Vcc + 1	V
Input Low Voltage	VIL	-1.0	· -	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8	lcc1	•	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44C4000A KM44C4000AL KM44C4000ALL KM44C4000ASL		. .	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @tRc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8	Іссз	•	90 80 70 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tPc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8	ICC4	- -	80 70 60 50	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C4000A KM44C4000AL KM44C4000ALL KM44C4000ASL	Iccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C4000A/AL/ALL/ASL-5 KM44C4000A/AL/ALL/ASL-6 KM44C4000A/AL/ALL/ASL-7 KM44C4000A/AL/ALL/ASL-8	Iccs		90 80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(ViH)=Vcc-0.2V Input Low Voltage(ViL)=0.2V $\overline{\text{CAS}}=\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V $\overline{\text{DN}}=\text{Don't}$ Care $\overline{\text{TRC}}=31.25\mu\text{S(L-Ver.)}$ 62.5 $\mu\text{S(SL-Ver.)}$, $\overline{\text{TRAS}} \leq \min \sim 300\text{ns}$	KM44C4000AL KM44C4000ASL	lcc7	-	450 350	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4000ALL	Iccs	· •	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under te	st=0 volts.)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	μA
Output High Voltage Level (Ioн=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (loL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ	- .	. 7	pF

AC CHARACTERISTICS (0°C \le Ta \le 70°C, Vcc=5.0V \pm 0.5V, See notes 1,2)

B	0		- 5		- 6		- 7	- 8		Units	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Jinta	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		-50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35	,	40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0	100	0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	Ó	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	



AC CHARACTERISTICS (Continued)

Davameter	Comple -		- 5		- 6		- 7		- 8	I I a i a	Mata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		.10		10	-	10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30	-	35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	-
Write command to RAS lead time	tRWL	15		15		20	***************************************	20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	ton	10		10		15		15		ns	10
Data hold time referenced to RAS	tons	40		45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		.0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwo	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		10		ns	-
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	- 10		10		10		10		ns	
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	trhcp.	30		35		40		45		ns	
OE access time	toea.		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

D	0	- 5		- 6		- 7		- 8		Units	Nana
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twrn	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10	-	ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50	-	ns	15

TEST MODE CYCLE

(Note.12)

			- 5		- 6		- 7		- 8	Units	N-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Jillo	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwD	78		90		105		115		ns	8
Column address to W delay time	tawd	,53		60		70		75		ns	. 8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	TRASP	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18		20		- 25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	


5

NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcAc.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr. tohr are referenced to trap(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwb(min), trwd≥ trwb(min) and tawd≥tawd(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS READ CYCLE









WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, OE, A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W, OE, A=Don't Care






TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS CAS COLUMN **READ CYCLE** $\overline{\mathbf{w}}$ ŌĒ DQ₁-DQ₄ VALID DATA-OUT WRITE CYCLE twcs Œ DQ₁-DQ₄ t_{CWL} **READ-MODIFY-WRITE** $\overline{\mathsf{w}}$ toAC 1 ŌĒ toED VALID DATA-OUT DON'T CARE



TEST MODE IN CYCLE






TEST MODE DESCRIPTION

The KM44C4000A/AL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 and A1 are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test


Mode", the 4M \times 4 DRAM can be tested as if it were a 1M \times 4 DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or " \overline{RAS} -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).

PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M ×4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM44C4100A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4100A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V±10% power supply
- · 2048 cycles/32ms refresh (Normal)
- · 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4100A/AL/ASL is a high speed CMOS 4,194,304 bit ×4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44C4100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)






J: 400MIL K: 300MIL



T: 400MIL(Forward) S: 300MIL(Forward)



TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
· W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	٧
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	_	Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44C4100A/AL/ALL/ASL-5 KM44C4100A/AL/ALL/ASL-6 KM44C4100A/AL/ALL/ASL-7 KM44C4100A/AL/ALL/ASL-8	lcc1	· -	110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44C4100A KM44C4100AL KM44C4100ALL KM44C4100ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIн, RAS Cycling @trc=min.)	KM44C4100A/ALI/ASL-5 KM44C4100A/ALI/ASL-6 KM44C4100A/ALI/ASL-7 KM44C4100A/ALI/ASL-8	Іссз	-	110 100 90 80	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @trc=min.)	KM44C4100A/ALL/ASL-5 KM44C4100A/ALL/ASL-6 KM44C4100A/ALL/ASL-7 KM44C4100A/AL/ALL/ASL-8	ICC4	-	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C4100A , KM44C4100AL KM44C4100ALL KM44C4100ASL	lccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C4100A/ALL/ASL-5 KM44C4100A/ALL/ASL-6 KM44C4100A/AL/ASL-7 KM44C4100A/AL/ASL-8	Iccs	-	110 100 90 80	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIн)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=62.5 (S(L-Ver.) 125 (SL-Ver.), TRAS ≤ min~300ns	KM44C4100AL KM44C4100ASL	lcc7	-	400 300	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	•	Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4100ALL	Iccs	-	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under	er test=0 volts.)	. I(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V \le Vout \le Vcc)		IO(L)	-10	10	μΑ
Output High Voltage Level (IOH=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25 C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A10)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, Vcc=5.0V ± 10%, See notes 1,2)

		- 5		- 6		- 7		- 8		T	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185	-	205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0	_	0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0	,	0		0		0		ns	



AC CHARACTERISTICS (Continued)

		- 5		- 6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units lax	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tCAH	. 10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral.	25		30		35		40		ns	
Read command set-up time	trcs	. 0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	
Write command hold time	twch	. 10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width .	twp	10		10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns.	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwD	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast Page mode cycle time	tpc	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	76	5	85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		10		ns	
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
ŌE access time	toea		13		15		20		20	ns	
ŌE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	



5

AC CHARACTERISTICS (Continued)

Parameter	Cumbal	- 5		- 6		-7		- 8		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twrn	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


		- 5		- 6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwD	41		45		55		- 55		ns	8
RAS to W delay time	trwD	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Fast Page mode cycle time	tpc	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	7,00
Access time from CAS precharge	tcpa		35		40		45		50	ns`	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

NOTES

- An initial pause of 200 µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcn, tohn are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trinh must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toFF(max) and toEz(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS READ CYCLE







TIMING DIAGRAMS (Continued) WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE


NOTE: W=VIH, OE, A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: W, OE, A=Don't Care






HIDDEN REFRESH CYCLE (WRITE)







TEST MODE IN CYCLE






TEST MODE DESCRIPTION

The KM44C4100A/AL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit Ao and A1 are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test


Mode", the 4M \times 4 DRAM can be tested as if it were a 1M \times 4 DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or " \overline{RAS} -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).

PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



5

4M ×4 Bit CMOS Dynamic RAM with Fast Page Mode (Write Per Bit Mode)

FEATURES

· Performance range:

	trac	tcac	trc
KM44C4010A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4010A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4010A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4010A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- Self Refresh Operation (LL-ver. only)
- · Write Per bit Mode capability
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V±10% power supply
- · 4096 cycles/64ms refresh (Normal)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4010A/AL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4010A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44C4010A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (Top Views)


• KM44C4010 AJ/ALJ/ASLJ • KM44C4010 AT/ALT/ASLT • KM44C4010 ATR/ALTR/ASLTR AK/ALK/ASLK AS/ALS/ALLS/ASLS ASR/ALSR/ALLSR/ASLSR

	_	$\nabla \mathcal{I}$		
Vcc 🗆	10	_	24	□ v _{ss}
W₁/DQ₁ □	2		23	W4/DQ4
W2/DQ2 🗆	3		22	W3/DQ3
WB/W 🗆	4		21	CAS
RAS 🗆	5		20	DE.
A11 🗆	6		19	□ A9
A10 🗆	7		18	⊒ A8
· A ₀ 🗆	8		17	A7
A1 [9		16	⊒ A ₆
A ₂	10		15	□ A ₅
Аз 🗆	11 -	0	14	□ A4
Vcc 🗆	12		13	⊐ Vss
,				l

J : 400MIL K : 300MIL



T: 400MIL(Forward) S: 300MIL(Forward)



TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
W1/DQ1~W4/DQ4	Write Select/Data in, out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/W	Write Per Bit/Read/Write input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.4	_	Vcc + 1	V
Input Low Voltage	VIL	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44C4010A/AL/ALL/ASL-5 KM44C4010A/AL/ALL/ASL-6 KM44C4010A/AL/ALL/ASL-7 KM44C4010A/AL/ALL/ASL-8	lcc ₁	-	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=WB/W=ViH)	KM44C4010A KM44C4010AL KM44C4010ALL KM44C4010ASL	ICC2	-	2 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIн, RAS Cycling @trc=min.)	KM44C4010A/ALI/ASL-5 KM44C4010A/ALI/ASL-6 KM44C4010A/ALI/ASL-7 KM44C4010A/ALI/ASL-8	Іссз		90 80 70 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C4010A/ALI/ASL-5 KM44C4010A/ALI/ASL-6 KM44C4010A/ALI/ASL-7 KM44C4010A/ALI/ASL-8	ICC4	-	80 70 60 50	mA mA mA mA
Standby Current (RAS=CAS=WB/W=Vcc-0.2V)	KM44C4010A KM44C4010AL KM44C4010ALL KM44C4010ASL	Iccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C4010A/ALI/ASL-5 KM44C4010A/ALI/ASL-6 KM44C4010A/ALI/ASL-7 KM44C4010A/ALI/ASL-8	Icc6	-	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VI+)=Vcc-0.2V Input Low Voltage(VI-)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V W1/DQ1-W4/DQ4=Don't Care tRC=31.25µs(L-Ver.) 62.5µs(SL-Ver.), tras=tras min~300ns	KM44C4010AL KM44C4010ASL	lcc7	-	450 350	μA μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Parameter				
Self Refresh Current RAS=CAS=0.2V WB/W=OE=A0-A11=Vcc-0.2V or 0.2V W1/DQ1-W4/DQ4=Vcc-0.2V, 0.2V or Open					
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not under	liL	-10	10	μA	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		loL	-10	10	μΑ
Output High Voltage Level (Iон=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, WB/W, OE)	CIN2	-	7	pF
Input Capacitance (W1/DQ1~W4/DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2)

Parameter	Symbol		-5	-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	- 20	10,000	ns	
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	



AC CHARACTERISTICS (Continued)

Parameter	Symbol		-5		-6		-7	-8		Units	Notes
raianetei	Зупион	Min	Max	Min	Max	Min	Max	Min	Max	Ullits	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		.35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwl	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	- 10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwd	36		40		50		50		ns	8
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10	•	10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45	,	50		ns	
Fast Page mode read-modify-write cycle time	tprwc	76		85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		10		ns	
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
ŌE access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

	2	-5		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twтн	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15
Write per bit set-up time	twas	0		0		0		0		ns	
Write per bit hold time	twвн	10		10		10.		10		ns	
Write selection set-up time	twos	0		0		0		0		ns	
Write per bit selection hold time	twoh	10		10		10		10		ns	

TEST MODE CYCLE

(Note.12)


Parameter	Combal		-5	-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	HOLES
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		, 85	ns	3,4,11
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	L
CAS to W delay time	tcwd	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

NOTES


- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcAc.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwb(min), trwd≥ trwd(min) and tawd≥twb(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data output is indeterminate.
- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS



WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE






FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)








FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: OE, Address = Don't Care








HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS CAS tASC COLUMN ADDRESS t_{RRH} **READ CYCLE** t_{RCS} t_{RCH} w tóea ŌĒ $_{\mathrm{DQ_1\text{-}DQ_4}}$ $_{\mathrm{OH}}$ -VALID DATĄ-OUT OPEN WRITE CYCLE twes WB/WE ŌĒ $W_1/IO_1 \sim W_4/IO_4 V_{IL} - V_{IL} - V_{IL}$ VALID DATA-IN **READ-MODIFY-WRITE CYCLE** t_{RCS} WB/WE t_{OEA} W1/IO1~W4/IO4 VALID DATA-OUT DON'T CARE



TEST MODE IN CYCLE

NOTE: OE, Address=Don't Care





TEST MODE DESCRIPTION


The KM44C4010 is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A_0 and A_1 are not used. If, upon reading, four bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin

would indicate a "0". In "Test Mode", the $4M \times 4$ DRAM can be tested as if it were a $1M \times 4$ DRAM. \overline{W} , \overline{CAS} -Before-Ras Cycle (Test Mode in Cycle) puts the device into "Test Mode". And "CAS-Before-RAS Refresh Cycle" or "RAS only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M ×4 Bit CMOS Dynamic RAM with Fast Page Mode (Write Per Bit Mode)

FEATURES

· Performance range:

	trac	tcac	trc
KM44C4110A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4110A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4110A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4110A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Self Refrdsh Operation (LL-ver. only)
- · Write Per Bit Mode capability
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4110A/ALL/ASL is a high speed CMOS 4,194,304 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4110A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44C4110A/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)


• KM44C4110 AJ/ALJ/ALLJ/ASLJ • KM44C4110 AT/ALT/ALLT/ASLT • KM44C4110 ATR/ALTR/ASLTR AS/ALS/ALLS/ASLS ASR/ALSR/ALLSR/ASLSR



J: 400MIL K: 300MIL



T: 400MIL(Forward) S: 300MIL(Forward)



TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
W1/DQ1~W4/DQ4	Write Select/Data in, out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/W	Write Per Bit/Read, Write input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage	Vcc	4.5	5.0	5.5	V	
Ground	Vss	0	0	0	V	
Input High Voltage	ViH	2.4		Vcc + 1	V	
Input Low Voltage	VIL	-1.0	_	0.8	V	

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @trc=min.)					
Standby Current (RAS=CAS=WB/W=ViH)	KM44C4110A KM44C4110AL KM44C4110ALL KM44C4110ASL	ICC2	-	2 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIн, RAS Cycling @trc=min.)	KM44C4110A/ALI/ASL-5 KM44C4110A/ALI/ASL-6 KM44C4110A/ALI/ASL-7 KM44C4110A/ALI/ASL-8	Icc3	- ,	110 100 90 80	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C4110A/ALL/ASL-5 KM44C4110A/ALL/ASL-6 KM44C4110A/ALL/ASL-7 KM44C4110A/ALL/ASL-8	ICC4	_	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=WB/W=Vcc-0.2V)	KM44C4110A KM44C4110AL KM44C4110ALL KM44C4110ASL	lccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C4110A/AL/ALL/ASL-5 KM44C4110A/AL/ALL/ASL-6 KM44C4110A/AL/ALL/ASL-7 KM44C4110A/AL/ALL/ASL-8		-	110 100 90 80	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V $\overline{\text{CAS}}$ = $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V $\overline{\text{DQ1}}$ - $\overline{\text{DQ4}}$ = $\overline{\text{Don't}}$ Care $\overline{\text{tRc}}$ =62.5 μ s(L-Ver.) 125 μ s(SL-Ver.), $\overline{\text{tRas}}$ = $\overline{\text{tRas}}$ $\overline{\text{min}}$ -300ns	KM44C4110AL KM44C4110ASL	lcc7	-	400 300	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Parameter				Units
Self Refresh Current RAS=CAS=0.2V WB/W=OE=A0-A10=Vcc-0.2V or 0.2V W1/DQ1-W4/DQ4=Vcc-0.2V, 0.2V or Open	KM44C4110ALL	Iccs	-	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under	liL.	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		loL	-10	10	μΑ
Output High Voltage Level (Iон=-5mA)		Vон	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A10)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, WB/W, OE)	CIN2	-	7	pF
Input Capacitance (W1/DQ1~W4/DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2).

Parameter	Combal	-5		-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsh	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	



AC CHARACTERISTICS (Continued)

			-5		-6		-7	-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10	-	10		15		15		ns	
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15	,	15		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		50		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwd	73		85		100		110		ns	-8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		- 5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	80		85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		10		ns	
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	.70	200000	80	200000	ns	
RAS hold time from CAS precharge	trhcp	30		35		40		45		ns	
ŌĒ access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	0	20	ns	

AC CHARACTERISTICS (Continued)

Parameter.	Cumbal		-5	-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twrh	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15
Write per bit set-up time	twas	0		0		0		0		ns	
Write per bit hold time	twвн	10		10		10		10		ns	
Write selection set-up time	twos	0		0		0		0		ns	
Write per bit selection hold time	twoH	10		10		10		10		ns	

TEST MODE CYCLE

(Note.12)

	Cb.ol		-5	-6			-7	-8		l lastes	Madaa
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	•
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		. 25		ns	


NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tan, twon, tohn are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwb(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data output is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by tra.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 32ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)







WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)








FAST PAGE MODE READ-MODIFY-WRITE CYCLE






RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: OE, Address = Don't Care









HIDDEN REFRESH CYCLE (READ)










TEST MODE IN CYCLE

NOTE: OE, Address=Don't Care





TEST MODE DESCRIPTION


The KM44C4110 is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 and A1 are not used. If, upon reading, four bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would

indicate a "0". In "Test Mode" the $4M\times4$ DRAM can be tested as if it were a $1M\times4$ DRAM. \overline{W} , \overline{CAS} -Before-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CAS} -Before-RAS Refresh Cycle" or "RAS only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



5

4M ×4 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM44C4002A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4002A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4002A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4002A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Static Column Mode operation
- · Self Refresh Operation (LL-ver, only)
- CS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V±10% power supply
- 4096 cycles/64ms refresh (Normal)
- 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4002A/AL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4002A/AL/ASL features Static Column Mode operation which allows high speed random access of memory cells within the same row.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44C4002A/AL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

15 🗆 A5

14 🗖 A4

13 U Vss

• KM44C4002 AJ/ALJ/ALLJ/ASLJ AK/ALK/ALLK/ASLK			• KM44C40			T/ASLT .S/ASLS	· KM44C4002 ATR/ALTR/ALLTR/ASLTR ASR/ALSR/ALLSR/ASLS						
Vcc [1 0 24	v _{ss}	Vcc I	1 O	24	□ V _{SS}	V _{SS} (24		1 Vcc			
DQ ₁	2 23	DQ4	DQ ₁	2	23	DQ₄	DQ₄ Ⅲ	23	0	2 DO1			
DQ ₂ □	3 22	DQ ₃ .	DQ ₂	3	22	□ DQ ₃	DQ ₃ I	22		3 DQ2			
W□	4 21	þ cs	w□	4	21	⊐ı cs	CS III	21		4 🗀 ₩			
RAS C	5 20	ᅙ	RAS ഥ	5	20	□ ŌĒ	Œ Œ	20		5 🖂 RAS			
A ₁₁	6 19	A9	A ₁₁ [6	19	A9	A9 [19		6 🗔 A ₁₁			
A ₁₀ [7 18	A8	A ₁₀	7	18	A ₈	A8 [18		7 🗔 A ₁₀			
A0 🗆	8 17	A7	A0 I	8	17	☐ A ₇	A7 [17		8 🗀 Ao			

J: 400MIL

0

A₃ [11

Vcc 🗖 12

K: 300MIL

T: 400MIL(Forward)

15 🗀 A₅

14 🞞 A4

13 🗆 Vss

A₂ 🖂 10

. A₃ 🖂 11

S: 300MIL(Forward)

TR: 400MIL(Reverse)

9 🗀 A₁

10 🗀 A₂

11 🗔 A₃

12 🗔 V_{CC}

SR: 300MIL(Reverse)

A₆ 🖂 16

A5 1 15

14

A4 🗆

V_{SS} _____ 13

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CS	Chip Select input
W	Read/Write Input
ŌĒ .	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	· PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	. V
Input High Voltage	ViH	2.4	_	Vcc+1	V
Input Low Voltage	VIL	-1.0		0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CS Cycling @tac=min.)	KM44C4002A/AL/ALL/ASL-5 KM44C4002A/AL/ALL/ASL-6 KM44C4002A/AL/ALL/ASL-7 KM44C4002A/AL/ALL/ASL-8	lcc1	-	90 80 70 60	mA mA mA mA
Standby Current (RAS=CS=W=Viн)	KM44C4002A KM44C4002AL KM44C4002ALL KM44C4002ASL	lcc2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CS=Vн, RAS Cycling @trc=min.)	KM44C4002A/AL/ALL/ASL-5 KM44C4002A/AL/ALL/ASL-6 KM44C4002A/AL/ALL/ASL-7 KM44C4002A/AL/ALL/ASL-8	lcc3	-	90 80 70 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CS, Address Cycling @tpc=min.)	KM44C4002A/AL/ALL/ASL-5 KM44C4002A/AL/ALL/ASL-6 KM44C4002A/AL/ASL-7 KM44C4002A/AL/ASL-8	ICC4	-	80 70 60 50	mA mA mA mA
Standby Current (RAS=CS=W=Vcc-0.2V)	KM44C4002A KM44C4002AL KM44C4002ALL KM44C4002ASL	lccs	-	1 300 200 200	mA μA μA μA
CS-Before-RAS Refresh Current* (RAS and CS Cycling @trc=min.)	KM44C4002A/AL/ALL/ASL-5 KM44C4002A/AL/ALL/ASL-6 KM44C4002A/AL/ALL/ASL-7 KM44C4002A/AL/ALL/ASL-8	Icce	•	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VI+)=Vcc-0.2V Input Low Voltage(VIL)=0.2V \overline{\overline{\scrt{CS}}=\overline{\scrt{CS}}=\overline{\scrt{Before}-\overline{\scrt{RAS}}}{\overline{\scrt{CS}}=\overline{\scrt{CS}}=\overline{\scrt{Before}-\overline{\scrt{RAS}}}{\overline{\scrt{CAS}}} Cycling or 0.2V \overline{\scrt{DQ1}}=\overline{\scrt{DQ4}}=\overline{\scrt{Don't}} Care \tanc=31.25\mus(L-Ver.) 62.5\mus(SL-Ver.), \tance{\scrt{RAS}}=\	KM44C4002AL KM44C4002ASL	lcc7	-	450 350	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Self Refresh Current RAS=CS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4002ALL	Iccs	-	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not unde	r test=0 volts.)	lıL	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lor	-10	10	μΑ
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Static Column cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2)

_			-5		-6		-7	-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CS	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CS to output in Low-Z	tcLz	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	20	0	20	ns	. 7.
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns.	
CS hold time	tcsn	- 50		60		70		80		ns	
CS pulse width	tcs	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CS to RAS precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tasr	0		0		. 0		0		ns	

AC CHARACTERISTICS (Continued)

			-5		-6		-7		-8		Matan
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ņs	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CS lead time	tcwL	13		15		- 20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tон	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		50		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwo	73		85	-	100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CS set-up time (CS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CS hold time (CS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CS precharge time	trpc	5		5		5		5		ns	
CS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Static column mode cycle time	tsc	30		35		40		45		ns	3
Static column mode read-write cycle time	tsrwc	80		85		100		110		ns	
Access time from last write	talw		50		55		65		75	ns	3, 12
Output data hold time from column address	taoh	5		5		5		5		ns	
Output data enable time from W	tow		35		40		45		55	ns	
RAS pulse width (Static column mode)	trasc	50	200000	60	200000	- 70	200000	80	200000	ns	
CS pulse width (Static column mode)	tcsc	13	200000	15	200000	20	200000	20	200000	ns	
CS precharge time (Static column mode)	tcp	10		10		10		10		ns	
Column address hold time referenced to RAS rising	tan	5		5		5		5		ns	
Last write to column address delay time	tlwad	20	25	20	25	25	30	25	35	ns	
Last write to column address hold time	tahlw	50		55		65		75		ns	

AC CHARACTERISTICS (Continued)

Barrantan	0b .d		-5		-6		-7		-8	1111	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command inactive time	twi	10		10		10		10		ns	
RAS hold time referenced to OE	troh	13		15		20		20		ns	
Write address hold time referenced to RAS	tawr	40		45		55		60		ns	6
OE access time	toea	,	13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	. 0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twrн	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

B	Combal		-5		-6		-7	-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	140		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CS pulse width	tcs	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		20		25		25		- ns	
CS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CS to W delay time	tcwp	45		45		55		55		ns	8
RAS to W delay time	trwd	80		90		105		115		ns	8
Column address to W delay time	tawd	55		60		70		75		ns	8
Static column mode cycle time	tsc	35		40		45		50		ns	
Static column mode read-write cycle time	tsrwc	85		90		105		110		ns	
RAS pulse width (Static column mode)	trasc	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from last write	talw		55		60		70		80	ns	3,12
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	


5

NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data output is indeterminate.
- Either trich or trinh must be satisfied for a read cycle.
- 10. These parameters are referenced to the $\overline{\text{CS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS READ CYCLE






TIMING DIAGRAMS (Continued) WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)







TIMING DIAGRAMS (Continued) READ-WRITE/READ-MODIFY-WRITE CYCLE




STATIC COLUMN MODE READ CYCLE




TIMING DIAGRAMS (Continued) STATIC COLUMN MODE WRITE CYCLE (W controlled early write)




STATIC COLUMN MODE WRITE CYCLE (CS controlled early write)







STATIC COLUMN MODE MIXED CYCLE








CS-BEFORE-RAS REFRESH CYCLE







TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



TIMING DIAGRAMS (Continued) CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE








TFST MODE IN CYCLE

Note: OE, Address: Don't Care





TEST MODE DESCRIPTION

The KM44C4002 is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A₀, A₁, are not used. If, upon reading, 16 bits are equal (all "1" or "O"s) the Q pin indicates a "1".

If they were not equal, the Q pin would indicate a "0".


In "Test Mode", the 16M DRAM can be tested as if it were a 1M \times 4 DRAM, \overline{W} , \overline{CS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And \overline{CS} -BEFORE- \overline{RAS} REFRESH CYCLE "or" \overline{RAS} -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M ×4 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM44C4102A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4102A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4102A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4102A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Self Refresh Operation (LL-ver. only)
- · Static Column Mode operation
- · CS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V±10% power supply
- 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- 2048 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4102A/ALL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4102A/ALL/ASL features Static Column Mode operation which allows high speed random access of memory cells within the same row.

CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44C4102A/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)

• KM44C4102 AJ/ALJ/ALLJ/ASLJ AK/ALK/ALLK/ASLK

		_		$\overline{}$,	_		
Vcc	d	1	0	_		24	þ	Vss
DQ1	d	2				23	þ	DQ4
DQ2	d	3				22	þ	DQ3
\overline{w}	þ	4				21	þ	ĊŜ
RAS	d	5				20	þ	N.C
N.C.	Ц	6				19	þ	A ₉
A10	Ц	7				18	þ	8A
A ₀	Ц	8				17	þ	Α7
A1	d	9				16	þ	A_6
A 2	q	10				15	_	
Аз	þ	11		0		14	þ	A ₄
Vcc	þ	12				13	þ	v_{SS}
						ر	}	

J : 400MIL K : 300MIL

• KM44C4102 AT/ALT/ALLT/ASLT AS/ALS/ALLS/ASLS

Vcc Œ	10		24		Vss
DQ1 I	2		23	Н	DQ4
DQ2 [3		22		DQ3
W	4		21	П	CS
RAS I	5		20		N.C
N.C.	6		19		A ₉
				l	
A ₁₀ [7		18		A_8
A0 [8		17	П	Α7
A1 I	9		16		A_6
A ₂ [10		15		A_5
A3 🗔	11	0	14		A ₄
Vcc I	12		13		V_{SS}
				1	

T: 400MIL(Forward) S: 300MIL(Forward)

• KM44C4102 ATR/ALTR/ALTR/ASLTR ASR/ALSR/ALLSR/ASLSR

	_			
Vss I	24		1	□ Vcc
DQ4 I	23	0	2	D DQ1
DQ3 [22		3	□I DQ2
CS □	21		4	⊐ W
N.C 🖂	20		5	III RAS
A9 [- 19		6	N.C.
A8 🗔	18		7	A ₁₀
A7 🖂	17		8	1 A₀
A6 [16		9	□ A ₁
A ₅ [15		10	A ₂
A4 🖂	14	Ō	11	_∐ A ₃
V _{SS} [[13	•	12	□ Vcc
	L			

TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CS	Chip Select input
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

5

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	Ó	0	٧
Input High Voltage	ViH	2.4	_	Vcc+1	٧
Input Low Voltage	VIL	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CS Cycling @trc=min.)	KM44C4102A/AL/ALL/ASL-5 KM44C4102A/AL/ALL/ASL-6 KM44C4102A/AL/ALL/ASL-7 KM44C4102A/AL/ALL/ASL-8	lcc1 -		110 100 90 80	mA mA mA mA
Standby Current (RAS=CS=W=ViH)	KM44C4102A KM44C4102AL KM44C4102ALL KM44C4102ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CS=VIн, RAS Cycling @tac=min.)	KM44C4102A/AL/ALL/ASL-5 KM44C4102A/AL/ALL/ASL-6 KM44C4102A/AL/ALL/ASL-7 KM44C4102A/AL/ALL/ASL-8	lcc3	•	110 100 90 80	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CS, Address Cycling @tpc=min.)	KM44C4102A/AL/ASL-5 KM44C4102A/AL/ASL-6 KM44C4102A/AL/ASL-7 KM44C4102A/AL/ALL/ASL-8	ICC4	•	90 80 70 60	mA mA mA mA
Standby Current (RAS=CS=W=Vcc-0.2V)	KM44C4102A KM44C4102AL KM44C4102ALL KM44C4102ASL	Iccs	į	1 300 200 200	mA μA μA μA
CS-Before-RAS Refresh Current* (RAS and CS Cycling @trc=min.)	KM44C4102A/ALI/ASL-5 KM44C4102A/ALI/ASL-6 KM44C4102A/ALI/ASL-7 KM44C4102A/ALI/ASL-8	Icce	-	110 100 90 80	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CS=CS-Before-RAS Cycling or 0.2V DQ1~DQ4=Don't Care tnc=62.5μs(L-Ver.) 125μs(SL-Ver.), tras=tras min~300ns	KM44C4102AL KM44C4102ASL	lcc7	-	400 300	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	r	Symbol	Min	Max	Units
Self Refresh Current RAS=CS=0.2V W=OE=A0-A10=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4102ALL	Iccs	- -	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under test=0 volts.)		lı.	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouτ≤5.5V)		loL	-10	10	μА
Output High Voltage Level (IoH=-5mA)		Voн	2.4		٧
Output Low Voltage Level (IoL=4.2mA)		VoL	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one Static Column cycle.

CAPACITANCE (TA=25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A10)	CIN1	-	5	pF
Input Capacitance (RAS, CS, W, OE)	CIN2	_	7	рF
Input Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2)

Parameter	Symbol		-5		-6		-7		-8	Units	Notes
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CS to output in Low-Z	tclz	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0 -	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns.	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CS hold time	tcsh	50		60		70		80		ns	
CS pulse width	tcs	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	

5

AC CHARACTERISTICS (Continued)

			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh .	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CS lead time	tcwL	13		15		20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tdhr	40		50		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
$\overline{\text{CS}}$ to $\overline{\text{W}}$ delay time	tcwd	36	•	40		50		50		ns	. 8
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CS set-up time (CS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CS hold time (CS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CS precharge time	trpc	5		5		5		5		ns	
CS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Static column mode cycle time	tsc	30		35		40		45		ns	3
Static column mode read-write cycle time	tsrwc	80		85		100		110		ns	
Access time from last write	talw		50		55		65		75	ns	3, 12
Output data hold time from column address	taoh	5		5		5		5		- ns	
Output data enable time from $\overline{\mathbf{W}}$	tow		35		40		45		55	ns	
RAS pulse width (Static column mode)	trasc	50	200000	60	200000	70	200000	80	200000	ns	
CS pulse width (Static column mode)	tosc	13	200000	15	200000	20	200000	20	200000	ns	
CS precharge time (Static column mode)	tcp	10		10		10		10		ns	
Column address hold time referenced to RAS rising	tah	5		5		5		5		ns	
Last write to column address delay time	tlwad	20	25	20	25	25	30	25	35	ns	
Last write to column address hold time	tahlw	50		55		65		75		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		-7		-8		I Imia-	N-4
		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command inactive time	twi	10		10		10		10		ns	
RAS hold time referenced to OE	troh	13		15		20		20		ns	
Write address hold time referenced to RAS	tawr	40		45		55		60		ns	6
OE access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	. 0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	-
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twrh	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μS	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


Parameter	Symbol	-5		-6		-7		-8			
		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	140		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CS pulse width	tcs	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		20		25		25		ns	
CS hold time	tcsh	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CS to W delay time	tcwd	45		45		55		55		ns	8
RAS to W delay time	trwd	80		90		105		115		ns	8
Column address to W delay time	tawd	55		60		70		75		ns	8
Static column mode cycle time	tsc	35		40		45		50		ns	
Static column mode read-write cycle time	tsrwc	85		90		105		110		ns	
RAS pulse width (Static column mode)	trasc	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from last write	talw		55		60		70		80	ns	3,12
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

NOTES

- An initial pause of 200 s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data output is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS READ CYCLE







TIMING DIAGRAMS (Continued) WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)




TIMING DIAGRAMS (Continued) READ-WRITE/READ-MODIFY-WRITE CYCLE




STATIC COLUMN MODE READ CYCLE




TIMING DIAGRAMS (Continued) STATIC COLUMN MODE WRITE CYCLE (W controlled early write)





STATIC COLUMN MODE WRITE CYCLE (CS controlled early write)






STATIC COLUMN MODE MIXED CYCLE





CS-BEFORE-RAS REFRESH CYCLE






TIMING DIAGRAMS (Continued) **HIDDEN REFRESH CYCLE (READ)** V_{iH} -RAS VILtRSH **t**CRP TRAL tCRP CS VILtrah **t**ASR - tan COLUMN ADDRESS tRRH W tOEA ŌĒ -toff tolz toez VoH-DQ₁-DQ₄ VALID DATA-OUT HIDDEN REFRESH CYCLE (WRITE) RAS VIL-**t**CRP V_{IH}--CS tRAD VILtasc tRAH COLUMN ADDRESS $\overline{\mathbf{w}}$ ŌĒ - t_{DH} VALID DATA-IN DQ₁-DQ₄ DON'T CARE




TIMING DIAGRAMS (Continued) CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE





TEST MODE IN CYCLE

Note: OE. Address: Don't Care





TEST MODE DESCRIPTION

The KM44C4102 is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A_0 , A_1 , are not used. If, upon reading, 16 bits are equal (all "1" or "O"s) the Q pin indicates a "1".


If they were not equal, the Q pin would indicate a "0".

In "Test Mode", the 16M DRAM can be tested as if it were a 1M × 4 DRAM. W, CS-BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode". And CS-BEFORE-RAS REFRESH CYCLE "or" RAS-only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



5

4M × 4 Bit CMOS Quad CAS DRAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM44C4003A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4003A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4003A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4003A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Self Refresh Operation (LL-ver. only)
- Four separate CAS pins provide for separate I/O operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- · 4096 cycles/64ms refresh (Normal)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4003A/ALL/ASL is a high speed CMOS 4,194,304 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4003A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible and four separate CAS pins provide for separate I/O operation allowing this device to operate in parity mode.

The KM44C4003A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

· KM44C4003 AJ/ALJ/ALLJ/ASLJ


	_		$\overline{\mathcal{O}}$	$\overline{}$	
Vcc ⊏	1	0	-	28	□ Vss
DQ1 🗀	2			27	DQ₃
DQ ₂	3			26	DQ₄
₩⊏	4			25	□ CAS
RAS 🗀	5			24	□ ŌĒ
A11 🗀	6			23	□ A ¹ 9
CAS ₁	7		· .	22	□ CAS
CAS ₂	8			21	□ N.C.
A10 [9			20	□ A8
A ₀	10			19	□ A7
A₁ □	11			18	□ A ₆
A ₂ [12			17	□ A ₅
A ₃ [13		0	16	□ A4
Vcc □	14			15	□ v _{ss}
	$\overline{}$			_)	,

J: 400MIL

KM44C4003 AT/ALT/ALLT/ASLT KM44C4003 ATR/ALTR/ALLTR/ASLTR



T: 400MIL(Forward)



TR: 400MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~4	Data in/Out
Vss	Ground
RAS	Row Address Strobe
CAS1~CAS₄	Column Address Strobe
·W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage	Vcc	4.5	5.0	5.5	V	
Ground	Vss	0	0	0	V	
Input High Voltage	ViH	2.4	. —	Vcc + 1	V	
Input Low Voltage	VIL	-1.0	_	0.8	V	

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @tac=min.)	KM44C4003A/AL/ALL/ASL-5 KM44C4003A/AL/ALL/ASL-6 KM44C4003A/AL/ALL/ASL-7 KM44C4003A/AL/ALL/ASL-8	lcc1	•	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44C4003A KM44C4003AL KM44C4003ALL KM44C4003ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=Viн, RAS Cycling @tric=min.)	KM44C4003A/AL/ALL/ASL-5 KM44C4003A/AL/ALL/ASL-6 KM44C4003A/AL/ALL/ASL-7 KM44C4003A/AL/ALL/ASL-8	Icc3	-	90 80 70 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C4003A/AL/ALL/ASL-5 KM44C4003A/AL/ALL/ASL-6 KM44C4003A/AL/ALL/ASL-7 KM44C4003A/AL/ALL/ASL-8	ICC4	-	80 70 60 50	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C4003A KM44C4003AL KM44C4003ALL KM44C4003ASL	lccs	<u>.</u>	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tac=min.)	KM44C4003A/AL/ALL/ASL-5 KM44C4003A/AL/ALL/ASL-6 KM44C4003A/AL/ALL/ASL-7 KM44C4003A/AL/ALL/ASL-8	Icc6	-	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIн)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1~DQ4=Don't Care trc=31.25µs(L-Ver.) 62.5µs(SL-Ver.), tras=tras≤min~300ns	KM44C4003AL KM44C4003ASL	Icc7	-	450 350	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Parameter				Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4003ALL	lccs	<u>-</u>	300	μА
Input Leakage Current (Any input $0 \le V$ in $\le V$ cc+0.5V, all other pins not und	lı(L)	-10	10	μA	
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)		IO(L)	-10	10	μA
Output High Voltage Level (Ioн=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	рF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, Vcc=5.0V ± 0.5V, See notes 1,2)

B	Cb.al		-5		-6		-7	-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5,19
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	- 0		0		0		0		ns	3,19
Output buffer turn-off delay	toff	0	15	0	15	0_	20	0	20	ns	7,19
Transition time (rise and fall)	tτ	3	50	3	50	3	50	3	50	'ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	17
CAS hold time	tcsh	50		60		70		80		ns	18
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	24
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4,17
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5	-	ns	18
Row address set-up time	tasr	0.		0		0		0		ns	



AC CHARACTERISTICS (Continued)

	Ī		-5		-6		-7	-8			Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	17
Column address hold time	tcah	10		10		15		15		ns	17
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	17
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9,18
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	25
Write command hold time referenced to RAS	twcr	40		45	-	55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	18
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	ton	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0.		0		0		ns	8,17
CAS to W delay time	· tcwd	36		40		50		50		ns	8,17
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	17
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	18
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3,19
Fast Page mode cycle time	tPC	35		40		45		50		ns	20
Fast Page mode read-modify-write cycle time	tprwc	76		85		100		105		ns	20
CAS precharge time (Fast Page mode)	tcp	10		10		10		10		ns	21
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	22
OE to data delay	toed	13		15		20		20		ns	23
Output buffer turn off delay time from OE	toez	0	15	0	15	0,	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Oh al	-5		-6		-7		-8		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Motes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	tw1+	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15
Hold time CAS low to CAS high	tclch	5		5		5		5		ns	16

TEST MODE CYCLE

(Note.12)


P	0		-5		-6		-7	-8		11-14-	N
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11,13
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5,13
Access time from column address	taa		30		. 35		40		45	ns	3,11,13
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25,	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsri	55		65	·	75		85		ns	
Column address to RAS lead time	tral.	30		35		40		45		ns	
CAS to W delay time	tcwD	41		45		55		55		ns	8
RAS to W delay time	trwD	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
ŌE access time	toea		18		20		25		25	ns	
ŌĒ to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the trod(max) limit insures that trac(max) can be met. trod(max) is specified as a reference point only. If trod is greater than the specified trod(max) limit, then access time is controlled exclusively by trac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trach or tranh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.


- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by tax.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. In order to hold the address latched by the first CAS going low, the parameter tolor must be met.
- 17. The first CASx edge to transition low.
- 18. The last CASx edge to transition high.
- 19. Output parameter is referenced to corresponding CASx input.
- 20. Last rising CASx edge to next cycle's last rising CASx edge.
- 21. Last rising CASx edge to first falling CAS edge.
- 22. First DQx controlled by the first CASx to go low.
- 23. Last DQx controlled by the last CASx to go high.
- 24. Each CASx must meet minimum pulse width.
- 25. Last CASx to go low.

TIMING DIAGRAM READ CYCLE






TIMING DIAGRAM (Continued) WRITE CYCLE (EARLY WRITE)






WRITE CYCLE (OE CONTROLLED WRITE)






TIMING DIAGRAM (Continued) READ-MODIFY-WRITE CYCLE






FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)








FAST PAGE MODE READ-MODIFY-WRITE CYCLE





RAS ONLY REFRESH CYCLE


NOTE: W, OE=Don't Care



OPEN -


CAS-BEFORE-RAS REFRESH CYCLE NOTE: W, OE, A = Don't Care

DQ₁ ~ DQ₄ V_{OL} ---







HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




TEST MODE IN CYCLE






PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



4M ×4 Bit CMOS Quad CAS DRAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM44C4103A/AL/ALL/ASL-5	50ns	13ns	90ns
KM44C4103A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44C4103A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44C4103A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- Self Refresh Operation (LL-ver, only)
- Four separate CAS pins provide for separate I/O operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V±10% power supply
- · 2048 cycles/32ms refresh (Normal)
- · 2048 cycles/128ms refresh (Low power & Self Ref.)
- 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4103A/AL/ASL is a high speed CMOS 4,194,304 bit×4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4103A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.and four separate CAS pins provide for separate I/O operation allowing this device to operate in parity mode.

The KM44C4103A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM







KM44C4103 ATR/ALTR/ALLTR/ASLTR

PIN CONFIGURATION (Top Views)

• KM44C4103 AJ/ALJ/ALLJ/ASLJ



KM44C4103 AT/ALT/ALLT/ASLT



Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS1~CAS4	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

	· · · · · · · · · · · · · · · · · · ·								
Parameter	Symbol	Min	Тур	Max	Unit				
Supply Voltage	Vcc	4.5	5.0	5.5	٧				
Ground	Vss	0	0	0	٧				
Input High Voltage	ViH	2.4	_	Vcc + 1	٧				
Input Low Voltage	VIL	-1.0		0.8	٧				

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44C4103A/AL/ALL/ASL-5 KM44C4103A/AL/ALL/ASL-6 KM44C4103A/AL/ALL/ASL-7 KM44C4103A/AL/ALL/ASL-8	lcc ₁	-	110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44C4103A KM44C4103AL KM44C4103ALL KM44C4103ASL	ICC2	_	2 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM44C4103A/AL/ALL/ASL-5 KM44C4103A/AL/ALL/ASL-6 KM44C4103A/AL/ALL/ASL-7 KM44C4103A/AL/ALL/ASL-8	Іссз	-	110 100 90 80	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C4103A/AL/ASL-5 KM44C4103A/AL/ASL-6 KM44C4103A/AL/ASL-7 KM44C4103A/AL/ALL/ASL-8	ICC4	-	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C4103A KM44C4103AL KM44C4103ALL KM44C4103ASL	Iccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C4103A/ALI/ASL-5 KM44C4103A/ALI/ASL-6 KM44C4103A/ALI/ASL-7 KM44C4103A/ALI/ASL-8	Icc6	-	110 100 90 80	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1~DQ4=Don't Care tnc=62.5µs(L-Ver.) 125µs(SL-Ver.), tras=tras≤min~300ns	KM44C4103AL KM44C4103ASL	ICC7	-	400 300	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Symbol	Min	Max	Units	
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4103ALL	lccs	· <u>-</u>	300	μΑ
Input Leakage Current (Any input 0 ≤ Vin ≤ Vcċ+0.5V, all other pins not und	lı(L)	-10	10	μA	
Output Leakage Current (Data out is disabled, 0V≤Vout≤Vcc)		lo(L)	-10	10	μА
Output High Voltage Level (IoH=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		VoL	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A10)	Cin1	-	- 5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±0.5V, See notes 1,2)

			-5		-6		-7	-8		Units	N-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		. 20	ns	3,4,5,19
Access time from column address	taa		25		. 30		35		40	ns	3,11
CAS to output in Low-Z	tclz	0		0		0		0		ns	3,19
Output buffer turn-off delay	toff	0	15	0	15	0	20	0	20	ns	7,19
Transition time (rise and fall)	tr	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	17
CAS hold time	tcsH	50		60		70		80		ns	18
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	24
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4,17
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	18
Row address set-up time	tasr	0		0		0		0		ns	



AC CHARACTERISTICS (Continued)

			-5		-6		-7	-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	17
Column address hold time	tcah	10		10		15		15		ns	17
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	17
Read command hold time referenced to CAS	trich	0		. 0		0		0		ns	9,18
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	25
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwl	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	18
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8,17
CAS to W delay time	tcwp	36		40		50		50		ns	8,17
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		.65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	17
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	18
RAS to CAS precharge time	trpc	5		5		5		. 5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3,19
Fast Page mode cycle time	tPC	35		40		45		50		ns	20
Fast Page mode read-modify-write cycle time	tprwc	76		85		100		105		ns	20
CAS precharge time (Fast Page mode)	tcp	10		10		10		. 10		ns	21
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	TRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	22
OE to data delay	toed	13		15		20		20		ns	23
Output buffer turn off delay time from OE	toez	0	15	0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	0h.al	-5		-6		-7		-8		Haita	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		10		ns	İ
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15
Hold time CAS low to CAS high	tclch	5		5		5		5		ns	16

TEST MODE CYCLE

(Note.12)


			-5	-6		-7		-8		11-11-	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11,13
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5,13
Access time from column address	taa		30		35		40		45	ns	3,11,13
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tCAS	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	-
OE command hold time	toeh	- 18		20		25		25		ns	

NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- Assumes that trcp≥trcp (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.


- 11. Operation within the trad(max) limit insures that trad(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 32ms before and after self refresh, in order to meet refresh specification.
- 16. In order to hold the address latched by the first CASx going low. The parameter tolich must be met.
- 17. The first CASx edge to transition low.
- 18. The last CASx edge to transition high.
- Output parameter is referenced to corresponding CASx input.
- Last rising CASx edge to next cycle's last rising CASx edge.
- 21. Last rising CASx edge to first falling CASx edge.
- 22. First DQx controlled by the first CASx to go low.
- 23. Last DQx controlled by the last CASx to go high.
- 24. Each CASx must meet minimum pulse width.
- 25. Last CASx to go low.

TIMING DIAGRAM READ CYCLE






TIMING DIAGRAM (Continued) WRITE CYCLE (EARLY WRITE)






WRITE CYCLE (OE CONTROLLED WRITE)








TIMING DIAGRAM (Continued) READ-MODIFY-WRITE CYCLE








FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)








FAST PAGE MODE READ-MODIFY-WRITE CYCLE






RAS ONLY REFRESH CYCLE

NOTE: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \overline{W} , \overline{OE} , A = Don't Care







HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




TEST MODE IN CYCLE






PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



E

4M ×4 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM44C4004A/AL/ALL/ASL-5	50ns	13ns	90ns	20ns
KM44C4004A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM44C4004A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM44C4004A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- Fast Page Mode with Extended data out
- · Self Refresh operation (LL-ver. only)
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V \pm 10% power supply
- · 4096 cycles/64ms refresh (Normal)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4004A/AL/ASL is a high speed CMOS 4,194,304 bit×4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4004A/AL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44C4004A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)

• KM44C4004 AJ/ALJ/ALLJ/ASLJ AK/ALK/ALLK/ASLK

Vcc 4 1 0 24 7 VSS DQ1 | 2 23 DQ4 DQ2 [3 22 DQ3 21 CAS ₩ 🗖 4 RAS | 5 20日配 19 A9 A₁₁ 🗖 6 18 A8 A10 🗖 7 17 A7 A0 [Αι Д 16 A6 9 15 🗀 A₅ A₂ 🗖 10 A3 🗖 11 0 14 🗖 A4 Vcc 🗖 12 13 🗆 Vss

> J: 400MIL K: 300MIL

• KM44C4004 AT/ALT/ALLT/ASLT AS/ALS/ALLS/ASLS

V_{CC}

☐ 1 0 24 🗀 Vss DQ1 I 2 23 DQ4 DQ₂ 🖂 3 22 DQ3 ₩ 🖂 4 21 🗀 CAS RAS III 5 20 III OE A₁₁ [6 19 🗔 A9 A₁₀ 🖂 7 18 🗔 A8 A0 🖂 8 17 A7 A₁ 🖂 9 16 A6 A₂ [10 15 A₅ A₃ [11 0 14 🗀 A4 V_{CC} 🖂 12 13 Vss

> T: 400MIL(Forward) S: 300MIL(Forward)

• KM44C4004 ATR/ALTR/ALLTR/ASLTR ASR/ALSR/ALLSR/ASLSR

v _{ss} \square	24		1	П	vcc
DQ ₄ [23	0	2	П	DQ ₁
DQ ₃ III	22		3	П	DQ ₂
CAS I	21		4	П	\overline{W}
ŌĒ [20		5		RAS
A9 [19		6	П	A ₁₁
A8 [18		7		A ₁₀
A7 [17		8		Αo
A ₆ [[16		9		A ₁
A ₅	15		10		A 2
A4 [14	0	11		A ₃
Vss [13		12		Vcc
				l	

TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	٧
Voltage on Vcc Supply Relative to Vss Vcc		-1 to + 7.0	٧
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Parameter Symbol		Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧٠
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	_	Vcc + 1	V
Input Low Voltage	VIL	-1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44C4004A/AL/ALL/ASL-5 KM44C4004A/AL/ALL/ASL-6 KM44C4004A/AL/ALL/ASL-7 KM44C4004A/AL/ALL/ASL-8	lcc ₁	<u>.</u>	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=ViH)	KM44C4004A KM44C4004AL KM44C4004ALL KM44C4004ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @tac=min.)	KM44C4004A/AL/ALL/ASL-5 KM44C4004A/AL/ALL/ASL-6 KM44C4004A/AL/ALL/ASL-7 KM44C4004A/AL/ALL/ASL-8	Іссз	-	90 80 70 60	mA mA mA mA
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C4004A/AL/ALL/ASL-5 KM44C4004A/AL/ALL/ASL-6 KM44C4004A/AL/ALL/ASL-7 KM44C4004A/AL/ALL/ASL-8	ICC4	• .	100 90 80 70	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C4004A KM44C4004AL KM44C4004ALL KM44C4004ASL	Iccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C4004A/AL/ALL/ASL-5 KM44C4004A/AL/ALL/ASL-6 KM44C4004A/AL/ALL/ASL-7 KM44C4004A/AL/ALL/ASL-8	Icce	-	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1~DQ4=Don't Care tRc=31.25µs(L-Ver.) 62.5µs(SL-Ver.), tRAS=tRAS≤min~300ns	KM44C4004AL KM44C4004ASL	lcc7	_	450 350	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Parameter				Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4004ALL	Iccs	-	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under t	H(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (loL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±0.5V, See notes 1,2)

Test condition: Vih/Vii=2.4V/0.8V, Voh/Voi=2.0V/0.8V, Output Loading CL=100pF

Day-re-share	Cb.al		-5		-6	-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc .	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcız	3		3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		2		3		ns	3.
Output buffer turn-off delay from CAS	tcez	3	13	. 3	15	3	20	3	20	ns	7,15
Transition time (rise and fall)	tr	2	50	2	50	2	50	2	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	trsh	13		15		20		20	•	ns	
CAS hold time	tcsh	38		45		50		60		ns	16
CAS pulse width	tcas	8	10K	10	10K	15	10K	20	10K	ns	4
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	11
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	

AC CHARACTERISTICS (Continued)

Parameter			-5	-6			-7	-8			Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	. 8		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	TRAL	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twcH	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	13		15		20		20		ns	
Write command to CAS lead time	tcwL	8		10		15		20		ns	
Data set-up time	tos	0		0		. 0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tdhr	40		45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (L-ver)	tref		128		128		128		128	ms	
Refresh period (SL-ver)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwD	36		40		50		50		ns	8
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS oprecharge to W delay time	tcpwd	53		60		70		75		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		1,5		15		ns	
RAS to CAS precharge time	trpc	- 5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Hyper Page cycle time	thpc	20		24		29		34		ns	17
Hyper Page read-modify-write cycle time	thprwc	62		71		86		96		ns	17
CAS precharge time (Hyper Page Cycle)	tcp	10		10		10		10		ns	
RAS pulse width (Hyper Page Cycle)	trasp	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	TRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

D	0		-5	-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Joints	Notes
Output buffer turn off delay time from OE	toez	3	13	3	. 15	3	20	3	20	ns	7
OE command hold time	toeh	13		15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	12
Write command hold time (Test mode in)	twтн	10		10		10		10		ns	12
W to RAS precharge time (C-B-R refresh)	twrp	10	,	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
Output data hold time	tDOH	5		5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	13	3	15	3	20	3	20	ns	7,16
Output buffer turn off delay from W	twez	3	13	3	15	3	20	3	20	ns	7
W to data delay	twed	15		15		20		20		ns	
OE to CAS hold time	toch	5		5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		5		ns	
OE precharge time	toep	5		5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		5		ns	
RAS pulse width (LL-ver)	trass	100		100		100		100		μs	15
RAS precharge time (LL-ver)	trps	90		110		130		150		ns	15
CAS hold time (LL-ver)	tchs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

Parameter	Combal		-5	-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115	,	135		155	i	ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	43		20		55		65		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwD	7,8		90		105	,	115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Hyper Page cycle time	tHPC	25		29		34		39		ns	
Hyper Page read-modify-write cycle time	tHPRWC	67		76		91		101		ns	

TEST MODE CYCLE (Continued)

Parameter			-5		-6		-7		-8		
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS pulse width (Hyper Page Cycle)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

TEST MODE DESCRIPTION

The KM44C4004A/AL/ASL is the CMOS DRAM organizied 4,194,304 words by 4 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s)the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode". the 4Mx4 DRAM can be tested as if it were a 1Mx4

DRAM. \overline{W} and \overline{CAS} before \overline{RAS} Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", and " \overline{CAS} before \overline{RAS} Refresh Cycle" or " \overline{RAS} Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " \overline{W} and \overline{CAS} before \overline{RAS} Refresh Cycle" peforms the refresh operation with internal CBR refresh address counter. The "Test Mode" function reduces test time(1/4 in cases of N test pattern)


NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, without the and thereor.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either trach or trach must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tREZ(max),tCEZ(max), tWEZ(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcp (min), Assumn tr=2.0ns




TIMING DIAGRAMS READ CYCLE







TIMING DIAGRAMS (Continued) WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE (EARLY WRITE)



HYPER PAGE READ-MODIFY-WRITE CYCLE




HYPER PAGE READ AND WRITE MIXED CYCLE






TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

Note: OE, Address=Don't Care







TEST MODE IN CYCLE

Note: OE, Address: Don't Care

TRAS

VIH

VIL

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

VIH

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS

TRAS


TRAS




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



Ė

4M × 4 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trc	tHPC
KM44C4104A/AL/ALL/ASL-5	50ns	13ns	90ns	20ns
KM44C4104A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM44C4104A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM44C4104A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- · Fast Page Mode with Extended data out
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- · 2048 cycles/32ms refresh (Normal)
- · 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44C4104A/ALL/ASL is a high speed CMOS 4,194,304 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44C4104A/AL/ALL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44C4104A/AL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

24 Vss

23 DQ4

22 DQ3

21 CAS

20 DE

19 A9

18 🗖 A8

17 A7

16 A6

15 A5

14 A4

13 Vss

•	KM44C4104	AJ/ALJ/ALLJ/ASLJ
		AK/ALK/ALLK/ASLK

Vcc □ DQ1 [2

DQ2 ₩d

RAS C 5

N.C. 🗖 6

A₁₀ 🗖

A0 [8

A₁

A₂ 🗖 10

A3 🗖 11

Vcc 🗆 12

AS/ALS/ALLS/ASLS

· KM44C4104 ATR/ALTR/ALLTR/ASLTR ASR/ALSR/ASLSR

Vcc I⊑	10		24	П	Vss
DQ1 🖂	2		23		DQ ₄
DQ ₂	3		22	П	DQ_3
w□	4		21	П	CAS
RAS I	5		20		ŌĒ
N.C.	6		19	口	A ₉
A ₁₀ [7		18		A ₈
A0 🗀	8		17	口	A ₇
A1 🖂	9		16	口	A ₆
A2 [10		15	口	A_5
A3 [11	0	14	戸	A ₄
Vcc Œ	12		13	Þ	v_{ss}
				l	

KM44C4104 AT/ALT/ALLT/ASLT

24 1 🖂 Vcc · Vss 🖂 DQ4 I 23 2 DQ1 0 3 🗀 👊 CAS 1 21 4 🗀 W 5 ED RAS 6 월 N.C. A9 [19 7 A10 A₈ [18 8 🗀 🗛 A7 [17 ____ A₁ A6 [16 A₅ [15 10 🗀 A2 A4 III 14 0 11 A3 12 - V_{CC} Vss 🖂 13

J: 400MIL K: 300MIL T: 400MIL(Forward) S: 300MIL(Forward) TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W .	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C .
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH :	2.4		Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @tnc=min.)	KM44C4104A/AL/ASL-5 KM44C4104A/AL/ASL-6 KM44C4104A/AL/ALL/ASL-7 KM44C4104A/AL/ALL/ASL-8	lcc1	-	110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44C4104A KM44C4104AL KM44C4104ALL KM44C4104ASL	lcc2		2 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM44C4104A/AL/ASL-5 KM44C4104A/AL/ASL-6 KM44C4104A/AL/ALL/ASL-7 KM44C4104A/AL/ALL/ASL-8	Іссз	-	110 100 90 80	mA mA mA mA
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C4104A/AL/ASL-5 KM44C4104A/AL/ASL-6 KM44C4104A/AL/ALL/ASL-7 KM44C4104A/AL/ALL/ASL-8	ICC4	-	110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM44C4104A KM44C4104AL KM44C4104ALL KM44C4104ASL	· lccs	<u>-</u>	1 300 200 200	mA μA μA μA
/ CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C4104A/AL/ASL-5 KM44C4104A/AL/ASL-6 KM44C4104A/AL/ASL-7 KM44C4104A/AL/ALL/ASL-8	lcce	-	110 100 90 80	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(Viн)=Vcc-0.2V Input Low Voltage(Viι)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1~DQ4=Don't Care trc=62.5μs(L-Ver.) 125μs(SL-Ver.), tras=tras≤min~300ns	KM44C4104AL KM44C4104ASL	ICC7	<u>-</u>	400 300	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	r	Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=Vcc-0.2V or 0.2V DQ1-DQ4=Vcc-0.2V, 0.2V or Open	KM44C4104ALL	lccs	-	300	μΑ
Input Leakage Current (Any input 0 ≤ Vin ≤ Vcc+0.5V, all other pins not und	ler test=0 volts.)	· lı(L)	-10	• 10	μА
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		IO(L)	-10	10	μΑ
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one Hyper page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A10)	Cin1		5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ		7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±0.5V, See notes 1,2)

Test condition: Vih/Vii=2.4V/0.8V, Voh/Voi=2.0V/0.8V, Output Loading CL=100pF

			-5		-6		-7		-8	1114	Mata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		. 15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		2		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	13	3	15	3	20	3	20	ns	7,15
Transition time (rise and fall)	tτ	2	50	2	50	2	50	2	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsh	38	* .	45		50		60		ns	16
CAS pulse width	tcas	8	10K	10	10K	15	10K	20	10K	ns	4
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	11
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	



AC CHARACTERISTICS (Continued)

			-5		-6		-7		-8	11-24-	Mada
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10	to see	10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	8		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwl	13		15		20		20		ns	
Write command to CAS lead time	tcwL	8		10		15		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		32	ms	
Refresh period (L-ver)	tref		128		128		128		128	ms	
Refresh period (SL-ver)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwo	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS oprecharge to W delay time	tcpwd	53		60		70		75		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Hyper Page cycle time	thpc	20		24		29		34		ns	17
Hyper Page read-modify-write cycle time	thprwc	62		71		86		96		ns	17
CAS precharge time (Hyper Page Cycle)	tcp	10		10		10		10		ns	
RAS pulse width (Hyper Page Cycle)	trasp	50	200K	60	.200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	TRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		-7		-8		11-74-	Nata
		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	13	3	15	3	20	3	20	ns	7 .
OE command hold time	toeh	13		15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	12
Write command hold time (Test mode in)	twтн	10		10		10		10		ns	12
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twrh	10		10		10		10		ns	
Output data hold time	tDOH	5		5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	13	3	15	3	20	3	20	ns	7,15
Output buffer turn off delay from W	twez	3	13	3	15	3	20	3	20	ns	7
W to data delay	twed	15		15		20		20		ns	
OE to CAS hold time	toch	5		5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		5		ns	
OE precharge time	toep	5		5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		5		ns	
RAS pulse width (LL-ver)	trass	100		100		100		100		μs	16
RAS precharge time (LL-ver)	trps	90		110		130		150		ns	16
CAS hold time (LL-ver)	tchs	-50		-50		-50		-50		ns	16

TEST MODE CYCLE

(Note.12)

Parameter	Symbol	-5		-6		-7		-8		Haita	
		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsh	43		20		55		65		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwD	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Hyper Page cycle time	tHPC	25		29		34		39		ns	
Hyper Page read-modify-write cycle time	thprwc	67		76		91		101		ns	



TEST MODE CYCLE (Continued)

Parameter	0	-5		-6		-7		-8		11-11-	
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS pulse width (Hyper Page Cycle)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

TEST MODE DESCRIPTION

The KM44C4104A/AL/ASL is the CMOS DRAM organizied 4,194,304 words by 4 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s)the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode". the 4Mx4 DRAM can be tested as if it were a 1Mx4

DRAM. W and CAS before RAS Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", and "CAS before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "W and CAS before RAS Refresh Cycle" peforms the refresh operation with internal CBR refresh address counter. The "Test Mode" function reduces test time(1/4 in cases of N test pattern)


NOTES

- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, without the and therewo.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcAc.
- 5. Assumes that trco≥trco (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- Either trach or trach must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tREZ(max), tCEZ(max), tWEZ(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcp (min), Assumn tT=2.0ns




TIMING DIAGRAMS READ CYCLE







WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE (EARLY WRITE)



HYPER PAGE READ-MODIFY-WRITE CYCLE




HYPER PAGE READ AND WRITE MIXED CYCLE






TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

Note: OE, Address=Don't Care










TEST MODE IN CYCLE







PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



Ė

16M × 1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

,	trac	tCAC	trc
KM41V16000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM41V16000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM41V16000A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Common I/O using Early Write
- Single+3.3V \pm 0.3V power supply
- 4096 cycles/64ms refresh(Normal)
- 4096 cycles/128ms refresh(Low power & Self Ref.)
- · 4096 cycles/256ms refresh(Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages

GENERAL DESCRIPTION


The Samsung KM41V16000A/AL/ASL is a high speed CMOS 16,777,216 bit×1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM41V16000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM41V16000A/AL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

• KM41V16000 AJ/ALJ/ALLJ/ASLJ • KM41V16000 AT/ALT/ASLT • KM41V16000 ATR/ALTR/ASLTR /AK/ALK/ASLK /AS/ALS/ASLS /ASR/ALSR/ASLSR/ASSRSR

	$\overline{}$				`	
Voo [1	0		24	þ	v_{ss}
р ф	2			23	şþ	Q
N.C 🗆	3			2	įþ	N.C
w c	4			2	þ	CAS
RAS C	5			20	þ	N.C
A11 🗆	6			19	þ	A ₉
					ŀ	
A ₁₀ [7			18	зþ	A8
A ₀ □	8		-	10	þ	A ₇
A1 [9			16	þ	A ₆
A2 🗆	10			15	þ	A ₅
. Аз 🗆	11		0	14	þ	A ₄
VDD [12			13	þ	v_{ss}
- (_)	

24 🔲 Vss 23 🗖 Q DШ 2 N.C □ 3 22 N.C $\overline{\mathbf{w}} \square$ 21 D CAS RAS IL. 20 🗔 N.C 5 A11 🖂 19 🗔 A9 18 🗖 A8 A10 [A₀ [17 __ A₇ A1 [9 16 A₂ 🖂 10 15 □ A₅ A₃ 🖂 11 14 🖽 A4 0 13 🗀 Vss V_{DD} 🖂 12

VSS 🖂 24 1 1 VDD 2 🗀 D Q III 23 N.C 🖂 22 3 🗀 N.C CAS LL 21 ₄b w 5 I RAS N.C 🖂 20 6 🗖 A11 A9 11 19 7 A 10 A8 🖂 18 □ A₀ A7 [17 ___ A₁ A₆ 🖂 16 A'5 15 10 🗀 A2 A4 🖂 14 11 🗀 A₃ Vss 🖂 13 12 🗀 V_{DD}

J : 400MIL K : 300MIL

T: 400MIL(Forward) S: 300MIL(Forward) TR : 400MIL(Reverse) SR : 300MIL(Reverse)

Pin Name	Pin Function					
A0-A11	Address inputs					
D	Data In					
Q	Data Out					
RAS	Row Address Strobe					
CAS	Column Address Strobe					
W	Read/Write Input					
Vcc	Power(+3.3V)					
VDD	Ground					
N.C.	No connection					

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 ~ 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5 ~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vno	3.0	3.3	3.6	V
Ground	Vss	. 0 ,	0	0	V
Input High Voltage	ViH	2.0		VDD + 0.3	V
Input Low Voltage	VIL	-0.3	_	0.8	. V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @tnc=min.)	lcc ₁ .	_	80 70 60	mA mA mA	
Standby Current (RAS=CAS=W=VIH)	KM41V16000A KM41V16000AL KM41V16000ALL KM41V16000ASL	ICC2	-	2 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS-VIH, RAS Cycling @trc=min.)	KM41V16000A/AL/ALL/ASL-6 KM41V16000A/AL/ALL/ASL-7 KM41V16000A/AL/ALL/ASL-8	lcc3	<u>-</u>	80 70 60	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM41V16000A/AL/ALL/ASL-6 KM41V16000A/AL/ALL/ASL-7 KM41V16000A/AL/ALL/ASL-8	ICC4	-	70 60 50	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM41V16000A KM41V16000AL KM41V16000ALL KM41V16000ASL	Iccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM41V16000A/AL/ALL/ASL-6 KM41V16000A/AL/ALL/ASL-7 KM41V16000A/AL/ALL/ASL-8	Icc6	-	80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VII+)=VDD-0.2V Input Low Voltage (VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=31.25µS(L-Ver.) 62.5µS(SL-Ver.), TRAS=TRAS min.~300ns	KM41V16000AL KM41V16000ASL	lcc7	-	450 350	μ Α μ Α
Self Refresh Current RAS=CAS=0.2V W= A0-A11=VDD-0.2V or 0.2V D, Q=VDD-0.2V, 0.2V or Open	KM41V16000ALL	lccs	-	250	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ IN $\le V$ DD+0.3V, all other pins not under test=0 volts.)	l(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤VDD)	IO(L)	-10	10	μA
Output High Voltage Level (IOH=-2mA)	Voн	2.4	-	V
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	V

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	CIN1	-	7	pF
Input Capacitance (A0-A11)	CIN2	-	5	pF
Input Capacitance (RAS, CAS, W)	CIN3	-	7	рF
Input Capacitance (Q)	Соит	-	7	pF

AC CHARACTERISTICS (0°C \le TA \le 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

Test Condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

Parameter	0		- 6	- 7		- 8		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tċac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		. 0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	. 0	20	ns	- 7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tre	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsh	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	-40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	

AC CHARACTERISTICS (Continued)

_			- 6		- 7		- 8		N-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10	-	ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns.	
Write command hold time referenced to RAS	twcr	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		20		20		ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	ton	10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (Low power & self Ref.)	tref		128		128	,	128	ms	
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to ₩ delay time	tcwp	15		20		20		ns	8
RAS to W delay time	trwo	60		70		80		ns	8
Column address to W delay time	tawd	30		35		40		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tCPA		35	-	40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	60		70		75		ns	
CAS precharge time (Fast Page mode)	tcp .	10	-	10		10		ns	
RAS pulse width (Fast Page mode)	trasp	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twth	10		10		10		ns	-
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		- 10		10		ns	
RAS pulse width (C-B-R refresh)	trass	100		100		100		μs	15
RAS precharge time (C-B-R refresh)	tRPS	110		130		150		ns	15
CAS hold time (C-B-R refresh)	tcнs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

	Cumbal		- 6	- 7		, -8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	tRAC		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras .	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	65		75		. 85		ns	
Column address to RAS lead time	tral	35		40		45		ns	
CAS to W delay time	tcwp	20		25		25		ns	8
RAS to W delay time	trwo	65	-	75		85		ns	8
Column address to W delay time	tawd	35		40		45		ns	8
Fast Page mode cycle time	tpc	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	65		75		80		ns	
RAS pulse width (Fast Page Mode)	trasp	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		40		45		50	ns	3

NOTES


- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 100pF and Voh=2.0V(lout=2mA), Vol=0.8V(lout=2mA)
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, tRWD, tcWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwD≥tcwD(min), tRWD≥ tRWD(min) and tAWD≥tAWD(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.




TIMING DIAGRAMS


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE








FAST PAGE MODE READ-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: W = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: W, A=Don't Care




TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



TEST MODE IN CYCLE

Note: D, Address: Don't Care





TEST MODE DESCRIPTION

The KM41V16000A/AL/ASL is the RAM organized 16,777,216 words by 1 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit Ao, A1, A10 and A11 are not used. If, upon reading, 16 bits are equal (all "1"s or "0"s) the Q pin indicates a "1".


If they were not equal, the Q pin would indicate a "0". In

"Test Mode", the 16M DRAM can be tested as if it were a 1M \times 1 DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or " \overline{RAS} -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/16 in cases of N test pattern).




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M ×4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

,	trac	tCAC	trc
KM44V4000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44V4000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44V4000A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- TTL compatible inputs and outputs
- · Early Write or output enable controlled write
- · Single+3.3V ± 0.3V power supply
- · 4096 cycles/64ms refresh (Normal DRAM)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44V4000A/AL/ASL is a high speed CMOS 4,194,304 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, minicomputers, graphics and high performance portable computers.

The KM44V4000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44V4000A/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

• KM44V4000 AJ/ALJ/ALLJ/ASLJ /AK/ALK/ALLK/ASLK

• KM44V4000 AT/ALT/ALLT/ASLT /AS/ALS/ALLS/ASLS


• KM44V4000 ATR/ALTR/ALLTR/ASLTR /ASR/ALSR/ALLSR/ASLSR



J: 400MIL K: 300MIL

VDD [10		24		V _{SS}
DQ1	2		23	П	DQ ₄
DQ ₂ [[_	3		22	П	DQ_3
w□	4		21.	П	CAS
RAS I	5		20	П	N.C
A ₁₁ [6 .		19	П	A ₉
A ₁₀	7		18	В	Α8
A0 🖂	8		17	Н	Α7
A1 [9		16		A ₆
A ₂ [10		15	П	A ₅
A ₃ [11	0	14	Н	A_4
VDD I	12		. 13		V_{SS}

T: 400MIL(Forward) S: 300MIL(Forward)



TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 ~ 4.6	٧
Voltage on VDD Supply Relative to Vss	VDD	-0.5 ~ 4.6	v
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.0		VDD + 0.3	· V
Input Low Voltage	VIL	-0.3	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @tac=min.)	KM44V4000A/AL/ALL/ASL-6 KM44V4000A/AL/ALL/ASL-7 KM44V4000A/AL/ALL/ASL-8	lcc1	<u>-</u>	80 70 60	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44V4000A KM44V4000AL KM44V4000ALL KM44V4000ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM44V4000A/AL/ALL/ASL-6 KM44V4000A/AL/ALL/ASL-7 KM44V4000A/AL/ALL/ASL-8	Iccs	-	80 70 60	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44V4000A/AL/ALL/ASL-6 KM44V4000A/AL/ALL/ASL-7 KM44V4000A/AL/ALL/ASL-8	ICC4	-	70 60 50	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM44V4000A KM44V4000AL KM44V4000ALL KM44V4000ASL	ICC5	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44V4000A/AL/ALL/ASL-6 KM44V4000A/AL/ALL/ASL-7 KM44V4000A/AL/ALL/ASL-8	Icc6	-	80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VII)=VDD-0.2V Input Low Voltage (VII)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=31.25µS(L-Ver.) 62.5µS(SL-Ver.), TRAS=TRAS min.~300ns	KM44V4000AL KM44V4000ASL	Icc7	-	450 350	μA μA
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=VDD-0.2V or 0.2V DQ1~DQ4=VDD-0.2V, 0.2V or Open	KM44V4000ALL	Iccs	-	250	μΑ



5

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le VIN \le VDD+0.3V$, all other pins not under test=0 volts.)	lı(L)	-10	10	μА
Output Leakage Current (Data out is disabled, 0V≤Vouт≤VDD)	lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-2mA)	Voн	2.4	-	V
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	٧

*NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \le TA \le 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

Test Condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

	Cb. a.l.		- 6		- 7	- 8		1 Inda	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac,		15		20		20	ns	3,4,5
Access time from column address	taa	-	30		35		40	ns	3,11
CAS to output in Low-Z	tcız	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60		ns _.	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsh	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	

AC CHARACTERISTICS (Continued)

	0-1-1		- 6		- 7		- 8		Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	
Row address hold time	trah	10		10		. 10		ns	
Column address set-up time	tasc	Ò		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		. 0		0		ns	9
Write command hold time	twch	10	•	15		15		ns	
Write command hold time referenced to RAS	twcr	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		20		20		ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	ton	10		15		- 15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal DRAM only)	tref		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwd	85		100		110		ns	8
Column address to W delay time	tawd	55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		ns	
RAS pulse width (Fast Page mode)	trasp	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	



5

AC CHARACTERISTICS (Continued)

Parameter	Symbol		- 6		- 7		- 8	Units	Notes
	Зупьог	Min	Max	Min	Max	Min	Max	Ullits	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twтн	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twn	10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


Parameter	Completed		- 6		- 7		- 8		Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	. 115		135	,	155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsn	65		75		85		ns	
Column address to RAS lead time	tral	35		40		45		ns	
CAS to W delay time	tcwp	45		55		55		ns	8
RAS to W delay time	trwo	90	,	105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Fast Page mode cycle time	tPC	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		40		45		50	ns	3
OE access time	toea		20		25		25	ns	
ŌĒ to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25		25		ns	

NOTES

- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 100pF and Voh=2.0V(lout=2mA), Vol=0.8V(lout=2mA)
- 4. Operation within the trcd(max) limit insures that trac(max) can be met. trcd(max) is specified as a reference point only. If trcd is greater than the specified trcd(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, tRWD, tcWD and tAWD are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs ≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwD≥tcwD(min), tRWD≥ tcwD(min) and tawD≥tcwD(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toFF(max) and toEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS READ CYCLE







TIMING DIAGRAMS (Continued) WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , $\overline{OE} = Don't$ care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \overline{W} =V_{IH}, \overline{OE} , A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: W, OE, A=Don't Care




TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)







TEST MODE IN CYCLE





TEST MODE DESCRIPTION


The KM44V4000A/ALL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit Ao and A1 are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test

Mode", the 4M \times 4 DRAM can be tested as if it were a 1M \times 4 DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or " \overline{RAS} -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).


PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



5

4M ×4 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM44V4100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM44V4100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM44V4100A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early Write or output enable controlled write
- Single+3.3V±0.3V power supply
- · 2048 cycles/32ms refresh (Normal DRAM)
- · 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44V4100A/AL/ASL is a high speed CMOS 4,194,304 bit × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44V4100A/AL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44V4100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)




• KM44V4100 AT/ALT/ALLT/ASLT /AS/ALS/ALLS/ASLS

• KM44V4100 ATR/ALTR/ALLTR/ASLTR /ASR/ALSR/ALLSR/ASLSR

	_	∇		
VDD [10		24	□ Vss
DQ1	2		23	DQ3
DQ2	3		22	DQ4
₩□	4		21	□ CAS
RAS C	5		20	□ N.C
N.C	6		19	A9
A ₁₀ [7		18	D A8
A ₀ [8		17	□ A7
A1 [9		16	□ A ₆
A ₂ [10		15	□ A ₅
Аз 🗆	11	0	14	D A₄
VDD 🗆	12 -		13	□ Vss
				l





J: 400MIL K: 300MIL T: 400MIL(Forward) S: 300MIL(Forward) TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 ~ 4.6	v
Voltage on VDD Supply Relative to Vss	VDD	-0.5 ~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.0	_	VDD + 0.3	V
Input Low Voltage	VIL	-0.3		0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44V4100A/AL/ALL/ASL-6 KM44V4100A/AL/ALL/ASL-7 KM44V4100A/AL/ALL/ASL-8	ICC1		100 90 80	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44V4100A KM44V4100AL KM44V4100ALL KM44V4100ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM44V4100A/AL/ALL/ASL-6 KM44V4100A/AL/ALL/ASL-7 KM44V4100A/AL/ALL/ASL-8	lcc3	_	100 90 80	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44V4100A/AL/ALL/ASL-6 KM44V4100A/AL/ALL/ASL-7 KM44V4100A/AL/ALL/ASL-8	ICC4	-	80 70 60	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM44V4100A KM44V4100AL KM44V4100ALL KM44V4100ASL	Iccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44V4100A/AL/ALL/ASL-6 KM44V4100A/AL/ALL/ASL-7 KM44V4100A/AL/ALL/ASL-8	Iccs	-	100 90 80	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VIH)=VDD-0.2V Input Low Voltage (VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care Trac=62.5µS(L-Ver.) 125µS(SL-Ver.), Tras=Tras min.~300ns	KM44V4100AL KM44V4100ASL	ICC7	-	400 300	μ Α μ Α
Self Refresh Current RAS=CAS=0.2V W=OE= A0-A10 = VDD-0.2V or 0.2V DQ1~DQ4=VDD-0.2V, 0.2V or Open	KM44V4100ALL	Iccs		250	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ IN $\le V$ DD+0.3V, all other pins not under test=0 volts.)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vou)	lo(L)	-10	10	μΑ
Output High Voltage Level (Ioн=-2mA)	Voн	2.4	-	٧
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A10)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

Test Condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

Parameter	Symbol	-	- 6		- 7		- 8	Units	Notes
Parameter	Эушрог	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tCAC		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	. 0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsn	60	,	70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	- 50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	

AC CHARACTERISTICS (Continued)

	0		- 6	!	- 7		- 8		N. 4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcn	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		20		20	,	ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	tDH	10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal DRAM only)	tref		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwd	85		100		110		ns	8
Column address to W delay time	tawd	55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	tRPC	. 5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns ·	
Fast Page mode read-modify-write cycle time	tPRWC	85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		ņs	
RAS pulse width (Fast Page mode)	TRASP	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Out put buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Cumbal		6		- 7		- 8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Mores
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twrn	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twnp	10	•	10		10		ns	
W to RAS hold time (C-B-R refresh)	twan	10		10		10		ns,	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)


B	Simbol.		- 6		- 7		- 8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	65		75		85		ns	
Column address to RAS lead time	tral	35		40		45		ns	
CAS to W delay time	tcwp	45		55		55		ns	8
RAS to W delay time	trwd	90		105		115		ns ,	8
Column address to W delay time	tawd	60		70		75		ns	8
Fast Page mode cycle time	tPC	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	90		105		110		ns	
RAS pulse width (Fast Page Mode)	TRASP	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		40		45		50	ns	3
OE access time	toea		20		25		25	ns	
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25		25		ns	

NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 100pF and Voh=2.0V(louT=2mA), Vol=0.8V(louT=2mA)
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwb(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trach or tranh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS READ CYCLE







WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\overline{W}=V_{IH}$, \overline{OE} , A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)


NOTE: W, OE, A=Don't Care




TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)







TEST MODE IN CYCLE






TEST MODE DESCRIPTION

The KM44V4100A/ALL/ASL is the RAM organized 4,194,304 words by 4 bit, it is internally organized 1, 048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit Ao and A1 are not used. If, upon reading, four bits on one D/Q pin are equal (all "1"s or "0"s) the D/Q pin indicates a "1". If they were not equal, the D/Q pin would indicate a "0". In "Test


Mode", the $4M\times 4$ DRAM can be tested as if it were a $1M\times 4$ DRAM. \overline{W} , \overline{CAS} -BEFORE- \overline{RAS} Cycle (Test Mode in Cycle) puts the device into "Test Mode". And " \overline{CAS} -BEFORE- \overline{RAS} REFRESH CYCLE" or " \overline{RAS} -only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test time (1/4 in cases of N test pattern).

PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M × 4 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM44V4004A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM44V4004A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM44V4004A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- Fast Page Mode with Extended data out
- Self Refresh Operation (LL-ver. only)
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- LVTTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+3.3V ± 0.3V power supply
- · 4096 cycles/64ms refresh (Normal)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44V4004A/ALL/ASL is a high speed CMOS 4,194,304 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44V4004A/AL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM44V4004A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

• KM44V4004 AJ/ALJ/ALLJ/ASLJ AK/ALK/ALLK/ASLK



J : 400MIL K : 300MIL

• KM44V4004 AT/ALT/ALLT/ASLT AS/ALS/ALLS/ASLS



T: 400MIL(Forward) S: 300MIL(Forward)

• KM44V4004 ATR/ALTR/ALTR/ASLTR ASR/ALSR/ALLSR/ASLSR

V II	24		1	□ VDD
V _{SS} 🖂				
DQ4 [23	0	. 2	DQ1
DQ3 I	22		3	DQ2
CAS III	21		4	⊐ı ₩
Œ. I	20		5	□ RAS
A9 [19		6	A11
A8 🖂	18		7	A ₁₀
A7 [17		8	□ A ₀
A ₆ [16		9	□ A ₁
A5 🗀	15		10	A ₂
A4 🖂	14	0	11	□ A ₃
Vss 🖂	13		12	□ VDD

TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~DQ4	Data In/Out
Vss .	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5~ 4.6	V
Voltage on Voo Supply Relative to Vss	VDD	-0.5~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C.
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	· V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.0		VDD + 0.3	V
Input Low Voltage	VIL	-0.3		0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44V4004A/AL/ALL/ASL-6 KM44V4004A/AL/ALL/ASL-7 KM44V4004A/AL/ALL/ASL-8	lcc ₁	-	80 70 60	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44V4004A KM44V4004AL KM44V4004ALL KM44V4004ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM44V4004A/AL/ALL/ASL-6 KM44V4004A/AL/ALL/ASL-7 KM44V4004A/AL/ALL/ASL-8	lcc3	· _	80 70 60	mA mA mA
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44V4004A/AL/ALL/ASL-6 KM44V4004A/AL/ALL/ASL-7 KM44V4004A/AL/ALL/ASL-8	ICC4	<u>-</u>	90 80 70	mA mA mA
Standby Current (RAS=CAS=W=Vpd-0.2V)	KM44V4004A KM44V4004AL KM44V4004ALL KM44V4004ASL	lccs	<u>-</u> '	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44V4004A/AL/ALL/ASL-6 KM44V4004A/AL/ALL/ASL-7 KM44V4004A/AL/ALL/ASL-8	Icc6	-	80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VII)=VDD-0.2V Input Low Voltage (VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1~DQ4=Don't Care txc=31.25μs(L-Ver.) 62.5μs(SL-Ver.), txas=txas min.~300ns	KM44V4004AL KM44V4004ASL	Icc7	-	450 350	μA μA
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=VDD-0.2V or 0.2V DQ1~DQ4=VDD-0.2V, 0.2V or Open	KM44V4004ALL	lccs	-	250	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ IN $\le V$ DD+0.3V, all other pins not under test=0 volts.)	lıL	-10	10	μA
Output Leakage Current (Data out is disabled, 0V \le Vout \le VdD)	loL	-10	10	μA
Output High Voltage Level (Ioн=-2mA)	Vон	2.4		٧
Output Low Voltage Level (IoL=2mA)	VoL	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz))

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	_	7	pF
Output Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

Test condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

B	Sumb at		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
OE to output in Low-Z	toLz	3		3		3		ns	3
Output buffer turn-off delayfrom CAS	tcez	3	15	3	20	3	20	ns	7,14,16
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsh	45		50		60		ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	

AC CHARACTERISTICS (Continued)

_			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		10		15		ns	•
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcn	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		20		20		ns	
Write command to CAS lead time	tcwL	10		15		20		ns	
Data set-up time	tos .	0		0		0		ns	10
Data hold time	ton	- 10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to ₩ delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwo	85		100		110		ns	- 8
Column address to W delay time	tawd	55		65		70		ns	8
CAS precharge to W delay time	tcpwp	60		70		75		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa		35		40		45	. ns	3
Hyper Page cycle time	tHPC	24		29		34		ns.	17
Hyper Page read-modify-write cycle time	thprwc	71		86		96		ns	17
CAS precharge time (Hyper Page cycle)	tcp	10		10		10		ns	
RAS pulse width (Hyper Page cycle)	trasp	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	



5

AC CHARACTERISTICS (Continued)

D	Comple at		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	15	. 3	20	3	20	ns	7,14
OE commend hold time	toeh	15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twth	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		ns	
Output data hold time	tрон	5		5		5		ns	7,16
OE to CAS hold time	tосн	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width(Hyper Page cycle)	twpe	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	15	3	20	3	20	ns	7,14,16
Output buffer turn off delay from W	twez	3	15	3	20	. 3	20	ns	7,14
W to data delay	twed	15		20		20		ns	
RAS pulse width (LL-Ver)	trass	100		100		100		μs	15
RAS precharge time (LL-Ver)	trps	110		130		150		ns	15
CAS hold time (LL-Ver)	tchs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

	0		-6		-7	-8		I lada	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	tRAC		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		20		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	20		55		65		ns	
Column address to RAS lead time	tRAL	35		40		45		ns	
CAS to W delay time	tcwp	45		55		55		ns	8
RAS to W delay time	trwo	90		105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Hyper Page mode cycle time	tHPC	29		34		39		ns	
Hyper Page mode read-modify-write cycle time	thprwc	76		91		101		ns	
RAS pulse width (Hyper Page Mode)	trasp	65	200,000	75	200,000	85	200,000	ns	

TEST MODE CYCLE(Continued)

Parameter	Symbol	-6		-7		-8		11	Makaa
		Min	Max	Min	Max	Min	Max	Units	Notes
Access time from CAS precharge	tcpa		40		45		50	ns	
OE access time	toea		20		25		25	ns	3
OE to data delay	toed	20		25		25		ns	
OE command hold time	tоен	20		25		25		ns	

TEST MODE DESCRIPTION

The KM44V4004A/AL/ASL is the CMOS DRAM organized 4,194,304 words by 4 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 4Mx4 DRAM can be tested as if it were a 1Mx4 DRAM.

W and CAS before RAS Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", And "CAS before RAS Refresh Cycle" or RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "W and RAS Refresh Cycle" peforms.the refresh operation with internal CBR refresh address counter. The "Test Mode" funcition reduces test time (1/4 in cases of N test pattern)


NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, without the and there.
- 3. Measured with a load equivalent to 100pF and Voh=2.0V(lout=2mA), Vol=0.8V(lout=2mA)
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcAc.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), trwb≥ trwb(min) and tawb≥tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. trwz(max), tcez(max), twez(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcp(min), Assumn tr=2.0ns




TIMING DIAGRAMS READ CYCLE







WRITE CYCLE (EARLY CYCLE)




WRITE CYCLE (OE CONTROLLED WRITE)







HYPER PAGE READ CYCLE,




HYPER PAGE WRITE CYCLE (EARLY WRITE)



HYPER PAGE READ-MODIFY-WRITE CYCLE




HYPER PAGE READ AND WRITE MIXED CYCLE






TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care



CAS-BEFORE-RAS REFRESH CYCLE

Note: OE, Address=Don't Care








TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS tcsn CAS tASC tCAH COLUMN ADDRESS **READ CYCLE** ŌΕ DQ₁-DQ₄ VALID DATA-OUT WRITE CYCLE w Œ DQ1-DQ4 VALID DATA-IN **READ-MODIFY-WRITE** ŌĒ t_{OED}_ DQ₁-DQ₄ V_{I/OL} VALID DATA-OUT DON'T CARE

TEST MODE IN CYCLE







PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)

Units: Inches (millimeters)



24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



4M ×4 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trac	tHPC
KM44V4104A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM44V4104A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM44V4104A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- · Fast Page Mode with Extended data out
- · Self Refresh Operation (LL-ver. only)
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · LVTTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+3.3V ± 0.3V power supply
- 2048 cycles/32ms refresh (Normal)
- · 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM44V4104A/ALL/ASL is a high speed CMOS 4,194,304 bit \times 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM44V4104A/AL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM44V4104A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (Top Views)

• KM44V4104 AJ/ALJ/ALLJ/ASLJ AK/ALK/ALLK/ASLK

24 V_{SS} DQ1 🗆 2 23 DQ4 DQ2 3 22 DQ3 ₩d 21 CAS 20 D OE RAS II 5 19 A9 N.C [6 A 10 📮 18 A8 7 17 A7 8 16 🗆 A₆ A₂ [10 15 A5 14 A4 A₃ [11 0 VDD [12 13 Vss

J: 400MIL K: 300MIL

• KM44V4104 AT/ALT/ALLT/ASLT AS/ALS/ALLS/ASLS



T: 400MIL(Forward) S: 300MIL(Forward)

• KM44V4104 ATR/ALTR/ASLTR ASR/ALSR/ALLSR/ASLSR

v _{ss} \square	.24		1	□ V _{DD}
DQ4 [23	0	2	DQ1
DQ₃ [22		3	□ DQ2
CAS I	21		4	□ W
OE I	20		5	□ RAS
A9 🖂	19		6	□ N.C
A8 🗀	18 .		7	□ A ₁₀
A7 🗀	17		8	□ A ₀
A ₆ 🖂	16		9	□ .A₁
A5 [15		10	□ A ₂
A₄	14	0	11	□ A ₃
Vss 🖂	13		12	□ Voo
	<u></u>			

TR: 400MIL(Reverse) SR: 300MIL(Reverse)

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~4	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Parameter Symbol		Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5~ 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.0		VDD + 0.3	V
Input Low Voltage	VIL	-0.3		0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @tac=min.)	KM44V4104A/AL/ALL/ASL-6 KM44V4104A/AL/ASL-7 KM44V4104A/AL/ASL-8	lcc1	_	100 90 80	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM44V4104A KM44V4104AL KM44V4104ALL KM44V4104ASL	Icc2	-	2 1 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM44V4104A/AL/ALL/ASL-6 KM44V4104A/AL/ALL/ASL-7 KM44V4104A/AL/ALL/ASL-8	Іссз	_	100 90 80	mA mA mA
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44V4104A/AL/ALL/ASL-6 KM44V4104A/AL/ALL/ASL-7 KM44V4104A/AL/ALL/ASL-8	ICC4	-	100 90 80	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM44V4104A KM44V4104AL KM44V4104ALL KM44V4104ASL	Iccs	<u>-</u>	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44V4104A/AL/ALL/ASL-6 KM44V4104A/AL/ALL/ASL-7 KM44V4104A/AL/ALL/ASL-8	Icc6	-	100 90 80	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VII-)=VDD-0.2V Input Low Voltage (VII.)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V,DQ1~DQ4=Don't Care trc=62.5\(\mu\s(L-Ver.)\) 125\(\mu\s(SL-Ver.)\), tras=tras min.~300ns	KM44V4104AL KM44V4104ASL	Icc7	-	400 300	μ Α μ Α
Self Refresh Current RAS=CAS=2.0V W=OE=A0-A10=VDD-0.2V or 0.2V DQ1~DQ4=VDD-0.2V, 0.2V or Open	KM44V4104ALL	Iccs	-	250	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ in $\le V$ DD+0.3V, all other pins not under test=0 volts.)	hu	-10	10	μА
Output Leakage Current (Data out is disabled, 0V ≤ VouT ≤ VDD)	loL	-10	10	μА
Output High Voltage Level (IoH=-2mA)	Vон	2.4	-	V
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz))

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A10)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	<u>-</u>	7	pF
Output Capacitance (DQ1~DQ4)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

Test condition: Vih/ViI=2.0V/0.8V, Voh/VoI=2.0V/0.8V, Output Loading CL=100pF

Parameter	Symbol		-6		-7	-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tCAC		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tclz	3		3		3		ns	3
OE to output in Low-Z	touz	3		3		3		ns	3
Output buffer turn-off delay from CAS	toff	3	15	3	50	3	20	ns	7,14,16
Transition time (rise and fall)	tτ	2	50	2	20	2	50	ns	2
RAS precharge time	tRP	40		50		60		ns	
RAS pulse width	tras	60	10,000	- 70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsh	45		50		60		ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	



AC CHARACTERISTICS (Continued)

_	T		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		.10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		. 0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		20		20		ns	
Write command to CAS lead time	tcwL	10		15		20		ns	
Data set-up time	tos	Ó		0		0		ns	10
Data hold time	ton	10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwo	85		100		110		ns	8
Column address to W delay time	tawd	55		65	,	70		ns	8
CAS precharge to W delay time	tcpwd	60		70		75		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Hyper Page cycle time	tHPC	24		29		34		ns	17
Hyper Page read-modify-write cycle time	thprwc	71		86		96		ns	17
CAS precharge time (Hyper Page cycle)	tcp	10		10		10		ns	
RAS pulse width (Hyper Page cycle)	trasp	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45	-	ns	
OE access time	toea		15		20		20	ns	
OE to data delay	tOED	15		20		20		ns	



AC CHARACTERISTICS (Continued)

	0		-6		-7		-8		Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Mores
Output buffer turn off delay time from OE	toez	3	15	3	20	3	20	ns	7,14
OE commend hold time	toeh	15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twth	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		. 10		ns	
W to RAS hold time (C-B-R refresh)	twrh	10		10		10		ns	
Output data hold time	tDOH	5		5		5		ns	7,16
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width(Hyper Page cycle)	twpe	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	15	3	20	3	20	ns	7,14,16
Output buffer turn off delay from W	twez	3	15	3	20	- 3	20	ns	7,14
W to data delay	twed	15		20	,	20		ns	
RAS pulse width (LL-Ver)	trass	100		100		100		μs	15
RAS precharge time (LL-Ver)	trps	110		130		150		ns	15
CAS hold time (LL-Ver)	tcнs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

	Cb.al		-6		-7		-8	Unite	Netes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tCAC		20		20		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras -	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsh	20		55		65		ns	
Column address to RAS lead time	tral	35		40		45		ns	
CAS to W delay time	tcwp	45		55		55		ns	8
RAS to W delay time	trwd	90		105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Hyper Page mode cycle time	tHPC	29		34		39		ns	
Hyper Page mode read-modify-write cycle time	thprwc	76		91		101	-	ns	
RAS pulse width (Hyper Page Mode)	trasp	65	200,000	75	200,000	85	200,000	ns	

TEST MODE CYCLE(Continued)

	0	-6		-7		-8		11-14-	N-t
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Access time from CAS precharge	tcpa		40		45		50	ns	
OE access time	toea		20		25		25	ns	3
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25		25	-	ns	

TEST MODE DESCRIPTION

The KM44V4104A/AL/ASL is the CMOS DRAM organized 4,194,304 words by 4 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 4Mx4 DRAM can be tested as if it were a 1Mx4 DRAM.

W and CAS before RAS Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", And "CAS before RAS Refresh Cycle" or RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "W and RAS Refresh Cycle" performs the refresh operation with internal CBR refresh address counter. The "Test Mode" funcition reduces test time (1/4 in cases of N test pattern)


NOTES

- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, without the and thereor.
- Measured with a load equivalent to 100pF and Voh=2.0V(lout=2mA), Vol=0.8V(lout=2mA)
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.


- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tREZ(max), tCEZ(max), tWEZ(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcp(min), Assumn tr=2.0ns




TIMING DIAGRAMS READ CYCLE









WRITE CYCLE (OE CONTROLLED WRITE)







HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE (EARLY WRITE)



HYPER PAGE READ-MODIFY-WRITE CYCLE




HYPER PAGE READ AND WRITE MIXED CYCLE






TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




RAS-ONLY REFRESH CYCLE

Note: W, OE=Don't Care



CAS-BEFORE-RAS REFRESH CYCLE

Note: OE, Address=Don't Care








TIMING DIAGRAMS (Continued) CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE RAS tcsa CAS tASC COLUMN **READ CYCLE** ŌΕ DQ₁-DQ₄ VALID DATA-OUT WRITE CYCLE w ŌΕ DQ₁-DQ₄ **READ-MODIFY-WRITE** tCAC ŌĒ toed VALÌD DATA-IN VALID DATA-OUT DON'T CARE

TEST MODE IN CYCLE









PACKAGE DIMENSIONS

24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (300MIL)

Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II) (300MIL, Forward and Reverse Type)




PACKAGE DIMENSIONS 24-LEAD PLASTIC SMALL OUT-LINE J-LEAD (400MIL)


Units: Inches (millimeters)




24-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE (400MIL, Forward and Reverse Type)



NOTES





6

2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM48C2000A/AL/ALL/ASL-5	50ns	13ns	90ns
KM48C2000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48C2000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48C2000A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Byte Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode Capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- · 4096 cycles/64ms refresh (Normal)
- 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages

GENERAL DESCRIPTION


The Samsung KM48C2000A/AL/ASL is a high speed CMOS 2,097,152 bit × 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48C2000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48C2000A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)

KM48	C2000	Δ.Ι/ΔΙ.	I/AL L	J/ASLJ

	_		\ \	,	`	
V _{CC} □	1	0	_		28	□ vss
DQ1 🗀	2				27	DO8
DQ ₂	3				26	□ DQ7
DQ ₃	4				25	
DQ4	5				24	□ DQ5
. ₩ ⊏	6				23	□ CAS
RAS [7				22	□ <u>oe</u>
A ₁₁	8				21	□ A9
A10 [9				20	□ A8′
A ₀	10				19	□ A7
A1 🗀	11				18	□ A6
A ₂	12				17	□ A ₅
A ₃	13		0		16	□ A4
Vcc □	14		-		15	□ vss
	•				J	,

· KM48C2000 AT/ALT/ALLT/ASLT · KM48C2000 ATR/ALTR/ALLTR/ASLTR

Vcc I	1 0		28	□ Vss	
DQ ₁	2		27	DQ8	
DQ ₂ [3		26	□ DQ ₇	
DQ ₃ \Box	4		25	□ DQ ₆	
DQ4 [5		24	DQ ₅	
w□	6		23	□ CAS	
RAS L	7		22	□ ŌĒ	
, A11 🖂	8		21	□ A ₉	
A10 [9		20	A8	
A ₀ □	10		19	□ A ₇	
A1 [11		18	□ A ₆	
A ₂ 🖂	12		17-	A₅	
A3 🗔	13	_	16		
Vcc □	14	O	15	⊐ Vss	
·					

	• • • •			
ľ				1
Vss Œ	28	_	1	□ Vcc
DQ8 I	27	0	2	DQ₁
DQ7 🖂	26		3	□ DQ2
DQ ₆ III	25		4	∏ DQ₃
DQ5 [[]	24		5	II DQ₄
CAS Œ	23		-6	bow ⋅
ŌĒ 🎞	22		7	□ RAS
A9 [21		8	A ₁₁
A8 Ⅲ	20		9	□ A10
A7 🗀	19		10	A₀
A6 🗔	18		11	□ A₁
A5 [[_	17		12	_∐ A2
A4 🖂	16	_	13	1 A₃
Vss Œ	15	O	14	⊐ Vcc
	١			1

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	mA ·

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	_	Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @tnc=min.)	KM48C2000A/AL/ALL/ASL-5 KM48C2000A/AL/ALL/ASL-6 KM48C2000A/AL/ALL/ASL-7 KM48C2000A/AL/ALL/ASL-8	Icc ₁	-	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=ViH)	KM48C2000A KM48C2000AL KM48C2000ALL KM48C2000ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM48C2000A/ALI/ASL-5 KM48C2000A/ALI/ASL-6 KM48C2000A/ALI/ASL-7 KM48C2000A/ALI/ASL-8	Іссз	<u>-</u>	90 80 70 60	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48C2000A/AL/ALL/ASL-5 KM48C2000A/AL/ALL/ASL-6 KM48C2000A/AL/ALL/ASL-7 KM48C2000A/AL/ALL/ASL-8	ICC4	-	80 70 60 50	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM48C2000A KM48C2000AL KM48C2000ALL KM48C2000ASL	.lccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @ tnc=min.)	KM48C2000A/ALI/ASL-5 KM48C2000A/ALI/ASL-6 KM48C2000A/ALI/ASL-7 KM48C2000A/ALI/ASL-8	ICC6	-	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VI+)=Vcc-0.2V Input Low Voltage(VIL)=0.2V $\overline{CAS}=\overline{CAS}$ -Before- \overline{RAS} Cycling or 0.2V $\overline{DIN}=Don't$ Care $\overline{TRC}=31.25\mu S(L-Ver.)$ 62.5 $\mu S(SL-Ver.)$, $\overline{TRAS} \le 300ns$	KM48C2000AL KM48C2000ASL	ICC7	-	450 350	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

Parameter			Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM48C2000ALL	Iccs	- -	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under	r test=0 volts.)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)		lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-5mA)		Voн	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7 ·	pF
Input Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±0.5V, See notes 1,2)

Parameter	Symbol	- 5		- 6		-7		- 8		1114	
		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	, 3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		, 40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	ໍ 15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	. 5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	



AC CHARACTERISTICS (Continued)

Parameter			- 5	- 6		- 7		- 8		11-2-	Nesse
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	-
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		-0		ns	9
Read command hold time referenced to RAS	terh	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	tRWL	15		15		20		20	· · · · · · · ·	ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		- 10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		. 0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	tRWD	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		5	, i	ns	
CAS precharge time (C-B-R counter test cycle)	tCPT	20		20	-	30		30		ns	-
Access time from CAS precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tPC	35		40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
CAS precharge time (Fast Page mode)	tCP	10		10		10		10		ns	
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	
OE to data delay	tOED	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	13	0	15	0	20	0	20	ns	
OE command hold time	toeh	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	0 h al	- 5		- 6		-7		- 8		l lada	
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twrn	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

Parameter	Combal	- 5		- 6		-7		- 8		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Jinus	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width .	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		. 25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwd	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		ns	8
Column address to W delay time	tawo	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tPRWC	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	٠,
OE command hold time	toeh	18		20		25		25		ns	


NOTES

- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tdhr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwc(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a


- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.

TIMING DIAGRAMS


READ CYCLE








WRITE CYCLE (OE CONTROLLED WRITE)








READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE











RAS-ONLY REFRESH CYCLE

Note: W, OE = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, OE, A=Don't Care





CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W, OE, A=Don't Care




HIDDEN REFRESH CYCLE (READ)





CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE










PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)








28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



6

2M ×8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM48C2100A/AL/ALL/ASL-5	50ns	13ns	90ns
KM48C2100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48C2100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48C2100A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- Byte Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+5.0V ± 10% power supply
- · 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)


GENERAL DESCRIPTION

The Samsung KM48C2100A/AL/ASL is a high speed CMOS 2,097,152 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.


The KM48C2100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

The KM48C2100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



KM48C2100 AT/ALT/ALLT/ASLT



KM48C2100 ATR/ALTR/ALLTR/ASLTR

				L	
Vss Œ	28		1		Vcc
DQ ₈ [27	O	2	П	DQ ₁
DQ ₇	26		3	П	DQ_2
DQ ₆ [25		4		DQ_3
DQ ₅	24		5	П	DQ_4
CAS III	23		6	П	\overline{W}
ŌĒ 🎞	22		7	Н	RAS
A9 🖂	21		8	П	N.C
A8 🖂	20		9	П	A ₁₀
A7 🖂	19		10	П	A ₀
A ₆ [18		11	П	A ₁
.A ₅ [17		12	П	A_2
A4 [16	•	13	П	A_3
Vss II	15 [′]	Q	14	П	Vcc
	ı			ľ	

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)

ABSOLUTE MAXIMUM RATINGS

Parameter	eter Symbol		Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet, Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	- 0	0	0	٧
Input High Voltage	ViH	2.4	· <u></u>	Vcc + 1	٧
Input Low Voltage	VIL	-1.0	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @tac=min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8	lcc1	-	110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=ViH)	KM48C2100A KM48C2100AL KM48C2100ALL KM48C2100ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @ tяс=min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8	lcc3	-	110 100 90 80	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @ tpc=min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8	ICC4	<u>-</u>	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM48C2100A KM48C2100AL KM48C2100ALL KM48C2100ASL	lccs	<u>-</u>	1 300 200 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tac=min.)	KM48C2100A/AL/ALL/ASL-5 KM48C2100A/AL/ALL/ASL-6 KM48C2100A/AL/ALL/ASL-7 KM48C2100A/AL/ALL/ASL-8	lcc6	-	110 100 90 80	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VI+)=Vcc-0.2V Input Low Voltage(VI-)=0.2V $\overline{\text{CAS}}$ = $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V $\overline{\text{DIN}}$ = $\overline{\text{DOn't}}$ Care $\overline{\text{TRC}}$ =62.5 μ S(L-Ver.) 125 μ S(SL-Ver.), $\overline{\text{TRAS}}$ \leq 300ns	KM48C2100AL KM48C2100ASL	Icc7	_	400 300	μ Α μ Α



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM48C2100ALL	Iccs	Iccs -		
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not u	inder test=0 volts.)	h(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤ VouT ≤ Vcc)		lo(L)	-10	10	μΑ
Output High Voltage Level (IOH=-5mA)		Voн	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A10)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1-DQ8)	Сро		7	pF

AC CHARACTERISTICS (0°C≤Ta≤70°C, Vcc=5.0V±10%, See notes 1,2)

D	0		- 5	- 6		-7		- 8		11-14-	N-4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tclz	0		0		0		0	,	ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tr	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	٠
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsh	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	1.77
Row address set-up time	tasr	0		0		0		0		ns	

AC CHARACTERISTICS (Continued)

	Combal		- 5		- 6		- 7	- 8			NI - 1
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		45		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trah	0		0		0		0		ns	
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		- 20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwo	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tCPA		30		35		40		45	ns	3
Fast Page mode cycle time	tpc	35		40		45	,	50		ns	
Fast Page mode read-modify-write cycle time	tprwc	76		85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		10		ns	
RAS pulse width(Fast Page mode)	trasp	50	200000	60	200000	70	200000	80	200000	ns	
RAS hold time from CAS precharge	TRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	0	20	ns	
ŌE command hold time	toeh	13		15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter		- 5		- 6		-7		- 8			Maka
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	
Write command hold time (Test mode in)	twth	10		10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	90		110		130		150		ns	. 15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		-50		ńs	15

TEST MODE CYCLE

(Note 12)


			- 5		- 6		- 7		- 8	11-11-	N-4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	55	·	65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwd	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Fast Page mode cycle time	tPC	40		45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	81		90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tCPA		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	tOED	18		20		25	-	25		ns	
OE command hold time	toeh	18		20		25		25		ns	

- 1. An initial pause of 200 µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved. 2. VIH(min) and VIL(max) are reference levels for of the data out is indeterminate.
- measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the tRCD(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD ≥tRCD (max).
- 6. tan, twon, tohn are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs > twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), tRwb≥ tRWD(min) and tAWD ≥ tAWD(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition
- 9. Either trich or trich must be satisfied for a read cvcle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the $\overline{\mathbf{W}}$ leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS

READ CYCLE






WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)








READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




DON'T CARE






RAS-ONLY REFRESH CYCLE

Note: \overline{W} , \overline{OE} = Don't care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: $\overline{W} = V_{IH}$, \overline{OE} , A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W. OE, A=Don't Care



HIDDEN REFRESH CYCLE (READ)





tos

tрн


VALID DATA

ŌĒ

DQ₁-DQ₈

DON'T CARE

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



6

$2M \times 8$ Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM48C2004A/AL/ALL/ASL-5	50ns	13ns	90ns	20 ns
KM48C2004A/AL/ALL/ASL-6	60ns	15ns	110ns	24 ns
KM48C2004A/AL/ALL/ASL-7	70ns	20ns	130ns	29 ns
KM48C2004A/AL/ALL/ASL-8	80ns	20ns	150ns	34 ns

- · Fast Page Mode with Extended data out
- Self Refresh Operation (LL-ver. only)
 Byte Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- . Fast parallel test mode capability
- . TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single +5.0V ±10% power supply
- · 4096 cycles/64ms refresh (Normal)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages

GENERAL DESCRIPTION


The Samsung KM48C2004A/AL/ASL is a high speed CMOS 2,097,152 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48C2004A/AL/ALL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48C2004A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

• KM48C2004 AJ/ALJ/ALLJ/ASLJ	KM48C2004 AT/ALT/ALLT/ASLT	KM48C2004 ATR/ALTR/ALLTR/ASLTR
V _{CC} 1 0 28 V _{SS}	V _{CC} 1 0 28 1 V _{SS}	Vss II 28 1 1 Vcc
DQ ₂ □ 3 26 □ DQ ₇	DQ ₁	DQ7
DQ ₃	DQ3	DQ ₆
W ☐ 6 23 ☐ CAS RAS ☐ 7 22 ☐ OE A11 ☐ 8 21 ☐ A9	W 1 6 23 1 CAS RAS 1 7 22 1 OE A11 1 8 21 1 A9	CAS □ 23 6 □ ₩ OE □ 22 7 □ RAS A9 □ 21 8 □ A11
A ₁₀ = 9 20 A ₈ A ₀ = 10 19 A ₇	A ₁₀	A ₈
A ₁ 11	A ₁ : 11	A ₆
A ₃ 13	A ₃ 1 ₃ 1 ₆ A ₄ V _{CC} 1 ₄ O 1 ₅ V _{SS}	A ₄ 16
J : 400MIL	T : 400MIL (Forword)	TR : 400MIL (Reverse)

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W.	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	٧
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	W ·
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4		Vcc + 1	V
Input Low Voltage	VIL	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @tac=min.)	KM48C2004A/AL/ALL/ASL-5 KM48C2004A/AL/ALL/ASL-6 KM48C2004A/AL/ALL/ASL-7 KM48C2004A/AL/ALL/ASL-8	Icc ₁	, -	90 80 70 60	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM48C2004A KM48C2004AL KM48C2004ALL KM48C2004ASL	lcc2	-	2 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM48C2004A/AL/ALL/ASL-5 KM48C2004A/AL/ALL/ASL-6 KM48C2004A/AL/ALL/ASL-7 KM48C2004A/AL/ALL/ASL-8	lcc3	<u>-</u>	90 80 70 60	mA mA mA mA
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48C2004A/AL/ALL/ASL-5 KM48C2004A/AL/ALL/ASL-6 KM48C2004A/AL/ALL/ASL-7 KM48C2004A/AL/ALL/ASL-8	ICC4	<u>-</u>	100 90 80 70	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM48C2004A KM48C2004AL KM48C2004ALL KM48C2004ASL	ICC5	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tac=min.)	KM48C2004A/AL/ALL/ASL-5 KM48C2004A/AL/ALL/ASL-6 KM48C2004A/AL/ALL/ASL-7 KM48C2004A/AL/ALL/ASL-8	ICC6	-	90 80 70 60	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VIH)=Vcc-0.2V Input Low Voltage(VIL)=0.2V, CAS=CAS-Before-RAS Cycling or 0.2V, DQ1~DQ8=Don't Care, tRc=31.25\(\mu\s(L-Ver.)\) 62.5\(\mu\s(SL-Ver.)\) tRAS=tRASmin~300ns	KM48C2004AL KM48C2004ASL	lcc7	- -	450 350	μ Α μ Α

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Parameter				Units
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM48C2004ALL	lccs	- -	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not und	l(L)	-10	10	μA	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	.μΑ
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (loL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE (TA=25°C, Vcc=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ8)	Сра	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, Vcc=5.0V±0.5V, See notes 1,2)

Test condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

B			-5		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	13	3	15	3	20	3	20	ns	7,14,15
Transition time (rise and fall)	tr	2	50	2	50	2	50	2	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsh	38		45		50		60		ns	
CAS pulse width	tcas	8	10K	10	10K	15	10K	20	10K	ns	16
RAS to CAS delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11,



AC CHARACTERISTICS (Continued)

			-5		-6		-7		-8	11-11-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tasr	0		0		. 0		0		ns	
Row address hold time	trah	10		10		10	,	10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	8		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0	****	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60	-	ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	- 13		15		20		20		ns	
Write command to CAS lead time	tcwL	8		10		15		20		ns	
Data set-up time	tos	0		0		. 0		0		ns	10
Data hold time	ton	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64		64	ms	
Refresh period (L-ver)	tref		128		128		128		128	ms	
Refresh period (SL-ver)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwd	36		40		50		50		ns	8
RAS to W delay time	trwd	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS address to W delay time	tcpwd	53		60		.70		75		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10	_	10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		- 5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Hyper Page cycle time	tHPC	20		24		29		34		ns	17
Hyper Page read-modify-write cycle time	thprwc	62		71		86		96		ns	17
CAS precharge time (Hyper Page Cycle)	tcp	8		10		10		10		ns	
RAS pulse width(Hyper Page Cycle)	trasp	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	

AC CHARACTERISTICS (Continued)

D	0		-5		-6 .		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	13	3	15	3	20	3	20	ns	7,14
OE command hold time	toeh	13		15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		10		ns	12
Write command hold time (Test mode in)	twth	10		10		10		10		. ns	12
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10	-	10		ns	
Output data hold time	tDOH	5		5		5		5		ns	
Output buffer turn off delay from RAs	trez	3	13	3	15	3	20	3	20	ns	7,14,15
Output buffer turn off delay from \overline{W}	twez	3	13	3	15	3	20	3	20	ns	7,14
W to data delay	twed	15		15		20		20		ns	
OE tó CAS hold time	toch	5		5		5		5		ns	
CAS hold time to OE	tcho	5		5		5		5		ns	
OE precharge time	toep	5		5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		5		ns	
RAS pulse width (LL-ver)	trass	100		100		100		100		μs	16
RAS precharge time (LL-ver)	trps	90		110		130		150		ns	16
CAS hold time (LL-ver)	tchs	-50		-50		-50		-50		ns	16

TEST MODE CYCLE

(Note.12)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11,13
Access time from CAS	tcac		18		20		25		25	ns	3,4,5,13
Access time from column address	taa		30		35		40		45	ns	3,11,13
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsH	43		50		55		65		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	tRWD	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Hyper Page cycle time	thPC	25		29		34		39		ns	17
Hyper Page read-modify-write cycle time	thprwc	67		76		91		101		ns	17

TEST MODE CYCLE (Continued)

Parameter	0	-5		-6		-7		-8		11-11-	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS pulse width (Hyper Page Cycle)	trasp	55	200,000	65	200,000	75	200,000	8 5	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

TEST MODE DESCRIPTION

The KM48C2004A/AL/ALL/ASL is the CMOS DRAM organized 2,097,152 words by 8 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 2Mx8 DRAM can be tested as if it were a 1Mx8 DRAM.

 \overline{W} and \overline{CAS} before \overline{RAS} Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", and " \overline{CAS} before \overline{RAS} refresh Cycle" or " \overline{RAS} Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " \overline{W} and \overline{CAS} before \overline{RAS} Refresh Cycle" peforms the refresh operation with internal CBR refresh address counter. The "test Mode" function reduces test time (1/2 in cases of N test pattern).

NOTES


- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, except the and therework.
- Measured with a load equivalent to 2 TTL loads and 100pF
- 4. Operation within the trcd(max) limit insures that trac(max) can be met. trcd(max) is specified as a reference point only. If trcd is greater than the specified trcd(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tcez(max), toez(max) trez(max) and twez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcp(min), Assumn tτ=2.0ns



TIMING DIAGRAM


READ CYCLE






WRITE CYCLE (EARLY WRITE)

NOTE: Dout = OPEN



WRITE CYCLE (OE CONTROLLED WRITE)


NOTE: Dout = OPEN








READ - MODIFY - WRITE CYCLE






HYPER PAGE READ CYCLE






HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open






HYPER PAGE READ-MODIFY-WRITE CYCLE








HYPER PAGE READ AND WRITE MIXED CYCLE






RAS-ONLY REFRESH CYCLE

NOTE : \overline{W} , \overline{OE} , $D_{IN} = Don't$ care $D_{OUT} = Open$



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: W, OE, A = Don't Care








HIDDEN REFRESH CYCLE (READ)






HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dout = OPEN










TEST MODE IN CYCLE


NOTE: OE, A = Don't Care






PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



$2M \times 8$ Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trc	tHPC
KM48C2104A/AL/ALL/ASL-5	50ns	13ns	90ns	20ns
KM48C2104A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM48C2104A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM48C2104A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- · Fast Page Mode with Extended data out
- · Self Refresh Operation (LL-ver. only)
- · Byte Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- · Single +5.0V ± 10% power supply
- · 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM48C2104A/ALL/ASL is a high speed CMOS 2,097,152 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48C2104A/AL/ALL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM48C2104A/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)





• KM48C2104 AT/ALT/ALLT/ASLT



T: 400MIL(Forward)

				_
Vss 🗆	28	_	1	□ Vcc
DQ8 🎞	27	O	2	□ DQ1
DQ7 🖂	26		3	□ DQ ₂
DQ ₆ III	25		4	II DO₃
DQ ₅ [24		5	□ DQ4
CAS III	23		6	⊐ı W
ŌĒ Œ	22		7	□ RAS
A9 🖂	21		8	□ N.C
A8 🕮	20		9	□ A ₁₀
A7 🖂	19		10	□ A ₀
A6 □	18		11	A₁

KM48C2104 ATR/ALTR/ALLTR/ASLTR

TR: 400MIL(Reverse)

12 🔟 A₂

13 🗖 A₃

14 🗇 Vcc

A₅ [17

A₄ 🖂 16

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4		Vcc + 1	٧
Input Low Voltage	VIL	-1.0		0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	<u> </u>	Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM48C2104A/AL/ALL/ASL-5 KM48C2104A/AL/ALL/ASL-6 KM48C2104A/AL/ALL/ASL-7 KM48C2104A/AL/ALL/ASL-8	Icc1		110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM48C2104A KM48C2104AL KM48C2104ALL KM48C2104ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=Viн, RAS Cycling @trc=min.)	KM48C2104A/AL/ALL/ASL-5 KM48C2104A/AL/ALL/ASL-6 KM48C2104A/AL/ALL/ASL-7 KM48C2104A/AL/ALL/ASL-8	Іссз	<u>-</u>	110 100 90 80	mA mA mA mA
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48C2104A/AL/ASL-5 KM48C2104A/AL/ASL-6 KM48C2104A/AL/ASL-7 KM48C2104A/AL/ASL-8	ICC4	-	110 100 90 80	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc-0.2V)	KM48C2104A KM48C2104AL KM48C2104ALL KM48C2104ASL	lccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tac=min.)	KM48C2104A/ALL/ASL-5 KM48C2104A/AL/ALL/ASL-6 KM48C2104A/AL/ALL/ASL-7 KM48C2104A/AL/ALL/ASL-8	Icc6	-	110 100 90 80	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(VI+)=Vcc-0.2V Input Low Voltage(VI+)=0.2V, \overline{CAS} = \overline{CAS} -Before- \overline{RAS} Cycling or 0.2V, DQ1~DQ8=Don't Care \overline{tRC} =62.5 μ s(L-Ver.) 125 μ s(SL-Ver.), \overline{tRAS} = \overline{tRAS} min~300ns	KM48C2104AL KM48C2104ASL	lcc7	-	400 300	μA μA

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Symbol	Min	Max	Units	
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=Vcc-0.2V or 0.2V DQ1-DQ8=Vcc-0.2V, 0.2V or Open	KM48C2104ALL	lccs	-	300	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not unc	lı(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V≤Vouτ≤Vcc)		lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A10)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \le TA \le 70°C, Vcc=5.0V \pm 0.5V, See notes 1,2)

Test condition: Vih/Vil=2.4V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

	0		-5		-6		-7	-8		Units	Natar
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		3		ns	3
Output buffer turn-off delay	tcez	3	13	3	- 15	3	20	3	20	ns	7,14,15
Transition time (rise and fall)	tr	2	50	2	50	2	50	2	50	ns	2
RAS precharge time	trp	30		40		50		60	•	ns	
RAS pulse width	tras	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	trsh	13		15		20		20		ns	
CAS hold time	tcsh	38		45		50		60		ns	
CAS pulse width	tcas	8	10K	10	10K	15	10K	20	10K	ns	16
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11



AC CHARACTERISTICS (Continued)

_			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		Ó		0		ns	
Row address hold time	trah	10		10		-10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	8		10		15		15		ns	
Column address hold time referenced to RAS	tar	40		50		55		60		ns	6
Column address to RAS lead time	tral	25		30		35		40		ns	
Read command set-up time	trcs	0		0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcr	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	13		15		20		20		ns	
Write command to CAS lead time	tcwL	8.		10		15		20		ns	
Data set-up time	tos	0		0		0		0		ns	10
Data hold time	tDH	10		10		15		15		ns	10
Data hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32		32	ms	
Refresh period (L-ver)	tref		128		128		128		128	ms	
Refresh period (SL-ver)	tref		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwD	36		40		50		50		ns	- 8
RAS to W delay time	trwD	73		85		100		110		ns	8
Column address to \overline{W} delay time	tawd	48		55		65		70		ns	8
CAS address to W delay time	tcpwd	53		60		70		75		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10	,	10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		20		30		30		ns	
Access time from CAS precharge	tcpa		30		35		40		45	ns	3
Hyper Page cycle time	tHPC	20		24		29		34		ns	17
Hyper Page read-modify-write cycle time	thprwc	62		71		86		96		ns	17
CAS precharge time (Hyper Page Cycle)	tcp	8		10		10		10		ns	
RAS pulse width(Hyper Page Cycle)	trasp	50	200K	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	trhcp	30		35		40		45		ns	
OE access time	toea.		13		15		20		20	ns	



AC CHARACTERISTICS (Continued)

B	Q		-5		-6		-7	-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	notes
OE to data delay	toed	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	3	13	3	15	3	20	3	20	ns	7,14
OE command hold time	toeh	13		15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10	•	10		ns	12
Write command hold time (Test mode in)	twth	10		10		10		10		ns	12
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twen	10		10		10		10		ns	
Output data hold time	tDOH	5		5		. 5		5		ns	
Output buffer turn off delay from RAs	trez	3	13	. 3	15	3	20	3	20	ns	7,14,15
Output buffer turn off delay from W	twez	3	13	3	15	3	20	3	20	ns	7,14
W to data delay	twed	15		15		20		20		ns	
OE to CAS hold time	toch	5		5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		5		ns	
OE precharge time	toep	5		5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		5		ns	
RAS pulse width (LL-ver)	trass	100		100		100		100		μs	16
RAS precharge time (LL-ver)	trps	90		110		130		150		ns	16
CAS hold time (LL-ver)	tchs	-50		-50		-50		-50		ns	16

TEST MODE CYCLE

(Note.12)

Paramatan	Completed		-5		-6		-7	-8		Units	Mataa
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11,13
Access time from CAS	tcac		18		20		25	٠	25	ns	3,4,5,13
Access time from column address	taa		30		35		40		45	ns	3,11,13
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	18		20		25		25		ns	
CAS hold time	tcsh	43		50		55		65		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to W delay time	tcwp	41		45		55		55		ns	8
RAS to W delay time	trwD	78		90		105		115		ns	8
Column address to W delay time	tawd	53		60		70		75		ns	8
Hyper Page cycle time	tHPC	25		29		- 34	-	39		ns	17
Hyper Page read-modify-write cycle time	thprwc	67		76		91		101		ns	17



TEST MODE CYCLE (Continued)

	0	-5			-6	-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
RAS pulse width (Hyper Page Cycle)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		18	/	20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toeh	18		20		25		25		ns	

TEST MODE DESCRIPTION

The KM48C2104A/AL/ASL is the CMOS DRAM organized 2,097,152 words by 8 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 2Mx8 DRAM can be tested as if it were a 1Mx8 DRAM.

W and CAS before RAS Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", And "CAS before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "W and CAS before RAS Refresh Cycle" peforms the refresh operation with internal CBR refresh address counter. The "Test Mode" function reduces test time (1/2 in cases of N test pattern).

NOTES


- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, without the and the process.
- Measured with a load equivalent to 2TTL loads and 100pF.
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tREZ(max), tCEZ(max), twez(max) and toEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcpmin, Assumn tr=2.0ns



TIMING DIAGRAM


READ CYCLE






WRITE CYCLE (EARLY WRITE)

NOTE: Dout = OPEN




WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: Dout = OPEN






READ - MODIFY - WRITE CYCLE






HYPER PAGE READ CYCLE





HYPER PAGE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open






6


HYPER PAGE READ-MODIFY-WRITE CYCLE





919

HYPER PAGE READ AND WRITE MIXED CYCLE









RAS-ONLY REFRESH CYCLE

NOTE : \overline{W} , \overline{OE} , $D_{IN} = Don't$ care $D_{OUT} = Open$




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A = Don't Care






HIDDEN REFRESH CYCLE (READ)







HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dout = OPEN










TEST MODE IN CYCLE

NOTE: OE, A = Don't Care









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



(6

2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM48V2000A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48V2000A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48V2000A/AL/ALL/ASL-8	80ns	20ns	150ns

- Fast Page Mode operation
- · Byte Read/Write operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Single+3.3V±0.3V power supply
- 4096 cycles/64ms refresh (Normal)
- · 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages

GENERAL DESCRIPTION


The Samsung KM48V2000A/AL/ASL is a high speed CMOS 2,097,152 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V2000A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V2000A/AL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

KM48V2000	AJ/ALJ/ALLJ/A	L IZA

 KM48 	V2000	AT/ALT/	ALLT/ASL1

· KM48V2000 ATR/ALTR/ALLTR/ASLTR

		-	$\overline{}$	_	_	
V _{DD} 🗆	1	0	_		28	□ v _{ss}
DQ1 🗀	2				27	□ DQ8
DQ₂ □	3				26	DQ7
DQ₃ □	4				25	□ DQ ₆
DQ₄ □	5				24	□ DQ5
₩□	6				23	□ CAS
RAS 🗔	7				22	⊐ હૃદ
A11 ⋅ [8				21	□ A9
A10 [9				20	□ A8 .
A ₀ \square	10				19	□ A7
A1 🗆	11				18	□ A6
A2 🗆	12				17	□ A ₅
A₃ □	13		0		16	□ A4
VDD □	14		•		15	□ v _{ss}
. '	$\overline{}$				ر	,

VDD 🖂	1 0		28	□ V _{SS}
DQ1	2		27	□ DQ8
DQ ₂	3		26	DQ7
DQ ₃ [4		25	□ DQ6
DQ4 [.5		24	II DQ₅
₩ Œ	6		23	III CAS
RAS I	7		22	o€
N.C 🖂	8		21	☐ A9
A11 [9		20	A8
A ₀ 🖂	10		19	□ A ₇
A1 [11		18	⊒] A ₆
A2 🖂	12		17	□ A ₅
A3 🗔	13	_	16	⊒ A₄
` Voo 🖂	14	O	15	⊒ V _{SS}

Vss 🗀	28		1	П	VDD
DQ ₈ I	27	0	2	Э	DQ ₁
DQ7 🖂	26		. 3	П	DQ ₂
DQ ₆ III	25		4	П	DQ ₃
DQ ₅	24		5	П	DQ ₄
CASIL	23		6	П	W
ÖE 🗆	22		7	П	RAS
A9 🗔	21		8	П	A ₁₁
A8 🖽	20		9	П	A ₁₀
A7 🗀	19		10	Я	A ₀
A6 🕮	18		11	В	A ₁
A ₅ [[17		12	П	A ₂
A4 II	16	_	13	口	A_3
Vss ⊞	15	O	14	Н	Vdd
	<u> </u>				

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 ~ 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5 ~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.0	_	VDD + 0.3	V
Input Low Voltage	VIL	-0.3	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM48V2000A/AL/ALL/ASL-6- KM48V2000A/AL/ALL/ASL-7 KM48V2000A/AL/ALL/ASL-8	Icc ₁		80 70 60	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM48V2000A KM48V2000AL KM48V2000ALL KM48V2000ASL	ICC2	-	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS-VIH, RAS Cycling @trc=min.)	KM48V2000A/AL/ALL/ASL-6 KM48V2000A/AL/ALL/ASL-7 KM48V2000A/AL/ALL/ASL-8	ICC3	-	80 70 60	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48V2000A/AL/ALL/ASL-6 KM48V2000A/AL/ALL/ASL-7 KM48V2000A/AL/ALL/ASL-8	ICC4	<u>-</u>	70 60 50	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM48V2000A KM48V2000AL KM48V2000ALL KM48V2000ASL	lccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM48V2000A/AL/ALL/ASL-6 KM48V2000A/AL/ALL/ASL-7 KM48V2000A/AL/ALL/ASL-8	Icc6	-	80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VIH)=VDD-0.2V Input Low Voltage (VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=31.25µS(L-Ver.) 62.5µS(SL-Ver.), TRAS=TRAS min300ms	KM48V2000AL KM48V2000ASL	Icc7	- -	450 350	μ Α μ Α
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=VDD-0.2V or 0.2V DQ1~DQ8=VDD-0.2V, 0.2V or Open	KM48V2000ALL	Iccs	-	250	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le VIN \le VDD+0.3V$, all other pins not under test=0 volts.)	lı(r.)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤ VouT ≤ VDD)	lo(L)	-10	10	μΑ
Output High Voltage Level (loн=-2mA)	Vон	2.4	-	V
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A11)	CIN1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	. 7	pF
Input Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

Test Condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

Parameter	Combal	Symbol		- 6		- 8		Linita	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	ns ns ns ns ns ns ns ns ns ns ns ns ns n	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		. 5		ns	
Row address set-up time	tasŖ	0		0		0		ns	

AC CHARACTERISTICS (Continued)

	Τ	- 6		- 7		- 8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcn	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		20		20		ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	t DH	10		15		15		ns	10
Data hold time referenced to RAS	tour .	45		55		60		ns	6
Refresh period (Normal)	tref		64		64	-	64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwd	40		50		- 50		ns	8
RAS to W delay time	trwd	85		100		110		ns	8
Column address to W delay time	tawd	55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr-	10		15		15		ns	
RAS to CAS precharge time	tRPC	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	85		100		។05		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		ns	
RAS pulse width (Fast Page mode)	trasp	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
ŌE access time	toea		15		20		20	ns	
OE to data delay	toed	15		- 20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 6		- 7		- 8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Ullits	
Write command set-up time (Test mode in)	twrs	10		10		10	,	ns	
Write command hold time (Test mode in)	twтн	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		us	15
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

D	Comple at			- 6		- 8			Nista
Parameter	Symbol	Min	Max	Min	Max	Min	Max	ns ns ns ns ns ns ns ns ns ns ns ns ns n	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	tRAC		65		75		85	ns	3,4,11
Access time from CAS	tCAC		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsn	65		75		85		ns	,
Column address to RAS lead time	tral	35		40		45		ns	
CAS to W delay time	tcwn	45		55		55		ns	8
RAS to W delay time	trwo	90		105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Fast Page mode cycle time	tpc	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		40		45		50	ns	3
OE access time	, toea		20		25		25	ns	-
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25		25		ns	

6


NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 100pF and Voh=2.0V(IoUT=2mA), Vol=0.8V(IoUT=2mA)
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)



WRITE CYCLE (OE CONTROLLED WRITE)









TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE










TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , $\overline{OE} = Don't$ care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, OE, A=Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W, OE, A=Don't Care



TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




tDHR

X DON'T CARE

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



6

2M × 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM48V2100A/AL/ALL/ASL-6	60ns	15ns	110ns
KM48V2100A/AL/ALL/ASL-7	70ns	20ns	130ns
KM48V2100A/AL/ALL/ASL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · Byte Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early Write or output enable controlled write
- Single+3.3V ± 0.3V power supply
- · 2048 cycles/32ms refresh (Normal)
- · 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages

GENERAL DESCRIPTION


The Samsung KM48V2100A/AL/ASL is a high speed CMOS 2,097,152 bit ×8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V2100A/AL/ALL/ASL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V2100A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

· KM48V2100	Δ.1/ΔΙ.1/ΔΙΙ.	I/ASI.I	 KM48V2100 AT/ALT/ALLT/ASLT
* IN 19140 V Z 1 UU	AJ/ALJ/ALL		• RM40VZ1UU A1/ALI/ALLI/ASLI

_	KM40	12400	ATR/AL	TD/AL	TD/AC	I TO
•	KM461	123UU	AIR/AL	"I K/AL	LI K/AS	М

	_		J	_	
VDD □	1	0	_	28	□ vss
DQ₁ □	2			27	DQ8
DQ₂ □	3			26	DQ7
DQ₃ □	4			25	DOG
DQ4 🗆	5			24	DQ5
₩□	6			23	□ CAS
RAS 🗆	7			22	□ <u>oe</u>
N.C 🗆	8			21	□ A9
A ₁₀	9			20	□ A8
A ₀	10			19	□ A7
A1 🗆	11			18	□ A ₆
A ₂	12			17-	□ A 5
A3 🗀	13		0	16	□ A₄
VDD [14		•	15	□ v _{ss}
	acksim				,

VDD 🗆	1 0		28	⊒ Vss
DQ1 I	2		27	DQ8
DQ ₂	3		26	□ DQ7
DQ ₃ [4		25	□ DQ ₆
DQ₄ [5		24	DQ5
₩ Œ	6		23	□ ČAS
RAS I	7	•	22	⊐1 OE
N.C [8		21	□ A9
A10 🗆	9		20	□ A8 ·
A ₀ [10		19	□ A7
A1 [11		18	□ A ₆
A ₂ [12		17	A₅
A3 🖂	13	_	16	□ A₄
VDD [14	0	15	⊐ı Vss

Vss Œ	28	_	1,	Ы	VDD
DQ8 🖂	27	0	2	ь	DQ ₁
DQ7 🖂	26		3	Ы	DQ ₂
DQ ₆ Œ	25		4		DQ ₃
DQ ₅ [[]	24		5		DQ4
CAS Ⅲ	23		6	П	W
ōĒ Œ	22		7.	П	RAS
A9 🖂	21		8		N.C
A8 🎞	20		9	П	A ₁₀
A7 [19		10	Ь	A_0
A ₆ [□	18		11	┲	A ₁
A 5 Ⅲ	17		12	Ь	A_2
A4 □	16	^	13		A ₃
Vss □	15	O	14	Ь	VDD
				ı	

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 ~ 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5 ~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.0	_	VDD + 0.3	. V
Input Low Voltage	VIL	-0.3	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM48V2100A/AL/ALL/ASL-6 KM48V2100A/AL/ALL/ASL-7 KM48V2100A/AL/ALL/ASL-8	Icc ₁	-	100 90 80	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM48V2100A KM48V2100AL KM48V2100ALL KM48V2100ASL	lcc2	_	2 1 1 1	mA mA mA mA
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM48V2100A/AL/ALL/ASL-6 KM48V2100A/AL/ALL/ASL-7 KM48V2100A/AL/ALL/ASL-8	Icc3	<u>-</u>	100 90 80	mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48V2100A/AL/ALL/ASL-6 KM48V2100A/AL/ALL/ASL-7 KM48V2100A/AL/ALL/ASL-8	ICC4	-	80 70 60	mA mA mA
Standby Current (RAS=CAS=W=VDD-0.2V)	KM48V2100A KM48V2100AL KM48V2100ALL KM48V2100ASL	lccs	-	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM48V2100A/AL/ALL/ASL-6 KM48V2100A/AL/ALL/ASL-7 KM48V2100A/AL/ALL/ASL-8	Icc6	-	100 90 80	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VIH)=VDD-0.2V Input Low Voltage (VIL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DIN=Don't Care TRC=62.5µS(L-Ver.) 125µS(SL-Ver.), TRAS=TRAS min.~300ns	KM48V2100AL KM48V2100ASL	ICC7		400 300	μ Α μ Α
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=VDD-0.2V or 0.2V DQ1~DQ8=VDD-0.2V, 0.2V or Open	KM48V2100ALL	Iccs	-	250	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le VIN \le VDD+0.3V$, all other pins not under test=0 volts.)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V \(\text{VOUT} \(\text{VDD} \)	lo(L)	-10	10	μA
Output High Voltage Level (Ioн=-2mA)	Vон	2.4	-	٧
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	V

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, Address can be changed maximum two times while RAS=VIL. In lcc4, Address can be changed maximum once within one fast page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A11)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Input Capacitance (DQ1~DQ8)	CDQ	-	7	рF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VDD=3.3V±0.3V, See notes 1,2)

Test Condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

B	Sumb at		- 6		- 7	- 8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	tric	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLZ	0		0		. 0		ns	3
Output buffer turn-off delay	toff	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tre	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	. 80	10,000	ns	
RAS hold time	trsň	15		20		20		ns	-
CAS hold time	tcsh	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	. 0		0		0		ns	

AC CHARACTERISTICS (Continued)

			- 6		- 7		- 8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0	,	ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	· 45		55		60		ns	6
Column address to RAS lead time	tral.	30	,	35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		55		60		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		20		20	,	ns	
Write command to CAS lead time	tcwL	15		20		20		ns	
Data set-up time	tos	0		0		. 0		ns	10
Data hold time	ton	10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		32		32		32	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms	Salvador Sancar and army salv secures or
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		. 0		ns	8
CAS to W delay time	tcwb	40		50		50		ns	8
RAS to W delay time	trwo	85		100		110		ns	8 -
Column address to W delay time	tawd	55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5	,	ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tprwc	85		100		105		ns	
CAS precharge time (Fast Page mode)	tcp	10		10		10		ns	
RAS pulse width (Fast Page mode)	trasp	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Out put buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	. 0	20	0	20	ns	
OE commend hold time	toeh	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Simbol		- 6		-7		- 8		Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	110.65
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twTH	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twn	· 10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100	,	100		100		μs	15
RAS precharge time (C-B-R self refresh)	trps	110		130		150		ns	15
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	15

TEST MODE CYCLE

(Note.12)

	0		- 6		- 7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tCAC		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time .	tcsH	65		75		85		ns	
Column address to RAS lead time	tral	35		40		45		ns	
CAS to W delay time	tcwp	45		55		55		ns	8
RAS to W delay time	trwd	90		105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Fast Page mode cycle time	tpc	45		50		55		ns	
Fast Page mode read-modify-write cycle time	tprwc	90		105		110		ns	
RAS pulse width (Fast Page Mode)	trasp	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		40		45		50	ns	3
OE access time	toea		20		25		25	ns	
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25		25		ns	


NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 100pF and Voh=2.0V(IOUT=2mA), Vol=0.8V(IOUT=2mA)
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tdhr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwb(min), trwd≥ trwd(min) and tawd≥tawb(min), then the cycle is a

- read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. toff(max) and toez(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.


TIMING DIAGRAMS

READ CYCLE






TIMING DIAGRAMS (Continued)



WRITE CYCLE (OE CONTROLLED WRITE)









TIMING DIAGRAMS (Continued)

READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE








TIMING DIAGRAMS (Continued) FAST PAGE MODE WRITE CYCLE (EARLY WRITE) RAS **t**RSH _ tcp --- teco-CAS tcsh-tcah **t**CAH tcah tASC COLUMN ADDRESS ROW ADD **ADDRESS ADDRESS** twch twch tewl twch $\overline{\mathbf{w}}$ ŌĒ tos t_{DH} tos ton DQ₁-DQ₈ FAST PAGE MODE READ-MODIFY-WRITE CYCLE RAS tosh **TPRWC** tcp tcas **tCRP** tRAD CAS TRAH tCAH **t**RAL tasa tasc ROW COL COL t_{RWL}--tRCS tcwptcwp tcwptcwL - tcwL $\times\!\!\times\!\!\times$ $\overline{\mathbf{w}}$ **tAWD** -- twp -**toea** tOEA ŌĒ toed toed toED tCAC tCAC toez tAA toEZ tos DQ₁-DQ₈ tclz DON'T CARE

The state of the state of

TIMING DIAGRAMS (Continued)


RAS-ONLY REFRESH CYCLE

Note: \overline{W} , $\overline{OE} = Don't$ care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, OE, A=Don't Care



CAS-BEFORE-RAS SELF REFRESH CYCLE (LL-version)

NOTE: W, OE, A=Don't Care





TIMING DIAGRAMS (Continued) **HIDDEN REFRESH CYCLE (READ)** -tap tep RAS tcap tchr VIH-CAS **t**RAD VILtasc tCAH L trah **t**ASR COLUMN - t_{RRH} $\overline{\mathbf{w}}$ ŌĒ tCAC ----toff tcLz -toez -TRAC V_{OH}-DQ₁-DQ₈ VALID DATA-OUT **HIDDEN REFRESH CYCLE (WRITE)** --- t_{RP}--RAS VII. tCRP . TRCD tchr-VIH-CAS VIL**t**ASC tCAH V_{IH}— COLUMN ADDRESS -twch twp ŌĒ tDS DQ₁-DQ₈ VALID DATA




TDHR

DON'T CARE

TIMING DIAGRAMS (Continued)


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE






PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

Units: Inches (millimeters)



G

2M ×8 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trc	tHPC
KM48V2004A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM48V2004A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM48V2004A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- · Fast Page Mode with Extended data out
- · Self Refresh Operation (LL-ver. only)
- Byte Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · LVTTL compatible inputs and outputs
- Early write or output enable controlled write
- Single+3.3V \pm 0.3V power supply
- 4096 cycles/64ms refresh (Normal)
- 4096 cycles/128ms refresh (Low power & Self Ref.)
- · 4096 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM48V2004A/AL/ASL is a high speed CMOS 2,097,152 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V2004A/AL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V2004A/AL/ALL/ASL is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



14 🖽 VDD


TR: 400MIL (Reverse)

15 🗆 V_{SS}

PIN CONFIGURATION (Top Views)

VDD | 14

J: 400MIL



0

T: 400MIL (Forword)

15 🔲 Vss

V_{SS} 🖂 15

VDD III 14

Pin Name	Pin Function
A0-A11	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5~ 4.6	· V
Voltage on VDD Supply Relative to Vss	VDD	-0.5~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.0	_	VDD + 0.3	V
Input Low Voltage	VIL	-0.3		0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM48V2004A/AL/ALL/ASL-6 KM48V2004A/AL/ALL/ASL-7 KM48V2004A/AL/ALL/ASL-8	lcc ₁	-	80 70 60	mA mA mA
Standby Current (RAS=CAS=W=VIH)	KM48V2004A KM48V2004AL KM48V2004ALL KM48V2004ASL	V2004A/AL/ALL/ASL-6 V2004A/AL/ALL/ASL-7 V2004A/AL/ALL/ASL-8 V2004AL V2004AL V2004AL V2004ASL V2004ASL V2004A/AL/ALL/ASL-6 V2004A/AL/ALL/ASL-7 V2004A/AL/ALL/ASL-7 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8 V2004ASL V2004ASL V2004ASL V2004ASL V2004A/AL/ALL/ASL-6 V2004A/AL/ALL/ASL-6 V2004A/AL/ALL/ASL-6 V2004A/AL/ALL/ASL-7 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8 V2004A/AL/ALL/ASL-8			mA mA mA mA
RAS-Only Refresh Current* (CAS=Viн, RAS Cycling @trc=min.)	KM48V2004A/AL/ALL/ASL-6 KM48V2004A/AL/ALL/ASL-7 KM48V2004A/AL/ALL/ASL-8	lcc3	_	80 70 60	mA mA mA
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48V2004A/AL/ALL/ASL-6 KM48V2004A/AL/ALL/ASL-7 KM48V2004A/AL/ALL/ASL-8	ICC4	-	90 80 70	mA mA mA
Standby Current (RAS=CAS=W=Vpd-0.2V)	KM48V2004A KM48V2004AL KM48V2004ALL KM48V2004ASL	Iccs	<u>-</u>	1 300 200 200	mA μA μA μA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @tac=min.)	KM48V2004A/AL/ALL/ASL-6 KM48V2004A/AL/ALL/ASL-7 KM48V2004A/AL/ALL/ASL-8	ICC6		80 70 60	mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (Viн)=VoD-0.2V Input Low Voltage (Viι)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V DQ1-DQe=Don't Care tac=31.25μs(L-Ver.) 62.5μs(SL-Ver.), tras=tras min.~300ns	KM48V2004AL KM48V2004ASL	Icc7	· <u>-</u>	450 350	μA μA
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A11=VDD-0.2V or 0.2V DQ1~DQ8=VDD-0.2V, 0.2V or Open	KM48V2004ALL	Iccs	. <u>-</u>	250	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le V$ In $\le V$ DD+0.3V, all other pins not under test=0 volts.)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V \le Vout \le VdD)	lo(L)	-10	10	μА
Output High Voltage Level (Ioн=-2mA)	Voн	2.4	-	٧
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz))

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	Cin1	-	5	рF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	рF
Output Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

Test condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

	0		-6		-7		-8		Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		. 80	ns	3,4,11
Access time from CAS	tCAC		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tclz	. 3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trP	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsn	45		50		60		ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	
RAS to column address delay time	trad	15	30	15	35	15	40	ns	4
CAS to RAS precharge time	tcrp	5		5		5		ns	11



AC CHARACTERISTICS (Continued)

_	Ī	-6		-7		-8		I lada	Madaa
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	
Column address to RAS lead time	tRAL	30		35		40		ns	6
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command hold time	twch	10		15		15		ns	9
Write command hold time referenced to RAS	twcn	45		55		60		ns	-
Write command pulse width	twp	10		15		15		ns	6
Write command to RAS lead time	trwL	15		20		20		ns	
Write command to CAS lead time	tcwL	10		15		20		ns	
Data set-up time	tos	0		0		0		ns	10
Data hold time	ton	10		15		15		ns	10
Data hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms	
Refresh period (Super Low power)	tref		256		256		256	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwo	85		100		110		ns	8
Column address to W delay time	tawd	55		65		70		ns	8
CAS precharge to W delay time	tcpwb	60		70		75		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns	
Access time from CAS precharge	tcpa	-	35		40	*	45	ns	3
Hyper Page cycle time	tHPC	24		29		34		ns	17
Hyper Page read-modify-write cycle time	thprwc	71		86		96		ns	17
CAS precharge time (Hyper Page cycle)	tcp	10		10		10		ns	
RAS pulse width (Hyper Page cycle)	TRASP	60	200,000	70	200,000	80	200,000	ns	
RAS hold time from CAS precharge	TRHCP	35		40		45		ns	
OE access time	tOEA		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Comple of	-6		-7		-8		Maida	Natas
	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	15	3	20	3	20	ns	7,14
OE commend hold time	toeh	15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twтн	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		ns	
Output data hold time	tрон	5		5		5		ns	7,15
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	15	3	. 20	3	20	ns	7,14
Output buffer turn off delay from W	· twez	3	15	3	20	3	20	ns	7,14
W to data delay	twed	15		20		20		ns	
RAS pulse width (LL-ver)	trass	100		100		100		μs	16
RAS precharge time (LL-ver)	trps	110		130		150		ns	16
CAS hold time (LL-ver)	tchs	-50		-50		-50		ns	16

TEST MODE CYCLE

(Note.12)

Parameter	Cumbal	-6		-7		-8		l baita	Notes
	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65		75		85	ns	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	15	10,000	20	10,000	25	10,000	ns	
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsh	50		55		65		ns	
Column address to RAS lead time	tral	35		40		45		ns	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcwp	45	78888	55		55		ns	8
RAS to W delay time	trwo	90		105		115		ns	8
Column address to W delay time	tawd	60		70.		75		กร	8
Hyper Page cycle time	tHPC	29		34		39		ns	
Hyper Page read-modify-write cycle time	tHPRWC	76		91		101		ns	
RAS pulse width (Hyper Page Cycle)	trasp	65	200,000	75	200,000	. 85	200,000	ns	



TEST MODE CYCLE (Continued)

	0	-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Access time from CAS precharge	tcpa		40		45		50	ns	3
OE access time	toea		20		25	,	25	ns	
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	- 20		25		25		ns	

TEST MODE DESCRIPTION

The KM48V2004A/AL/ALL/ASL is the CMOS DRAM organized 2,097,152 words by 8 bit internally organized 1,048,576 words by 16 bits. In " Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In Test Mode", the 2Mx8 DRAM can be tested as if it were a 1Mx8

DRAM. \overline{W} and \overline{CAS} before \overline{RAS} Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", And " \overline{CAS} before \overline{RAS} Refresh Cycle" or " \overline{RAS} Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " \overline{W} and \overline{CAS} before \overline{RAS} Refresh Cycle" peforms the refresh operation with internal CBR refresh address counter. "Test Mode" function reduces test time (1/2 in cases of N test pattern).

NOTES


- An initial pause of 200µs is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, without the and there.
- Measured with a load equivalent to 1TTL loads and 100pF.
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcAc.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- Either trich or trink must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tREZ(max), tCEZ(max), tWEZ(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 4096 cycle of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcp(min), Assumn tr=2.0ns



TIMING DIAGRAM


READ CYCLE





WRITE CYCLE (EARLY WRITE)


NOTE : Dout = OPEN






WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: DOUT = OPEN






READ - MODIFY - WRITE CYCLE




HYPER PAGE READ CYCLE






HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open




HYPER PAGE READ-MODIFY-WRITE CYCLE





HYPER PAGE READ AND WRITE MIXED CYCLE









RAS-ONLY REFRESH CYCLE





CAS-BEFORE-RAS REFRESH CYCLE


NOTE: \overline{W} , \overline{OE} , A = Don't Care








HIDDEN REFRESH CYCLE (READ)






HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dout = OPEN










TEST MODE IN CYCLE

NOTE: \overline{OE} , A = Don't Care









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



2M × 8 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trc	tHPC
KM48V2104A/AL/ALL/ASL-6	60ns	15ns	110ns	24ns
KM48V2104A/AL/ALL/ASL-7	70ns	20ns	130ns	29ns
KM48V2104A/AL/ALL/ASL-8	80ns	20ns	150ns	34ns

- · Fast Page Mode with Extended data out
- · Self Refresh operation (LL-ver. only)
- · Byte Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · LVTTL compatible inputs and outputs
- · Early write or output enable controlled write
- Single+3,3V ± 0.3V power supply
- · 2048 cycles/32ms refresh (Normal)
- 2048 cycles/128ms refresh (Low power & Self Ref.)
- · 2048 cycles/256ms refresh (Super Low power)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)

GENERAL DESCRIPTION


The Samsung KM48V2104A/ALL/ASL is a high speed CMOS 2,097,152 bit \times 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V2104A/AL/ASL features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V2104A/ALL/ASL is fabricated using Samsung's advanced CMOS process.


FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATION (Top Views)

KM48V2104 AJ/ALJ/ALLJ/ASLJ



KM48V2104 AT/ALT/ALLT/ASLT KM48V2104 ATR/ALTR/ALLTR/ASLTR



T:	400MIL(Forward)
----	-----------------

Pin Name	Pin Function
A0-A10	Address Inputs
DQ1~8	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5~ 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5~ 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.0 3.3 3.6 0 0 0		٧
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.0		VDD + 0.3	٧
Input Low Voltage	VIL	-0.3	_	0.8	٧

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units	
Operating Current* (RAS and CAS Cycling @trc=min.)						
Standby Current (RAS=CAS=W=VIH)	KM48V2104A KM48V2104AL KM48V2104ALL KM48V2104ASL	lcc2	-	2 1 1 1	mA mA mA mA	
RAS-Only Refresh Current* (CAS=VIH, RAS Cycling @trc=min.)	KM48V2104A/AL/ALL/ASL-6 KM48V2104A/AL/ALL/ASL-7 KM48V2104A/AL/ALL/ASL-8	lcc3	-	100 90 80	mA mA mA	
Hyper Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM48V2104A/AL/ALL/ASL-6 KM48V2104A/AL/ALL/ASL-7 KM48V2104A/AL/ALL/ASL-8	ICC4	-	100 90 80	mA mA mA	
Standby Current (RAS=CAS=W=VDD-0.2V)	KM48V2104A KM48V2104AL KM48V2104ALL KM48V2104ASL	lccs	-	1 300 200 200	mA μA μA μA	
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM48V2104A/AL/ALL/ASL-6 KM48V2104A/AL/ALL/ASL-7 KM48V2104A/AL/ALL/ASL-8	ICC6	-	100 90 80	mA mA mA	
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage (VIH)=VDD-0.2V, Input Low Voltage (VIL)=0.2V, CAS=CAS-Before-RAS Cycling or 0.2V, DQ1-DQ8=Don't Care, tRc=62.5μs(L-Ver.) 125μs(SL-Ver.), tRas=tRas min.~300ns	KM48V2104AL KM48V2104ASL	Icc7	-	400 300	μ Α μ Α	
Self Refresh Current RAS=CAS=0.2V W=OE=A0-A10=VDD-0.2V or 0.2V DQ1~DQ8=VDD-0.2V, 0.2V or Open	KM48V2104ALL	lccs	-	250	μΑ	



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 \le VIN \le VDD+0.3V$, all other pins not under test=0 volts.)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤VDD)	lo(L)	-10	10	μА
Output High Voltage Level (IoH=-2mA)	Voн	2.4	-	V
Output Low Voltage Level (IoL=2mA)	Vol	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, Address can be changed maximum two times while RAS=VIL. In Icc4, Address can be changed maximum once within one Hyper Page cycle.

CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz))

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A10)	Cin1	-	5	pF
Input Capacitance (RAS, CAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ8)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

Test Condition: Vih/Vil=2.0V/0.8V, Voh/Vol=2.0V/0.8V, Output Loading CL=100pF

_			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	tric	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		ns	3
Output buffer turn-off delay from CAS	toez	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15	,	20		20		ns	
CAS hold time	tcsh	45		50		60		ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	4
CAS to RAS precharge time	tCRP	5		5		5		ns	11



AC CHARACTERISTICS (Continued)

			-6		-7	-8				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes	
Row address set-up time	tasr	0		0		0		ns		
Row address hold time	trah	10		10		10		ns	111111111111111111111111111111111111111	
Column address set-up time	tasc	0		0		0		ns		
Column address hold time	tCAH	10		15		15		ns		
Column address hold time referenced to RAS	tar	45		55		60		ns		
Column address to RAS lead time	TRAL	30		35		40		ns	6	
Read command set-up time	trcs	0		0		0		ns		
Read command hold time referenced to CAS	trch	0		0		0		ns		
Read command hold time referenced to RAS	trrh	0		0		0.		ns	9	
Write command hold time	twch	10		15		15		ns	9	
Write command hold time referenced to RAS	twcr	45		55		60		ns		
Write command pulse width	twp	10	,	15		15		ns	6	
Write command to RAS lead time	trwL	15		20		20		ns		
Write command to CAS lead time	tcwL	10		15		20		ns		
Data set-up time	tos	0		0		0		ns	10	
Data hold time	tDH	10		15		15		ns	10	
Data hold time referenced to RAS	tohr	45		55		60		ns	6	
Refresh period (Normal)	tref		32		32	-	32	ms		
Refresh period (Low power & Self Ref.)	tref		128		128		128	ms		
Refresh period (Super Low power)	tref		256		256		256	ms		
Write command set-up time	twcs	0		0		0		ns	8	
CAS to W delay time	tcwo	40		50		50		ns	8	
RAS to W delay time	trwd	85		100		110		ns	8	
Column address to W delay time	tawd	55		65		70		ns	8	
CAS precharge to W delay time	tcpwd	60		70		75	,	ns	8	
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		ns		
CAS hold time (CAS-before-RAS refresh)	tchr	10		15		15		ns	1.	
RAS to CAS precharge time	tRPC	5		5		5		ns		
CAS precharge time (C-B-R counter test cycle)	tcpt	20		30		30		ns		
Access time from CAS precharge	tcpa		35		40		45	ns	3	
Hyper Page cycle time	tHPC	24		29		34		ns	17	
Hyper Page read-modify-write cycle time	tHPRWC	71		86		96		ns	17	
CAS precharge time (Hyper Page cycle)	top	10		10		10		ns		
RAS pulse width (Hyper Page cycle)	trasp	60	200,000	70	200,000	80	200,000	ns	/:	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns		
ŌĒ access time	toea		15		20		20	ns		
OE to data delay	toed	15		20		20		ns		



6

AC CHARACTERISTICS (Continued)

	0		-6		-7		-8		N1 - 4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	15	3	20	3	20	ns	7,14
OE commend hold time	toeh	15		20		20		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		ns	
Write command hold time (Test mode in)	twтн	10		10		10		ns	
W to RAS precharge time (C-B-R refresh)	twnp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twr	10		10		10		ns	
Output data hold time	tрон	5		5		5	,	ns	7,15
OE to CAS hold time	tосн	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	,
OE precharge time	toep	5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		ns	
Output buffer turn off delay from RAs	trez	3	15	3	20	3	20	ns	7,14
Output buffer turn off delay from W	twez	3	15	3	20	3	20	ns	7,14
W to data delay	twed	15		20		20		ns	
RAS pulse width (LL-ver)	trass	100		100		100		μs	16
RAS precharge time (LL-ver)	trps	110		130		150		ns	16
CAS hold time (LL-ver)	tchs	-50		-50		-50		ns	16

TEST MODE CYCLE

(Note.12)

	Comple at	Symbol		-7		-8		Units	Nakon
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	115		135		155		ns	
Read-modify-write cycle time	trwc	160		190		210		ns	
Access time from RAS	trac		65	-	75		85	ุทธ	3,4,11
Access time from CAS	tcac		20		25		25	ns	3,4,5
Access time from column address	taa		35		40		45	ns	3,11
RAS pulse width	tras	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	15	10,000	20	10,000	25	10,000	ns	-
RAS hold time	trsh	20		25		25		ns	
CAS hold time	tcsH	50		55		65		ns	
Column address to RAS lead time	tral	35		40	,	45		ns	
CAS to W delay time	tcwp	45		55		55		ns	8
RAS to W delay time	trwd	90		105		115		ns	8
Column address to W delay time	tawd	60		70		75		ns	8
Hyper Page cycle time	tHPC	29		34		39		ns	
Hyper Page read-modify-write cycle time	thprwc	76		91		101		ns	
RAS pulse width (Hyper Page Cycle)	trasp	65	200,000	75	200,000	85	200,000	ns	

TEST MODE CYCLE (Continued)

B	Sumbal	-6		-7			-8	I Imita	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Access time from CAS precharge	tcpa		40		45		50	ns	3
OE access time	toea		20		25		25	ns	
OE to data delay	toed	20		25		25		ns	
OE command hold time	toeh	20		25		25		ns	

TEST MODE DESCRIPTION

The KM48V2104A/AL/ASL is the CMOS DRAM organized 2,097,152 words by 8 bit internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel and retrieved the same way. Column address bit A0 is not used. If upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In Test Mode", the 2Mx8 DRAM can be tested as if it were a 1Mx8

DRAM. W and CAS before RAS Cycle (WCBR, Test Mode In Cycle) puts the device into "Test Mode", And "CAS before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "W and CAS before RAS Refresh Cycle" peforms the refresh operation with internal CBR refresh address counter. "Test Mode" function reduces test time (1/2 in cases of N test pattern).

NOTES


- An initial pause of 200/s is required after power-up followed by any 8 CBR or ROR cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs, without the and therewo.
- Measured with a load equivalent to 1TTL loads and 100pF.
- 4. Operation within the trcD(max) limit insures that trAC(max) can be met. trCD(max) is specified as a reference point only. If trCD is greater than the specified trCD(max) limit, then access time is controlled exclusively by tcAC.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. tREZ(max), tCEZ(max), twEZ(max) and tOEZ(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- 15. 2048 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification.
- 16. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going
- 17. tasc ≥ tcpmin, Assumn tr=2.0ns



TIMING DIAGRAM


READ CYCLE






WRITE CYCLE (EARLY WRITE)

NOTE: Dout = OPEN




WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: Dout = OPEN






READ - MODIFY - WRITE CYCLE




HYPER PAGE READ CYCLE




HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open




HYPER PAGE READ-MODIFY-WRITE CYCLE






HYPER PAGE READ AND WRITE MIXED CYCLE






RAS-ONLY REFRESH CYCLE

NOTE : \overline{W} , \overline{OE} , D_{IN} = Don't care D_{OUT} = Open



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: \overline{W} , \overline{OE} , A = Don't Care








HIDDEN REFRESH CYCLE (READ)







HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dout = OPEN












TEST MODE IN CYCLE

NOTE: \overline{OE} , A = Don't Care









PACKAGE DIMENSION 28-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



28-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



1M x 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM416C1000A-6/A-L6/A-F6	60ns	15ns	110ns
KM416C1000A-7/A-L7/A-F7	70ns	20ns	130ns
KM416C1000A-8/A-L8/A-F8	80ns	20ns	150ns

- · Fast Page Mode operation
- · 2 CAS Byte/Word Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write Triple +5V±10% power supply
- Refresh Cycle
- 4096 cycle/64ms (Normal)
- 4096 cycle/128ms (L-version)
- 4096 cycle/128ms (F-version)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP II packages


GENERAL DESCRIPTION

The Samsung KM416C1000A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.


The KM416C1000A/A-L/A-F features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416C1000A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A11	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 ~ + 7	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 ~ + 7	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	. mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Uniț
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	· 0	0	٧
Input High Voltage	VIH	2.4	<u>-i</u>	Vcc + 1	V
Input Low Voltage	VIL	-1.0	·—	0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, UCAS or LCAS, Address Cycling @tac=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	ICC1	-	100 90 80	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=ViH)	KM416C1000A KM416C1000A-L KM416C1000A-F	ICC2		2 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	Іссз	-	100 90 80	mA mA mA
Fast Page Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	ICC4	_	100 90 80	mA mA mA
Standby Current (RAS=UCAS=ECAS=W=Vcc-0.2V)	KM416C1000A KM416C1000A-L KM416C1000A-F	ICC5	-	1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416C1000A-6/A-L6/A-F6 KM416C1000A-7/A-L7/A-F7 KM416C1000A-8/A-L8/A-F8	ICC6	_	100 90 80	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(VIH)=Vcc-0.2V, Input Low Voltage(VIL)=0.2V UCAS, LCAS=0.2V DIN=Don't Care, tRc=31.25µs (L-Version) tras=tras min~300ns	KM416C1000A-L	Icc7	-	450	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Self Refresh Current RAS=UCAS=LCAS=VIL W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ1e=Vcc-0.2V or 0.2V or Open	KM416C1000A-F	lccs	-	250	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under	er test=0 V)	lı(L)	-10	10	μΑ
Output Leakage Current (Data out is disabled, 0V ≤ Vouт ≤ Vcc)		lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	. V
Output Low Voltage Level (loL=4.2mA)		Vol	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while RAS=VIL. In Icc4, Address can be changed maximum once while page mode cycle time tpc.

CAPACITANCE (TA=25°C, Vcc=5V. f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~11)	Cin1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CiN2	-	. 7	pF
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, Vcc=5.0V \pm 10%, See notes 1,2)

(Test condition: VIH/VIL=2.4V/0.8V, VOH/VOL=2.4V/0.4V, Output Loading CL=100pF)

D	S. mah al	-6		-7			-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155	1	185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0	,	ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns ·	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	. 20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11

6

AC CHARACTERISTICS (Continued)

		-6		6 -7		-8			Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30	,	35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	ton	10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tREF		64		64		64	ms	
Refresh period (L-version)	tref		128		128	-	128	ms	
Refresh period (F-version)	tref		128		128		128	ms	
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	tRWD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwD	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		. 10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20	,	25		30		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		95		100		ns	
RAS pulse width (Fast page mode)	trasp	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
CAS precharge time (Fast page mode)	tcp	10		10		10		ns	
RAS hold time referenced to OE	tron	15		20		20		ns	

AC CHARACTERISTICS (Continued)


Paramatan	Symbol	-6		-7			-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
OE access time	toea		15		20		20	ns	
ŌĒ to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	20	0	20	ns	
OE command hold time	toeh	15		20		20		ns	-
RAS pulse width (F-ver)	trass	100		100		100		μs	19
RAS precharge time (F-ver)	trps	110		130		150		ns	19
CAS hlod time (F-ver)	tchs	-50		-50		-50		ns	19

KM416C1000A/A-L/A-F Truth Table


RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	Х	Х	X.	Х	HI-Z	HI-Z	Standby
L	Н	Н	Х	Х	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	HI-Z	Lower Byte Read
L	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L	L	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	Н	Н	HI-Z	HI-Z	-

NOTES

- 1. An initial pause of 200 µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(min)}$ and $V_{IL(max)}$ and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that t_{RCD}≥t_{RCD(max)}.
- 6. tar, twcn, tohr are referenced to tradimax).
- t_{OFF(max)} defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS(min)} the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD(min)}, t_{RWD}≥t_{RWD(min)}, t_{AWD}≥t_{AWD(min)} then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAC(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. tasc, tcah are referenced to the earlier CAS falling edge.
- 13. t_{CP} is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 14. t_{CWD} is referenced to the later CAS falling edge at word read-modify-write cycle.
- 15. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 16. t_{CSR} is referenced to earlier CAS falling low before RAS transition low.
- 17. t_{CHR} is referenced to the later \overline{CAS} rising high after \overline{RAS} transition low.







18. t_{DS}, t_{DH} is independently specified for lower byte D_{in(1~8)}, upper byte D_{in(9~16)}




19. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh speciffication (F-version)

TIMING DIAGRAMS WORD READ CYCLE







UPPER BYTE READ CYCLE




WORD WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)




UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




TIMING DIAGRAMS (Continued) WORD READ-MODIFY-WRITE CYCLE




READ-MODIFY-LOWER-BYTE-WRITE CYCLE




READ-MODIFY-UPPER-BYTE-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)




FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE




FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




RAS ONLY REFRESH CYCLE

NOTE: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: \overline{W} , \overline{OE} , A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE


NOTE: \overline{W} , \overline{OE} , A = Don't Care




HIDDEN REFRESH CYCLE (READ)





HIDDEN REFRESH CYCLE (WRITE)







PACKAGE DIMENSION 42-LEAD PLASTIC SMALL OUT-LINE J-LEAD







44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



1M x 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM416C1200A-6/A-L6/A-F6	60ns	15ns	110ns
KM416C1200A-7/A-L7/A-F7	70ns	20ns	130ns
KM416C1200A-8/A-L8/A-F8	80ns	20ns	150ns

- · Fast Page Mode operation
- · 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
 Early write or output enable controlled write
- Triple +5V±10% power supply
- · Refresh Cycle
- 1024 cycles/16ms (Normal)
- 1024 cycles/128ms (L-version)
- 1024 cycles/128ms (F-version)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages


GENERAL DESCRIPTION

The Samsung KM416C1200A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.

The KM416C1200A/A-L/A-F features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM416C1200A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A9	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C.	No Connection

13

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1~ + 7.0	٧
Voltage on Vcc Supply Relative to Vss	Vcc	-1~ + 7.0	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	Po	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	_	Vcc + 1	V
Input Low Voltage	ViL	-1.0		0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, UCAS or LCAS, Address Cycling @trc=min.)	KM416C1200A-6/A-L6/A-F6 KM416C1200A-7/A-L7/A-F7 KM416C1200A-8/A-L8/A-F8	ICC1	-	160 150 140	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)	KM416C1200A KM416C1200A-L KM416C1200A-F	lcc2	<u>-</u>	. 2 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @tnc=min.)	KM416C1200A-6/A-L6/A-F6 KM416C1200A-7/A-L7/A-F7 KM416C1200A-8/A-L8/A-F8	lcc3	- -	160 150 140	mA mA mA
Fast Page Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416C1200A-6/A-L6/A-F6 KM416C1200A-7/A-L7/A-F7 KM416C1200A-8/A-L8/A-F8	ICC4	-	110 100 90	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)	KM416C1200A KM416C1200A-L KM416C1200A-F	ICC5	-	1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416C1200A-6/A-L6/A-F6 KM416C1200A-7/A-L7/A-F7 KM416C1200A-8/A-L8/A-F8	Iccs	-	160 150 140	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(VI+)=Vcc-0.2V, Input Low Voltage(VIL)=0.2V UCAS, LCAS=0.2V DIN=Don't Care, trc=125µs (L-Version) tras=tras min~300ns	KM416C1200A-L	Icc7	-	350	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A9=Vcc-0.2V or 0.2V DQ1-DQ16=Vcc-0.2V, 0.2V or Open	lccs	-	250	μ Α	
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not under te	st=0 V)	11(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-5mA)		Vон	2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		VoL	-	0.4	V

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, address can be changed maximum once while RAS=VIL. In lcc4, Address can be changed maximum once while page mode cycle time tpc.

CAPACITANCE (TA=25°C, VCC=5V. f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	Cin1	<u>-</u>	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, Vcc=5.0V \pm 10%, See notes 1,2) (Test condition : ViH/VIL=2.4V/0.8V, VOH/VoL=2.4V/0.4V, Output Loading CL=100pF)

Devenuetos	Symbol		-6		-7		-8		Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	tRC	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tclz	0		Ó		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20	,	ns	
CAS hold time	tcsh	60		70		80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20`	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	-30	15	35	15	40	ns	11

AC CHARACTERISTICS (Continued)

	T		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time		10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	,
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	tон	10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (F-version)	tref		128		128		128	ms	
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwd	85		95		105		ns	8
Column address to \overline{W} delay time	tawd	55		60		65		ns	8
\overline{CAS} precharge to \overline{W} delay time	tCPWD	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tCPT	20		25		. 30		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		95		100		ns	
RAS pulse width (Fast page mode)	trasp	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
CAS precharge time (Fast page mode)	tcp	10		10		10		ns	
RAS hold time referenced to OE	tron	15		20		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Units	Notes
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
OE access time	toea		15		20		20	ns	
ŌĒ to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	15	0	20	0	20	ns	
OE command hold time	toeh	15		20		20		ns	
RAS pulse width (F-ver)	trass	100		100		100		μs	19
RAS precharge time (F-ver)	trps	110		130		150		ns	19
CAS hlod time (F-ver)	tchs	-50		<i>≐</i> 50		-50	,	ns	19


KM416C1200A/A-L/A-F Truth Table

RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	X	X	х	Х	HI-Z	Y HI-Z St	
L	Н	Н	Х	Х	HI-Z	HI-Z HI-Z	
L	L	Н	Н	L	DQ-OUT		
L	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L	L	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	Н	Н	HI-Z	HI-Z	-


6

NOTES


- An initial pause of 200µs is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)} and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD(max)}.
- 6. tar, twcr, tohr are referenced to trad(max).
- t_{OFF(max)} defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. twcs, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating aprameters. They are included in the data sheet as electrical characteristics only. If twcs≥t_{WCS(min)} the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle: If t_{CWD}≥t_{CWD(min)}, t_{RWD}≥t_{RWD(min)}, t_{AWD}≥t_{AWD(min)} then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- .11. Operation within the t_{RAD(max)} limit insures that t_{RAD(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. tasc, t_{CAH} are referenced to the earlier CAS falling edge.
- 13. t_{CP} is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 14. t_{CWD} is referenced to the later CAS falling edge at word read-modify-write cycle.
- 15. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 16. t_{CSR} is referenced to earlier CAS falling low before RAS transition low.
- 17. t_{CHR} is referenced to the later CAS rising high after RAS transition low.




18. t_{DS}, t_{DH} is independetly specified for lower byte D_{in(1~8)}, upper byte D_{in(9~16)}





TIMING DIAGRAMS WORD READ CYCLE






UPPER BYTE READ CYCLE






LOWER BYTE WRITE CYCLE (EARLY WRITE)







UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




TIMING DIAGRAMS (Continued) WORD READ-MODIFY-WRITE CYCLE




READ-MODIFY-LOWER-BYTE-WRITE CYCLE




READ-MODIFY-UPPER-BYTE-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)



FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE






FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE




FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




RAS ONLY REFRESH CYCLE

NOTE: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, OE, A=Don't Care







HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE










PACKAGE DIMENSION 42-LEAD PLASTIC SMALL OUT-LINE J-LEAD







44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



1M x 16 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tCAC	trc	thpc
KM416C1004A-6/A-L6/A-F6	60ns	17ns	110ns	24ns
KM416C1004A-7/A-L7/A-F7	70ns	20ns	130ns	29ns
KM416C1004A-8/A-L8/A-F8	80ns	20ns	150ns	34ns

- Extended Data Out Mode (Fast Page Mode with Extended Data Out)
- 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +5V±10% power supply
- · Refresh Cycle
- -4096 cycle/64ms (Normal)
- -4096 cycle/128ms (L-version)
- -4096 cycle/128ms (F-version)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages


GENERAL DESCRIPTION

The Samsung KM416C1004A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.

The KM416C1004A/A-L/A-F features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM416C1004A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A11	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	V
Storage Temperature	Tstg	-55 t0 + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	_	Vcc+1	· V
Input Low Voltage	VIL	-1.0		8.0	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, UCAS or LCAS, Address Cycling @tnc=min.)	KM416C1004A-6/A-L6/A-F6 KM416C1004A-7/A-L7/A-F7 KM416C1004A-8/A-L8/A-F8	ICC1	_	100 . 90 80	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)	KM416C1004A KM416C1004A-L KM416C1004A-F	lcc2	-	2 · 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM416C1004A-6/A-L6/A-F6 KM416C1004A-7/A-L7/A-F7 KM416C1004A-8/A-L8/A-F8	lcc3	-	100 90 80	mA mA mA
EDO Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416C1004A-6/A-L6/A-F6 KM416C1004A-7/A-L7/A-F7 KM416C1004A-8/A-L8/A-F8	ICC4	- -	120 110 100	mA mA mA
Standby Current (RAS=UCAS=K=Vcc-0.2V)	KM416C1004A KM416C1004A-L KM416C1004A-F	lcc5	-	1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416C1004A-6/A-L6/A-F6 KM416C1004A-7/A-L7/A-F7 KM416C1004A-8/A-L8/A-F8	ICC6	-	100 90 80	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(ViH)=Vcc-0.2V, Input Low Voltage(ViL)=0.2V UCAS, LCAS=0.2V DIN=Don't Care, tRC=31.25µs (L-Ver) tRAS=tRAS min~300ns	KM416C1004A-L	Icc7	- -	450	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Symbol	Min	Max	Units	
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A11=Vcc-0.2V or 0.2V DQ1-DQ16=Vcc-0.2V or 0.2V or Open	KM416C1004A-F	lccs	-	250	. μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not un	lı(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V≤Voυτ≤Vcc)			-10	10	μА
Output High Voltage Level (Ioн=-5mA)			2.4	-	٧
Output Low Voltage Level (IoL=4.2mA)		VoL	-	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while RAS=VIL. In Icc4, Address can be changed maximum once while one Hyper page mode cycle time thec.

CAPACITANCE (TA=25°C, VCC=5V. f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A11)	CIN1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ16)	CDQ		7	pF

AC CHARACTERISTICS ($0^{\circ}C \le TA \le 70^{\circ}C$, VCC=5V $\pm 10^{\circ}$, See notes 1,2) (Test condition : VIH/VIL=2.4V/0.8V, VOH/VOL=2.0V/0.8V, Output Loading CL=100pF)

Parameter	Cumbal		-6	-7		-8		Unite	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205	•	ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		17		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3	,	ns	3
OE to output in Low-Z	toLZ	3		3		3		ns	3
Output buffer turn-off delay from CAS	tCEZ	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	· trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	17		20		20		ns	
CAS hold time	tcsH	50		60		70		ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	. 20	60	ns	4



AC CHARACTERISTICS (Continued)

		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	15
Column address hold time	tcah	10		15		15		ns	15
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tRAL	30		35		40		ns	
Read command set-up time	tRCS	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0	١.	0		ns	8
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcn	45		50		55		ns	. 6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	tRWL	15		20		20		ns	
Write command to CAS lead time	tcwL	10		15		20		ns	18
Data-in set-up time	tos	0		. 0		0		ns	10,21
Data-in hold time	tDH	10		15		15		ns	10,21
Data-in hold time referenced to RAS	tDHR	45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (F-version)	tref		128		128		128	ms	
CAS to W delay time	tcwD	40		50		50		ns	8,17
RAS to W delay time	tRWD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tCPWD	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	19
CAS hold time (CAS-before-RAS refresh)	tchr	.10		10		10		ns	20
RAS precharge to CAS hold time	tRPC	- 5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tCPT	20		25		30		ns	
RAS hold time referenced to OE	tron	15		20		20		ns	
OE access time	tOEA		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	3	15	3	20	3	20	ns	7
OE commend hold time	toeh	15		20		20	, .	ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3

AC CHARACTERISTICS (Continued)

Danier de la constante de la c	Cumphal		-6	-7			-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Hyper Page mode cycle time	tHPC	24		29		34		ns	12
Hyper Page mode read-modify-write cycle time	thprwc	76		81		91		ns	12
CAS orcgarge time (Hyper page mode)	tcp	- 10		10		10		ns	16
RAS pulse width (Hyper page mode)	trasp	60	200.000	70	200.000	80	200.000	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
Output data hold time	tрон	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	15	3	20	3	20	ns	7,14
Output buffer turn off delay from W	twez	3	15	3	20	3	20	ns	7
₩ to data delay	twed	15		20		20		ns	
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tcho	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width	twpe	5		5		5		ns	
RAS pulse width (F-ver)	trass	100		100		100		μs	13
RAS precharge time (F-ver)	trps	110		130		150		ns	13
CAS hlod time (F-ver)	tcнs	-50		-50		-50		ns	13

KM416C1004A/A-L/A-F Truth Table


RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	X	Х	Х	Х	HI-Z	HI-Z	Standby
L	Н	Н	Х	Х	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	· HI-Z	Lower Byte Read
L,	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	Ĥ	L	DQ-OUT	DQ-OUT	Word Read
L	L	Н	Ĺ	Н	DQ-IN	Don't Care	Lower Byte Write
L	Н	L	L	н	Don't Care	DQ-IN	Upper Byte Write
L	L	L	- L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	Н	Н	HI-Z	HI-Z	

NOTES

- An initial pause of 200\(\mu\)s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2TTL Loads and 100pF
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- Assumes that tRCD ≥ tRCD (max).
- 6. tan, twon, tohn are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trirk must be satisfied for a read cycle.


- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trad(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. tasc≥tcp min, Assume tτ=2.0ns.
- 13. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (F-version)
- 14. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes to high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 15. tasc, tcah are referenced to the earlier $\overline{\text{CAS}}$ falling edge.
- tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- tcwb is referenced to the later CAS falling edge at word read-modify-write cycle.
- tcwL is specified from W falling edge to the earlier CAS rising edge.
- tcsn is referenced to earlier CAS falling low before RAS transition low.
- 20. tchr is referenced to the later CAS rising high after RAS transition low.
- 21. tps, tpH is independetly specified for lower byte Din (1-8), upper byte Din(9-16)

TIMING DIAGRAM WORD READ CYCLE






TIMING DIAGRAM LOWER BYTE READ CYCLE






TIMING DIAGRAM UPPER BYTE READ CYCLE





WORD WRITE CYCLE (EARLY WRITE)


NOTE: Dout = OPEN





LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = OPEN





UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: DOUT = OPEN





WORD WRITE CYCLE (OE CONTROLLED WRITE)


NOTE: DOUT = OPEN





LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)


NOTE: Dout = OPEN






UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: Dout = OPEN






WORD READ - MODIFY - WRITE CYCLE








LOWER-BYTE READ - MODIFY - WRITE CYCLE



Don't Care


UPPER-BYTE READ - MODIFY - WRITE CYCLE








HYPER PAGE MODE WORD READ CYCLE






HYPER PAGE MODE LOWER BYTE READ CYCLE



Don't Care

HYPER PAGE MODE UPPER BYTE READ CYCLE








HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open





HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open






HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE: Dour = Open






HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE








HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE






HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE







HYPER PAGE READ AND WRITE MIXED CYCLE









RAS-ONLY REFRESH CYCLE

NOTE : \overline{W} , \overline{OE} , D_{IN} = Don't care D_{OUT} = Open



CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A = Don't Care








6


CAS-BEFORE-RAS SELF REFRESH CYCLE(LL-version)

NOTE: W, OE, A = Don't Care





HIDDEN REFRESH CYCLE (READ)









HIDDEN REFRESH CYCLE (WRITE)

NOTE: Dour = OPEN









0.016(0.41)


0.020(0.51)

0.040 (1.02)

MAX

PACKAGE DIMENSION 42-LEAD PLASTIC SMALL OUT-LINE J-LEAD Units: Inches (millimeters) 0.025 (0.64) 1.070 (27.18) MIN 1.080 (27.43) 0.445(11.30) 0.435(11.05) 0.405(10.29) 0.395(10.03) 0.008(0.20) 0.130(3.30) 0.026(0.66) 0.140(3.56) 0.030(0.76) 0.004(0.1)

44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



1M x 16 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM416C1204A-6/A-L6/A-F6	60ns	17ns	110ns	24ns
KM416C1204A-7/A-L7/A-F7	70ns	20ns	130ns	29ns
KM416C1204A-8/A-L8/A-F8	80ns	20ns	150ns	34ns

- Extended Data Out Mode (Fast Page Mode with Extended Data Out)
- 2 CAS Byte/Word Read/Write operation
- · CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +5V±10% power supply
- · Refresh Cycle
 - -1024 cycle/16ms (Normal)
- -1024 cycle/128ms (L-version)
- -1024 cycle/128ms (F-version)
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II)


GENERAL DESCRIPTION

The Samsung KM416C1204A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.


The KM416C1204A/A-L/A-F features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416C1204A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A9	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS.	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5V)
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-1 to + 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-1 to + 7.0	٧
Storage Temperature	Tstg	-55 t0 + 150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0.	V
Input High Voltage	ViH	2.4		Vcc+1	· V
Input Low Voltage	VIL	-1.0		0.8	ν.

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, UCAS or LCAS, Address Cycling @trc=min.)	KM416C1204A-6/A-L6/A-F6 KM416C1204A-7/A-L7/A-F7 KM416C1204A-8/A-L8/A-F8	lcc1	-	160 150 140	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)	KM416C1204A KM416C1204A-L KM416C1204A-F	ICC2	-	2 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @tяc=min.)	KM416C1204A-6/A-L6/A-F6 KM416C1204A-7/A-L7/A-F7 KM416C1204A-8/A-L8/A-F8	Іссз	-	160 150 140	mA mA mA
EDO Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416C1204A-6/A-L6/A-F6 KM416C1204A-7/A-L7/A-F7 KM416C1204A-8/A-L8/A-F8	ICC4	-	130 120 110	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)	KM416C1204A KM416C1204A-L KM416C1204A-F	A-F7 ICC3 - A-F8 ICC4 - A-F8 ICC5 - A-F6 A-F7 ICC6 -		1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416C1204A-6/A-L6/A-F6 KM416C1204A-7/A-L7/A-F7 KM416C1204A-8/A-L8/A-F8	Icc6	-	160 150 140	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(ViH)=Vcc-0.2V, Input Low Voltage(ViL)=0.2V UCAS, LCAS=0.2V Din=Don't Care, trc=125µs (L-Ver) tras=tras min~300ns	KM416C1204A-L	lcc7	<u>-</u>	350	μΑ



6

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A9=Vcc-0.2V or 0.2V DQ1-DQ16=Vcc-0.2V or 0.2V or Open	KM416C1204A-F	Iccs	- -	250	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vcc+0.5V, all other pins not unde	r test=0 V)	lı(L)	-10	10.	μΑ
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)		lo(L)	-10	10	μA
Output High Voltage Level (IoH=-5mA)		Voн	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)		Vol	-	0.4	٧

*NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, address can be changed maximum once while RAS=VIL. In lcc4, Address can be changed maximum once while one Hyper page mode cycle time thec.

CAPACITANCE (TA=25°C, VCC=5V. f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~A9)	CIN1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF .
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS ($0^{\circ}C \le TA \le 70^{\circ}C$, VCC=5V $\pm 10^{\circ}$, See notes 1,2) (Test condition : ViH/ViL=2.4V/0.8V, VOH/VoL=2.0V/0.8V, Output Loading CL=100pF)

	Combal		-6	-7			-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	tRAC		60		70		80	ns	3,4,11
Access time from CAS	tcac		17		20		20	ns	3,4,5
Access time from column address	taa		30		. 35		40	ns	3,11
CAS to output in Low-Z	tclz	3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	17		20		20		ns	
CAS hold time	tcsH	50		60		70	1.00	ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	4

AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0	·	ns	
Row address hold time	tRAH	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	15
Column address hold time	tcah	10		15		15		ns	15
Column address hold time referenced to RAS	tar	45		55		. 60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twch	.10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20	•	ns	
Write command to CAS lead time	tcwL	10		15		20		ns	18
Data-in set-up time	tos	0		0		0		ns	10,21
Data-in hold time	tDH	10		15		15		ns	10,21
Data-in hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (F-version)	tref		128		128		128	ms	
CAS to W delay time	tcwp	40		50		50		ns	8,17
RAS to W delay time	trwD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		· 70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		ns	19
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	20
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
RAS hold time referenced to OE	troh	15		20		20		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	3	15	3	20	3	20	ns	7
OE commend hold time	toeh	15		20		20		ns	
Access time from CAS precharge	tcpa		35		40		45	ns	3

6

AC CHARACTERISTICS (Continued)

Danier de la constante de la c	Sb.al		-6		-7		-8	Units	Motos
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Hyper Page mode cycle time	tHPC	24		29		34		ns	12
Hyper Page mode read-modify-write cycle time	thprwc	76		81		91		ns	12
CAS orcgarge time (Hyper page mode)	tcp	10		10		10		ns	16
RAS pulse width (Hyper page mode)	trasp	60	200.000	70	200.000	80	200.000	ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	arrange.
Output data hold time	tрон	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	15	3	20	3	20	ns	7,14
Output buffer turn off delay from W	twez	3	15	3	20	3	20	ns	7
₩ to data delay	twed	15		20		20		ns	
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tcho	5		5		- 5		ns	
OE precharge time	toep	5		. 5		5		ns	
W pulse width	twpe	5		5		5		ns	
RAS pulse width (F-ver)	trass	100		100		100		μs	13
RAS precharge time (F-ver)	trps	110		130		150		ns	13
CAS hlod time (F-ver)	tchs	-50		-50		-50		ns	13

KM416C1204A/A-L/A-F Truth Table


RAS	LCAS	UCAS	w	OE	DQ1~DQ8	DQ9~DQ16	STATE
Н	х	Х	Χ	Х	HI-Z	HI-Z	Standby
L	Н	Н	Х	×	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	HI-Z	Lower Byte Read
L	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read
. L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L	. L	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	Н.	DQ-IN	DQ-IN	Word Write
Ļ	L	L	Н	Н	HI-Z	HI-Z	-


NOTES

- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2TTL Loads and 100pF.
- 4. Operation within the trcD(max) limit insures that trac(max) can be met. trcD(max) is specified as a reference point only. If trcD is greater than the specified trcD(max) limit, then access time is controlled exclusively by tcAc.
- 5. Assumes that tRCD ≥ tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥ trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trach or trach must be satisfied for a read cycle.


- 10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles,
- 11. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 12. tasc≥tcp min, Assume tr=2.0ns.
- 13. 1024 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (F-version)
- 14. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes to high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- tasc, tcah are referenced to the earlier CAS falling edge.
- 16. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 17. towo is referenced to the later CAS falling edge at word read-modify-write cycle.
- 18. tcwL is specified from \overline{W} falling edge to the earlier $\overline{\text{CAS}}$ rising edge.
- 19. tcsn is referenced to earlier CAS falling low before RAS transition low.
- 20. tchr is referenced to the later CAS rising high after RAS transition low.
- 21. tps, tpH is independetly specified for lower byte Din (1~8), upper byte Din(9~16)

TIMING DIAGRAM WORD READ CYCLE






TIMING DIAGRAM LOWER BYTE READ CYCLE






TIMING DIAGRAM UPPER BYTE READ CYCLE






WORD WRITE CYCLE (EARLY WRITE)






LOWER BYTE WRITE CYCLE (EARLY WRITE)









UPPER BYTE WRITE CYCLE (EARLY WRITE)






WORD WRITE CYCLE (OE CONTROLLED WRITE)






LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: DOUT = OPEN






UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)





WORD READ - MODIFY - WRITE CYCLE









6

LOWER-BYTE READ - MODIFY - WRITE CYCLE






UPPER-BYTE READ - MODIFY - WRITE CYCLE








HYPER PAGE MODE WORD READ CYCLE








HYPER PAGE MODE LOWER BYTE READ CYCLE






HYPER PAGE MODE UPPER BYTE READ CYCLE





HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open





HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open





HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open








HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE







HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE




DQ9 ~ DQ16 Voh - Vol - OPEN






HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE







HYPER PAGE READ AND WRITE MIXED CYCLE









RAS-ONLY REFRESH CYCLE

NOTE : \overline{W} , \overline{OE} , D_{IN} = Don't care D_{OUT} = Open



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: \overline{W} , \overline{OE} , A = Don't Care






CAS-BEFORE-RAS SELF REFRESH CYCLE(LL-version)


NOTE: W, OE, A = Don't Care






HIDDEN REFRESH CYCLE (READ)








HIDDEN REFRESH CYCLE (WRITE)








PACKAGE DIMENSION 42-LEAD PLASTIC SMALL OUT-LINE J-LEAD Units: Inches (millimeters) 1.070 (27.18) 0.025(0.64) MIN 1.080 (27.43) 0.435(11.05) 0.395(10.03) 0.008(0.20) 0.130(3.30) 0.026(0.66) 0.140(3.56) 0.030(0.76) 0.004(0.1) 0.016(0.41) 0.040 (1.02) 0.020(0.51) MAX

44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



1M x 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tCAC	trc
KM416V1000A-6/A-L6/A-F6	60ns	15ns	110ns
KM416V1000A-7/A-L7/A-F7	70ns	20ns	130ns
KM416V1000A-8/A-L8/A-F8	80ns	20ns	150ns

- Fast Page Mode operation
- 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +3.3V ± 0.3V power supply
- Refresh Cycle
- 4096 cycle/64ms (Normal)
- 4096 cycle/128ms (L-version)
- 4096 cycle/128ms (F-version)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages


GENERAL DESCRIPTION

The Samsung KM416V1000A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.


The KM416V1000A/A-L/A-F features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416V1000A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A11	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
ÜCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5 to 4.6	V
Storage Temperature	Tstg	-55 to+150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	٧.
Ground	Vss	0	0	0	V
Input High Voltage	. ViH	2.1		VDD+0.3	٧
Input Low Voltage	ViL	-0.3		0.8	· V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, UCAS or LCAS, Address Cycling @trc=min.)	KM416V1000A-6/A-L6/A-F6 KM416V1000A-7/A-L7/A-F7 KM416V1000A-8/A-L8/A-F8	lcc1	_	90 80 70	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=ViH)	KM416V1000A KM416V1000A-L KM416V1000A-F	ICC2	-	2 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @tac=min.)	KM416V1000A-6/A-L6/A-F6 KM416V1000A-7/A-L7/A-F7 KM416V1000A-8/A-L8/A-F8	Іссз	_	90 80 70	mA mA mA
Fast Page Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416V1000A-6/A-L6/A-F6 KM416V1000A-7/A-L7/A-F7 KM416V1000A-8/A-L8/A-F8	ICC4		90 80 70	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VDD-0.2V)	KM416V1000A KM416V1000A-L KM416V1000A-F	ICC5	_	1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416V1000A-6/A-L6/A-F6 KM416V1000A-7/A-L7/A-F7 KM416V1000A-8/A-L8/A-F8	ICC6	_	90 80 70	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(Viн)=Vpp-0.2V, Input Low Voltage(Viι)=0.2V UCAS, LCAS=0.2V Din=Don't Care, trc=31.25μs (L-Version) tras=tras min~300ns	KM416V1000A-L	lcc7	-	450	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Symbol	Min	Max	Units	
Self Refresh Current RAS=UCAS=LCAS=VIL W=0E=A0-A11=VDD-0.2V or 0.2V DQ1-DQ16=VDD-0.2V or 0.2V or Open	KM416V1000A-F	lccs	-	250	μΑ
Input Leakage Current (Any input 0≤Vin ≤Voo+0.3V, all other pins not unc	lı(L)	-10	10	μA	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vpp)		lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-2mA)		Voн	2.4	-	٧
Output Low Voltage Level (IoL=2mA)		Vol	- `	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while RAS=VIL. In Icc4, Address can be changed maximum once while page mode cycle time tpc.

CAPACITANCE (TA=25°C, VDD=3.3V. f=1'MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~A11)	CIN1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS ($0^{\circ}C \le T_A \le 70^{\circ}C$, $V_{DD} = 3.3V \pm 0.3V$, See notes 1,2) (Test condition : $V_{HH}/V_{LL} = 2.1V/0.8V$, $V_{OH}/V_{OL} = 2.0V/0.8V$, Output Loading $C_{LL} = 100pF$)

	Complete al	Symbol		-7		7 -8		Units	Notes
Parameter		Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	tRAC		60		70		80	ns	3,4,11
Access time from CAS	tCAC		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		- 0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tre	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsH	60		70	11111111	80		ns	
CAS pulse width	tcas	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	30	15	35	15	40	ns	11

AC CHARACTERISTICS (Continued)

_			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time		5		5		. 5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10	·	10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		. 0		ns	8
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6_
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15	•	20		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	tDH	10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (F-version)	tref		128		128		128	ms	
CAS to W delay time	tcwp	40		50		50		ns	8
RAS to W delay time	trwD	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10	:	10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	tRPC	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tCPT	20		25		30		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tPRWC	80		95		100		ns	
RAS pulse eidth (Fast page mode)	trasp	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
CAS precharge time (Fast page mode)	tcp	10		10		10		ns	
RAS hold time referenced to OE	tron	15		20		20		ns	



AC CHARACTERISTICS (Continued)


B	0		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
OE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	15	0	20	. 0	20	ns	
OE command hold time	toeh	15		20		20		ns	
RAS pulse width (F-ver)	trass	100		100		100		μs	19
RAS precharge time (F-ver)	trps	110		130		150		ns	19
CAS hlod time (F-ver)	tchs	-50		-50		-50		ns	19

KM416V1000A/A-L/A-F Truth Table


RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE	
Н	х	Х	Х	Х	HI-Z	HI-Z	Standby	
L	Н	Н	х	Х	HI-Z	HI-Z	Refresh	
L	L	Н	Н	L	DQ-OUT	HI-Z	Lower Byte Read	
L	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read	
L	L	L	н	L	DQ-OUT	DQ-OUT	Word Read	
L	L	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write	
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write	
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write	
L	L	L	Н	Н	HI-Z	HI-Z	-	

NOTES

- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 1 TTL Loads and 100pF.
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar. twcr. tphr are referenced to trap(max).
- 7. toFF(max) defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs\ge twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb\ge tcwb(min), trwb\ge trwb(min) and tawb\ge tawb(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trinh must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in readwrite cycles.
- 11. Operation within the trao(max) limit insures that trac(max) can be met. trao(max) is specified as a reference point only. If trao is greater than the specified trao(max) limit, then access time is controlled by trao.
- 12. tasc, tcah are referenced to the earlier CAS falling edge.
- 13. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 14. tcwp is referenced to the later CAS falling edge at word read-modify-write cycle.
- 15. tcwL is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 16. tcsR is referenced to earlier CAS falling low before RAS transition low.
- 17. tchr is referenced to the later CAS rising high after RAS transition low.






18. tos, toh is independetly specified for lower byte Din(1~8), upper byte Din(9~16)




19. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (F-version).

TIMING DIAGRAMS WORD READ CYCLE







LOWER BYTE READ CYCLE




UPPER BYTE READ CYCLE








LOWER BYTE WRITE CYCLE (EARLY WRITE)







UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)




LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)







READ-MODIFY-LOWER-BYTE-WRITE CYCLE




READ-MODIFY-UPPER-BYTE-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)



FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE






FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE




FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




RAS ONLY REFRESH CYCLE

NOTE: W. OE = Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A = Don't Care




CAS-BEFORE-RAS SELF REFRESH CYCLE (Self restresh only)


NOTE: \overline{W} , \overline{OE} , A = Don't Care



HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE UCAS VIL -COLUMN **READ CYCLE** DQ₁-DQ₁₆ V_{OI} -VALID DATA-OUT WRITE CYCLE DQ1-DQ16 V_{OL} -VALID DATA-IN **READ-MODIFY-WRITE** \overline{W} $V_{IL} - \overline{V}_{IL} - \overline{V}_{IL} +$ DQ_{1} - DQ_{16} $V_{I/OL}$ -VALID DATA-OUT VALID DATA-IN



DON'T CARE



44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



6

1M x 16 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM416V1200A-6/A-L6/A-F6	60ns	15ns	110ns
KM416V1200A-7/A-L7/A-F7	70ns	20ns	130ns
KM416V1200A-8/A-L8/A-F8	80ns	20ns	150ns

- Fast Page Mode operation
- 2 CAS Byte/Word Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +3.3V±0.3V power supply
- · Refresh Cycle
- 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/128ms (F-version)
- JEDEC standard pinout
- Available in plastic SOJ and TSOP(II) packages


GENERAL DESCRIPTION

The Samsung KM416V1200A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.


The KM416V1200A/A-L/A-F features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416V1200A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A9	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
<u>ŪCĀS</u>	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C.	No connection

6

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5 to 4.6	V
Storage Temperature	Tstg	-55 to+150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	. V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.1		VDD+0.3	٧
Input Low Voltage	VIL	-0.3		0.8	٧

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, UCAS or LCAS, Address Cycling @trc=min.)	KM416V1200A-6/A-L6/A-F6 KM416V1200A-7/A-L7/A-F7 KM416V1200A-8/A-L8/A-F8	lcc ₁	-	150 140 130	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)	KM416V1200A KM416V1200A-L KM416V1200A-F	ICC2	-	2 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @tac=min.)	KM416V1200A-6/A-L6/A-F6 KM416V1200A-7/A-L7/A-F7 KM416V1200A-8/A-L8/A-F8	lcc3	-	150 140 130	mA mA mA
Fast Page Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416V1200A-6/A-L6/A-F6 KM416V1200A-7/A-L7/A-F7 KM416V1200A-8/A-L8/A-F8	ICC4	-	100 90 80	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=Vpp-0.2V)	KM416V1200A KM416V1200A-L KM416V1200A-F	ICC5	-	1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @tac=min.)	KM416V1200A-6/A-L6/A-F6 KM416V1200A-7/A-L7/A-F7 KM416V1200A-8/A-L8/A-F8	ICC6	_	150 140 130	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(ViH)=VDD-0.2V, Input Low Voltage(ViL)=0.2V UCAS, LCAS=0.2V DIN=Don't Care, trc=125\mu s (L-Version) tras=tras min~300ns	KM416V1200A-L	ICC7	-	350	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A9=VDD-0.2V or 0.2V DQ1-DQ16=VDD-0.2V or 0.2V or Open	lccs		250	μΑ	
Input Leakage Current (Any input 0≤Vin ≤VDD+0.3V, all other pins not under test=0	lı(L)	-10	10	μΑ	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vbb)	IO(L)	-10	10	μА	
Output High Voltage Level (IoH=-2mA)	Vон	2.4	-	V	
Output Low Voltage Level (loL=2mA)		VoL	_	0.4	V

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while RAS=VIL. In Icc4, Address can be changed maximum once while page mode cycle time tpc.

CAPACITANCE (TA=25°C, VDD=3.3V. f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ ~A ₉)	CIN1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2		7	pF
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C \leq TA \leq 70°C, VDD=3.3V \pm 0.3V, See notes 1,2)

(Test condition: ViH/ViL=2.1V/0.8V, VoH/VoL=2.0V/0.8V, Output Loading CL=100pF)

Downston	Cumbal	-6 Symbol		6 -7		-8		Units	Notes
Parameter		Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	tRAC		60		70		80	ns	3,4,11
Access time from CAS	tCAC		15		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	0		0		0		ns	3
Output buffer turn-off delay	toff	0	15	0	15	0	15	ns	7
Transition time (rise and fall)	tT .	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	15		20		20		ns	
CAS hold time	tcsh	60		70		80		ns	
CAS pulse width	tCAS	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	- 60	ns	4
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11

AC CHARACTERISTICS (Continued)

			-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
CAS to RAS precharge time	tcrp 5 5			5		ns			
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	. 0		0		0		ns	
Column address hold time	tcah	10		15		15		ns	
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35		40		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwL	15		15		20		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	ton	10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (F-version)	tref		128		128		128	ms	
CAS to W delay time	tcwb	40		50		50		ns	8
RAS to W delay time	trwd	85		95		105		ns	8
Column address to W delay time	tawb	55		60		65		ns	8
$\overline{\sf CAS}$ precharge to $\overline{\sf W}$ delay time	tcpwD	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	
RAS precharge to CAS hold time	trpc	5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3
Fast Page mode cycle time	tPC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	terwo	80		95		100		ns	
RAS pulse eidth (Fast page mode)	tRASP	60	200K	70	200K	80	200K	ns	
RAS hold time from CAS precharge	tRHCP	35		40		45		ns	
CAS precharge time (Fast page mode)	tcp	10		10		10		ns	
RAS hold time referenced to OE	tROH	15		20		20		ns	

AC CHARACTERISTICS (Continued)


Parameter		-6		-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
ŌE access time	toea		15		20		20	ns	
OE to data delay	toed	15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	15	0	20	0	20	ns	
OE command hold time	toeh	15		20		20		ns	
RAS pulse width (F-ver)	trass	100		100		100		μs	19
RAS precharge time (F-ver)	tRPS	110		130		150		ns	19
CAS hlod time (F-ver)	tchs	-50		-50		-50		ns	19

KM416V1200A/A-L/A-F Truth Table


RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	X	Х	Х	X	HI-Z	HI-Z	Standby
L	Н	Н	Х	Х	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	HI-Z	Lower Byte Read
L	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L	L	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	Н	Н	HI-Z	HI-Z	-

NOTES

- 2. V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Transition times are measured between V_{IH(min)} and V_{IL(max)} and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 1 TTL loads and 100pF.
- 4. Operation within the t_{RCD(max)} limit insures that t_{RAC(max)} can be met. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD(max)} limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that t_{RCD}≥t_{RCD(max)}.
- 6. tar, twcr, tDHR are referenced to tRAD(max).
- 7. $t_{OFF(max)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- 8. twcs, trwo, tcwo and tawo are non restrictive operating aprameters. They are included in the data sheet as electrical characteristics only. If twcs>twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwp>tcwp(min), trwp>trwp(min), trwp>trwp(min), trwp>trwp(min), trwp>trwp(min) then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD(max)} limit insures that t_{RAD(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled by t_{AA}.
- 12. tasc, tcah are referenced to the earlier CAS falling edge.
- 13. t_{CP} is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 14. t_{CWD} is referenced to the later CAS falling edge at word read-modify-write cycle.
- 15. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.




- 16. t_{CSR} is referenced to earlier \overline{CAS} falling low before \overline{RAS} transition low.
- 17. t_{CHR} is referenced to the later CAS rising high after RAS transition low.







18. t_{DS} , t_{DH} is independetly specified for lower byte $D_{in(1\sim8)}$, upper byte $D_{in(9\sim16)}$





TIMING DIAGRAMS WORD READ CYCLE






UPPER BYTE READ CYCLE







LOWER BYTE WRITE CYCLE (EARLY WRITE)



UPPER BYTE WRITE CYCLE (EARLY WRITE)




WORD WRITE CYCLE (OE CONTROLLED WRITE)







LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)




WORD READ-MODIFY-WRITE CYCLE




READ-MODIFY-LOWER-BYTE-WRITE CYCLE




READ-MODIFY-UPPER-BYTE-WRITE CYCLE




FAST PAGE MODE WORD READ CYCLE




FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE




FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE LOWER BYTE WRITE (EARLY WRITE)



FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE






FAST PAGE MODE READ-MODIFY-LOWER-BYTE-WRITE CYCLE




FAST PAGE MODE READ-MODIFY-UPPER-BYTE-WRITE CYCLE




RAS ONLY REFRESH CYCLE

NOTE: W, OE=Don't Care




CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W=VIH, OE, A=Don't Care







HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE





PACKAGE DIMENSION Units: Inches (millimeters) 42-LEAD PLASTIC SMALL OUT-LINE J-LEAD 1.070 (27.18) 0.025(0.64) MIN 1.080 (27.43) 0.445(11.30) 0.435(11.05) 0.405(10.29) 0.395(10.03) 0.008(0.20) 0.012(0.30) 0.130(3.30) 0.026(0.66) 0.140(3.56) 0.030(0.76) 0.004(0.1) 0.040 (1.02) 0.016(0.41) 0.020(0.51) MAX

44 LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



1M x 16 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	thpc
KM416V1004A-6/A-L6/A-F6	60ns	17ns	110ns	24ns
KM416V1004A-7/A-L7/A-F7	70ns	20ns	130ns	29ns
KM416V1004A-8/A-L8/A-F8	80ns	20ns	150ns	34ns

- Extended Data Out Mode (Fast Page Mode with Extended Data Out)
- 2 CAS Byte/Word Read/Write operation
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +3.3V±0.3V power supply
- · Refresh Cycle
 - 4096 cycle/64ms (Normal)
 - 4096 cycle/128ms (L-version)
 - 4096 cycle/128ms (F-version)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages


GENERAL DESCRIPTION

The Samsung KM416V1004A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.

The KM416V1004A/A-L/A-F features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM416V1004A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A11	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5 to 4.6	٧
Storage Temperature	Tstg	-55 to+150	°C
Power Dissipation	PD	. 1	W
Short Circuit Output Current	los	50	mA.

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.1	— VDD+0.3		V
Input Low Voltage	VIL	-0.3	<u> </u>	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, UCAS or LCAS, Address Cycling @trc=min.)	KM416V1004A-6/A-L6/A-F6 KM416V1004A-7/A-L7/A-F7 KM416V1004A-8/A-L8/A-F8	ICC1	-	90 80 70	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)	KM416V1004A KM416V1004AL KM416V1004ALL	ICC2	· _	2 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @tac=min.)	KM416V1004A-6/A-L6/A-F6 KM416V1004A-7/A-L7/A-F7 KM416V1004A-8/A-L8/A-F8	lcc3	-	90 80 70	mA mA mA
EDO Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416V1004A-6/A-L6/A-F6 KM416V1004A-7/A-L7/A-F7 KM416V1004A-8/A-L8/A-F8	ICC4	-	110 100 90	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=Vdd-0.2V)	KM416V1004A KM416V1004AL KM416V1004ALL	ICC5	-	1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416V1004A-6/A-L6/A-F6 KM416V1004A-7/A-L7/A-F7 KM416V1004A-8/A-L8/A-F8	Icc6	-	90 80 70	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(Viн)=VDD-0.2V, Input Low Voltage(Viι)=0.2V UCAS, LCAS=0.2V DIN=Don't Care, tRC=31.25μs (L-Version) tRAS=tRAS min~300ns	KM416V1004A-L	Icc7	<u>-</u>	450	μΑ

DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Paramete	Symbol	Min	Max	Units	
Self Refresh Current RAS=UCAS=LCAS=0.2V W=0E=A0-A11=VDD-0.2V or 0.2V DQ1-DQ16=VDD-0.2V or 0.2V or Open	KM416V1004A-F	lccs		250	μΑ
Input Leakage Current (Any input $0 \le V$ IN $\le V$ DD+0.3V, all other pins not un	der test=0 V)	lı(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vou)	,	lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-2mA)		Voн	2.4	-	٧
Output Low Voltage Level (IoL=2mA)		Vol	-	0.4	٧

^{*}NOTE: lcc1, lcc3, lcc4 and lcc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. lcc is specified as an average current. In lcc1 and lcc3, address can be changed maximum once while RAS=VIL. In lcc4, Address can be changed maximum once while one Hyper page mode cycle time thec.

CAPACITANCE (TA=25°C, VDD=3.3V. f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0~11)	Cin1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2)

(Test condition: ViH/ViL=2.1V/0.8V, VoH/VoL=2.0V/0.8V, Output Loading CL=100pF)

	Symbol		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110	•	130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		. 70		80	ns	3,4,11
Access time from CAS	tcac		17		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trP	40	- 1	50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	17		20		20		ns	
CAS hold time	tcsh	50		60		70		ns	
CAS pulse width	tcas	10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4

AC CHARACTERISTICS (Continued)

			-7		-8	Units	Notes		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5	*	5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	10		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	15
Column address hold time	tcah	10		15		15		ns	15
Column address hold time referenced to RAS	tar	45		55		60		ns	6
Column address to RAS lead time	tral	30		35	,	40		ns	,
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	9
Read command hold time referenced to RAS	trrh	0		0		0		ns	9
Write command set-up time	twcs	0		0		0		ns	8
Write command hold time	twch	10		15		15		ns	
Write command hold time referenced to RAS	twcr	45		50		55		ns	6
Write command pulse width	twp	10		15		15		ns	
Write command to RAS lead time	trwL	15		15		20		ns	
Write command to CAS lead time	tcwL	10		15		20		ns	18
Data-in set-up time	tos	0		0		0		ns	10,21
Data-in hold time	ton	10		15		15		ns	10,21
Data-in hold time referenced to RAS	tohr	. 45		55		60		ns	6,
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (L-version)	tref		128		128		128	ms	
Refresh period (F-version)	tref	-	128		128		128	ms	
CAS to W delay time	tcwD	40		50		50		ns	8,17
RAS to W delay time	trwo	85		95		105		ns	8
Column address to W delay time	tawd	55		60		65		ns	8
CAS precharge to W delay time	tcpwd	60		65		70		ns	
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		-10		10		ns	19
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	20
RAS precharge to CAS hold time	trpc	5		5		5.		ns	
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25		30		ns	
RAS hold time referenced to OE	tпон	15		20		20		ns	
OE access time	toea		15		20		20	ns	
OE to data delay	to data delay toED 15 20		, 20		20		ns		
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	15	3	20	3	- 20	ns	7
OÉ command hold time	toeh	15		20		20		ns	
Access time from CAS precharge	tCPA		35		40		45	ns	3

AC CHARACTERISTICS (Continued)

	0		-6	-7		-8		1 Indian	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Hyper Page mode cycle time	tHPC	24		29		34		ns	12
Hyper Page mode read-modify-write cycle time	thprwc	76		81		91		ns	12
CAS precharge time (Hyper page mode)	tcp	10		10		10		ns	16
RAS pulse width (Hyper Page mode)	trasp	60		70		80		ns	
RAS hold time from CAS precharge	trhcp	35		40		45		ns	
Output data hold time	tDOH	5		5		5		ns	
Output buffer turn off delay from RAS	trez	3	15	3	20	3	20	ns	7,14
Output buffer turn off delay from W	twez	3	15	3	20	3.	20	ns	7
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tcho	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width	twpE	5		5		5		ns	
W to data delay	twed	15		20		20		ns	
RAS pulse width (F-ver)	trass	100	- ,	100		100		μs	13
RAS precharge time (F-ver)	trps	110		130		150		ns	13
CAS hlod time (F-ver)	tchs	-50		-50		-50		ns	13

KM416V1004A/A-L/A-F Truth Table


RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	Х	X	Х	Х	HI-Z	HI-Z	Standby
L	Н	Н	Х	Х	HI-Z	HI-Z	Refresh
L	L	· H	Н	L	. DQ-OUT	HI-Z	Lower Byte Read
L	Н	L	, H	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L	L	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write
L	Н	, L	L	Н	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write
L	L	L	Н	Н	HI-Z	HI-Z	-

NOTES

- An initial pause of 200μs is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 1TTL Loads and 100pF.
- 4. Operation within the trcd(max) limit insures that trac(max) can be met. trcd(max) is specified as a reference point only. If trcd is greater than the specified trcd(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tohr are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either trich or trinh must be satisfied for a read cycle.

- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 12. tasc≥tcp min, Assume tr=2.0ns.
- 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (F-version)
- 14. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes to high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 15. tasc, tcan are referenced to the earlier CAS falling edge.
- 16. tcp is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- 17. tcwp is referenced to the later CAS falling edge at word read-modify-write cycle.
- 18. tcwL is specified from W falling edge to the earlier CAS rising edge.
- tcsr is referenced to earlier CAS falling low before RAS transition low.
- 20. tche is referenced to the later CAS rising high after RAS transition low.
- 21. tps, tpH is independetly specified for lower byte Din (1~8), upper byte Din(9~16)


TIMING DIAGRAM WORD READ CYCLE









TIMING DIAGRAM LOWER BYTE READ CYCLE








TIMING DIAGRAM UPPER BYTE READ CYCLE








WORD WRITE CYCLE (EARLY WRITE)






LOWER BYTE WRITE CYCLE (EARLY WRITE)








. UPPER BYTE WRITE CYCLE (EARLY WRITE)






WORD WRITE CYCLE (OE CONTROLLED WRITE)






LOWER BYTE WRITE CYCLE (OF CONTROLLED WRITE)






UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)






WORD READ - MODIFY - WRITE CYCLE








LOWER-BYTE READ - MODIFY - WRITE CYCLE




Don't Care

UPPER-BYTE READ - MODIFY - WRITE CYCLE






HYPER PAGE MODE WORD READ CYCLE






HYPER PAGE MODE LOWER BYTE READ CYCLE



Don't Care


HYPER PAGE MODE UPPER BYTE READ CYCLE





HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open





HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open






HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open





HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE









6

HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE



Don't Care


HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE








HYPER PAGE READ AND WRITE MIXED CYCLE









RAS-ONLY REFRESH CYCLE





CAS-BEFORE-RAS REFRESH CYCLE

NOTE: W, OE, A = Don't Care






6


CAS-BEFORE-RAS SELF REFRESH CYCLE(LL-version)

NOTE: \overline{W} , \overline{OE} , A = Don't Care






HIDDEN REFRESH CYCLE (READ)







6

HIDDEN REFRESH CYCLE (WRITE)










44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)



1M x 16 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM416V1204A-6/A-L6/A-F6	60ns	17ns	110ns	24ns
KM416V1204A-7/A-L7/A-F7	70ns	20ns	130ns	29ns
KM416V1204A-8/A-L8/A-F8	80ns	20ns	150ns	34ns

- Extended Data Out Mode (Fast page Mode with Extended Data Out)
- · 2 CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- Triple +3.3V ± 0.3V power supply
- · Refresh Cycle
 - 1024 cycle/16ms (Normal)
 - 1024 cycle/128ms (L-version)
 - 1024 cycle/128ms (F-version)
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages


GENERAL DESCRIPTION

The Samsung KM416V1204A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.

The KM416V1204A/A-L/A-F features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.


The KM416V1204A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION (Top Views)



Pin Name	Pin Function
A0-A9	Address Inputs
DQ1-16	Data In/Out
Vss	Ground
RAS	Row Address Strobe
ŪCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌĒ	Data Output Enable
VDD	Power(+3.3V)
N.C.	No connection

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 4.6	V
Voltage on VDD Supply Relative to Vss	VDD	-0.5 to 4.6	V
Storage Temperature	Tstg	-55 to + 150	°C
Power Dissipation	PD	1	w
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	VDD	3.0	3.3	3.6	٧
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.1	_	VDD+0.3	
Input Low Voltage	VIL	-0.3	_	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS, UCAS or LCAS, Address Cycling @trc=min.)	KM416V1204A-6/A-L6/A-F6 KM416V1204A-7/A-L7/A-F7 KM416V1204A-8/A-L8/A-F8	Icc ₁	-	150 140 130	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VIH)	KM416V1204A KM416V1204A-L KM416V1204A-F	ICC2	-	2 1 1	mA mA mA
RAS-Only Refresh Current* (UCAS=LCAS=VIH, RAS, Address Cycling @trc=min.)	KM416V1204A-6/A-L6/A-F6 KM416V1204A-7/A-L7/A-F7 KM416V1204A-8/A-L8/A-F8	lcc3	-	150 140 130	mA mA mA
EDO Mode Current* (RAS=VIL, UCAS or LCAS, Address Cycling @tpc=min.)	KM416V1204A-6/A-L6/A-F6 KM416V1204A-7/A-L7/A-F7 KM416V1204A-8/A-L8/A-F8	ICC4	-	120 110 100	mA mA mA
Standby Current (RAS=UCAS=LCAS=W=VDD-0.2V)	KM416V1204A KM416V1204A-L KM416V1204A-F	ICC5	-	1 300 200	mA μA μA
CAS-Before-RAS Refresh Current* (RAS, UCAS or LCAS Cycling @trc=min.)	KM416V1204A-6/A-L6/A-F6 KM416V1204A-7/A-L7/A-F7 KM416V1204A-8/A-L8/A-F8	ICC6	-	150 140 130	mA mA mA
Battery Back-Up Current, Average Power Supply Current, Battery Back-Up Mode, Input High Voltage(ViH)=VDD-0.2V, Input Low Voltage(ViL)=0.2V UCAS, LCAS=0.2V DIN=Don't Care, tRC=125\mu s (L-Ver) tRAS=tRAS min~300ns	KM416V1204A-L	ICC7	-	350	μΑ



DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Min	Max	Units	
Self Refresh Current RAS=UCAS=LCAS=0.2V W=OE=A0-A9=VDD-0.2V or 0.2V DQ1-DQ16=VDD-0.2V or 0.2V or Open	KM416V1204A-F	lccs	<u>-</u>	250	μΑ
Input Leakage Current (Any input 0≤Vin ≤Vdb+0.3V, all other pins not under tes	lı(L)	-10	10	μА	
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vpp)		lo(L)	-10	10	μΑ
Output High Voltage Level (IoH=-2mA)		Vон	2.4	-	V
Output Low Voltage Level (IoL=2mA)		Vol	_	0.4	٧

^{*}NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while RAS=VIL. In Icc4, Address can be changed maximum once while one Hyper page mode cycle time there.

CAPACITANCE (TA=25°C, VDD=3.3V. f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (Ao~9)	CIN1	-	5	pF
Input Capacitance (RAS, LCAS, UCAS, W, OE)	CIN2	-	7	pF
Output Capacitance (DQ1~DQ16)	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VDD=3.3V±0.3V, See notes 1,2) (Test condition: VIH/VIL=2.1V/0.8V, VOH/VOL=2.0V/0.8V, Output Loading CL=100pF)

Barrandan	Symphol		-6		-7		-8	Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Random read or write cycle time	trc	110		130		150		ns	
Read-modify-write cycle time	trwc	155		185		205		ns	
Access time from RAS	trac		60		70		80	ns	3,4,11
Access time from CAS	tcac		17		20		20	ns	3,4,5
Access time from column address	taa		30		35		40	ns	3,11
CAS to output in Low-Z	tcLz	3		3		3		ns	3
OE to output in Low-Z	toLZ	3		3		3		ns	3
Output buffer turn-off delay from CAS	tclz	3	15	3	20	3	20	ns	7,14
Transition time (rise and fall)	tτ	2	50	2	50	2	50	ns	2
RAS precharge time	trp	40		50		60		ns	
RAS pulse width	tras	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	17		20		20		ns	
CAS hold time	tсsн	50		60		70		ns	
CAS pulse width		. 10	10,000	15	10,000	20	10,000	ns	
RAS to CAS delay time	trcd	20	45	20	50	20	60	ns	4

AC CHARACTERISTICS (Continued)

			-6		-7		-8		Natar	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes	
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	11	
CAS to RAS precharge time	tcrp	5		5		5		ns		
Row address set-up time	tasr	0		0		0		ns		
Row address hold time	trah	10		10		10		ns		
Column address set-up time	tasc	0		0		0		ns	15	
Column address hold time	tcah	10		15		15		ns	15	
Column address hold time referenced to RAS	tar	45		55		60		ns	6	
Column address to RAS lead time	tral	30		35		40		ns		
Read command set-up time	trcs	0		0		0		ns		
Read command hold time referenced to CAS	trch	0		0		0		ns	9	
Read command hold time referenced to RAS	trrh	0		0		0		ns	9	
Write command set-up time	twcs	0	-	0		0		ns	8	
Write command hold time	twch	10	7	15		15		ns		
Write command hold time referenced to RAS	twcr	45		50		55		ns	6	
Write command pulse width	twp	10		15		15		ns		
Write command to RAS lead time	trwL	15	-	15		20		ns		
Write command to CAS lead time	tcwL	10		15		20		ns	18	
Data-in set-up time	tos	0		0		0		ns	10,21	
Data-in hold time	tDH	10		15		15		ns	10,21	
Data-in hold time referenced to RAS	tDHR	45		55		60		ns	6	
Refresh period (Normal)	tref		16		16		16	ms		
Refresh period (L-version)	tref		128		128		128	ms		
Refresh period (F-version)	tref		128		128		128	ms		
CAS to W delay time	tcwp	40		50		50		ns	8,17	
RAS to W delay time	trwd	85	•	95		105		ns	8	
Column address to W delay time	tawd	55		60		65		ns	8	
CAS precharge to W delay time	tcpwd	60		65		70		ns		
CAS set-up time (CAS-before-RAS refresh)	tcsr	10		10		10		ns	19	
CAS hold time (CAS-before-RAS refresh)	tchr	10		10		10		ns	20	
RAS precharge to CAS hold time	tRPC	5		5		5		ns		
CAS precharge time (C-B-R counter test cycle)	tcpt	20		25\		30		ns		
RAS hold time referenced to OE	tпон	15		20		20		ns		
OE access time	toea		15		20		20	ns		
OE to data delay	tOED	15		20		20		ns		
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	15	3	20	3	20	ns	7	
OE commend hold time	toeh	15		20		20		ns		
Access time from CAS precharge	tcpa		35		40		45	ns	3	

AC CHARACTERISTICS (Continued)

B	Cumbal		-6	-7		-8		Units	Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Offics	Notes
Hyper Page mode cycle time	tHPC	24		29		34		ns	12
Hyper Page mode read-modify-write cycle time	thprwc	76	,	81		91		ns	12
CAS orcgarge time (Hyper page mode)	tcp	10		10		10		ns	16
RAS pulse width (Hyper page mode)	trasp	60	200.000	70	200.000	80	200.000	ns	
RAS hold time from CAS precharge	TRHCP	35		40		45		ns	
Output data hold time	tDOH	5		5		5		กร	
Output buffer turn off delay from RAS	trez	3	15	3	20	3	20	ns	7,14
Output buffer turn off delay from W	twez	3	15	3	20	3	20	ns	7
W to data delay	twed	15		20		20		ns	
OE to CAS hold time	toch	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width	twpe	5		5		5		ns	
RAS pulse width (F-ver)	trass	100		100		100		μs	13
RAS precharge time (F-ver)	trps	110		130		150		ns	13
CAS hlod time (F-ver)	tchs	-50		-50		-50		ns	13

KM416V1204A/A-L/A-F Truth Table


RAS	LCAS	UCAS	W	ŌĒ	DQ1~DQ8	DQ9~DQ16	STATE
Н	Х	Х	Х	Х	HI-Z	HI-Z	Standby
L	Н	Н	Х	х	HI-Z	HI-Z	Refresh
L	L	Н	Н	L	DQ-OUT	HI-Z	Lower Byte Read
L	Н	L	Н	L	HI-Z	DQ-OUT	Upper Byte Read
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read
L	L	Н	L	Н	DQ-IN	Don't Care	Lower Byte Write
L	Н	L	L	Н	Don't Care	DQ-IN	Upper Byte Write
L	L	L	L	н	DQ-IN	DQ-IN	Word Write
L	L	L	Н	Н	HI-Z	HI-Z	_

NOTES

- VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 1TTL Loads and 100pF.
- 4. Operation within the trcp(max) limit insures that trac(max) can be met. trcp(max) is specified as a reference point only. If trcp is greater than the specified trcp(max) limit, then access time is controlled exclusively by tcac.
- 5. Assumes that tRCD≥tRCD (max).
- 6. tar, twcr, tDHR are referenced to trad(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 8. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥ twcs(min) the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd≥tcwd(min), trwd≥trwd(min) and tawd≥tawd(min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- Either trach or trach must be satisfied for a read cycle.


- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the trad(max) limit insures that trad(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa.
- 12. tasc≥tcp min, Assume tr=2.0ns.
- 13. 1024 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (F-version)
- 14. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes to high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 15. tasc, tcaн are referenced to the earlier CAS falling edge.
- tcP is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
- tcwb is referenced to the later CAS falling edge at word read-modify-write cycle.
- tcwL is specified from W falling edge to the earlier CAS rising edge.
- tcsn is referenced to earlier CAS falling low before RAS transition low.
- 20. tchn is referenced to the later CAS rising high after RAS transition low.
- 21. tps, tpH is independetly specified for lower byte Din (1~8), upper byte Din(9~16)

TIMING DIAGRAM WORD READ CYCLE






TIMING DIAGRAM LOWER BYTE READ CYCLE






TIMING DIAGRAM UPPER BYTE READ CYCLE





WORD WRITE CYCLE (EARLY WRITE)


NOTE: Dout = OPEN





LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = OPEN $\overline{\text{RAS}} \, \frac{V_{\text{IH}}}{V_{\text{IL}}} \, - \,$ - tcrp -– tcrp → LCAS VIH -COLUMN ADDRESS twcn OE VIH -DQ1 ~ DQ8 VIH - VIL -DATA - IN DQ9 ~ DQ16 V_{IH} - V_{IL} -





UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = OPEN





WORD WRITE CYCLE (OE CONTROLLED WRITE)


NOTE: Dout = OPEN





LOWER BYTE WRITE CYCLE (OE CONTROLLED WRITE)


NOTE: DOUT = OPEN






UPPER BYTE WRITE CYCLE (OE CONTROLLED WRITE)

NOTE: Dout = OPEN






WORD READ - MODIFY - WRITE CYCLE








LOWER-BYTE READ - MODIFY - WRITE CYCLE



Don't Care




UPPER-BYTE READ - MODIFY - WRITE CYCLE








HYPER PAGE MODE WORD READ CYCLE






HYPER PAGE MODE LOWER BYTE READ CYCLE





HYPER PAGE MODE UPPER BYTE READ CYCLE








HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)

NOTE: Dout = Open








HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dour = Open





HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE: Dout = Open








HYPER PAGE MODE WORD READ-MODIFY-WRITE CYCLE








HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE



DQ9 ~ DQ16 Voh - _____ OPEN ____




HYPER PAGE MODE UPPER-BYTE-READ-MODIFY-WRITE CYCLE







HYPER PAGE READ AND WRITE MIXED CYCLE









RAS-ONLY REFRESH CYCLE

NOTE : \overline{W} , \overline{OE} , $D_{IN} = Don't$ care $D_{OUT} = Open$



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: W, OE, A = Don't Care





CAS-BEFORE-RAS SELF REFRESH CYCLE(LL-version)


NOTE: W, OE, A = Don't Care





6

HIDDEN REFRESH CYCLE (READ)










HIDDEN REFRESH CYCLE (WRITE)

NOTE: DOUT = OPEN












44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)







8M x 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM48V8000-5	50ns	13ns	90ns
KM48V8000-6	60ns	15ns	110ns
KM48V8000-7	70ns	20ns	130ns

- · Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- 3.3V ± 0.3V power supply
- · 8192 cycles/128ms refresh
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages.


GENERAL DESCRIPTION

The Samsung KM48V8000 is a high speed CMOS 8, 388,608 bit x 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, mini computers, graphics and high performance portable computers.

The KM48V8000 features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V8000 is fabricated using Samsung's advanced CMOS process





8M x 8 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM48V8004-5	50ns	13ns	90ns	20ns
KM48V8004-6	60ns	15ns	110ns	24ns
KM48V8004-7	70ns	20ns	130ns	29ns

- Fast Page Mode operation with Extended data out
- · CAS-before-RAS refresh capability
- RAS-only and Hidden Refresh capability
- · Fast parallel test mode capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- 3.3V ± 0.3V power supply
- · 8192 cycles/128ms refresh
- · JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages.


GENERAL DESCRIPTION

The Samsung KM48V8004 is a high speed CMOS 8, 388,608 bit x 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, minicomputers, graphics and high performance portable computers.

The KM48V8004 features EDO Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V8004 is fabricated using Samsung's advanced CMOS process.



8M x 8 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

· Performance range:

	trac	tcac	trc
KM48V8100-5	50ns	13ns	90ns
KM48V8100-6	60ns	15ns	110ns
KM48V8100-7	70ns	20ns	130ns

- · Fast Page Mode operation
- CAS-before-RAS refresh capability
- · RAS-only and Hidden Refresh capability
- · Fast parallel test mode capability
- TTL compatible inputs and outputs
- · Early write or output enable controlled write
- 3.3V ± 0.3V power supply
- · 4096 cycles/64ms refresh
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages.


GENERAL DESCRIPTION

The Samsung KM48V8100 is a high speed CMOS 8, 388,608 bit x 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainfremes, minicomputers, graphics and high performance portable computers.

The KM48V8100 features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V8100 is fabricated using Samsung's advanced CMOS process.



8M x 8 Bit CMOS Dynamic RAM with Extended Data Out

FEATURES

· Performance range:

	trac	tcac	trc	tHPC
KM48V8104-5	50ns	13ns	90ns	20ns
KM48V8104-6	60ns	15ns	110ns	24ns
KM48V8104-7	70ns	20ns	130ns	29ns

- · Fast Page Mode operation with Extended data out
- · CAS-before-RAS refresh capability
- RAS only and Hidden Refresh capability
- · Fast parallel test mode capability
- · TTL compatible inputs and outputs
- · Early write or output enable controlled write
- 3.3V \pm 0.3V power supply
- · 4096 cycles/64ms refresh
- JEDEC standard pinout
- · Available in plastic SOJ and TSOP(II) packages.


GENERAL DESCRIPTION


The Samsung KM48V8104 is a high speed CMOS 8, 388,608 bit x 8 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes, minicomputers, graphics and high performance portable computers.


The KM48V8104 features EDO Mode operation which allows high speed random access of memory cells within the same row.


CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM48V8104 is fabricated using Samsung's advanced CMOS process.









SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

Northwest 3655 North First Street San Jose, CA 95134 TEL: (408) 954-7000 FAX: (408) 954-7883 North Central 300 Park Boulevard Suite 210 Itasca, IL 60143-2636 TEL: (708) 775-1050 FAX: (708) 775-1058 Northeast 119 Russell Street Littleton, MA 01460 TEL: (508) 486-0700 FAX: (508) 486-8209

Southeast

Southwest 16253 Laguna Canyon Road Suite 100 Irvine, CA 92718 TEL: (714) 753-7530 FAX: (714) 753-7544 **South Central** 15851 Dallas Parkway Suite 410 Dallas, TX 75248-3307 TEL: (214) 770-7970 FAX: (214) 770-7971

802 Greenvalley Road Suite 204 Greensboro, NC 27408 TEL: (919) 370-1600 FAX: (919) 370-1633

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ALABAMA SOUTHERN COMPONENT SALES TEL: (205) 533-6500 307 Clinton Ave. East Suite 413 FAX: (205) 533-6578 Huntsville, AL 35801 ARIZONA O'DONNELL ASSOCIATES TEL: (602) 944-9542 2432 W. Peoria Ave. FAX: (602) 861-2615 Suite 1026 Phoenix, AZ 85029 O'DONNELL ASSOCIATES TEL: (602) 797-2047 11449 N. Copper Springs Trail FAX: (602) 797-2047 Tucson, AZ 85737 **CALIFORNIA BESTRONICS** TEL: (619) 693-1111 9683 Tierro Granda Street FAX: (619) 693-1963 Suite 102 San Diego, CA 92126 I-SQUARED TEL: (408) 988-3400 3355-1 Scott Blvd. FAX: (408) 988-2079 Santa Clara, CA 95054 WESTAR REP COMPANY TEL: (714) 453-7900 15265 Alton Parkway FAX: (714) 453-7930 Suite 400 Irvine, CA 92718 WESTAR REP COMPANY TEL: (818) 880-0594 26500 Agoura Rd. FAX: (818) 880-5013 Suite 204 Calabasas, CA 91302 CANADA INTELATECH, INC. TEL: (613) 762-8014 275 Michael Copeland Drive FAX: (613) 253-1370 Kanata, Ontario K2M 2G2 INTELATECH, INC. TEL: (514) 343-4877 3700 Griffith Street FAX: (514) 343-4355 Suite 93 St. Laurent, Quebec H4T 1A7 INTELATECH, INC. TEL: (905) 629-0082 5525 Orbitor Drive FAX: (905) 629-1795 Suite 2 Mississauga, Ontario L4W4Y8

COLORADO FRONT RANGE MARKETING TEL: (303) 443-4780 FAX: (303) 447-0371 3100 Arapahoe Road Suite 404 Boulder, CO 80303 **FLORIDA B/B TECH SALES** TEL: (305) 477-0341 3900 N.W. 79th Avenue FAX: (305) 477-0343 Suite 636 Miami, FL 33166 DYNE-A-MARK TEL: (407) 660-1661 500 Winderley Place FAX: (407) 660-9407 Suite 110 Maitland, FL 32751 DYNE-A-MARK TEL: (305) 485-3500 3355 N.W. 55th Street FAX: (305) 485-6555 Fort Lauderdale, FL 33309 DYNE-A-MARK TEL: (407) 725-7470 FAX: (407) 984-2718 742 Penguin Ave., NE Palm Bay, FL 32905 DYNE-A-MARK TEL: (813) 345-9411 7884 Tent Avenue S FAX: (813) 345-3731 St. Petersburg, FL 33707 GEORGIA SOUTH ATLANTIC COMPONENT SALES 3300 Holcomb Bridge Road TEL: (404) 447-6154 Suite 210 FAX: (404) 447-6714 Norcross, GA 30092 II I INOIS DAVIX INTERNATIONAL LTD. TEL: (708) 259-5300 1655 N. Arlington Heights Rd. Suite 204East FAX: (708) 259-5428 Arlington Heights, IL 60004 INDIANĂ GEN II MARKETING, INC. TEL: (317) 848-3083 31 E. Main Street FAX: (317) 848-1264 Carmel, IN 46032 GEN II MARKETING, INC TEL: (219) 436-4485 1415 Magnavox Way FAX: (219) 436-1977 Suite 130 Ft. Wayne, IN 46804



		1
IOWA		J.N. BAILEY
ASSOCIATED ELECTRONIC M	ARKETERS, INC.	1667 Devons
4001 Shady Oak	TEL: (319) 377-1129	Brunswick,Ol
Marion, IA 52302	FAX: (319) 377-1539	OREGON
KANSAS	(0.10,011 1000	ATMI
ASSOCIATED ELECTRONIC M	ARKETERS, INC.	4900 SW Grit
8843 Long St.	TEL: (913) 888-0022	Suite 155
Lenexa, KS 66215	FAX: (913) 888-4848	Beaverton, O
KENTUCKY	` '	PENNSYLVANIA
GEN II MARKETING, INC.	TEL: (502) 894-9903	CMS SALES
4012 Dupont Circle	FAX: (502) 893-2435	527 Plymouth
Suite 414		Suite 420
Louisville, KY 40207		Plymouth Me
		PUERTO RICO
MASSACHUSETTS		DIGIT-TECH
NEW TECH SOLUTIONS, INC.	TEL: (617) 229-8888	P.O. Box 194
111 South Bedford Street	FAX: (617) 229-1614	Calle Cruz #
Suite 102		Bajos, San G
Burlington, MA 01803		Puerto Rico
MICHIGAN		TEXAS
MICROTECH SALES	TEL: (313) 459-0200	O'DONNEL A
9357 General Drive	FAX: (313) 459-0232	5959 Gatewa
Suite 116		Suite 558
Plymouth, MI 48170		El Paso, TX 7
MINNESOTA		VIELOCK AS
GP SALES, INC.	TEL: (612)831-2362	555 Republic
7600 Parklawn	FAX: (612) 831-2619	Suite 105
Suite 315		Plano,TX 750
Edina, MN 55435		VIELOCK AS
MISSOURI	A DIVETEDO INO	9430 Research
ASSOCIATED ELECTRONIC M		Echelon Bldg
11520 St. Charles Rock Rd.	TEL: (314) 298-9900	Austin, TX 78
Suite 131 Bridgeton, MO 63044	FAX: (314) 298-8660	VIELOCK AS 10700 Richm
NEW YORK		Suite 108
NEPTUNE ELEC.	TEL: (516) 349-1600	Houston, TX
255 Executive Dr.	FAX: (516) 349-1343	UTAH
Suite 211	17171. (010) 040 1040	FRONT RAN
Plainview, NY 11803		488 E. 6400 S
T-SQUARED	TEL: (315) 699-1559	Suite 280
6170 Wynmoor Drive	FAX: (315) 699-1705	Murray, UT 8
Cicero, NY 13039	, ,	WASHINGTON
T-SQUARED	TEL: (716) 924-9101	ATMI
7353 Victor-Pittsford Road	FAX: (716) 924-4946	8521 154th A
Victor, NY 14564		Redmond, WA
T-SQUARED	TEL: (607) 625-3983	WISCONSIN
1790 Pennsylvania Avenue	FAX: (607) 625-5294	DAVIX INTE
Apalachin, NY 13732		N91 W17194
NORTH CAROLINA		Menomonee
SOUTH ATLANTIC COMPONE	NT SALES	
5200 Park Road	TEL: (704) 525-0510	,
Suite 103	FAX: (704) 525-9714	
Charlotte, NC 28209		*
SOUTH ATLANTIC COMPONE		
4904 Waters Edge Drive	TEL: (919) 859-9970	
Suite 268	FAX: (919) 859-9974	1
Raleigh, NC 27606		1
ОНЮ		
J.N. BAILEY & ASSOCIATES	TEL: (513) 687-1325	
129 W. Main Street	FAX: (513) 687-2930	•
New Lebanon,OH 45345		1
J.N. BAILEY & ASSOC.IATES	TEL: (614) 262-7274	1
3591 Milton Avenue	FAX: (614) 262-0384	
Columbus, OH 43214		
		1

J.N. BAILEY & ASSOCIATES 1667 Devonshire Drive	TEL: (216) 273-3798 FAX: (216) 225-1461
Brunswick,OH 44212	
OREGON	
ATMI	TEL: (503) 643-8307
4900 SW Griffith	FAX: (503) 643-4364
Suite 155	
Beaverton, OR 97005	
PENNSYLVANIA	
CMS SALES & MARKETING	TEL: (215) 834-6840
527 Plymouth Road	FAX: (215) 834-6848
Suite 420	
Plymouth Meeting, PA 19462	
PUERTO RICO	
DIGIT-TECH	
P.O. Box 1945	TEL: (809) 892-4260
Calle Cruz #2	FAX: (809) 892-3366
Bajos, San German	
Puerto Rico 00753	
TEXAS	
O'DONNEL ASSOCIATES	TEL: (915) 778-2581
5959 Gateway West	FAX: (915) 778-6429
Suite 558	
El Paso, TX 79925	
VIELOCK ASSOCIATES	TEL: (214) 881-1940
555 Republic Drive	FAX: (214) 423-8556
Suite 105	` '
Plano,TX 75074	
VIELOCK ASSOCIATES	TEL: (512) 345-8498
9430 Research Blvd.	FAX: (512) 346-4037
Echelon Bldg. 2, Suite 330	,
Austin, TX 78759	
VIELOCK ASSOCIATES	TEL: (713) 974-3287
10700 Richmond Avenue	FAX: (713) 974-3289
Suite 108	
Houston, TX 77042	
UTAH	
FRONT RANGE MARKETING,	INC.
488 E. 6400 South	TEL: (801) 288-2500
Suite 280	FAX: (801) 288-2505
Murray, UT 84107	
WASHINGTON	
ATMI	TEL: (206) 869-7636
8521 154th Ave., NE	FAX: (206) 869-9841
Redmond, WA 98052	1777. (200) 000 3041
WISCONSIN	
DAVIX INTERNATIONAL LTD.	TEL: (414) 255-1600
N91 W17194 Appleton Avenue	FAX: (414) 255-1863
Menomonee Falls, WI 53051	1 AA. (414) 200-1003
MENORIORE PARS, WI 53051	

.

SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

SAMSUNG SEMICONDUCTOR **EUROPE** GmbH

Am Unisyspark 1, 65843 Sulzbach (Germany) TEL: 0049-6196-582-06 FAX: 0049-6196-750-345

MUENCHEN OFFICE Cari-Zeiss-Ring 9 D-85737 Ismaning bei Muenchen

TEL: 0049-89-964838 FAX: 0049-89-964873

MILANO OFFICE Viale G. Matteotti, 26 1-20095 Cusano

Milanino TEL: 0039-2-66400181 FAX: 0039-2-6192279

Samsung House 225 Hook Rise South Surbiton Surrey

LONDON

KT6 7LD

TEL: 0044-81-3914550 FAX: 0044-81-9742540 BIRMINGHAM OFFICE

Florence House St. Mary's Road Hinckley, Leicestershire LE10

1EQ TEL: 0044-455-891111 FAX: 0044-455-612345

TEL: 0049-89-6130303

FAX: 0049-89-6131668

FAX: 0049-551-8764160

TEL: 0049-7249-9100

FAX: 0047-7249-7993

TEL: 0049-7159-92583-0

FAX: 0049-7159-9258355

PARIS OFFICE

Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL: 0033-1-40940700

FAX: 0033-1-40940216

STOCKHOLM OFFICE

Bergkaellavaegen 32 P.O. Box 319 S-19130 Sollentuna TEL: 0046-8-6269626 FAX: 0046-8-6268638 BARCELONA OFFICE C. Provenza, 5193-1

E-08025 Barcelona TEL: 0034-3-4-504876 FAX: 0034-3-4-331944 BELGIUM OFFICE

Rue de Geneve 10, B3 B-1140 Brussels TEL: 0032-2-2456510 FAX: 0032-2-2456313

SAMSUNG SEMICONDUCTOR-REPRESENTATIVES

EUROPE

BELGIUM

DANE-LEC BELGIUM

91-93 Rue J.D. Navez B-1210 Bruxelles

TEL: 0032-2-2167058

FAX: 0032-2-2166871

DENMARK

EXATEC A/S Mileparken 20E

DK-2740 Skovlunde

MIKO KOMPONENT AB Segersbyvaegen 3 S-14502 Norsborg

TEL: 0046-853189080 FAX: 0046-853175340

TEL: 00358-1482177

FAX: 00358-1482189

TEL: 00358-0887331

FAX: 00358-088733342

TEL: 0033-1-69290404

FAX: 0033-1-69290039

TEL: 0033-1-46872313 FAX: 0033-1-45605549

TEL: 0045-44927000

FAX: 0045-44926020

FINLAND

TAHINIK OY

P.O. Box 125 SF-00241 Helsinki

OY FINTRONIC AB

Pyyntitie 3 SF-02230 Espoo

FRANCE

MEGACHIP 7 avenue du Canada

ZA de Courtaboeuf 91966 LES UILIS Cedex FRANCE

SCAIB

80 Rue d'Arcueil Silic 137

94523 RUNGIS Cedex

FRANCE

GERMANY

ASTRONIC GmbH Gruenwalder Weg 30 D-82041 Deisenhofen

CANNING ELECTRONIC DISTRIBUTION CED GmbH TEL: 0049-511-87640

Laatzener Str. 19 D-30539 Hannover Delete

MSC VERTRIEBS GmbH Industrie Str. 16

D-76297 Stutensee 3

MICRONETICS GmbH

Dieselstrasse 12 D-71272 Renningen

SILCOM ELECTRONICS VERTRIEBS GmbH

Hindenburg Str. 284 TEL: 0049-2161-15074 D-41061 Moenchengladbach FAX: 0049-2161-183313

ITALY

DEUTSCHE ITT INDUSTRIES GmbH

Viale Milanofiori E/5 I-20090 Assago Mi

TEL: 0039-2-824701 FAX: 0039-2-8242631/8242831

FANTON COMPONENTS BOLOGNA S.R.L.

TEL: 0039-51-735015 Via O. Simoni, 5 I-40011 Anzola dell' Emilia FAX: 0039-51-735013

RAFI ELETTRONICA SPA

Via Savona 134 I-20144 Milano

TEL: 0039-2-48300431 FAX: 0039-2-428880

SAMSUNG ELECTRONICS

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

THE NETHERLANDS

MALCHUS BV HANDELMIJ

Fokkerstraat 511-513 Postbus 48

NI-3125 BD Schiedam

TEL: 0031-10-4277777

FAX: 0031-10-4154867

SPAIN

SEMICONDUCTORS S.A.

Ronda General Mitre

240 Bjs

TEL: 0034-3-2172340 FAX: 0034-3-2176598

E-08006 Barcelona

SWEDEN

MIKO KOMPONENTS

Segersbyvaegen 3 P.P. Box 2001

TEL: 0046-853-189080

FAX: 0046-853-175340 S-14502 Norsborg

SWITZERLAND

ELBATEX AG

Hard Str. 72

TEL: 0041-56275511

TEL: 0044-455-554711

FAX: 0044-455-552612

TEL: 0044-480-496466

FAX: 0044-480-496621

CH-5430 Wettingen Schweiz FAX: 0041-56275532

UNITED KINGDOM

MAGNATEC

Coventry Road Lutterworth

Leicestershire

LE17 4JB

ICE ELECTRONICS LYD.

31-32 Stephenson Road

Burrel Road Industrial Estate

St. Ives Cambridgeshire

PE17 4WJ



SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ASIA

HONG KONG

AV. CONCEPT LTD.

Unit 11-15, 11/F1, Block A, **Focal Industrial Centre**

TEL: 3347333 FAX: 7643108

21 Man Lok Street, Hunghom,

Kowloon, Hong Kong

PROTECH COMPONENTS LTD.

Unit 2,3/F, Wah Shing Centre, 11 Shing Yip Street,

Kwun Tong, Kowloon,

TEL: 7930882 FAX: 7930811

Hong Kong

WISEWORLD ELECTRONICS LTD.

Room 708, Tower A. 7/Fl., TEL: 7658923 FAX: 3636203 Hunghom Commercial Centre,

37-39 Ma Tau Wai Road, Hunghom, Kowloon, Hong Kong

IBDT HK LTD. (CHINA AREA)

Unit 2, 23rd floor,

TEL: 565-5898

Westlands Center.

FAX: 564-5411

No.20 Westlands Road, Quarry Bay, Hong Kong

SOLARBRITE ELECTRONICS LTD. (CALCULATOR & WATCH)

Unit 1, 11/F, Tower 1, Harbour

Centre, 1, Hok cheung St, Hunghom, Kowloon, TEL: 3633233 FAX: 3633900

Hong Kong

TLX: 52543 SECL HX

ATLANTIC COMPONENTS LTD. (MEMORY & PC)

Unit 502, 5/F, Tower III, Enterprise Square,

TEL: 7991996 FAX: 7559452

9 Sheung Yuet Road, Kowloon Bay,

Kowloon, Hong Kong

LISENG & CO.

(4BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Flat B&C, 6/F, Four Seas Communication Bank Bldg, TEL: 5431338 FAX: 5442602

49-51 Bonham Strand West, Hong Kong

SOLARI COMPUTER ENGINEERING LTD. (4 BIT/8BIT ONE CHIP SOFTWARE HOUSE)

Roon 2018-2025, Tower 1.

TEL: 418-0988 FAX: 418-0887

Metroplaza, Kwai Fong, N.T., Hong Kong

Chuo-ku, TOKYO 103 JAPAN

DATAWORLD INTERNATIONAL LTD. (MIYUKI ELECTRONICS (HK) LTD.) (ASIC DESIGN HOUSE)

Flat No. 3-4,5/Fl., Yuen Shing Ind. Bldg., 1033. Yee Kuk Street, West, TEL: 7862611

Kowloon, Hong Kong

FAX: 7856213 TLX: 45876 MYK HX

SYNTHESIS SYSTEMS DESIGN, LTD. (ASIC DESIGN HOUSE)

Unit 4,12/F Chai Wan Ind. City, Phase 2, No. 70, Wing Tai Road,

TEL: 557-1102 FAX: 889-2962

Chai Wan, Hong Kong

TAIWAN

YOSUN INDUSTRIAL CORP.

7F, No. 76, Sec. 1, Cheng Kung Rd. Nan Kang,

TEL: (02)788-1991 FAX: (02)788-1996

Taipei, R.O.C.

SANT SONG CORP.

4F, No.12, Lane 94, Tsao Ti Wei, Shen Keng Hsiang, TEL: (02) 662-7829 FAX: (02) 662-0781

Taipei Hsien, Taiwan, R.O.C.

SUPREME ELECTRONICS CO., LTD.

18Fl., No.67, Section 2,

TEL: (02) 7023258/7023278

Tun hwa S. Road. FAX: (02) 7063196 Taipei, Taiwan, R.O.C.

JAPAN

TOMEN ELECTRONICS CORP.

1-1 Uchisaiwa-Cho 2 Chome Chiyoda-Ku Tokyo, 100 Japan TEL: (03) 3506-3654 FAX: (03) 3506-3497

RIKEI

Nichimen Bldg., 2-2 Nakanojima 2 Chome, TEL: (06) 201-2081 FAX: (06) 222-1185

Kita-Ku, Osaka, 530 Japan

ISECO

26-3, Kitamagome 2 Chome, Ota-Ku, Tokyo, 143, Japan

TEL: (03) 3777-3611 FAX: (03) 3777-3614

ADO

7F Sasage Bldg. TEL: (03) 3257-2600 FAX: (03) 3251-9705 4-6 Sotokanda 2 Chome Chiyoda-Ku Tokyo, 101 Japan

MARUBUN

8-1 Nihombashi-Odenma-Cho TEL: (03) 3639-9897 FAX: (03) 3661-7433 Chuo-Ku Tokyo, 103 Japan

SAMSUNG JAPAN

17F. Hamacho Center BLDG. 2-31-1, Nihonbashi-Hamacho TEL: (03) 5641-9651 FAX: (03) 5641-9713



SAMSUNG SEMICONDUCTOR REPRESENTATIVES

SINGAPORE

ASTINA ELECTRONIC(S) PTE LTD.

203, Henderson Road TEL: 65-2769997 #12-08 Henderson Industrial Park, FAX: 65-2769996

Singapore 0315

BOSTEX ELECTRONICS PTE LTD.

No.221 Henderson Road #04-06 Henderson Building TEL: 2765130 FAX: 2765132

Singapore 0315

SAMSUNG(THAILAND) CO., LTD.

15th Fl. Sathorn Thani Bldg., 92/40-41 North Sathorn Road Bankok 10500. Thailand

TEL: 662-2367642-5 FAX: 662-2368049

SOUTH-WEST ELECTRONICS PTE LTD.

30 Kallang Pudding Road, TEL: 7431813 #04-04 Valiant Industrial Bldg., FAX: 7471128 Singapore 1334

SYARIKAT SAMSUNG ELECTRONICS(S) PTE LTD.

Suite 9-2, Menara Penang Garden 42A, Jalan Suitan

TEL: 229-1670~1 FAX: 229-1678

Ahmad Shah 10050 Penang,

Malaysia

VUTIPONG ELECTRONIC CO., LTD.

51-53 Pahurat Rd, (Banmoh) Bankok 10200, Thailand

TEL: 662-2266496-9 FAX: 662-2240861

YIC SINGAPORE PTE, LTD.

623. Aliunied Road. #06-08 Aljunied Industrial Complex, TEL: 65-7490677 FAX: 65-7477019

Singapore, 1438

SAMSUNG SINGAPORE PTE, LTD.

4,SHENTON WAY, #18-01/10 Shingwan House,

Singapore 0106

TEL: 65-5352808 FAX: 65-2772792

WESTECH ELECTRONICS CO., LTD.

77/113, Ladprao SOI 3, Ladyao, Jatujak, Bangkok TEL: 662-512-2751 FAX: 662-512-5531

10900, Thailand

INDIA

COMPONENTS AND SYSTEMS MARKETING

ASSOCIATES (INDIA) PVT. LTD.

100, Dadasaheb Phalke Road, TEL: 4114585 Dadar, Bombay 400

014

FAX: 4112546 TLX: 001-4605 PDT IN **TURKEY**

ELEKTRO SAN. VE TIC. KOLL STI.

Hasanpasa, Ahmet Rasim

TEL: 337-2245 Sok No. 16 Kadikoy Istanbut, FAX: 336-8814

Turkey

TLX: 29569 elts tr

CHINA

IBDT(HK) LTD. (SHANGHAI LIAISON OFFICE)

Rm 501.

TEL: (021) 4316170

750 Zhao Jia Bang Rang Road, FAX: (021) 4316170

Shanghai, China

KOREA

NAEWAE SEMICONDUCTOR CO., LTD.

Bangbae Center Bldg., 875-5, Bangbae-4dong, TEL: (02)595-1010

FAX: (02)595-7888

Seocho-ku, Seoul, Korea

SAMSUNG LIGHT-ELECTRONICS CO., LTD.

TEL: 718-0045 4th Fl. Room 2-3, Electronics Main Bldg., 718-9531--5 16-9, Hankangro-3ka, FAX: 718-9536

Yongsan-ku, Seoul, Korea

NEWCASTLE SEMICONDUCTOR CO., LTD.

TEL: 718-8531-4 4th Fl. Room 410-411. Electronics Main Bldg., FAX: 718-8535 16-9, Hankangro-3ka,

Yongsan-ku, Seoul, Korea

HANKOOK SEMICONDUCTOR & TELECOMMUNICATION CO., LTD.

#302, Monami Bldg., 125-20, TEL: (02)542-4123 Chungdam-dong, Kangnam-ku, FAX: (02)542-2454

Seoul, Korea

SEGYUNG INTERISE CORP.

Dansan Bldg., 301, 7-44 TEL: (02)469-3511 Hwayang-dong, Sungdong-ku, FAX: (02)469-7966 Seoul, Korea

SEGYUNG ELECTRONICS

182-2, Jangsa-dong, TEL: (02)273-6781 Jongro-ku, Seoul, Korea FAX: (02)275-9448 TLX: K24950 SUKSEMT

SAMTEK

3/4 FL. Chungju Bldg., TEL: (02)538-4400 156-16, Samsung-dong, FAX: (02)538-4338-9 Kangnam-ku, Seoul, Korea

SUNIN TRADING CO., LTD.

Sunin Bldg., 7Fl., 16-8, TEL: (02)702-1257-8 Hankangro-2ka, Yongsan-ku, FAX: (02)704-0997

Seoul, Korea

