
RG/I High-Reliability Devices



ssd-207C 1975 SSD-207C 1975 DATABOOK Series Solid State

A New Approach To Data Service . . . 1975 RCA Solid State DATABOOKS

Seven textbook-size volumes covering all current commercial RCA solid-state devices (through January 1, 1975)

Linear Integrated Circuits and DMOS Devices (Data only)	SSD-201C
Linear Integrated Circuits and DMOS Devices	
(Application Notes only)	SSD-202C
COS/MOS Digital Integrated Circuits	SSD-203C
Power Transistors	SSD-204C
RF/Microwave Devices	SSD-205C
Thyristors, Rectifiers, and Diacs	SSD-206C
High-Reliability Devices	SSD-207C

Announcement Newsletter: "What's New in Solid State" Available FREE to all DATABOOK users.

"Bingo-type Response-Card Service" included with Newsletter Available FREE to all DATABOOK users.

Update Mailing Service available by subscription.

Indexed Binder available for Update Filing.

NOTE: See pages 3 and 4 for additional information on this total data service. To qualify for Newsletter mailing, use the form on page 4 (unless you received your DATABOOK directly from RCA). You must qualify annually since a new mailing list is started for each edition of the DATABOOKS.

RG/I High-Reliability Devices

This DATABOOK contains descriptive text, data, and related application notes on high-reliability power transistors, rf power transistors, thyristors, and integrated circuits presently available from RCA Solid State Division as either standard or custom products. For ease of type selection, a complete index to these high-reliability devices is given on pages 6-10. Text material and data are then grouped according to type of devices: (a) power transistors, (b) rf power transistors, (c) thyristors, (d) linear and COS/MOS integrated circuits.

For ease of reference, data sheets in each category are arranged as nearly as possible in order of typenumber sequence. Because some data sheets include more than one type number, however, some types may be out of sequence. If you don't find the number you're looking for where you expect it to be, please refer to the Index to Devices on pages 6-10.

Trade Mark(s) Registered ® Marca(s) Registrada(s)

Copyright 1974 by RCA Corporation (All rights reserved under Pan-American Copyright Convention)

Printed in USA/11-74

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

RCA Solid State | Box 3200 | Somerville, N.J., U.S.A. 08876 RCA Limited | Sunbury-on-Thames | Middlesex TW16 7HW, England RCA s.a. | 4400 Herstal | Liege, Belgium

RCA Solid State Total Data Service System

The RCA Solid State DATABOOKS are supplemented throughout the year by a comprehensive data service system that keeps you aware of all new device announcements and lets you obtain as much or as little product information as you need — when you need it.

New solid-state devices and related publications announced during the year are described in a newsletter entitled "What's New in Solid State". If you obtained your DATABOOK(s) directly from RCA, your name is already on the mailing list for this newsletter. If you obtained your book(s) from a source other than RCA and wish to receive the newsletter, please fill out the form on page 4, detach it, and mail it to RCA.

Each newsletter issue contains a "bingo"-type fast-response form for your use in requesting information on new devices of interest to you. If you wish to receive all new product information published throughout the year, without having to use the newsletter response form, you may subscribe to a mailing service which will bring you all new data sheets and application notes in a package every other month. You can also obtain a binder for easy filing of all your supplementary material. Provisions for obtaining information on the update mailing service and the binder are included in the order form on page 4.

Because we are interested in your reaction to this approach to data service, we invite you to add your comments to the form when you return it, or to send your remarks to one of the addresses listed at the top of the form. We solicit your constructive criticism to help us improve our service to you.

Order Form for "What's New in Solid State" and for further information on Update Mailings and Binders

	Please (a) fro		•				•	f th	is fo	orm	, an	d m	ail	it to	o :							
				В	CA ox :	320	0 ,		_			088	76									
	(b) fro	m La	itin /	Ame	erica	a an	d F	ar E	East	:							٠.					
				li	CA nter	nati	ona	l S	ales	J.S.	Α. (088	76									
	(c) fro	n Ur	nited	Kii	ngdo	om,	Eu	rop	e, N	lido	lle E	ast	, an	d A	fric	a:						
				Sı	CA unbi	ury-	on-	Tha			. En	glar	nd	or	44	OO sege,	Her					
Please add my name to the mailing list for "What's New in Solid State"																						
	□ Pleas and	se sei a bin													for	my	DA	ΛTΑ	во	OK	S	
	П	\neg	T	Γ	П			i	· ·			Γ		1								\Box
Name	<u></u>				Last	t)			L	l	L	l	l	i						(1	nitia	ıls)
Compan	γ∏	1																		_		
Address																						
Home			(Nu	ımbe	er)			_	,	_	(Str	eet,	RF	D, F 1	.o.	Box)	_	r	r -		
Business	占L		L	<u>_</u>			Ĺ				Ĺ	<u>_</u>					Ĺ			l		
				(Cit	y)	_		_	_	_	т	_				1	Sta 1	te o	r Pro	v.)		
	Ш							Ŀ	L	<u> </u>						<u> </u>		L	L		Ĺ	
							(Co	untı	y)									(Zip	or	Pstl.	Zor	ie)
	Functio										k One	9)		(1)	ndica		der	of in	teres			
	A D Exect B D Purc C D Rese D D Desir E D App Engi F D Prod G Doct H D Relic I D Educ J D Prog	hasing arch/E gn Eng licatio neer luction ument ability cation ram/P	/Proci Develogineer n/Cor n/Man ation/ /QA /Train	urem opme npon ufact Librating	ent nt ents turing ary	9	Broadcast Broadcast Broadcast					A B C D E	C Digital IC's, Bipolar D Thyristors/Rectifiers E Liquid Crystals F Semiconductor Diodes G RF Power Semiconductors									
	K □ Marl	ceting					NO	Sp. Or Av	ace dnan ionic	ce	Varfa				H MOSFETS I Power Transistors J Power Hybrid Circuits							

Table of Contents

	Pages
Index to High-Reliability Solid-State Devices	6
Index to Application Notes	10
Introduction to High-Reliability Solid-State Devices	11
High-Reliability Power Transistors JAN, JANTX, and JANTXV Types Custom (Non-JAN) Types Radiation-Hardened Types Application Notes	30 38 49
High-Reliability RF Power Devices	79 85 135
High-Reliability Power Hybrid Circuit (Multi-Purpose 7-Ampere Operational Amplifier)	183
High-Reliability Thyristors	200
High-Reliability Integrated Circuits Linear Types DMOS Devices Linear IC Application Notes COS/MOS Types COS/MOS Application Notes Appendix — Test Circuits (COS/MOS) and Dimensional Outlines	241 403 415 427 706
Operating Considerations for RCA Solid-State Devices	. 740

		Produc	•				
Туре	Page	Line	Description	Туре	Page	Product Line	Description
2N681*	212	SCR	25-A silicon controlled rectifier	2N5572*	202	Triac	15-A silicon triac
2N682*	212	SCR	25-A silicon controlled rectifier	2N5573*	202	Triac	15-A silicon triac
2N683*	212	SCR	25-A silicon controlled rectifier	2N5574*	202	Triac	15-A silicon triac
2N684*	212	SCR	25-A silicon controlled rectifier	2N5578*	43	PWR	Hometaxial-base n-p-n power
2N685*	212	SCR	25-A silicon controlled rectifier				transistor
2N686*	212	SCR	25-A silicon controlled rectifier	2N5754*	203	Triac	2.5-A silicon triac
2N687*	212	SCR	25-A silicon controlled rectifier	2N5755*	204	Triac	2.5-A silicon triac
2N688*	212	SCR	25-A silicon controlled rectifier	2N5756*	204	Triac	2.5-A silicon triac
2N689*	212	SCR	25-A silicon controlled rectifier	2N5757*	204	Triac	2.5-A silicon triac
2N690*	212	SCR	25-A silicon controlled rectifier	2N5781*	44	PWR	General-purpose p-n-p power
2N2102*	38	PWR	Medium-power n-p-n transistor				transistor
2N3054*	38	PWR	Hometaxial-base medium- power n-p-n transistor	2N5784*	44	PWR	General-purpose p-n-p power transistor
2N3228*	213	SCR	5-A silicon controlled rectifier	2N5954*	45	PWR	Medium-power p-n-p transisto
2N3263*	39	PWR	High-speed n-p-n power transistor	2N6033*	45	PWR	High-speed n-p-n power transistor
2N3265*	39	PWR	High-speed n-p-n power transistor	2N6056*	46	PWR	8-A n-p-n Darlington power transistor
2N3525*	213	SCR	5-A silicon controlled rectifier	2N6079*	46	PWR	High-voltage n-p-n power
2N3528*	213	SCR	2-A silicon controlled rectifier				transistor
2N3529*	213	SCR	2-A silicon controlled rectifier	2N6248*	47	PWR	High-power p-n-p transistor
2N3650*	214	SCR	35-A silicon controlled rectifier	2N6251*	47	PWR	High-voltage n-p-n power
2N3651*	214	SCR	35-A silicon controlled rectifier	2.10201			transistor
2N3652*	214	SCR	35-A silicon controlled rectifier	2N6385*	48	PWR	10-A n-p-n Darlington power
2N3653*	214	SCR	35-A silicon controlled rectifier	2110000			transistor
2N3654*	215	SCR	35-A silicon controlled rectifier	2N6479*	49	PWR	Radiation-hardened n-p-n
2N3655*	215	SCR	35-A silicon controlled rectifier	2110473	73		power transistor
2N3656*	215	SCR	35-A silicon controlled rectifier	2N6480*	49	PWR	Radiation-hardened n-p-n
2N3657*	215	SCR	35-A silicon controlled rectifier	2110-100	-10		power transistor
2N3658*	215	SCR	35-A silicon controlled rectifier	2N6381*	49	PWR	Radiation-hardened n-p-n
2N3668*	216	SCR	12.5-A silicon controlled rectifier	2110301	45		power transistor
2N3669*	216	SCR	12.5-A silicon controlled rectifier	2N6482*	49	PWR	Radiation-hardened n-p-n
2N3670*	216	SCR	12.5-A silicon controlled rectifier	2110102	10		power transistor
2N3773*	40	PWR	Hometaxial-base n-p-n	40279	135	RF	VHF/UHF n-p-n power transistor
2N3870*	217	SCR	35-A silicon controlled rectifier	40294	139	RF	UHF n-p-n power transistor
2N3871*	217	SCR	35-A silicon controlled rectifier	40296	144	RF	UHF n-p-n power transistor
2N3872*	217	SCR	35-A silicon controlled rectifier	40305	150	RF	VHF/UHF n-p-n power
2N3873*	217	SCR	35-A silicon controlled rectifier	40000	.00	•••	transistor
2N3879*	40	PWR	High-speed n-p-n power transistor	40306	150	RF	VHF/UHF n-p-n power transistor
2N3896*	217	SCR	35-A silicon controlled rectifier	40307	150	RF	VHF/UHF n-p-n power
2N3897*	217	SCR	35-A silicon controlled rectifier	-10007		•••	transistor
2N3898*	217	SCR	35-A silicon controlled rectifier	40414	154	RF	UHF n-p-n power transistor
2N3899*	217	SCR	35-A silicon controlled rectifier	40577	158	RF	VHF n-p-n power transistor
2N4036*	41	PWR	Medium-power p-n-p transistor	40578	163	RF	VHF/UHF n-p-n power
2N4101*	213	SCR	5-A silicon controlled rectifier	40370	100	•••	transistor
2N4102*	213	SCR	2-A silicon controlled rectifier	40605	173	RF	VHF/UHF n-p-n power
2N5240*	41	PWR	High-voltage n-p-n power transistor				transistor
2N5262*	42	PWR	High-voltage, high-speed n-p-n	40606	173	RF	VHF/UHF n-p-n power transistor
		PWR	transistor	CA101/	241	LIC	Operational amplifier
2N5320*	42	PWH	General-purpose n-p-n power transistor	CA101A/	241	LIC	Operational amplifier
01170004		PWR	General-purpose p-n-p power	CA107/	249	LIC LIC	Operational amplifier Operational amplifier
2N5322*	43	PWH	transistor	CA108/	254		
0015444	200	Triac	40-A silicon triac	CA108A/	254	LIC LIC	Operational amplifier
2N5441*	200	Triac	40-A silicon triac	CA111/	259		Comparator
2N5442* 2N5443*	200	Triac	40-A silicon triac	CA723/	264	LIC LIC	Operational amplifier
				CA741/	270		Operational amplifier
2N5444* 2N5445*	200 200	Triac Triac	40-A silicon triac 40-A silicon triac	CA747/ CA748/	270	LIC LIC	Operational amplifier Operational amplifier
2N5445* 2N5446*	200	Triac	40-A silicon triac		270		
2N5446* 2N5567*	200	Triac	10-A silicon triac	CA1558/	270	LIC	Operational amplifier
			10-A silicon triac	CA3000/	276	LIC	DC amplifier
2N5568*	201	Triac	10-A silicon triac 10-A silicon triac	CA3001/	282	LIC	Video amplifier
2N5569*	201	Triac Triac	10-A silicon triac 10-A silicon triac	CA3002/	288	LIC	IF amplifier
2N5570*	201		10-A silicon triac 15-A silicon triac	CA3004/	293	LIC	RF amplifier
2N5571*	202	Triac	19-W PHICOH HISC	CA3006/	298	LIC LIC	RF amplifier
*High-reliab	ility version	s of these t	ypes are available on a custom basis.	CA3015A/	. 302	LIC	Operational amplifier

^{*}High-reliability versions of these types are available on a custom basis.

		Product				Product	
Туре	Page	Line	Description	Туре	Page	Line	Description
CA3018/	308	LIC	Transistor array	CD4030A/	539	COS/MOS	Quad exclusive-OR gate
CA3019/	316	LIC	Diode array	CD4031A/	543	COS/MOS	64-stage static shift register
CA3020A/	320	LIC	Wide-band power amplifier	CD4032A/	548	COS/MOS	Triple serial adder (positive
CA3026/	325	LIC	Dual differential amplifier				logic)
CA3028B/	331	LIC	Differential/cascode amplifier	CD4033A/	517	COS/MOS	Decade counter/divider
CA3039/	336	LIC	Diode array	CD4034A/	552	COS/MOS	MSI 8-stage static bus register
CA3045/	340	LIC	Transistor array	CD4035A/	557	COS/MOS	4-stage parallel in/out shift
CA3049/	345	LIC	Dual differential amplifier				register
CA3058/	350	LIC	Zero-voltage switch	CD4036A/	561	COS/MOS	4-word-x-8-bit RAM (binary
CA3078A/	356	LIC	Micropower operational amplifier				addressing)
CA3080/	363	LIC	Operational transconductance amplifier	CD4038A/	548	COS/MOS	Triple serial adder (negative logic)
CA3080A/	363	LIC	Operational transconductance amplifier	CD4039A/	561	COS/MOS	4-word-x-8-bit RAM (word- line addressing)
CA3085/	370	LIC	Positive voltage regulator	CD4040A/	566	COS/MOS	12-stage binary counter/divider
CA3085A/	370	LIC	Positive voltage regulator	CD4041A/	571	COS/MOS	Quad true/complement buffer
CA3085B/	370	LIC	Positive voltage regulator	CD4042A/	576	COS/MOS	Quad clocked "D" latch
CA3094/	375	LIC	Programmable power-switch/	CD4043A/	580	COS/MOS	Quad 3-state NOR R/S latch
			amplifier	CD4044A/	580	COS/MOS	Quad 3-state NAND R/S latch
CA3094A/	375	LIC	Programmable power-switch/	CD4045A/	584	COS/MOS	21-stage counter
			amplifier	CD4046A/	589	COS/MOS	Micropower phase-locked loop
CA3094B/	375	LIC	Programmable power-switch/ amplifier	CD4047A/	596	COS/MOS	Monostable/astable multivibrator
CA3100/	383	LIC	Wide-band operational amplifier	CD4048A/	605	COS/MOS	Expandable 8-input gate
CA3118/	389	LIC	High-voltage n-p-n transistor array	CD4049A/	610	COS/MOS	Hex buffer/converter
CA3118A/	389	LIC	High-voltage n-p-n transistor array				(inverting)
			amplifier	CD4050A/	610	COS/MOS	Hex buffer/converter
CA3130A/	397	LIC	COS/MOS-bipolar operational amplifier	CD4057A/	616	COS/MOS	(non-inverting) LSI 4-bit arithmetic logic unit
CA3130B/	397	LIC	COS/MOS-bipolar operational amplifier	CD4060A/	624	COS/MOS	Binary counter/divider and oscillator
CD4000A/	427	COS/MOS		CD4061A/	630	COS/MOS	Static random-access memory
			inverter	CD4062A/	637	COS/MOS	Dynamic shift register
CD4001A/	427	COS/MOS	Quad 2-input NOR gate	CD4063B/	644	COS/MOS	Magnitude comparator
CD4002A/	427	COS/MOS	Dual 4-input NOR gate	CD4066A/	649	COS/MOS	Quad bilateral switch
CD4006A/	433	COS/MOS	18-stage static shift register	CD4068B/	655	COS/MOS	NAND gate
CD4007A/	438	COS/MOS	Dual complementary pair plus	CD4069B/	660	COS/MOS	Hex inverter
			inverter	CD4071B/	665	COS/MOS	OR gate
CD4008A/	444	COS/MOS	4-bit full adder with parallel	CD4072B/	665	COS/MOS	OR gate
			carry	CD4073B/	671	COS/MOS	AND gate
CD4009A/	450	COS/MOS		CD4075B/	665	COS/MOS	OR gate
			(inverting)	CD4078B/	677	COS/MOS	8-input NOR gate
CD4010A/	450	COS/MOS		CD4081B/	671	COS/MOS	AND gate
			(non-inverting)	CD4082B/	671	COS/MOS	AND gate
CD4011A/	456	COS/MOS		CD4085B/	682	COS/MOS	AND-OR-INVERT gate
CD4012A/	456	COS/MOS		CD4086B/	688	COS/MOS	Expandable AND-OR-INVERT
D4013A/	463	COS/MOS				000/1100	gate
	400		set/reset	CD4514B/	694	COS/MOS	Latch/line decoder Latch/line decoder
:D4014A/	468	COS/MOS		CD4515B/	694	COS/MOS COS/MOS	Dual up counter
:D4015A/	473	COS/MOS		CD4518B/	700	COS/MOS	Dual up counter
1D 404 0 4 /	478	000/1400	register	CD4520B/	700		•
:D4016A/	478 484	COS/MOS		HC2000H/	183	HYB	Multipurpose 7-A operational
:D4017A/							amplifier
:D4018A/	489	COS/MOS	Presettable divide-by-"N" counter	HR2N2857	85	RF	UHF n-p-n power transistor
:D4019A/	494	COS/MOS		HR2N3375	87	RF	VHF/UHF n-p-n power
D4020A/	497	COS/MOS					transistor
D4021A/	502	COS/MOS		HF2N3553	89	RF	VHF/UHF n-p-n power
D4022A/	507	COS/MOS		HDONOCOO	04	DE	transistor
D4023A/	456	COS/MOS		HR2N3632	91	RF	VHF/UHF n-p-n power
D4024A/	512	COS/MOS		HR2N3866	00	RF	transistor
D4025A/	427	COS/MOS			93		N-P-N rf power transistor
D4025A/	517	COS/MOS		HR2N5071	95	RF	VHF n-p-n power
D4027A/	524	COS/MOS					transistor
D4028A/	529	COS/MOS	, ,	HR2N5090	97	RF	VHF/UHF n-p-n power
D4029A/	533	COS/MOS					transistor
			•	•			

		Product				Product	
Туре	Page	Line	Description	Туре	Page	Line	Description
HR2N5470	99	RF	UHF/microwave n-p-n power transistor	JAN2N1486	30	PWR	Hometaxial-base n-p-n power transistor
HR2N5916	101	RF	VHF/UHF n-p-n power transistor	JAN2N1487	31	PWR	Hometaxial-base n-p-n power transistor
HR2N5918	103	RF	VHF/UHF n-p-n power transistor	JAN2N1488	31	PWR	Hometaxial-base n-p-n power transistor
HR2N5919A	105	RF	VHF/UHF n-p-n power transistor	JAN2N1490	31	PWR	Hometaxial-base n-p-n power transistor
HR2N5920	107	RF	UHF/microwave n-p-n power	JAN2N1493 JAN2N2015	71	RF PWR	VHF n-p-n power transistor
HR2N5921	109	RF	UHF/microwave n-p-n power transistor		31		Hometaxial-base n-p-n power transistor
HR2N6105	111	RF	VHF/UHF n-p-n power transistor	JAN2N2016	31	PWR	Hometaxial-base n-p-n power transistor
HR2N6265	113	RF	VHF/UHF n-p-n power	JAN2N2857 JAN2N3055	80 32	RF PWR	UHF n-p-n power transistor Hometaxial-base n-p-n power
HR2N6266	115	RF	transistor Microwave n-p-n power	JAN2N3375	81	RF	transistor VHF/UHF n-p-n power
HR2N6267	117	RF	transistor Microwave n-p-n power	JAN2N3439	32	PWR	transistor High-voltage n-p-n power
HR2N6268	119	RF	transistor Microwave n-p-n power	JAN2N3440	32	PWR	transistor High-voltage n-p-n power
HR2N6269	121	RF	transistor Microwave n-p-n power	JAN2N3441	33	PWR	transistor High-voltage n-p-n power
HR2N6390	123	RF	transistor Microwave n-p-n power	JAN2N3442	33	PWR	transistor High-voltage n-p-n power
HR2N6391	125	RF	transistor Microwave n-p-n power	JAN2N3553	81	RF	transistor VHF/UHF n-p-n power
HR2N6392	127	RF	transistor Microwave n-p-n power	JAN2N3584	34	PWR	transistor High-voltage n-p-n power
HR2N6393	129	RF	transistor Microwave n-p-n power	JAN2N3585	34	PWR	transistor High-voltage n-p-n power
HR3N187	403	DMOS	transistor Dual-gate rf MOS transistor	14410110774		DIMID	transistor
HR3N200	403	DMOS	Dual-gate rf MOS transistor	JAN2N3771	34	PWR	High-current n-p-n power transistor
HR2001	121	RF	Microwave n-p-n power transistor	JAN2N3772	34	PWR	High-current n-p-n power transistor
HR2003	123	RF	Microwave n-p-n power transistor	JAN2N3866	82	RF	VHF/UHF n-p-n power transistor
HR2005	125	RF	Microwave n-p-n power transistor	JAN2N4440	81	RF	VHF/UHF n-p-n power transistor
HR2010	127	RF	Microwave n-p-n power transistor	JAN2N5038	35	PWR	High-speed n-p-n power transistor
HE3001	129	RF	Microwave n-p-n power transistor	JAN2N5039	35	PWR	High-speed n-p-n power transistor
HF3003	129	RF	Microwave n-p-n power	JAN2N5071	82	RF	VHF n-p-n power transistor
			transistor	JAN2N5109	83	RF	VHF/UHF n-p-n power
HR3005	129	RF	Microwave n-p-n power transistor	JAN2N5415	35	PWR	transistor High-voltage n-p-n power
HR40915	131	RF	Microwave n-p-n power transistor	IANIANIE 416	25	PWR	transistor High-voltage n-p-n power
HR41039	133	RF	VHF n-p-n power transistor	JAN2N5416	35	rwn	transistor
JAN2N918	78	RF	VHF/UHF low-power n-p-n transistor	JAN2N5671	34	PWR	High-speed n-p-n power transistor
JAN2N1479	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5672	34	PWR	High-speed n-p-n power transistor
JAN2N1480	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5838	36	PWR	High-speed n-p-n power transistor
JAN2N1481	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5839	36	PWR	High-voltage n-p-n power transistor
JAN2N1482	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5840	37	PWR	High-voltage n-p-n power transistor
JAN2N1483	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5918	83	RF	VHF/UHF n-p-n power transistor
JAN2N1484	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N5919A	84	RF	VHF/UHF n-p-n power transistor
JAN2N1485	30	PWR	Hometaxial-base n-p-n power transistor	JAN2N6211	37	PWR	High-voltage p-n-p power transistor

		Product				Product	
Туре	Page	Line	Description	Туре	Page	Line	Description
JAN2N6212	37	PWR	High-voltage p-n-p power transistor	JANTXV2N3585	34	PWR	High-voltage n-p-n power transistor
JAN2N6213	37	PWR	High-voltage p-n-p power transistor	JANTXV2N4440	81	RF	VHF/UHF n-p-n power transistor
JANTX2N1479	30	PWR	Hometaxial-base n-p-n	S2400A*	218	SCR	4.5-A silicon controlled rectifier
JANTX2N1480	30	PWR	power transistor Hometaxial-base n-p-n	S2400B* S2400D*	218 218	SCR SCR	4.5-A silicon controlled rectifier 4.5-A silicon controlled rectifier
			power transistor	S2400M*	218	SCR	4.5-A silicon controlled rectifier
JANTX2N1481	30	PWR	Hometaxial-base n-p-n	S2600B*	219	SCR	7-A silicon controlled rectifier
14 11 17 17 14 14 14 14	30	DIACO	power transistor	S2600D*	219	SCR	7-A silicon controlled rectifier
JANTX2N1486	30	PWR	Hometaxial-base n-p-n power transistor	S2600M* S2610B*	219 219	SCR SCR	7-A silicon controlled rectifier 3.3-A silicon controlled rectifier
JANTX2N2857	80	RF	UHF n-p-n power transistor	S2610D*	219	SCR	3.3-A silicon controlled rectifier
JANTX2N3055	80	PWR	Hometaxial-base n-p-n power	S2610D*	219	SCR	3.3-A silicon controlled rectifier
			transistor	S2620B*	219	SCR	7-A silicon controlled rectifier
JANTX2N3375	81	RF	VHF/UHF n-p-n power	S2620D*	219	SCR	7-A silicon controlled rectifier
			transistor	S2620M*	219	SCR	7-A silicon controlled rectifier
JANTX2N3439	32	PWR	High-voltage n-p-n power	S3700B*	220	SCR	5-A silicon controlled rectifier
			transistor	S3700D*	220	SCR	5-A silicon controlled rectifier
JANTX2N3440	32	PWR	High-voltage n-p-n power	S3700M*	220	SCR	5-A silicon controlled rectifier 5-A silicon controlled rectifier
JANTX2N3441	33	PWR	transistor High-voltage n-p-n power	S3701MI	221	SCR SCR	5-A silicon controlled rectifier
JANTX2N3441	33	PWH	transistor	S3704A* S3704B*	222 222	SCR	5-A silicon controlled rectifier
JANTX2N3442	33	PWR	High-voltage n-p-n power	S3704D*	222	SCR	5-A silicon controlled rectifier
5 /11 1 /12/10/12			transistor	S3704M*	222	SCR	5-A silicon controlled rectifier
JANTX2N3553	81	RF	VHF/UHF n-p-n power	S3704S*	222	SCR	5-A silicon controlled rectifier
			transistor	S3714A*	222	SCR	5-A silicon controlled rectifier
JANTX2N3585	34	PWR	High-voltage n-p-n power	S3714B*	222	SCR	5-A silicon controlled rectifier
			transistor	S3714D*	222	SCR	5-A silicon controlled rectifier
JANTX2N3771	34	PWR	High-current n-p-n power transistor	S3714M*	222	SCR	5-A silicon controlled rectifier
JANTX2N3772	34	PWR	High-current n-p-n power	S3714S*	222	SCR	5-A silicon controlled rectifier 35-A silicon controlled rectifier
JANTAZNO772	34		transistor	S6400N* S6410N*	217 217	SCR SCR	35-A silicon controlled rectifier
JANTX2N4440	81	RF	VHF/UHF n-p-n power	S6420A*	217	SCR	35-A silcion controlled rectifier
			transistor	S6420B*	217	SCR	35-A silicon controlled rectifier
JANTX2N5038	35	PWR	High-speed n-p-n power	S6420D*	217	SCR	35-A silicon controlled rectifier
			transistor	S6420M*	217	SCR	35-A silicon controlled rectifier
JANTX2N5039	35	PWR	High-speed n-p-n power	S6420N*	217	SCR	35-A silicon controlled rectifier
LANTWONE 074		RF	transistor VHF n-p-n power transistor	S6431M*	224	SCR	35-A silicon controlled rectifier 35-A silicon controlled rectifier
JANTX2N5071 JANTX2N5109	82 83	RF	VHF/UHF n-p-n power	S7430M*	214	SCR SCR	35-A silicon controlled rectifier
JANTAZNOTOS	03	•••	transistor	S7432M* T2300A*	215	Triac	2.5-A silicon triac
JANTX2N5415	31	PWR	High-voltage n-p-n power	T2300B*	204 204	Triac	2.5-A silicon triac
•	٠.		transistor	T2300D*	204	Triac	2.5-A silicon triac
JANTX2N5416	31	PWR	High-voltage p-n-p power	T2302A*	204	Triac	2.5-A silicon triac
			transistor	T2302B*	204	Triac	2.5-A silicon triac
JANTX2N5671	36	PWR	High-speed n-p-n power	T2304B*	205	Triac	0.5-A silicon triac
		PWR	transistor High-speed n-p-n power	T2304D*	205	Triac	0.5-A silicon triac
JANTX2N5672	36	PWH	transistor	T2305B*	205	Triac	0.5-A silicon triac
JANTX2N5840	36	PWR	High-voltage n-p-n power	T2305D*	205	Triac	0.5-A silicon triac
JANTAZINOON	30		transistor	T2310A* T2310B*	204	Triac Triac	1.6-A silicon triac 1.6-A silicon triac
JANTX2N5919A	84	RF	VHF/UHF n-p-n power	T2310D*	204 204	Triac	1.6-A silicon triac
			transistor	T2310D	204	Triac	1.9-A silicon triac
JANTX2N6211	37	PWR	High-voltage p-n-p power	T2312B*	204	Triac	1.9-A silicon triac
			transistor	T2312D*	204	Triac	1.9-A silicon triac
IANTX2N6212	37	PWR	High-voltage p-n-p power	T2313A*	204	Triac	1.9-A silicon triac
IANTVONICO13	07	DWD	transistor	T2313B*	204	Triac	1.9-A silicon triac
IANTX2N6213	37	PWR	High-voltage p-n-p power transistor	T2313D*	204	Triac	1.9-A silicon triac
ANTXV2N3375	81	RF -	VHF/UHF n-p-n power	T2313M*	203	Triac Triac	1.9-A silicon triac 6-A silicon triac
	٥.		transistor	T2700B* T2700D*	206 206	Triac	6-A silicon triac
ANTXV2N3553	81	RF	VHF/UHF n-p-n power	T2710B*	206	Triac	3.3-A silicon triac
			transistor	T2710D*	206	Triac	3.3-A silicon triac
ANTXV2N3584	34	PWR	High-voltage n-p-n power	T4100M*	201	Triac	15-A silicon triac
			transistor				

High-reliability versions of these types are available on a custom basis.

		Product				Product	
Туре	Page	Line	Description	Type	Page	Line	Description
T4101M*	201	Triac	10-A silicon triac	T6411B*	208	Triac	30-A silicon triac
T4103B*	207	Triac	15-A silicon triac	T6411D*	208	Triac	30-A silicon triac
T4103D*	207	Triac	15-A silicon triac	T6411M*	208	Triac	30-A silicon triac
T4104B*	207	Triac	10-A silicon triac	T6414B*	209	Triac	40-A silicon triac
T4104D*	207	Triac	10-A silicon triac	T6414D*	209	Triac	40-A silicon triac
T4105B*	207	Triac	6-A silicon triac	T6415B*	209	Triac	25-A silicon triac
T4105D*	207	Triac	6-A silicon triac	T6415D*	209	Triac	25-A silicon triac
T4110M*	202	Triac	15-A silicon triac	T6421B*	208	Triac	30-A silicon triac
T4111M*	202	Triac	10-A silicon triac	T6421D*	208	Triac	30-A silicon triac
T4113B*	207	Triac	15-A silicon triac	T6421M*	208	Triac	30-A silicon triac
T4113D*	207	Triac	15-A silicon triac	T8401B*	210	Triac	60-A silicon triac
T4114B	207	Triac	10-A silicon triac	T8401D*	210	Triac	60-A silicon triac
T4114D*	207	Triac	10-A silicon triac	T8401M*	210	Triac	60-A silicon triac
T4115B*	207	Triac	6-A silicon triac	T8411B*	210	Triac	60-A silicon triac
T4115D*	207	Triac	6-A silicon triac	T8411D*	210	Triac	60-A silicon triac
T4120B*	202	Triac	15-A silicon triac	T8411M*	210	Triac	60-A silicon triac
T4120D*	202	Triac	15-A silicon triac	T8421B*	210	Triac	60-A silicon traic
T4120M*	202	Triac	15-A silicon triac	T8421D*	210	Triac	60-A silicon triac
T4121B*	201	Triac	10-A silicon triac	T8421M*	210	Triac	60-A silicon triac
T4121D*	201	Triac	10-A silicon triac	T8430B*	211	Triac	80-A silicon traic
T4121M*	201	Triac	10-A silicon triac	T8430D*	211	Triac	80-A silicon traic
T6401B*	208	Triac	30-A silicon triac	T8430M*	211	Triac	80-A silicon triac
T6401D*	208	Triac	30-A silicon triac	T8440B*	211	Triac	80-A silicon triac
T6401M*	208	Triac	30-A silicon triac	T8440D*	211	Triac	80-A silicon triac
T6404B*	209	Triac	40-A silicon triac	T8440M*	211	Triac	80-A silicon triac
T6404D*	209	Triac	40-A silicon triac	T8450B*	211	Triac	80-A silicon triac
T6405B*	209	Triac	25-A silicon traic	T8450D*	211	Triac	80-A silicon triac
T6405D*	209	Triac	25-A silicon triac	T8450M*	211	Triac	80-A silicon triac

^{*}High-relaibility versions of these types are available on a custom basis.

Index to Application Notes

Number	Title	Page
AN-6071	Evaluation of Hermeticity of Aluminum TO-3 Packages Under Thermal-Cycling Conditions (Reliability Report)	51
	Microwave Power-Transistor Reliability as a Function of Current Density and Junction Temperature	179
AN-6249	Real-Time Controls of Silicon Power-Transistor Reliability	53
AN-6320	Radiation Hardness Capability of RCA Silicon Power Transistors	58
ICAN-6000	Handling Considerations for MOS Integrated Circuits	706
ICAN-6224	Radiation Resistance of COS/MOS CD4000A Series	716
RIC-102C	High-Reliability COS/MOS CD4000A Slash (/) Series Types Screened to MIL-STD-883	714
RIC-104A	High-Reliability COS/MOS MIL-M-38510 CD4000A-Series Types	720
	High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883	415
	High-Reliability MIL-M-38510 CA3000-Series Types	
1CE-402	Operating Considerations for RCA Solid-State Devices	740

Introduction to High-Reliability Solid-State Devices

The advent of the transistor in 1948 marked a dramatic step forward in the potential reliability of electronic equipment. Much of this solid-state reliability potential has been realized and, without doubt, has played a key role in the phenomenal growth and diversification of electronics over the past two decades. In spite of this achievement, however, the demand and need for greater reliability assurance in solid-state devices continues to grow.

Electronic systems continue to grow more complex as more comprehensive functions are provided. In the process, greater quantities, or more sophisticated and complex devices are used. The development cycle for systems continues to decrease so that less and less time is available for component reliability testing in operating systems. Electronics systems are becoming interlocked with huge dollar investments, with the social and political fabric of society, and with vital national security to such a degree that a system failure may have immediate and visible impact. Consumers are demanding better warranties at a time when service costs are rising rapidly. Further, a dynamic solid-state technology rapidly generates new devices that offer even greater functional and reliability potential.

Solid-state devices classified as high-reliability types have come to be primarily associated with military and aerospace applications. In many ways, this association is misleading because the commercial equipment market is probably the largest user of high-reliability products, but not necessarily by that label. Military and aerospace agencies, however, have been largely responsible for establishment of comprehensive published reliability specifications and standards which have been accepted by the solid-state industry. MIL standards dominate the procedures used to specify high-reliability solid-state devices and represent a common reference point frequently used by commercial users to define their requirements.

Commercial High-Reliability Requirements

The dominant market for solid-state devices today is commercial. The bulk of the parts produced are initially designed, developed, and manufactured to meet specific functional, quality, and reliability needs of a class of commercial electronic equipment. Commercial equipment tends to be evolutionary and to be produced continuously over longer periods and in larger quantities than is the case with equipment for military and aerospace systems. At the outset, the commercial user is more likely, than is the military and aerospace user, to be involved in influencing the solid-state device manufacturer to his particular functional and economic requirements. His opportunity to evaluate early devices and influence corrective measures for his application is greater. All these factors enhance the ability of both the solid-state manufacturer and the user to reach a

balance between reliability and economics which matches a particular need.

One of the most important factors, which brings lower cost to the commercial user without sacrifice in reliability, is his ability, together with that of the manufacturer, to identify accurately over a period of time a few relatively simple controls and/or screens which can be used to effectively eliminate potential failures in his particular application. This ability is possible because his application is specific and continuous, and device volumes are considerable. The commercial user generally achieves the reliability he requires without elaborate specifications and with a minimum of administrative procedures.

Military and Aerospace High-Reliability Requirements

Military and aerospace requirements for highreliability solid-state devices are extremely large and diverse, not only in terms of performance, operating conditions, and reliability, but also in terms of logistics and procurement. As a result of these requirements, the military services have jointly developed specifications and standards under which most military end-use solid-state devices are procured. To simplify procurement, logistics, and the development of reliability data, MIL specs are not issued for the full spectrum of devices manufactured; rather, they are restricted to those devices for which significant need is demonstrated and are specified so that the device can have as wide applicability as possible. Although the limits for operating conditions may exceed those required for some applications, they simplify procurement and assure a supply of devices for the majority of military equipment. These standards also cover a wide range of requirements for the manufacturer on such things as:

- (a) The procedure and requirements for a manufacturer to become certified to manufacture MIL-spec parts.
 - (b) The requirements for qualifying parts.
- (c) Product-assurance provisions in such areas as quality control, inspection procedures, personnel training, cleanliness, failure analysis, and documentation
 - (d) Test methods and procedures.
 - (e) Marking and identification of product.
 - (f) Preservation and packing.

A large number of transistor types are covered by published military specifications. Specifications for microcircuits (integrated circuits) are relatively new, and only a limited number of military specifications have been approved and issued. Many types of devices, both transistors and integrated circuits, are not covered by military specifications, either because they are too new

or are not used in sufficient quantities. Many of these devices offer the most recent technological advances or have special performance characteristics which offer advantages to the designer of high-reliability equipment. RCA cooperates with the users of such devices in establishment of high-reliability specifications, patterned after MIL standards, which allow these devices to be approved for use in military and aerospace systems, as well as commercial equipment. If the use warrants, these specifications may be submitted by RCA, or the user, to the cognizant military specification agency as candidates for MIL approval as a standard type.

Most procurements of solid-state devices for military systems are made by the equipment contractor from the MIL-STD parts list as awards are received for electronic equipment. Some military and aerospace programs, because of their size, duration, or special requirements (Minuteman and Apollo are two examples), require that special specifications and process methods, or even special production lines, be established and tailored to the particular functional, reliability, and economic needs of the program. RCA Solid State Division has frequently used the resources of its laboratories, production facilities, and expert technical staff to contribute to the success of such programs.

Military Specifications

There are two major military specifications used for the procurement of standard solid-state devices by the military. These specifications are MIL-S-19500, which covers devices such as discrete transistors, thyristors, and diodes, and MIL-M-38510, which covers microcircuits, both hybrid and monolithic.

MIL-S-19500 is the specification for the familiar "JAN" transistors. Detailed electrical specifications are prepared as needed by the three military services and coordinated by the Defense Electronic Supply Center. At present, approximately five hundred detailed electrical specifications are included in the MIL-S-19500 system.

Three levels of reliability, JAN, TX, and TXV, are defined by MIL-S-19500. Devices designated as JAN types receive lot screening only and are the least expensive. Devices designated as TX receive some 100-per-cent screening (primarily burn-in) and a tight lot-sampling plan. Not all detailed specifications include TX requirements. Devices designated as TXV are tested the same as TX devices; however, they receive an additional visual inspection prior to scaling the package. Only a few detailed specifications include TXV testing.

The Defense Electronic Supply Center maintains a "Qualified Products List" of all vendors qualified to produce devices in accordance with MIL-S-19500. This list is published periodically and is available to manufacturers of military equipment. NASA, to date, has not been a heavy user of MIL-S-19500, preferring instead to procure devices to their own specifications.

Average O

MIL-M-38510 is the relatively new military specification for microcircuits. This specification is far more demanding than MIL-S-19500 and presently only a few vendors have parts on the Qualified Products List. MIL-M-38510 also defines three levels (classes A, B, and C) of reliability testing. These levels, however, are markedly different from those defined by MIL-S-19500. Class A, the highest level, is intended primarily for flight and other highly critical applications. Class A devices undergo a lengthy list of 100-per-cent screens, plus a tight lot-sampling plan. Class B devices are intended for general military usage and undergo less (but still extensive) 100-per-cent testing than Class A units. Class C devices undergo the least amount of 100-per-cent testing and are, of course, the least expensive.

Approximately 40 detailed specifications are currently included in the MIL-M-38510 system. A Qualified Products List for these devices is maintained by the Defense Electronic Supply Center. NASA is now starting to use MIL-M-38510 specifications.

Both MIL-M-38510 and MIL-S-19500 attempt to make available to the designer of military equipment a list of standard, qualified, general-purpose parts which are acceptable to the military. Although MIL-S-19500 and MIL-M-38510 do not cover every solid-state device available on the market, and do not attempt to do so, enough devices are available to build the majority of military equipment. Use of these devices makes the job of spare-parts inventory far simpler for the military and the job of specification negotiations far easier for the equipment manufacturer.

Special Terms and Definitions

Acceptable Quality Level (AQL) is the maximum percent defective (or the maximum number of defects per hundred units) that for purposes of sampling inspection, can be considered satisfactory as a process average.

Acceptable Reliability Level (ARL) is a nominal value expressed in terms of percent failures per 1000 operating hours specified for acceptance of parts or equipment. It is the level of reliability that will be accepted at some confidence level by a reliability sampling plan.

Acceptance/Rejection Criteria is the extent of defectiveness allowed in a sample of tested product which will assure the quality level specified.

Assignable Causes of Variation are other-thanchance causes, such as unexpected and abnormal variations in material and machines, lack of skill or carelessness in manual operations, abnormal changes in power supply, rough handling, etc. These causes normally can be identified and eliminated economically.

Average is the arithmetic mean of a set of **n** numbers. The average is obtained by dividing the sum of the numbers by **n**.

Average Outgoing Quality (AOQ) is the average outgoing quality of product after 100 percent inspection of rejected lots, with replacement by good units of all defective units found in inspection.

Average Outgoing Quality Limit (AOQL) (in outgoing product after inspection) is the maximum value of the AOQ that a sampling plan will assure over a long period of time, no matter how defective the product may be when submitted for inspection.

Indifference Quality Level (IQL) is the product quality which will be accepted as often as it is rejected. It has a 0.50 probability of acceptance.

Burn-in is a process of "shakedown" operation of each item of finished product that is performed prior to placing the item in use.

Catastrophic Failure is a sudden change in the operating characteristics of the product which would cause the item to be inoperative (e.g., circuit opens or shorts, structural failure, etc.).

Chance or Random Failure is a failure that occurs at random within the operational time of the product after all efforts have been made to eliminate design and before wear-out becomes the predominant cause of failure.

Characteristic is a trait, property, or feature of a specified item, type of item, or group of items.

Confidence Level is the degree of desired trust or assurance in a given result. A confidence level, which always is associated with some assertion, measures the probability that a given assertion is true.

Confidence Interval is a range of values that is believed to include, with a preassigned degree of confidence (confidence level), the true value of a characteristic of the lot or universe for a given percentage of the time. For example, 95% confidence limits for a sample of 10 with a ratio of successes to total number tested of 0.9 (9 successes and 1 failure) would be 0.54 and 1.0; that is, even with an observed success ratio of 0.9 (90%), the best that can be said is that the true ratio lies between 0.54 (54%) and 1.0 (100%) as estimated 95% of the time.

Consumer's (Beta, β) **Risk** is the probability that a sampling plan will accept unsatisfactory material. Consumer's risk normally is associated with the lot tolerance percent defective (LTPD) having a probability of acceptance of 0.10.

Control Chart (Quality) is a chart identifying the expected level of a characteristic and statistical control limits placed above and/or below this level. Successive values of some quality measure (e.g., defects-per-unit, defectives, percent defective, averages, etc.) are plotted on this chart for judging patterns and significant variations in the characteristic.

Control Limits (Quality) are the statistical limits (usually designated in multiples of the standard devia-

tion) of the characteristic measured, such as defects per unit, defectives, percent defective, averages, etc., about the expected level. Values fluctuating within the control limits are considered comparable to the expected quality level. Value falling outside these limits indicate a significant change in the measured characteristic.

Defect is the occurrence, in an individual element or part, of a characteristic which fails to meet the specified standard.

Defective is the status of an individual article that contains one or more defects.

Degradation Failure is a failure that results from a gradual change in performance characteristics with time to a value outside the specified limits of the product but would not cause the item to be inoperative.

Environment is the aggregate of all the conditions and influences that can affect the operation of the product (e.g., temperature, humidity, acceleration, shock, vibration, radiation, etc.).

Failure Mechanism is the basic physical or chemical cause for failure.

Failure Mode is the characteristic which was observed to fail.

Failure Rate is defined as the number of failures within a time interval. In the case of exponentially distributed times-to-failure, the failure rate is defined as the reciprocal of mean-time-to-failure (i.e., failure rate equals 1/m, where m is the mean time between failures).

Heterogeneity is a state or conditions of dissimilarity of nature, kind, or degree.

Homogeneity is a state or condition of similarity of nature, kind, or degree.

Inherent Reliability is maximum reliability attainable with an item of a particular design.

Inspection (Final) is the application of an inspection act, just prior to shipment of the product. Shipment in this case may be to the customer, to a storage area, or to assembly shops within RCA, where the product in question becomes a component of a larger unit of product.

Inspection (Process) is the application of an inspection act at various stages in the manufacturing process prior to the final stage.

Inspection Act is the determination of conformance to specified requirements and general standards of acceptable workmanship.

Inspection Item is any specific requirement, characteristic, or feature for which inspection is made.

Inspection Lot, for purposes of acceptance—sampling inspection, is defined as an aggregation of articles submitted for inspection at one time that has been produced, as far as practicable, under what are judged to be essentially the same conditions.

Inspection Point is a designated position within the manufacturing process at which inspection effort is applied.

Inspection by Attributes is the determination of conformance of a particular inspection item without reference to degree or magnitude. For example, go/no-go testing.

Inspection by Variables consists of a determination of the magnitude of the characteristic covered by the inspection item and use of approved statistical quality control techniques to determine conformance to specifications.

Lambda, \(\lambda\) (Life Test Failure Rate) is defined as the lot tolerance percent defective (LTPD) per 1000 hours.

Lot Tolerance Percent Defective (LTPD) is the percent defective of a sampling plan for which the probability of acceptance is low (commonly 10% probability of acceptance unless otherwise stated).

Mean Time Between Failures (MTBF) is the average time between failures.

Operating Time is the time during which power is applied to an item.

Parameter is a quantity or value that remains constant within a given set of conditions (i.e., is subject to change only if the conditions change).

Population (Universe) is the total collection of units from a common source.

Precision is the degree to which repeated observations of a class of measurements conform to themselves.

Process Average is the average percent defective or average number of defects per hundred units of product found during initial inspection. Initial inspection is the first inspection of product (as distinguished from inspection of product resubmitted after prior rejections) and includes only first sample results where multiple sampling plans are used.

Producer's (Alpha, α) **Risk** is the probability that a sampling plan will reject satisfactory material. Producers risk normally is associated with a percent defective which has a probability of rejection of 0.05.

Random Selection is the selection of items from a population in a manner such that each item has an equal and independent chance of being elected.

Range is the difference between the greatest and the least of a set of variate values.

Real Time Control is a continuous acceptance and interpolation of data against established criteria.

Redundancy is the existence of more than one means for accomplishing a given task in which more than one means must fail before there is an overall failure of the system.

Reliability (Mathematical) is the probability of an item performing its intended purpose for a specified period of time under given conditions.

Sample is a group of items chosen by random selection.

Sampling Inspection is a random and representative selection of a portion of the units from a lot in accordance with the specified sampling plan. Each unit in the selected sample is inspected to determine whether or not each unit conforms to specification requirements.

Sampling Plan is an inspection plan that specifies sample sizes and criteria for accepting or rejecting an inspection lot based on the results of inspecting the sample.

Shelf Life is the length of time an item can be stored under specified conditions and still meet specified requirements with a specified level of assurance.

Specification is a detailed description of the characteristics of a product and of the criteria that must be used for determining whether the product conforms to the description.

State of the Art is the level at which technology has been developed at any period of time.

Stratified Sample is a group of items selected from sublots so that the number of items included in the sample from each sublot is proportional to the size of the sublot. Random selection of items from within each sublot is required.

Tolerance is the allowable variation in measurements within which an item is judged acceptable.

Useful Life is the total operating time between burn-in and wear-out.

Variables Testing is a test procedure in which the items under test are classified according to quantitative, rather than qualitative, measure of characteristics.

High-Reliability Power Transistors

High-Reliability Power Transistors

A number of factors such as second breakdown, power dissipation, current and voltage ratings, maximum operating areas, temperature, and thermal-fatigue considerations affect the performance and reliability of power transistors in various circuit applications. These factors define the maximum limits of reliable transistor operation for both steady-state and pulsed conditions. Each of these factors must be given careful consideration in the development and production of power transistors for military, aerospace, and critical industrial applications for which high reliability is a prime objective. In such applications, replacement of defective parts is often difficult or impossible or may result in considerable expense. Care must be taken to assure that field failure rates are held to an absolute minimum. The following guidelines should be followed in an effort to achieve this objective.

Electrical Considerations:

Voltage Breakdowns

Device voltages should be limited to 70 per-cent of the maximum rates values.

Current Gain

A margin of 15 to 20 per cent above the required values should be provided to

allow for degradation.

Second-Breakdown **Energy Tests**

Sufficient Is/b protection must be provided for forward-bias conditions and sufficient Es/b protection must be provided

for inductive circuits.

Reliability Considerations:

High-Tests

Such tests are required to guarantee high-

Temperature temperature performance.

Test for stability.

Low-Level Leakage Tests

Delta Temperature

Tests

Adequate heat sinks must be provided so that case temperature is held to a minimum.

Operating Temperature

Protection

Device operating temperatures should be limited to 50 to 75 per cent of maximum rated values.

Transistor

Circuits should include provisions to protect power transistors against electrical transients.

Second Breakdown

Second breakdown is a potentially destructive phenomenon that can occur in all power transistors within the maximum current and voltage ratings of the device. A simplified explanation is that localized thermal regeneration occurs, and the transistor exhibits a lower value of breakdown voltage, referred to as the "second breakdown". The lower value of voltage results from thermal generation of charge-carrier pairs (holes and electrons) at high localized temperatures which alter the conductivity of the semiconductor in that vicinity. This localized effect reduces the ability of the transistor to support the applied voltage. Fig. 2-1 shows qualitatively what happens under primary or second breakdown.




Fig. 2-1- Primary and secondary breakdown voltages.

Reverse-Bias Second Breakdown-Reversebias second breakdown is a phenomenon that may occur when the collector current continues to flow under reverse-bias conditions and causes the injected current to be concentrated in the central portions of the emitter, in contrast to the normal edge injection of the current. If the injected current is severely restricted to a very small central area by a large reverse emitter-base bias. the current density can rise to very large levels-in the order of thousands of amperes per square centimeter. If the collector of the transistor is of high-resistivity silicon, the high current density may inject a density of charge carriers that is equal to or greater than the collector impurity density. In this local region, the base widens and the collector depletion layer expands until the injected current density is smaller than the collector impurity density. If the current density is sufficiently high, the collector depletion layer expands to a more heavily doped collector region, such as an epitaxial substate. When the collector depletion layer expands, the collector breakdown voltage is governed by the impurity gradient related to the base doping and the heavily doped collector. The collector breakdown voltage normally supports only a fraction of the original

voltage, and the second-breakdown voltage results. The thermal effects from the large current densities also contribute to the regeneration process. Fig. 2-2 shows the process of reverse-bias second breakdown.




Fig. 2-2- Reverse-bias second breakdown.

In an inductive circuit, a situation exists such that collector current flows in the forward direction while the transistor is being turned off, and a high voltage is induced across the device. As a result, the transistor enters the sustaining region. The hot spot that forms during reverse-bias second breakdown may then be generated by current crowding in the depletion region, as shown in Fig. 2-3.




Fig. 2-3- Cross section showing current crowding that occurs during reverse-bias second breakdown.

The reverse base current that flows laterally through the base region creates an electric field. For an n-p-n transistor, electrons flow from the emitter to the collector across the base region. The field causes these carriers to flow mainly from the center of the emitter, because the emitter-base forward bias is greatest at this point. Because the device is in the sustaining region as a result of circuit conditions, a depletion region is present. Carriers (electrons) that flow across this region, which resembles two plates of a capacitor, decrease in potential. Therefore, energy is transformed to heat and causes a hot spot and possibly reverse-bias second breakdown (Es/b). Typical examples of this situation are circuits, such as those shown in Fig. 2-4, in which an unclamped inductive load or a non-commutated leakage inductance is present.

Anything that increases the transverse base field aggravates hot-spot formation. Therefore, higher reverse base currents that result from decreased base-drive resistance or higher reverse voltages diminish Es/b capabil-




Fig. 2-4– Examples of (a) unclamped inductive loads and (b) uncommutated leakage induct-

ity, as shown in Fig. 2-5. This figure shows the effect of variations in the external base-to-emitter resistance RBE, the reverse base-to-emitter voltage VBE, and the load inductance L.




Fig. 2-5-(a) Typical inductive-load circuit and (b) variation of second-breakdown capability as a function of circuit parameters.

A test set which makes the measurement of reversebias second breakdown possible and also protects the transistor being tested is shown in Fig. 2-6. A test cycle includes the following steps:

- The transistor is driven to the desired collectorcurrent level in saturation.
- 2. The transistor is reverse-biased.
- 3. The transistor enters the sustaining region, VCEX(sus).
- 4. Energy is absorbed by the transistor.

If failure occurs, high-frequency noise is sensed at the base of the transistor. A "crowbar" (transistor) in parallel with the transistor being tested is then turned on, and energy is shunted through this "crowbar" to protect the transistor undergoing the test. Fig. 2-7 shows the voltage-current relationship during the reverse-bias second-breakdown (Es/b) test.

Forward-Bias Second Breakdown—Forward-bias second breakdown is somewhat different from reverse-bias second breakdown. As shown in Fig. 2-8, the localized heating results because the current density J crosses the depletion region (collector field) V_c to yield a power density P. As P increases, more current





Fig. 2-6- Reverse-bias second-breakdown (Esib) test set.



WAVEFORMS DURING SECOND-BREAKDOWN (ES/b) TEST

Fig. 2-7-Waveforms during second-breakdown (Esib) test.




Fig. 2-8- Forward-bias second breakdown.

is injected into the localized area. The increase in current is caused by a decrease in the localized Vbe, at an approximate rate of 2 millivolts per °C. The local system becomes regenerative as more heat from the increased power density reduces Vbe and thereby increases the current injection.

The forward-bias second-breakdown current, Is/b, is defined as the current at the onset of second breakdown, and is closely related to the collector field V_c, the current density J, and other properties of the transistor. Forward-bias second breakdown is also related to charge-carrier transit time across the base region, and is controlled by base width and any accelerating fields that exist in the base. The longer the transit time required for the charge carrier to cross the base, the more lateral diffusion of the charge and thus the greater the reduction in the current density at the edge of the collector depletion layer. This diffusion effect, referred to as "fanout," is enhanced by wide base widths and homogeneously doped bases. Because the forward-bias second breakdown is related to the base width, it is also related to frequency response. For a given structure, this frequency relationship is expressed by the following empirical equation:

$$I_{S/b} \approx \left(\frac{1}{\sqrt{f_T}}\right)^K$$

Operation in the forward-bias region subjects the transistor to simultaneous current and voltage. This condition causes current concentrations as previously discussed. This type of rating must be considered for all linear applications of transistors.

The block diagram of a nondestructive secondbreakdown test set is shown in Fig. 2-9. The transistor under test is in series with a pass transistor and is driven by a differential amplifier at a current level selected by the operator. The level selected is independent of transistor current-transfer ratio. The pass transistor is operated out of saturation, so that fast turn-off is possible. A second differential amplifier senses the voltage across the pass transistor and the 1-ohm resistor in series with it. This voltage is held constant throughout the test to improve the accuracy of the secondbreakdown voltage reading. The circuit is arranged so that only the collector current of the transistor under test passes through the 1-ohm resistor. The voltage across this resistor, therefore, provides an accurate indication of collector current.




Fig. 2-9- Block diagram of test set for forward-bias secondbreakdown current (I_{S/b}),

The onset of second breakdown is detected by use of the primary of a pulse transformer connected in series with the collector of the transistor under test. Under second-breakdown conditions, the rapid rate of rise of collector current induces a voltage L(di/dt) in the transformer secondary which is coupled to the input circuit of the series pass transistor. This voltage turns off the series pass transistor in one microsecond. Simultaneously, a voltage is developed across the transformer primary of a polarity that immediately reduces the voltage across the transistor under test. The inductance of the transformer also aids in limiting immediate current rise in the transistor being tested.

The test-set characteristics, together with the protective cutout circuit, prevent damage to the transistor during the second-breakdown test. The complete cutout time of the actual test set is approximately one microsecond; this value is sufficient to prevent destruction of any transistor currently available.

The pulse width of the voltage and current applied to the transistor under test can be varied from 0.5 millisecond to several seconds. For de second-breakdown tests, a pulse width of 0.5 to 2 seconds is required because the thermal time constant of the power-transistor pellet and mounting block may be several tenths of a second.

A comparison of energy-handling capability for several transistor structures is shown in Table 2-1.

Table 2-1-Comparison of Energy-Handling Capability

	V _{CEO}	Ene	Forward Bias ergy Handling V _{CEO} Limit	
		Dope	ed - πν	
2N5240	0.08 x 3	00	24	1.6
2N5840	0.02 x 3	50	7.0	0.45
	Double-di	ffuse	d, double-epit	axial
2N5038	0.25 x 9	0	22.5	13
2N5672	0.12 x 1	20	14.4	20
2N6032	0.05 x 1	20	6	40
2N3879	0.09 x 7	5	6.85	1.0
	Но	met	axial- Base	
2N5578	1.5 x 70		105	800
2N3055	1.9 x 60		115	170
2N3773	0.6 x 14	0	84	310

Inductive Voltage-Breakdown Testing

In most practical applications of transistors, the highest voltage that appears across the transistor results from the turn-off of the transistor, because the transistor switches from a high-current "on" state to a "cut-off" state. Inductive testing simulates this condition very closely, as shown in Fig. 2-10. Curve-tracer testing, on the other hand, subjects the transistor to an increasing voltage until the required current is achieved; i.e., the




Fig. 2-10-Inductive voltage-breakdown testing of a transistor: (a) load line; (b) test circuit.

high-current, high-voltage measuring point approached from the other direction with the collector current Ic lagging the collector-to-emitter voltage VCE, as shown in Fig. 2-11. Unless sufficient current is supplied to the place the transistor in the sustaining region, the breakdown voltage measured is artificially high. If this high current is passed through a transistor with a high breakdown voltage, a high dissipation results. This dissipation is not uniformly distributed over the whole junction, but tends to concentrate in the spots with the lowest breakdown. This concentration is further aggravated when the base-to-emitter junction is reversebiased. The small areas that break down first form hot spots. These hot spots result in further current concentration with time, and possible device destruction. Fig. 2-12 shows the test circuit used in the curve-tracer test.




Fig. 2-11 – Load line for curve-tracer voltage-breakdown testing.




Fig. 2-12- Test setup for curve-tracer voltage-breakdown testing.

The 8-millisecond sweep of a curve tracer is relatively slow compared to inductive sweeping. This sweep allows time for the current to concentrate and to deliver an appreciable and variable amount of energy. Inductive testing, on the other hand, delivers a relatively fixed amount of energy in a short time (0.6 millisecond maximum for the 2N4348 transistor). Less concentration of current is allowed, and the test is potentially less destructive and provides a more realistic rating. Curve-

tracer testing may reject transistors that will operate satisfactorily in any practical application because the opportunity for the occurrence of hot spots is increased, and lower values of VCEO are measured.

Effect of Temperature on Silicon Transistors

The characteristics of transistors vary with changes in temperature. In view of the fact that most circuits operate over a wide range of environments, a good circuit design should compensate for such changes so that operation is not adversely affected by the temperature dependence of the transistors.

Current Gain—The effect of temperature on the gain of a silicon transistor is dependent upon the level of the collector current, as shown in Fig. 2-13. At the lower current levels, the current-gain parameter here increases with temperature. At higher currents, however, here may increase or decrease with a rise in temperature because it is a complex function of many components.



Fig. 2-13- Current gain as a function of collector current at different temperatures.

Base-to-Emitter Voltage—Fig. 2-14 shows the effect of changes in temperature on the base-to-emitter voltage (VBE) of silicon transistors. Two factors, the base resistance (186°) and the height of the potential barrier at the base-emitter junction (VBE'), influence and behavior of the base-to-emitter voltage. As the temperature rises, material resistivity increases; as a result, the value of the base resistance 186 becomes greater. The barrier potential VBE' of the base-emitter junction, however, decreases with temperature. The following equation shows the relationship between the base-to-emitter voltage and the two temperature-dependent factors:

$$V_{BE} = I_B r_{bb}' + V_{BE}'$$
$$= \frac{I_C}{h_{EE}} r_{bb}' + V_{BE}'$$

As indicated by this equation, the base-to-emitter voltage diminishes with a rise in temperature for low values of collector current, but tends to increase with a rise in temperature for higher values of collector current.

Collector-to-Emitter Saturation Voltage—The collector-to-emitter saturation voltage $V_{CE}(sat)$ is affected primarily by collector resistivity (ρ_C) and the




Fig. 2-14- Collector current as a function of base-to-emitter voltage at different temperatures.

amount by which the natural gain of the device (hfe) exceeds the gain with which the circuit drives the device into saturation. This latter gain is known as the forced gain (hfer).

At lower collector currents, the natural hee of a transistor increases with temperature, and the IR drop in the transistor is small. The collector-to-emitter saturation voltage, therefore, diminishes with increasing temperature if the circuit continues to maintain the same forced gain. At higher collector currents, however, the IR drop increases, and gain may decrease. This decrease in gain causes the collector-to-emitter saturation voltage to increase and possibly to exceed the room-temperature (25°C) value. Fig. 2-15 shows the effect of temperature on the collector-to-emitter saturation voltage.




Fig. 2-15-Collector current as a function of collector-toemitter saturation voltage at different temperatures.

Collector Leakage Currents—Reverse collector current is a resultant of three components, as shown by the following equation:

$$I_R = I_D + I_G + I_S$$

Fig. 2-16 shows the variations of these components with temperature.




Fig. 2-16- Reverse collector current as a function of temperature.

The diffusion or saturation current ID is a result of carriers that diffuse to the collector-base junction and are accelerated across the depletion region. This component is small until temperatures near 175°C are reached. The component IG results from charge-generated carriers that are created by the flow of diffusion carriers across the depletion region. This component increases rapidly with temperature. ID and IG are referred to as bulk leakages. The term Is represents surface leakage which is caused by local inversion, channeling, ions, and moisture. This leakage component is dependent on many factors, and its variations with changes in temperature are difficult to predict.

At low temperatures, either surface or bulk leakage can be the dominant leakage factor, particularly in transistors that employ a mesa structure. At high temperatures, charge-generated carriers and diffusion current are the major causes of leakage in both mesa and planar transistor structures; the current IG, therefore, is the dominant leakage component. Because of the dominance of surface leakage Is at low temperatures and the fact that this leakage may vary either directly or inversely with temperature, it is not possible to define a constant ratio of the leakage current at low temperatures to that at high temperatures. In view of the fact that power transistors are normally operated at high junction temperatures, it is more meaningful to compare the leakage characteristics of both mesa and planar transistors at high temperatures. The relative reliability of different types of power transistors, which is in no way related to the magnitude of low-temperature leakage current, is also best compared at high temperatures.

Pulsed Safe-Area Systems

On the basis of the heat storage in the thermal mass of the silicon chip and its mounting system, the peak power-handling capability of transistors increases with decreases in pulse duration. Fig. 2-17 shows normalized thermal resistance NR as a function of time for a specific transistor and indicates that power substantially higher than rated steady-state values may be applied for short periods of time without exceeding the maximum rated junction temperature. These values of increased power correspond to $(1/N_R)$ P($_{dc}$), where $1/N_R$ is the normalized power multiplier and P($_{dc}$) is the steady-state power rating at the case temperature of interest.




Fig. 2-17-Normalized thermal resistance.

The dissipation-limited region of the pulsed safe-area rating chart shown in Fig. 2-18 is prepared by use of the normalized thermal resistance from the following equation:

$$P_{diss} = [T_J(max) - T_C]/\theta_{J-C}(N_R)$$

This equation indicates a constant-power curve which can be represented on a log-log volt-ampere graph by a straight line that has a slope of -1 (from $I = PV^{-1}$).

The pulsed power curves are usually calculated and then verified by nondestructive tests along the constant-power curves from low to higher voltages. When dissipation is the only limiting factor, the -1 slope is continued to the transistor forward-biased avalanche breakdown voltage rating, at which point $V_{aM} = 1$ and may be approximated by $V_{CEO}(sus)$. When second breakdown $(l_{S/b})$ is the limiting factor, the slope changes from -1 to a higher value, usually between -1.5 and -4, according to the following relationship:

$$I_{S/b} = PV^{-N}$$




Fig. 2-18-Safe-operating-area chart.

Fig. 2-19 shows the derating curve for operation of a power transistor at case temperatures above 25°C. The Is_{th} limit is derated less with increasing temperature than the dissipation limit because the concentration of current that results in circuit breakdown is less severe than dissipation factors as temperature increases.




Fig. 2-19- Derating curve for case temperatures above 25°C.

For pulsed operation, the derating factor shown in Fig. 2-19 must be applied to the appropriate curve on the safe-area rating chart. For the derating, the effective case temperature $T_{\rm C}({\rm eff})$ may be approximated by the average junction temperature $T_{\rm j}(av)$. The average junction temperature is determined as follows:

$$T_j(av) = T_C + P_{AV} (\theta_{J-C})$$

This approach results in a conservative rating for the pulsed capability of the transistor. A more accurate determination can be made by computation of actual instantaneous junction temperatures.

Depending upon whether time markers can be placed along the load line, two methods are available to determine whether a transistor will be operated within its safe-area limits in a given circuit.

1. Without Time Markers: The energy of the load line is concentrated at a single point (Iw, Vw) at which the greatest load-line penetration outside the safe area occurs. Multiplication of the waveforms of collector current Ic and the collector-to-emitter voltage Vc1: yields a waveform of instantaneous power as a function of time. Integration of one cycle of this instantaneous-power waveform results in an energy E. The width (tp) of an equivalent pulse may be determined as follows:

$$t_p = E/V_W I_W$$

The voltage Vw, the current Iw, and the pulse width to are compared to the corresponding values of the pulsed safe area on the derated curves.

2. With Time Markers: If time-marked load lines are available, either through the use of dual-trace waveforms of collector-to-emitter voltage and collector current as a function of time or Z-axis modulation of

oscilloscope traces, an alternative approach may be used. The marked load line is sketched on the derated curves. If the transistor is being operated in the safe area, the trace time of the portion of the load line that extends outside a given pulsed safe area should not be greater than the specified pulsed width for that safe area. For example, the load line should not spend more than 1 millisecond outside the 1-millisecond safe area.

Thermal Fatigue

Significant temperature variations occur in power transistors because of changes in ambient temperature and in the power dissipation during operation. These variations in temperature result in cyclic mechanical stresses at the interface of the semiconductor pellet and the metal header to which the pellet is bonded because of the difference in the thermal expansions of these parts. These stresses are a function of the difference in the coefficients of thermal expansion of the semiconductor and metallic materials, of the change in temperature at the interface, and of the dimensions of the interface.

Power transistors are subjected to thermal-cycling stresses in all practical applications. Table 2-2 lists examples of the thermal cycling that a power transistor may be required to withstand in several typical applications. These data show that the thermal-cycling requirements may be very severe even in some of the more common types of applications. The cyclic stresses produced by the continuous thermal cycling may result in dislocation 'pile-ups' at points of discontinuity such as may be produced by voids and impurities. Such dislocations cause localized hardening and cracks that may eventually lead to transistor failures. This type of failure

Table 2-2 — Thermal-Cycling Requirements, for Typical Applications of Power Transistors.

Application	Circuit	P _T (W)	ΔT _C (°C)	Minimum Equipment Life Required (years)	Typical Thermal- Cycling Rating Required (cycles)
Auto radio audio output	Class A Class AB	8 2	75 45	5 5	5,000 5,000
Power supply	Series regu- lator Switching	50	65	5	5,000
	regulator	15	65	5	5,000
Hi-Fi audio amplifier	Class AB	35	50	5	5,000
Computer power supply	Series regulator	50	65	10	10,000
Computer peri- pheral equip.	Solenoid driver	5	5	10	1.3 x 10 ⁸
Television	Vertical output Audio output	10 8	75 75	5 5	5,000 5,000
Sonar modulator	Linear amplifier	100	55	10	144 x 10 ³

may be considered simply as fatigue wearout that results from continuous flexing of materials during thermal cycling.

Effect of Assembly Methods and Package Material on Thermal-Cycling Capability—The thermal-cycling stresses set up at the interface of two dissimilar materials because of the difference in the coefficients of thermal expansion of the materials can be reduced by insertion of a material that has an intermediate expansion coefficient between them. Fig. 2-20(a) illustrates the use of a molybdenum slab as an expansion matcher in a silicon power transistor to reduce the cyclic thermal stresses between the silicon pellet and the copper header. Use of this technique can result in significant improvement in the thermal-cycling capability of power transistors.




Fig. 2-20 – Cross section of a transistor that uses a molybdenum expansion matcher between pellet and header; (b) cross section of a transistor in which pellet is soldered directly to copper.

Use of silicon-gold eutectic bonding to attach the semiconductor pellet to the header results in a pellet-to-header joint that can withstand a very large number of number of thermal cycles. When this type of hard-solder bonding is used, however, the stress generated because of a thermal mismatch is transmitted to the pellet, which in most power transistors is made of silicon. Because silicon is relatively weak in tensile strength and is highly "notched sensitive," the cyclic thermal stresses may result in the propagation of cracks in the silicon pellet unless either the pellet is very small or an expansion matcher is used.

In most silicon power transistors, lead solder is used to bond the pellet to the header. The cyclic thermal stresses produced at the mounting interface are then absorbed by non-elastic deformation of the soft solder material, and very little stress is transmitted to the pellet. The continuous flexing of the solder, however, may eventually lead to fatigue failure in this material. Any impurities in the solder results in dislocation pile-ups that accelerate the failure. RCA has developed a process that significantly reduces the impurities introduced into

the lead solder. Use of this proprietary "controlled solder process" (CSP) makes it possible to avoid microcracks that propagate to cause fatigue failures in power transistors and, therefore, greatly increases the thermal-cycling capability of these devices.

Thermal-Cycling Rating Chart—An equipment manufacturer should make certain that power-transistor circuits are designed so that cyclic thermal stresses are mild enough to assure that no transistor fatigue failures occur during the required operating life of this equipment. Experimental results indicate that the thermal-cycling capability of a power transistor can be predicted by use of the following mechanical-activation energy equation:

$$N = AeY_{ii}/\Delta T$$

where N is the number of cycles to failure, A is a system constant, γ_{ϕ} is a constant proportional to the mechanical-activation energy required to produce a failure, and ΔT is proportional to the energy supplied as a result of the change in temperature at the mounting interface.

The above equation, together with empirical data, forms the basis for a new thermal-cycling rating system developed by RCA. This rating system, which is the first of this type in the industry, shows the relationship between total transistor power dissipation, the change in case temperature, and the number of thermal cycles that the transistor is rated to withstand.

Fig. 2-21 shows a typical thermal-cycling rating chart. This chart is provided in the form of a log-log presentation in which total transistor power dissipation is denoted by the ordinate and the thermal-cycling capability (number of cycles to failure) is indicated by the abscissa. Rating curves are shown for various magnitudes of change in case temperature. Use of this chart makes it possible for a circuit designer to avoid transistor thermal-fatigue failures during the operating life of this equipment. In general, power dissipation is a fixed system requirement. The designer also knows the number of thermal cycles that a power transistor will be subjected




Fig. 2-21—Thermal-cycling rating chart for an RCA hermetic power transistor.

to during the minimum required life of the equipment. For these conditions, the chart indicates the maximum allowable change in case temperature. (If the rating point does not lie exactly on one of the rating curves, the allowable change in case temperature can be approximated by linear interpolation.) The designer can then determine the minimum size of heat sink required to restrict the change in case temperature within this maximum value.

Thermal-cycling ratings are included in the technical data for all RCA silicon power transistor announced since January 1, 1971. Similar ratings are being added for earlier power transistors as sufficient date are accumulated.

RCA experience in determining thermal-cycling rating has shown that package material is also a very important consideration in relation to thermal fatigue. Comparison data on the RCA steel packages and aluminum packages are given in the RCA Reliability Report, "Evaluation of Aluminum TO-3 Packages Under Thermal-Cycling Conditions" (AN-6071), shown later in the section Application Notes on Power Transistors.

These data show that the thermal-cycling capability of RCA's steel package with its glass-to-stem seal, welded cap, and controlled solder process is far superior (more than an order of magnitude better) to that of a similar type aluminum package and hard-solder mounting system.

Thermal-Fatigue Testing—The RCA thermal-cycling ratings allow a circuit designer to use power transistors with assurance that fatigue failures of these devices will not occur during the minimum required life of his equipment. These ratings provide valid indications of the thermal-cycling capability of power transistors for all types of operating conditions. On the basis of these ratings, limiting conditions can be established during circuit design so that the possibility of transistor thermal-fatigue failures are avoided.

Obviously, all individual power transistors cannot be tested to determine their thermal-cycling capability because such tests are expensive, time consuming, and destructive. The validity of the RCA thermal-cycling ratings results from the application of stringent process controls at each step in the manufacture of power transistors and from the testing of a statistically significant number of samples. Thermal-cycling ratings for power

transistors provide the same type of assurance that a device will not fail when operated within ratings as that provided by the more familiar voltage, current, and second-breakdown ratings.

During thermal-fatigue testing of power transistors, the operating power for the device is usually equivalent to that expected to be applied during normal operation. The transistor is operated until the rise in case temperature is equal to the maximum value anticipated in the intended application. The case temperature is then reduced to the initial value by use of forced-air or water cooling. The cycle is repeated until failure occurs, as indicated by a significant increase in the transistor thermal resistance. The transistor heat sink and the timing of the temperature-cycling are selected to simulate as closely as possible the actual conditions that the transistor will be subjected to in the actual application. Table 2-3 shows the results of thermal-fatigue tests on several RCA transistors.

Effect of Radiation on RCA Power Transistors

There has been an increasing requirement for modern military systems to be "radiation hard", i.e., resistant to the effects of nuclear radiation. The electronic equipment in these systems must be carefully designed to achieve the required hardness. Solid-state devices have been the subject of particularly close attention.

Nuclear radiation has two major effects on power transistors. First, photocurrents generated by high-intensity irradiation can cause transistor saturation and possible circuit malfunction during the exposure. Second, prolonged exposure to bombardment by heavy particles such as neutrons can cause permanent changes in the transistor characteristics. These changes, which are caused by displacement damage to the semiconductor crystal, are primarily manifested as a decrease in transistor gain and an increase in saturation voltages. Table 2-4 summarizes the basic considerations relative to both displacement damage and photocurrents.

Power transistors must be optimally designed to minimize these radiation effects and maintain the required power-handling capability. The key design parameters are a thin low resistivity, low volume base, and a collector as thin and as low in resistivity as possible consistent with voltage breakdown requirements. Trans-

Table 2-3 — Thermal-Fatigue Performance of some Typical RCA Power Transistors

Туре	Pelle Mils x	t Size	Mounting Material	Material to which Die is Attached	CSP	Change in Case Temp. ^O C	Power Dissipation Watts	No. of Cycles to 10% Failure
2N3773*	250	250	Lead	Copper	No	42	85	1,000
2N3773	250	250	Lead	Molybdeum	No	42	85	9,600
2N3772	250	250	Lead	Copper	Yes	90	16	34,500**
2N3055	180	180	Lead	Copper	No	65	50	3,500
2N3055	180	180	Lead	Copper	Yes	90	6.7	40,000***
2N6032	230	230	Silicon Gold	Molybdeum	No	53	105	12,793***
2N5298	130	130	Lead	Copper	No	50	18	10,000
2N5240	130	130	Lead	Copper	Yes	42	51	8,500***
2N5039	145	183	Lead	Copper	Yes	73	59	10,000***

Early design.

^{**} Test still operating.

^{***} Test terminated-less than 10% failure.

Table 2-4 — Effect of Nuclear Radiation on Power Transistors

	Displacement Damage	Photocurrents				
Cause	Heavy particles, such as neutrons, bombarding the transistor and creating defects in the semiconductor material. Decreases lifetime in the base and increases collector resistivity.	Cause	High-intensity, high-energy radiation such as gamma, X-rays, electrons, neutrons, etc. generating electronhole pairs.			
Result	Semipermanent gain degradation and Increase in VCE(sal), leakage, and VCE. These changes are referred to as semipermanent because annealing at several hundred degrees centigrade for a few hours recovers most of the degradation.	Result Radiation Parameter	Relatively large currents lasting as long as the transistor is exposed to radiation. Radiation is usually defined in terms of rad(Si), where one rad(Si), identified by the symbol γ (gamma) is the amount of radiation required to deposit 100 ergs in one gram of silicon. $\dot{\gamma}$ (gamma dot) is defined as the dose rate			
Radiation Parameter	Particles per square centimeter, called fluence, designated by the symbol Φ . The commonly used unit for this parameter is neutrons per square centimeter (n/cm²).	General	in rad(Si) per second. Collector-base photocurrents (I _{pp}) and emitter-base photocurrents (I _{cc}) are variously plotted as amperes versus ŷ, or coulombs versus γ (coul/rad).			
Relationship at Different Radiation Levels	Formula commonly used to extrapolate gain degradation results from one fluence level to another.		At low dose rates, photocurrents are generally quite well-behaved and reasonably predictable from the formula I=Gy where G is a function of the effective volume of the junction. (At relatively high dose rates, some transistors exhibit a departure from the			
	K^1 = damage constant in cm ² /n Φ = fluence in n/cm ²		assumed linear dose-rate depen- dence.)			

istors that meet these design criteria are typified by high fr, fast switching speeds, and moderate breakdown voltages.

RCA has developed power transistors which offer an optimized performance trade-off of radiation hardness, voltage, safe area, and power capability. For example, both photocurrent and voltage breakdown increase with increased collector resistivity because carrier lifetime is a function of resistivity. Collector resistivity, therefore, is fine-tuned to provide the maximum voltage breakdown possible with acceptable photocurrent performance. Post-radiation beta degradation is a function of base width, as is the frequency cutoff. Both of these characteristics are enhanced with decreasing base width. However, the safe-area capability is also a function of base width. Consequently, this parameter is fine-tuned to achieve optimum electrical performance and radiation hardness. Other techniques can be employed to enhance safe-area capability, such as the introduction of various amounts of ballasting.

Manufacturing Controls

RCA high-reliability power transistors are processed in accordance with the provisions of MIL-S-19500. These provisions include the following items:

 A clearly defined procedure for the conversion of a customer specification into an RCA internal specification with built-in safeguards to assure the customer that the delivered parts meet or exceed his specification requirements.

- A formalized personnel training and testing program which assures that each operation is performed correctly.
- A complete inspection of incoming materials, utilities, and work in process using on-site facilities such as scanning-electron-microscope, and X-ray equipment.
- 4. Maintenance of cleanliness in work areas.
- Rigorous control over changes in design, materials, and processes with documentation kept in active files for a minimum of three years.
- Tool and test equipment maintenance and calibration in strict accordance with MIL-C-45662, "Calibration System Requirements."
- A quality-assurance program in accordance with MIL-Q-9858, "Quality Program Requirements."

Detailed processing and screening requirements for RCA high-reliability power transistors are defined in the following paragraphs.

Processing and Screening

RCA offers a number of power transistors that have been qualified as JAN, JANTX, and/or JANTXV devices in accordance with MIL-S-19500. These devices, which include hometaxial-base types, high-voltage types, and high-speed types, together with the detailed electrical (slash-sheet) specification number for them, are listed in Table 2-5.

Fig. 2-22 shows the processing requirements specified by MIL-S-19500 for JAN, JANTX, and JANTXV power transistors.

In addition to JAN, JANTX, and JANTXV types, many other RCA power transistors that are subjected to high-reliability preconditioning and screening in accordance with the Group A, B, and C Sampling Tests as specified in MIL-STD-750 or special customer requirements can be obtained on a custom basis. These power transistors can be supplied to four basic reliability levels. The preconditioning and screening for Level 1 is the same as that for JANTXV devices and, in addition, includes X-ray inspection. Level 2 corresponds directly to the JANTXV level. Level 3 devices are equivalent to JANTX devices. For RCA Level 4 devices, the preconditioning consists of burn-in only.

Fig. 2-23 shows the basic processing steps required for RCA high-reliability power transistors for each reliability level, and Table 2-6 lists the screening tests to which these devices are subjected. Tables 2-7, 2-8, and 2-9 list the Groups A, B, and C Sampling Tests and the

Table 2-5 — JAN and JANTX RCA Power Transistors

Detailed Electrical Basic Device Type Nos. Specification Hometaxial-Base Types

Hometaxiai Base Type	
2N1479, 2N1480, 2N1481, 2N1482	MIL-S-19500/207
2N1483, 2N1484, 2N1485, 2N1486	MIL-S-19500/180
2N1487, 2N1488, 2N1489, 2N1490	MIL-S-19500/208
2N2015, 2N2016	MIL-S-19500/248
2N3055	MIL-S-19500/407
2N3441	MIL-S-19500/369
2N3442	MIL-S-19500/370
2N3771, 2N3772	MIL-S-19500/413

High-Voltage Types

2N3584, 2N3585	MIL-S-19500/384
2N6211, 2N6212, 2N6213	MIL-S-19500/461*
2N3439, 2N3440	MIL-S-19500/368
2N5415, 2N5416	MIL-S-19500/485
2N5838, 2N5839, 2N5840	MIL-S-19500/487

High-Speed Types

	_	-	
2N5038, 2N5039			MIL-S-19500/439
2N5671, 2N5672			MIL-S-19500/488

* In process of Qualification by RCA




Fig. 2-22—Order of procedure diagram for JÄN, JANTX, and JANTXV power transistors.

test methods specified by MIL-STD-750. The lot-sampling plans used for RCA high-reliability power transistors, as defined by MIL-S-19500 and MIL-STD-105D, are shown in Tables 2-10, 2-11, and 2-12.

The electrical ratings and characteristics and special features of JAN, JANTX, and JANTXV types and of other RCA power transistors for which high-reliability versions can be obtained are shown in the data charts at the end of this section.




Fig. 2-23- Process-flow chart for four reliability levels of RCA high-reliability power transistors.

Table 2-6 — Screening Tests for RCA High-Reliability Power Transistors

		MIL-STD-	750	Screening Levels			
Test	Conditions	Method	Conditions	1	2	3	4
1. Precap Visual		2072		X	Х		
2. Seal and Lot Identification				Х	Х	X	Χ
3. High Temp Storage	24 hrs at 200°C			X	X	X	
4. Temperature Cycling	10 cycles	1051	С	X	X	X	
Acceleration	Y ₁ direction	2006		Х	X	X	
6. Fine Leak		1071	G or H	Х	Х	Х	
7. Gross Leak		1071	A,C,D or F	X	Х	X	
8. Reverse Bias	24 hrs at 150°C	1039	Α	X	X	X	
9. Serialize				X	Х	Х	
Pre Burn-in Electrical				X	X	X	
11. Burn-in	168 hrs at 25°C	1039	В	X	X	X	Х
Post Burn-in Electrical				Х	Х	X	
13. Final Electrical				X	X	Х	X
14. Radiographic Inspection		2076		X			
15. External Visual		2071		X	X	Х	

Specific test conditions and limits determined by each type of transistor.

Table 2-7 — Group A Inspections

Table 2-8 — Group B Inspections

Subgroup	Test	MIL-STD-750 Method	Subgroup	Test	MIL-STD-750 Method
1	Visual & Mech Examination	2071	1	Physical dimensions	2066
2	Byceo, Bycer, or Bycex	3011	2	Solderability	2026
	ICEO, ICER, OT ICEX	3041		Temperature Cycling	1051
	lево	3061		Moisture Resistance	1021
3	hfE	3076	3	Shock	2016
	VCE(sat)	3071		Vibration, Variable Frequency	2056
	VBE	3066		Constant Accleration	2066
4	hfE	3306	4	Safe Operating Area	3051
	Сово	3236	5	High Temperature Life	1031
	ton	3251	6	Steady-State Operation Life	1026
	t off	3251			
5	150°C ICEX	3041			
	−65°C hFE	3076			

Table 2-9 — Group C Inspections

Subgroup	Test	MIL-STD-750 Method
1	Barometric Pressure	1001
2	Salt Atmosphere	1041

TABLE 2-10 — LTPD sampling plans 1/2/3/

Minimum size of sample to be tested to assure, with a 90 percent confidence, that a lot having percent-defective equal to the specified LTPD will not be accepted (single sample).

Max.Percent Defective (LTPD) or λ Acceptance	20	15	10	7	5	3	2	1.5	1	0.7	0.5	0.3
Number (c) $(r = c + 1)$ Minimum Sample Sizes $(r = c + 1)$ (For device-hours required for life test, multiply by 1000)												
0	11 (0.46)	15 (0.34)	22 (0. 23)				116 (0.04)	153 (0.03)	231 (0.02)	328 (0. 02)	461 (0. 01)	767 (0. 007)
1	18 (2. 0)	25 (1.4)	38 (0.94)		77 (0. 46)	129 (0. 28)	195 (0.18)	258 (0.14)	390 (0.09)	555 (0. 06)	778 (0.045)	1296 (0. 027)
2	25 (3.4)	34 (2.24)	52 (1.6)	75 (1. 1)	105 (0.78)	176 (0.47)	266 (0.31)	354 (0, 23)	533 (0.15)	759 (0.11)	1065 (0. 080)	1773 (0. 045)
3	32	43	65	94	132	221	333	444	668	953	1337	2226
	(4. 4)	(3. 2)	(2.1)	(1.5)	(1.0)	(0.62)	(0.41)	(0.31)	(0.20)	(0.14)	(0.10)	(0. 062)
4	38	52	78	113	158	265	398	531	798	1140	1599	2663
	(5.3)	(3. 9)	(2.6)	(1.8)	(1.3)	(0.75)	(0.50)	(0, 37)	(0. 25)	(0.17)	(0.12)	(0. 074)
5	45	60	91	131	184	308	462	617	927	1323	1855	3090
	(6.0)	(4.4)	(2.9)	(2.0)	(1.4)	(0.85)	(0.57)	(0. 42)	(0. 28)	(0.20)	(0.14)	(0. 085)
6	51	68	104	149	209	349	528	700	1054	1503	2107	3509
	(6.6)	(4. 9)	(3.2)	(2. 2)	(1.6)	(0.94)	(0.62)	(0.47)	(0.31)	(0.22)	(0.155)	(0. 093)
7	57	77	116	166	234	390	589	783	1178	1680	2355	3922
	(7.2)	(5.3)	(3.5)	(2.4)	(1.7)	(1.0)	(0.67)	(0.51)	(0.34)	(0. 24)	(0.17)	(0.101)
8	63	85	128	184	258	431	648	864	1300	1854	2599	4329
	(7.7)	(5. 6)	(3.7)	(2.6)	(1.8)	(1.1)	(0.72)	(0.54)	(0.36)	(0.25)	(0.18)	(0.108)
9	69	93	140	201	282	471	709	945	1421	2027	2842	4733
	(8. 1)	(6. 0).	(3.9)	(2.7)	(1.9)	(1.2)	(0.77)	(0.58)	(0.38)	(0. 27)	(0.19)	(0.114)
10	75	100	152	218	306	511	770	1025	1541	2199	3082	5133
	(8.4)	(6.3)	(4.1)	(2. 9)	(2.0)	(1.2)	(0.80)	(0.60)	(0.40)	(0.28)	(0.20)	(0. 120)

^{1/} Sample sizes are based upon the Poisson exponential binomial limit.
2/ The minimum quality (approximate AQL) required to accept (on the average) 19 of 20 lots is shown in parenthesis

for information only.

3/ This sampling plan is derived from Table C-1 in Appendix C of MiL-S-19500.

TABLE 2-11 - Sample Size Code Letters*

Lot	or batch	siza	Gene	General inspection levels					
201	or batch	5126	ı	11	HI				
2	to	8	A	A	В				
9	to	15	۸ .	В	С				
16	to	25	В	С	D				
26	to	50	С	D	E				
51	to	90	С	E	F				
91	to	150	D	F	G				
151	to	280	E	G	н				
281	to	500	F	н	J				
501	to	1200	G	J	к				
1201	to	3200	н	К	L				
3201	to	10000	l j	L	M				
10001	to	35000	к	м	N				
35001	to	150000	L	N.	P				
150001	to	500000	M	P	Q				
500001	and	over	N N	Ų	R				

^{*} Derived from Table I of MIL-STD-105D

TABLE 2-12 — Single Sampling Plans for Normal Inspection*

Sample			Acceptable Quality Levels (normal inspection)																
size code	Sample size	0.010	0.015	0.025	0.040	0.065	0.10	0.15	0.25	0.40	0.65	1.0	1.5	2.5	4.0	6.5	10	15	25
letter	,	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac fle	Ac Re	Ac Re
A B C	2 3 5												<u>I</u>	°, '	\$: 4	\$\$	1 2	1 2 2 3	1 2 2 3 3 4
D E F	8 13 20											\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\ \ \ \ \ \ \ \	⟨\$\f\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1 2 2 3	1 2 2 3 3 4		3 4 5 6 7 8	
G H J	32 50 80									\$¢\$		1 2 2 3	1 2 2 3 3 4	2 3 3 4 5 6	5 6	7 8	10 11	10 11 14 15 21 22	21 23
K L Y	125 200 315					⟨ <u>⟨</u> ⟩ () ()	\$\$\\ _{\}	\$\frac{2}{2}	1 2 2	1 2 2 3 3 4	l			10 11		14 15 21 22	1 1		
N P Q	500 800 1250			\$\$	⟨\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1 2 2 3	1	2 3 3 4 5 6	3 4 5 6 7 8	5 6 7 8 10 11	10 11		21 22	21 22	Î				
R	2000	Î		1 2	2 3	3 4	5 6	7 8	10 11	14 15	21 22	$\widehat{\mathbb{I}}$							

Š

[⇒] Use first sampling plan below arrow. If sample size equals, or exceeds, lot or batch size, do 100 percent inspection

Ac = Acceptance number.

Use first sampling plan above arrow.

^{*} Derived from Table II-A of MIL-STD-105D

⁼ Rejection number.

[•]

JAN2N1479 -JAN2N1482

Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/207

Structure: Hometaxial-base

Applications: Power-switching, amplifiers

System Usage: Military

Package: JEDEC TO-5

Maximum Ratings: PT = 1 W; VCEO = 40 V (2N1479, 2N1481)

= 55 V (2N1480, 2N1482)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	UNITS	
CHARACTERISTIC	STIMBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I _C = 5 mA, V _{CE} = 28 V	600	-	kHz
DC Forward-Current Transfer Ratio	h	L 200 A - V 4 - V	35	100	2N1489 2N1490
DC Forward-Current Transfer Natio	hFE	I _C = 200 mA, V _{CE} = 4 V	20	60	2N1479 2N1480
Saturated Switching Time:					
Turn-on	tON	I _C = 200 mA		25	μs
Turn-off	tOFF	I _C = 200 mA	_	25	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 135.

JAN2N1483-JAN2N1486 JANTX2N1483-JANTX2N1486

Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/180

Structure: Hometaxial-base

Applications: Power-switching, amplifiers

System Usage: Military

Package: JEDEC TO-8

Maximum Ratings: PT = 1.75 W; VCEO = 40 V (2N1483, 2N1485)

= 55 V (2N1484, 2N1486)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	LINUTO	
CHARACTERISTIC	STWBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = 5 mA, V _{CE} = 28 V	600	-	kHz
DC Forward-Current Transfer Ratio	hFE	Ic = 750 mA, VcE = 4 V	35	100	2N1485 2N1486
DC Forward-Current Transfer Ratio	"FE	IC = 750 IIIA, VCE = 4 V	20	60	2N1483 2N1484
Saturated Switching Time:					
Turn-on	tON	I _C = 750 mA		25	μs
Turn-off	tOFF	IC = 750 mA	l –	25	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 137.

JAN2N1487-JAN2N1490

Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/208

Structure: Hometaxial-base

Applications: Power-switching, amplifiers

System Usage: Military

Package: JEDEC TO-3

Maximum Ratings: $P_T = 75 \text{ W}$; $V_{CEO} = 40 \text{ V}$ (2N1487, 2N1489)

= 55 V (2N1488, 2N1490)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	UNITS	
	STIVIBUL		MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	IC = 100 mA, VCE = 12 V	500	-	kHz
DC Forward-Current Transfer Ratio	bee	I _C = 1.5 A, V _{CE} = 4 V	25	75	2N1489 2N1490
	pEE		15	45	2N1487 2N1488
Saturated Switching Time:					
Turn-on	tON	IC = 1.5 A	_	25	μs
Turn-off	tOFF	I _C = 1.5 A	_	25	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 139.

JAN2N2015 JAN2N2016

Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/ 248

Structuer: Hometaxial-base

Applications: Power-switching, amplifiers

System Usage: Military

Package: JEDEC TO-36

Maximum Ratings: PT = 150 W; VCEO = 50 V (2N2015)

= 65 V (2N2016)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LI		
			MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I _C = 5 A, V _{CE} = 4 V	800	_	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 5 A, V _{CE} = 4 V	15	50	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 5 A, IB = 0.5 A		1.25	٧

For characteristics curves and test conditions, refer to published data for basic type in File No. 12.

JAN2N3055 JANTX2N3055

Hometaxial-Base Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/407 Structure: Hometaxial-base

Applications: Power-switching, amplifiers

System Usage: Military
Package: JEDEC TO-3
Maximum Ratings: PT = 117 W; VCEO = 70 V

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	UNITS	
	STINIBUL		MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	IC = 1 A, VCE = 4 V	800	_	kHz
DC Forward-Current Transfer Ratio	hFE	Ic = 4 A, VcE = 4 V	20	_	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 4A, IB = 0.4 A	_	0.75	٧
Second-Breakdown Collector Current: With base forward-biased	ls/b	V _{CE} = 70 V, t = 1 s	1.67	_	А
Saturated Switching Time: Turn-on	tON	IC = 4 A	_	6	μs
Turn-off	tOFF	IC = 4 A	_	12	μs
Thermal-Cycling Rating		P _T = 20 W, ∆T _C = 50°C	3 x 10 ⁵	-	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 524.

JAN2N3439, JAN2N3440 High-Voltage JANTX2N3439, JANTX2N3440 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/368

Structure: Double-diffused epitaxial

Applications: High-voltage amplifiers, inverters, regulators

System Usage: Military

Package: JEDEC TO-39 (2N3439S) or JEDEC TO-5 (2N3439L)

Maximum Ratings: PT = 0.8 W; VCEO = 350 V (2N3439)

= 250 V (2N3440)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	UNITS	
	STIVIBUL	1E31 COMDITIONS	MIN.	MAX.	ONITS
Gain-Bandwidth Product	fT	IC = 10 mA, VCE = 10 V	15	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 20 mA, VCE = 10 V	40	160	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 50 mA, IB = 4 mA	_	0.5	V
Second-Breakdown Collector Current: With base forward-biased	IS/b	V _{CE} = 200 V, t = 1 s	50	_	mA
Saturated Switching Time: Turn-on	ton	IC = 20 mA	_	1	μs
Turn-off	tOFF	I _C = 20 mA	-	10	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 64.

JAN2N3441 JANTX2N3441

High-Voltage Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/369

Structure: Hometaxial-base

Applications: High-voltage power switching, amplifiers

System Usage: Military Package: JEDEC TO-66

Maximum Ratings: PT = 25 W; VCEO = 140 V

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	LINUTO	
	STIVIBUL		MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I _C = 0.5 A, V _{CE} = 4 V	400	_	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 0.5 A, VCE = 4 V	25	100	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I _C = 0.5 A, I _B = 0.05A	-	1	V
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 30 V, t = 1 s	833	_	mA
Saturated Switching Time: Turn-on	tON	I _C = 0.5 A	-	8	μs
Turn-off	tOFF	I _C = 0.5 A	_	15	μs
Thermal-Cycling Rating		$P_T = 4 \text{ W}, \Delta T_C = 50^{\circ}\text{C}$	5 x 10 ⁵		Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 529.

JAN2N3442

High-Voltage Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/370

Structure: Hometaxial-base

Applications: High-voltage power switching, amplifiers

axial-base Package: JED

System Usage: Military Package: JEDEC TO-3

Maximum Ratings: PT = 117 W; VCEO = 140 V

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LII		
			MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	IC = 3 A, VCE = 4 V	100	_	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 3 A, VCE = 4 V	20	70	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 3 A, IB = 0.3 A	_	1	٧
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} ≥8 V, t = 1 s	1.5	_	А
Thermal-Cycling Rating		$P_T = 20 \text{ W, } \Delta T_C = 50^{\circ}\text{C}$	3×10 ⁵	-	Therma Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 528.

JAN2N3584, JAN2N3585 JANTX2N3584, JANTX2N3585 JANTXV2N3584, JANTXV2N3585

High-Voltage Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/384

Structure: Double-diffused epitaxial collector

Applications: High-voltage amplifiers, inverters, regulators

System Usage: Military

Package: JEDEC TO-66

Maximum Ratings: PT = 35 W; VCEO = 250 V (2N3584)

= 300 V (2N3585)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST SOMETIONS	LIN			
CHARACTERISTIC	STIVIBUL	TEST CONDITIONS	MIN.	MAX.	UNITS	
Gain-Bandwidth Product	fT	I _C = 0.2 A, V _{CE} = 10 V	15	_	MHz	
DC Forward-Current Transfer Ratio	hFE	IC = 1 A, VCE = 10 V	25	100		
Collector-to-Emitter Saturation Voltage	VCE(sat)	I _C = 1 A, I _B = 0.125 A	-	0.75	٧	
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 2 A, L = 100 μH R _{BE} = 20 Ω	200	_	μЈ	
Second-Breakdown Collector Current: With base forward-biased	IS/b	V _{CE} = 100 V, t = 1 s	350	-	mA	
Saturated Switching Time: Turn-on	tON	I _C = 1 A	_	3	μs	
Turn-off	tOFF	I _C = 1 A		7	μs	

For characteristics curves and test conditions, refer to published data for basic type in File No. 138.

JAN2N3771, JAN2N3772 **High-Current**JANTX2N3771, JANTX2N3772 **Silicon N-P-N Power Transistors**

JAN Electrical Specification: MIL-S-19500/413

Structure: Hometaxial-base

Applications: Power-switching, amplifiers, inverters

System Usage: Military

Package: JEDEC TO-3

Maximum Ratings: PT = 150 W; VCEO = 40 V (2N3771)

= 60 V (2N3772)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

			LIMITS			
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	M	AX.	UNITS
Gain-Bandwidth Product	fT	IC = 1 A, VCE = 4 V	600	_		kHz
DC Forward-Current Transfer Ratio	hFE	I _C = 10 A, V _{CE} = 4 V	15	60		2N3772
	"'-	IC = 15 A; VCE = 4V	15	60		2N3771
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	IC = 5 A, L = 40 mH, R _{BE} = 100Ω	500	_		mJ
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 60 V, t = 1 s	2.5	_		А
Saturated Switching Time:		2N3772 2N3771		2N3771	2N3772	
Turn-on	tON	IC = 10A IC = 15A	_	10	8	μs
Turn-off	tOFF	IC = 10 A IC = 15 A	_	12	10	μs
Thermal-Cycling Rating		P _T = 20 W, △T _C = 50°C	4 x 10 ⁵		_	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 525.

High-Speed JAN2N5038, JAN2N5039 JANTX2N5038, JANTX2N5039 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/439 Structure: Multiple-emitter sites, double-diffused epitaxial collector

System Usage: Military Package: JEDEC TO-3

Applications: Switching regulators, inverters, amplifiers

Maximum Ratings: $P_T = 140 \text{ W}$; $V_{CFO} = 90 \text{ V}$ (2N5038) = 75 V (2N5039)

ELECTRICAL CHARACTERISTICS, At Case Temperature (Tc) = 25°C Unless Otherwise Specified

CHARACTERISTIC	CYMPOL	TEST CONDITIONS	LIN	AITS .	UNITS
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIIS
Gain-Bandwidth Product	fT	I _C = 2 A, V _{CE} = 10 V	60	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 12 A, VCE = 5 V	20	_	2N5038
BOT GIVARGE GATTER TRANSPER MALIO	, "FE -	I _C = 10 A, V _{CE} = 5 V	20	_	2N5039
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	$I_C = 12 \text{ A, L} = 180 \mu\text{H,}$ $R_{BE} = 20\Omega$	13	_	mJ
Second Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 45 V, t = 1 s	0.9	_	А
Saturated Switching Time: Turn-on Turn-off	t _{ON}	I _C = 12 A		0.5	μs μs
Thermal-Cycling Rating		$P_T = 20 \text{ W}, \Delta T_C = 50^{\circ}\text{C}$	4 x 10 ⁵	_	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 367.

High-Voltage JAN2N5415, JAN2N5416 JANTX2N5415, JANTX2N5416 Silicon P-N-P Power Transistors

JAN Electrical Specification: MIL-S-19500/485

Package: JEDEC TO-5 Structure: Double-diffused epitaxial Maximum Ratings: PT = 0.75 W; VCEO = -200 V (2N5415)

Applications: High-voltage amplifiers, inverters, regulators System Usage: Military

= -300 V (2N5416)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
CHARACTERISTIC	STIMBUL	1E21 COMPLITORS	MIN.	MAX.	ONITS
Gain-Bandwidth Product	fŢ	I _C = -10 mA, V _{CE} = -10 V	15	_	MHz
DC Forward-Current Transfer Ratio	hFE	Ic = -50 mA, VcE = -10 V	30	120	
Collector-to-Emitter Saturation Voltage	VCE(sat)	$I_C = -50 \text{ mA}, I_B = -5 \text{ mA}$	_	-2	V
Second-Breakdown Collector Current: With base forward-biased	IS/b	VCE = -100V, t = 1 s	-100	_	mA
Saturated Switching Time: Turn-on	tON	IC = -50 mA	_	1	μs
Turn-off	tOFF	I _C = -50 mA	_	10	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 336.

JAN2N5671, JAN2N5672

High-Speed JANTX2N5671, JANTX2N5672 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/488 Structure: Double-diffused epitaxial collector Applications: Switching regulators, amplifiers

Package: JEDEC TO-3

Maximum Ratings: PT = 140 W; VCEO = 90 V (2N5671)

= 120 V (2N5672)

System Usage: Military

ELECTRICAL CHARACTERISTICS, At Case Temperature (Tc) = 25°C Unless Otherwise Specified

OUADAGTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITS
CHARACTERISTIC	SAMBOL	TEST CONDITIONS	MIN.	MAX.	ONTIO
Gain-Bandwidth Product	fŢ	$I_C = 2 A, V_{CE} = 10 V$	50	-	MHz
DC Forward-Current Transfer Ratio	hFE	Ic = 15 A, V _{CE} = 2 V	20	100	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 15 A, I _B = 1.2 A	_	0.75	V
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 15 A, L = 180 μH R _{BE} = 20Ω	20	-	mJ
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 45 V, t = 1 s	0.9	-	А
Saturated Switching Time: Turn-on	toN	I _C = 15 A	_	0.5	μs
Turn-off	tOFF	I _C = 15 A	T -	2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 383.

JAN2N5838-JAN2N5840 **High-Voltage** JANTX2N5838-JANTX2N5840 Silicon N-P-N Power Transistors

JAN Electrical Specification: MIL-S-19500/487

Package: JEDEC TO-3

Structure: Double-diffused, epitaxial-base

Maximum Ratings: PT = 100 W; VCEO = 250 V (2N5838)

Applications: High-voltage switching regulators, inverters

= 275 V (2N5839)

System Usage: Military

= 350 V (2N5840)

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	OVER POL	TEST CONDITIONS	LIMITS		LINUTO	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS	
Gain-Bandwidth Procuct	fT	IC = 0.2 A, VCE = 10 V	5	_	MHz	
DC Forward-Current Transfer Ratio	hFE	I _C = 2 A, V _{CE} = 3 V	10	50	2N5840 2N5839	
	1	IC = 3 A, VCE = 2 V	8	40	2N5838	
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 3 A, L = 100 μH R _{BE} = 50Ω	0.45	_	mJ	
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 40 V, t = 1 s	2.5	_	А	
Saturated Switching Time:						
Turn-on	ton	IC = 2 A		1.75	μs	
Turn-off	tOFF	IC = 2 A		4.5	μs	

For characteristics curves and test conditions, refer to published data for basic type in File No. 410.

JAN2N6211-JAN2N6213 JANTX2N6211-JANTX2N6213

High-Voltage Silicon P-N-P Power Transistors

JAN Electrical Specification: MIL-S-19500/461

Structure: Double-diffused epitaxial collector

Applications: High-voltage amplifiers, inverters, regulators System Usage: Military

Package: JEDEC TO-66

Maximum Ratings: PT = 35 W; VCEO = 225 V (2N6211)

= 300 V (2N6212)

= 350 V (2N6213)

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIM		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I _C = -0.2 A, V _{CE} = -10 V	. 20		MHz
		IC = -1 A, VCE = -4 V	10	100	2N6213
DC Forward-Current Transfer Ratio	hFE	I _C = -1 A, V _{CE} = -3.2 V	10	100	2N6212
	ŀ	I _C = -1 A, V _{CE} = -2.8 V	10	100	2N6211
Second-Breakdown Collector Current:					
With base forward-biased	IS/b	V _{CE} = -40 V, t = 1 s	-0.875	-	Α
Saturated Switching Time:					
Turn-on	tON	I _C = -1 A	-	0.6	μs
Turn-off	tOFF	IC = -1 A	-	3.1	μs
Thermal-Cycling Rating		P _T = 2 W, △T _C = 50°C	7 x 10 ⁵	_	Thermal
		_			Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 507.

High-Speed, Medium-Power Silicon N-P-N Power Transistor

Structure: Planar, Double-diffused epitaxial collector Applications: Small-signal and medium-power general usage

System Usage: NASA SATURN

Package: JEDEC TO-39 (2N2102S) or JEDEC TO-5 (2N2102L)

Maximum Ratings: V_{CEO} = 65 V, P_T = 1 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST SOME ITISMS	LIN	UNITS	
		TEST CONDITIONS	MIN.	MAX.	O.V. 10
Gain-Bandwidth Product	fŢ	I _C = 50 mA, V _{CE} = 10 V	120	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = 150 mA, V _{CE} = 10 V	40	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I _C = 150 mA, I _B = 15 mA	_	1.5	V

For characteristics curves and test conditions, refer to published data for basic type in File No. 106.

2N3054

Hometaxial-Base Silicon N-P-N Power Transistor

Structure: Hometaxial-base

Applications: Power-switching, amplifiers

System Usage: Military

Package: JEDEC TO-66

Maximum Ratings: VCEO = 55 V, PT = 25 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL		LIN	LIMITS	
		TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = 0.2 A, V _{CE} = 4 V	800		kHz
DC Forward-Current Transfer Ratio	hFE	I _C = 0.5 A, V _{CE} = 4 V	25	_	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = 0.5 A, I _B = 0.05 A	_	1	٧
Second-Breakdown Collector Current: With base forward-biased	IS/b	V _{CE} = 55 V, t = 1 s	0.455	_	А
Thermal-Cycling Rating		P _T = 4 W, ΔT _C = 50°C	5 x 10 ⁵	_	Therma Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 527.

High-Power, High-Speed, High-Current Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial collector

Applications: High-speed switching, amplifiers, inverters

System Usage: Minuteman, SRAM

Package: Radial, hermetic

Maximum Ratings: VCEO = 90 V, PT = 84 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

QUARACTERICTIC	0)///0001	TEGT CONDITIONS	LI	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = 3 A, V _{CE} = 10 V	20	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = 15 A, V _{CE} = 3 V	25	-	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	IC = 15 A, IB = 1.2 A	-	0.75	٧
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 10 A, L = 40 μH R _{BE} = 20Ω	2	_	mJ
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 75 V, t = 250 μs	350	_	Α
Saturated Switching Time: Turn-on	tON	IC = 15 A	_	0.5	μs
Turn-off	^t OFF	IC = 15 A	1	2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 54.

2N3265

High-Power, High-Speed, High-Current Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial collector

Applications: High-speed switching, amplifiers, inverters

System Usage: Minuteman, SRAM

Package: JEDEC TO-63

Maximum Ratings: V_{CEO} = 90 V, P_T = 125 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

OLIA DA OTERIOTIO	0)/////	TEST CONDITIONS	LII	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	0.4110
Gain-Bandwidth Product	fT	I _C = 3 A, V _{CE} = 10 V	20	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = 15 A, V _{CE} = 3 V	25	-	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = 15 A, I _B = 1.2 A	_	0.75	V
Second-Breakdown Energy: With base reverse-biased	ES/b	I _C = 10 A, L = 40 μH R _{BE} = 20Ω	2	_	mJ
Second Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 75 V, t =250 μs	350	_	mA
Saturated Switching Time: _Turn-on	tON	I _C = 15 A	_	0.5	μs
Turn-off	tOFF	I _C = 15 A	-	2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 54.

High-Voltage Silicon N-P-N Power Transistor

Structure: Hometaxial-base

Applications: High-voltage inverters, amplifiers, hammer drivers

System Usage: VIKING

Package: JEDEC TO-3

Maximum Ratings: VCEO = 140 V, PT = 150 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	0)/84001	TEST COMPLETIONS	LIMITS		UNITS
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = 1 A, V _{CE} = 4 V	200	_	kHz
DC Forward-Current Transfer Ratio	hFE	IC = 8 A, VCE = 4 V	15	_	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	IC = 8 A, IB = 0.8 A	_	1.4	V
Second-Breakdown Energy: With base reverse-biased	ES/b	I _C = 2.5 A, L = 40 mH R _{BE} = 100Ω	0.125	_	J
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 100 V, t = 1 s	1.5	_	А
Thermal-Cycling Rating		$P_T = 20 \text{ W, } \Delta T_C = 50^{\circ}\text{C}$	4 x 10 ⁵	_	Thermal Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 526.

High-Current, High-Speed Silicon N-P-N Power Transistor

2N3879

Structure: Double-diffused epitaxial collector Applications: High-current, high-speed switching System Usage: Military

Package: JEDEC TO-66

Maximum Ratings: V_{CEO} = 75 V, P_T = 35 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TECT CONDITIONS	LIF	UNITS	
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = 0.5 A, V _{CE} = 10 V	60	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 4 A, VCE = 5 V	20	_	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 4 A, IB = 0.4 A	_	1.2	V
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 4 A, L = 125 μH R _{BE} = 50Ω	1	_	mJ
Second-Breakdown Collector Current: With base forward-biased	IS/b	V _{CE} = 40 V, t = 1 s	500	_	mA
Saturated Switching Time: Turn-on	tON	IC = 4 A	_	440	ns
Turn-off	tOFF	IC = 4 A	_	1200	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 299.

Medium-Power Silicon P-N-P Power Transistor

Structure: Planar, double-diffused epitaxial collector Applications: Small-signal, medium-power amplifiers

System Usage: Military

Package: JEDEC TO-39 (2N4036S) or JEDEC TO-5 (2N4036L)

Maximum Ratings: V_{CEO} = -65 V, P_T = 1 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	CVMPOL	TEST SOMETIONS	LIMITS		UNITS
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I _C = -50 mA, V _{CE} = -10 V	60	-	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = -150 mA, V _{CE} = -10 V	40	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = -150 mA, IB = -15 mA	-	-0.65	V
Saturated Switching Time: Turn-on	tON	I _C = -150 mA	_	110	ns
Turn-off	tOFF	I _C = -150 mA	_	700	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 216.

2N5240

High-Voltage, High-Power Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial collector Applications: Series regulators, power amplifiers

System Usage: Military

Package: JEDEC TO-3

Maximum Ratings: V_{CEO} = 300 V, P_T = 100 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL TEST CONDITIONS -		LIMITS MAX.		UNITS	
Gain-Bandwidth Product	fΤ	I _C = 0.2 A, V _{CE} = 10 V	5	-	MHz	
DC Forward-Current Transfer Ratio	hFE.	I _C = 2 A, V _{CE} = 10 V	20	-		
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = 2 A, I _B = 0.25 A	_	2.5	٧	
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 4 A, L = 0.2 mH R _{BE} = 50Ω	1.6	_	mJ	
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 150 V, t = 1 s	0.67	_	А	

For characteristics curves and test conditions, refer to published data for basic type in File No. 321.

High-Speed Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial

Applications: Core drivers, high-speed amplifiers

System Usage: AEGIS Package: Low-profile TO-39

Maximum Ratings: V_{CEO} = 50 V, P_T = 1 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

OLIADA OTEDIOTIO	CVMDOL	TECT CONDITIONS	LIP	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	ONTI
Gain-Bandwidth Product	fT	I _C = 50 mA, V _{CE} = 10 V	250	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 1 A, VCE = 1 V	25	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I _C = 1 A, I _B = 0.1 A	_	0.8	V
Saturated Switching Time: Turn-on	tON	I _C = 1 A	_	30	ns
Turn-off	tOFF	I _C = 1 A	_	60	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 313.

High-Speed

Silicon N-P-N Power Transistor

2N5320

Structure: Double-diffused epitaxial collector Applications: Small-signal and medium-power amplifiers System Usage: Military Package: JEDEC TO-39 (2N5320S) or JEDEC TO-5 (2N5320L)

Maximum Ratings: $V_{CEO} = 75 \text{ V}$, $P_T = 1 \text{ W}$

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST COMPLETIONS	LIMITS		UNITS
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	IC = 50 mA, VCE = 4 V	50	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 500 mA, VCE = 4 V	30	_	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = 500 mA, I _B = 50 mA	_	0.5	V
Saturated Switching Time: Turn-on	tON	IC = 200 mA	-	80	ns
Turn-off	tOFF	I _C = 500 mA	_	800	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 325.

High-Speed Silicon P-N-P Power Transistor

Structure: Double-diffused epitaxial collector Applications: Small-signal, medium-power amplifiers

System Usage: Military

Package: JEDEC TO-39 (2N5322S) or JEDEC TO-5 (2N5322L)

Maximum Ratings: VCEO = -75 V, PT = 1 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	CVMDOL	TEST CONDITIONS	LIM	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = -50 mA, V _{CE} = -4 V	50	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = -500 mA, V _{CE} = -4 V	30	_	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = -500 mA, I _B = -50 mA	-	-0.7	٧
Saturated Switching Time:					
Turn-on	tON	I _C = -500 mA	_	100	ns
Turn-off	tOFF	I _C = -500 mA	_	1000	ns

For characteristics curves and test conditions, refer to published data for basic type in File No. 325.

High-Current, High-Power Silicon N-P-N Power Transistor

2N5578

Structure: Multiple-emitter sites, hometaxial-base
Applications: High-current, high-power amplifiers and switching
System Usage: TOW, Sonobuoy
Package: JEDEC TO-3 with 0.060-inch-diameter pins

Package: JEDEC TO-3 with 0.060-inch-diameter Maximum Ratings: V_{CEO} = 70 V, P_T = 300 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		
	STIVIBUL	1521 COMDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = 10 A, V _{CE} = 4 V	400	_	kHz
DC Forward-Current Transfer Ratio	hFE	I _C = 40 A, V _{CE} = 4 V	10	-	
Collector-to-Emitter Saturation Voltage	VCE(sat)	I _C = 40 A, I _B = 4 A	_	1.5	V
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 7A, L = 33 mH R _{BE} = 10Ω	0.8	-	J
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 25 V, t = 1 s	12	_	А

For characteristics curves and test conditions, refer to published data for basic type in File No. 359.

High-Speed Silicon P-N-P Power Transistor

Structure: Epitaxial-base

Applications: Medium-power switching and amplifiers

System Usage: Military

Package: JEDEC TO-5

Maximum Ratings: $V_{CEO} = -65 \text{ V}$, $P_T = 1 \text{ W}$

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	IITS	UNITS
CHARACTERISTIC	STIMBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fŢ	I _C = -0.1 A, V _{CE} = -2 V	8	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = -1 A, V _{CE} = -2 V	20	-	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	IC = - 1 A, I _B = -0.1 A	_	-0.5	٧
Saturated Switching Time:					
Turn-on	tON	I _C = -1 A	_	0.5	μs
Turn-off	tOFF	I _C = -1 A		2.5	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 413.

Hometaxial-Base Silicon N-P-N Power Transistor

2N5784

Structure: Hometaxial-base Applications: Medium-power switching, amplifiers

System Usage: Military

Package: JEDEC TO-5

Maximum Ratings: $V_{CEO} = 65 \text{ V, } P_T = 1 \text{ W}$

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC		#### 001/DITIONS	LIMITS		
	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	f⊤	I _C = 0.1 A, V _{CE} = 2 V	1	-	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = 1 A, V _{CE} = 2 V	20	-	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	IC = 1 A, IB = 0.1 A	_	0.5	V
Saturated Switching Time: Turn-on	tON	I _C = 1A	_	5	μs
Turn-off	tOFF	I _C = 1A	_	15	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 413.

High-Speed, Medium-Power Silicon P-N-P Power Transistor

Structure: Epitaxial-base

Applications: Power-switching, amplifiers

System Usage: Military Package: JEDEC TO-66

Maximum Ratings: VCEO = -80 V, PT = 40 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	IITS MAX.	UNITS
			IVIII .	WAX.	
Gain-Bandwidth Product	fŢ	I _C = -1 A, V _{CE} = -4 V	5	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = -2 A, V _{CE} = -4 V	20		
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = -2 A, I _B = -0.2 A	_	-1	V

For characteristics curves and test conditions refer to published data for basic type in File No. 675.

2N6033

High-Current, High-Speed, High-Power Silicon N-P-N Power Transistor

Structure: Double-diffused epitaxial collector Applications: High-current, fast switching

System Usage: SAFEGUARD

Package: JEDEC TO-3 with 0.060-inch-diameter pins

Maximum Ratings: V_{CEO} = 120 V, P_T = 140 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIN	IITS	UNITS
	STIVIBUL	TEST CONDITIONS	MIN.	MAX.	OMITS
Gain-Bandwidth Product	fT	I _C = 2 A, V _{CE} = 10 V	50	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = 40 A, V _{CE} = 2 V	10	_	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = 40 A, I _B = 4 A	-	1	V
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 20 A, L = 310 μH R _{BE} = 5Ω	62	_	mJ
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 40 V, t = 1 s	0.9	_	А
Saturated Switching Time: Turn-on	tON	IC = 40 A	_	1	μs
Turn-off	tOFF	I _C = 40 A	-	2	μs

For characteristics curves and test conditions, refer to published data for basic type in File No. 462.

DarlingtonSilicon N-P-N Power Transistor

Structure: Monolithic, epitaxial-base
Applications: Power-switching, amplifiers, hammer drivers
System Usage: Military
Package: JEDEC TO-3
Maximum Ratings: V_{CEO} = 80 V, P_T = 100 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		UNITŠ	
CHARACTERISTIC	STWBOL	TEST CONDITIONS	MIN.	MAX.		
Gain-Bandwidth Product	fŢ	I _C = 3 A, V _{CE} = 3 V	4	_	MHz	
DC Forward-Current Transfer Ratio	hFE	I _C = 4 A, V _{CE} = 3 V	750	_		
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = 4 A, I _B = 16 mA	_	2	V	
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 5 A, L = 12 mH R _{BE} = 100Ω	150	-	mJ	
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 40 V, t = 1 s	2	_	А	
Thermal-Cycling Rating		P _T = 10 W, ∆T _C = 50°C	8 x 10 ⁵	_	Thermal Cycles	

For characteristics curves and test conditions, refer to published data for basic type in File No. 563.

2N6079

High-Voltage, High-Power Silicon N-P-N Power Transistor

Structure: Multiple-emitter sites, double-diffused epitaxial Applications: High-voltage inverters

System Usage: SAFEGUARD Package: JEDEC TO-66

Maximum Ratings: V_{CEO} = 350 V, P_T = 45 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Gain-Bandwidth Product	fT	I _C = 0.2 A, V _{CE} = 10 V	1	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = 1.2 A, V _{CE} = 1 V	12	-	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	I _C = 1.2 A, I _B = 0.2 A	_	0.5	٧
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 3 A, L = 100 μH R _{BE} = 50Ω	0.45	_	mJ
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 50 V, t = 1 s	0.9		А

For characteristics curves and test conditions, refer to published data for basic type in File No. 492.

High-Speed, High-Power Silicon P-N-P Power Transistor

Structure: Epitaxial-base Applications: Power-switching System Usage: Military Package: JEDEC TO-3

Maximum Ratings: V_{CEO} = -100 V, P_T = 125 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL		LIMITS		UNITS
		TEST CONDITIONS	MIN.	MAX.	ONITS
Gain-Bandwidth Product	fT	IC = -1 A, VCE = -4 V	10	_	MHz
DC Forward-Current Transfer Ratio	hFE	I _C = -5 A, V _{CE} = -4 V	20	_	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)	IC = -5 A, IB = -0.5 A	-	-1.3	V
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = -42 V, t = 1 s	-1.25	_	А
Thermal-Cycling Rating		P _T = 10 W, ΔT _C = 50°	1.5 x 10 ⁶	_	Therma Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 541.

2N6251

High-Voltage Silicon N-P-N Power Transistor

Structure: Multiple-epitaxial Applications: High-voltage inverters System Usage: MARK-48, P-3-C

Package: JEDEC TO-3

Maximum Ratings: V_{CEO} = 350 V, P_T = 175 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST COMPLETIONS	LIM	UNITS		
CHARACTERISTIC	STIVIBUL	TEST CONDITIONS	MIN. MAX.		OWITS	
Gain-Bandwidth Product	fT	I _C = 1 A, V _{CE} = 10 V	2.5	_	MHz	
DC Forward-Current Transfer Ratio	hFE	I _C = 10 A, V _{CE} = 3 V	6	-		
Collector-to-Emitter Saturation Voltage	VCE(sat)	I _C = 10 A, I _B = 1.67 A	-	1.5	V	
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 10 A, L = 50 μH R _{BE} = 100Ω	2.5	_	mJ	
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 30 V, t = 1 s	5.8	_	А	
Thermal-Cycling Rating		$P_T = 20 \text{ W}, \Delta T_C = 50^{\circ}\text{C}$	2 x 10 ⁵	_	Therma Cycles	

For characteristics curves and test conditions, refer to published data for basic type in File No. 523.

Darlington Silicon N-P-N Power Transistor

Structure: Monolithic, epitaxial-base

Applications: Power-switching, amplifiers, hammer drivers

System Usage: Military

Package: JEDEC TO-3

Maximum Ratings: V_{CEO} = 80 V, P_T = 100 W

ELECTRICAL CHARACTERISTICS, At Case Temperature (TC) = 25°C Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIM	UNITS	
CHARACTERISTIC	SYMBOL TEST CONDITIONS		MIN.	MAX.	
Gain-Bandwidth Product	fT	I _C = 1 A, V _{CE} = 5 V	20	_	MHz
DC Forward-Current Transfer Ratio	hFE	IC = 5 A, VCE = 3 V	1000	_	
Collector-to-Emitter Saturation Voltage	VCE(sat)	IC = 5 A, IB = 0.01 A	-	2	V
Second-Breakdown Energy: With base reverse-biased	E _{S/b}	I _C = 4.5 A, L = 12 mH R _{BE} = 100Ω	120	_	mJ
Second-Breakdown Collector Current: With base forward-biased	I _{S/b}	V _{CE} = 75 V, t = 1 s	0.22	_	А
Thermal-Cycling Rating		$P_{T} = 10 \text{ W}, \Delta T_{C} = 50^{\circ}\text{C}$	8 x 10 ⁵	-	Therma Cycles

For characteristics curves and test conditions, refer to published data for basic type in File No. 609.

2N6479 2N6481 2N6480 2N6482

Radiation-Hardened Silicon N-P-N Power Transistor

Epitaxial-Planar Types for Aerospace and Military Applications Rated for Operation in Radiation Environments with Neutron Fluence Levels to 1 x 10^{14} Neutrons/cm² and Gamma Exposure up to $1x10^8$ Rad (Si)/s

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = $25^{\circ}C$ PRE-RADIATION

			TEST CONDITIONS					LIMITS					
	CHARACTERISTIC	SYMBOL		VOLTAGE V dc		C	URREI A dc	NT	2N6479 2N6481		2N6480 2N6482		UNITS
			V _{CB}	VCE	VEB	ΙE	ΙΒ	Ic	MIN.	MAX.	MIN.	MAX.	
	Collector Cutoff Current: With emitter open	ІСВО	100						-	1	-	1	mA
*	With base-emitter junction reverse-biased	ICEV		100	0				1	1	-	1	mA
*	At T _C = 100 ^o C			60	0				_	1	-	1	
*	Emitter Cutoff Current	¹ EBO			6				_	2	-	2	mA
	Emitter-to-Base Voltage	V _{EBO}				0.002			6	-	6	_	V
*	Collector-to-Emitter Sustaining Voltage: With base open	V _{CEO} (sus)						0.2 ^a	60	-	80	-	v
	With external base-to- emitter resistance $(R_{BE}) = 100 \Omega$	V _{CER} (sus)						0.2 ^b	80		100		V
*	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)					1.2	12 ^a	-	0.75	-	0.75	٧
*	Base-to-Emitter Saturation Voltage	VBE(sat)					1.2	12 ^a	-	1.5	1	1.5	٧
*	DC Forward Current Transfer Ratio	hFE		2				12 ^a	20	300	20	300	
	Second Breakdown Collector Current: With base forward- biased, t = 1 s	I _{S/b}		12					7.3	1	7.3	_	А
*	Saturated Switching Time												
	Rise	t _r		V _{CC} =			1.2 ^c	12		400		400	ns
	Storage	t _s		30			1.2 ^c	12	-	800	-	800	
	Fall	[†] f					1.2 ^c	12	-	200		200	
*	Magnitude of Common Emitter Small-Signal Short Circuit Forward Current Transfer Ratio (f = 10 MHz)	h _{fe}		5				1	10		10		
									2N64 2N64		2N6 2N6		
	Thermal Resistance (Junction-to-Case)	^R θJC		10				5		2		1.5	°C/W

^{*} In accordance with JEDEC registration data format JS-6 RDF-1.

a Pulsed; pulse duration \leq 350 μ s, duty factor \leq 2%.

c IB1 = IB2

POST-NEUTRON-RADIATION ELECTRICAL CHARACTERISTICS AFTER EXPOSURE TO 5 x 10^{13} NEUTRONS/cm² (1 MeV equiv.), At Case Temperature (T_C) = $25^{\circ}C$

			TEST CONDITIONS					IITS	UNITS
CHARACTERISTIC	SYMBOL	VOLTAGE V dc		CURRENT A dc		For all Types			
		VCE	V _{BE}	VEB	lc	IB	MIN.	MAX.	
* Collector Cutoff Current: With base-emitter junction reverse-biased	ICEV	100	0				_	1.2	mA
* Emitter Cutoff Current	IEBO			5		İ	-	2.2	mA
*Collector-to-Emitter Sustaining Voltage: With base open	VCEO(sus)				0.2 0.2	0.05 0.05	80p	<u>-</u>	V
* Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				7 ^a	1.4	_	1.5	٧
* Base-to-Emitter Saturation Voltage	V _{BE} (sat)				7 ^a	1.4	_	1.5	٧
* DC Forward Current Transfer Ratio	pŁE	5			7 ^a		12	_	
Magnitude of Common Emitter, Small-Signal Short Circuit Forward Current Transfer Ratio (f = 10 MHz)	h _{fe}	5			1		10	_	
* Damage Constant	K▲						_	9 × 10 ⁻¹⁶	

- * In accordance with JEDEC registration data format JS-6 RDF-1.
- a Pulsed; pulse duration \leq 350 μ s, duty factor \leq 2%.
- b For types 2N6480, 2N6482.
- c For types 2N6479, 2N6481.

To rypes 2N64/9, 2N6481.

Damage constant K =
$$\frac{1}{h_{FE_2}} - \frac{1}{h_{FE_1}}$$

Where h_{FE₁} = Beta prior to exposure

 h FE $_{2}^{p}$ = Beta after exposure ϕ = Neutron fluence (1 MeV equiv.)

Knowing K, h_{FE2} may be calculated for other fluences using the relationship:

$$h_{FE_2} = \frac{1}{K\phi + \frac{1}{h_{FF}}}$$

TYPICAL CHARACTERISTIC DURING GAMMA EXPOSURE FOR DOSE RATES OF LESS THAN 1 x 108 RAD(Si)/sec

		TEST CO	NDITIONS	LIMITS		
CHARACTERISTIC	TIC SYMBOL		VOLTAGE – V dc		UNITS	
		v _{CB}	∨ _{BE}	TYPICAL		
Collector-to-Base Charge Generation Constant	(C)	20	0	5×10 ⁻⁸	Coulomb Rad	

The charge generated in the depletion region of a transistor is proportional to the volume of the depletion region, the total dose, and the energy of the gamma radiation.

The primary base-collector photo current $[I_{DD}(base)] = (C)\gamma$, where γ is the gamma dose rate in Rad(Si)/s.



Power Transistors Application Notes

AN-6071

Evaluation of Hermeticity of Aluminum TO-3 Packages Under Thermal-Cycling Conditions (Reliability Report)

A program that continually upgrades product and develops meaningful rating systems is a requirement in the power-semiconductor business. RCA's program has played a major role in the development of products and has led to the specification of IS/b, ES/b, and thermal-cycling ratings. RCA's experience in determining the thermal-cycling ratings of power transistors has shown that package material and assembly systems must be looked at very carefully from a thermal-fatigue viewpoint. This report evaluates the thermal capabilities of our competitors' aluminum TO-3 package with soldered-in leads against the RCA steel TO-3 package with glass-sealed leads.

Failure Data

In conjunction with its ongoing thermal-cycling rating program, RCA continually evaluates product from its major competitors. The results of this evaluation are quite significant in the case of the aluminum TO-3 package. Type 2N3055 product in the aluminum TO-3 package from three major competitors has been evaluated and the results compared to those achieved with RCA's steel TO-3 package. None of the competitors' product tested passed RCA's thermal-cycling criteria, and, in addition, all of the product demonstrated early failures in thermal-fatigue tests for hermeticity. It is RCA's opinion that the aluminum package as it is now manufactured is unacceptable, and that, in

Table 1 — Results of 16-W Thermal-Cycling Test of 2N3055 — 10,000 Cycles (T_C = 40 to 130^oC, No. of Units = 10

•				
TEST	NO. OF FA	Mfr. B	STEEL TO-3 RCA	
Helium Leak — Fine	8	4	3	0
Freon Bubble – Gross Total	<u>2</u> 10	<u>5</u> 9	0 3	0 0
Cumulative Electrical Failures for 10,000	7 Short	5 Short 1 0 ic *	1 Open 4 Short	0

addition, it has some fundamental engineering problems that indicate that it may never be a viable hermetic-package system. Tables I and II show typical examples of the data gathered during tests of Type 2N3055 devices in aluminum TO-3 packages. Tables III and IV show additional data on a second, recently announced transistor type housed in the aluminum TO-3 package. Note that most failures occurred before 5000 cycles.

Failure Analysis

Helium Leak Test — Before and after each test, all units were checked by submitting them to a four-hour helium bomb and then to a helium-leak detector.

Freon Bubble — The freon-bubble test is a gross-leak test in which the units are freon-bombed overnight (in FC-78 helium) and then submerged in hot freon (FC-43) and checked for bubble exodus. Analysis of the leakers showed that the devices lost hermeticity at the glass eyelet assemblies (emitter and base leads) that are soldered into the aluminum header after the number of thermal cycles indicated. Note that no RCA devices failed the thermal-cycling test. RCA steel TO-3 devices were included in these tests only as controls; the life of the RCA steel-packaged 2N3055 on the 16-W thermal-cycling test is typically well beyond 100,000 cycles before first failures.

Table II — Results of Temperature-Cycling Test of 2N3055 — 75 Cycles

 $(T_C = -65 \text{ to } +150^{\circ}\text{C}, \text{ No. of units} = 15)$

TEST	NO. OF FA Mfr. A	STEEL TO-3 RCA		
Helium Leak – Fine	9	14	5	0
Freon Bubble				
Gross Total	9	15	6	0

 $^{\star}\, heta_{\, ext{ic}}$ increased more than 25 percent

Table III — Results of 16-W Thermal-Cycling Test on Second
Device — 3000 Cycles

 $(T_C = 40 \text{ to } 130^{\circ}\text{C}, \text{ No. of units} = 12)$

TEST	NO. OF FAILURES ALUM. TO-3 MANUFACTURER A
Helium Leak — Fine	0 .
Freon Bubble – Gross	9
Total	9

Engineering Problem

Fig. 1 shows an exploded view of the aluminum TO-3 package; all three competitors use lead eyelet assemblies that are soldered into the aluminum flange. The cyclic heating and cooling of the aluminum package cause expansion and contraction of the flange with respect to the eyelet assembly and propagate microcracks that ultimately cause leaks. Contamination of the solder holding the eyelet assembly probably initiates the problem.




Fig. 1— Aluminum TO-3 package.

Fig. 2 shows the RCA steel TO-3 package. Note the glass-to-stem seal with no solder interface. This configuration is possible with the steel package because the melting point of steel is far higher than the melting point of glass. It is not possible to use the same system with the aluminum

Table IV — Results of Temperature Cycling Test on Second Device — 25 Cycles

 $(T_C = -65 \text{ to } +150^{\circ}\text{C}, \text{ No. of units} \approx 12)$

TEST	NO. OF FAILURES ALUM. TO-3 MANUFACTURER A
Helium Leak — Fine	0
Freon Bubble — Gross Total	3 3

header because the melting point of aluminum is below that of the glass used in the seal. Consequently, manufacturers who use aluminum packages are forced to use a soldered-in assembly.




Fig.2- RCA steel TO-3 package.

Conclusion

RCA's competitors have proclaimed the attributes of aluminum packages and hard-solder power (the power available from a package in which the pellet has been mounted by the use of a hard-solder method). We believe that the soldered-in evelet associated with the aluminum package has serious reliability and fundamental engineering problems. This is also true of their so-called "hard-solder" packages, which use the same type of soldered-in eyelet assemblies. RCA's steel package with its glass-to-stem seal, welded cap, and controlled solder process, is far superior to the aluminum package and hard-solder mounting system-over an order of magnitude better. The aluminum package has a long way to go to compete. The customer who buys a device in a TO-3 package may think he is buying long-term hermeticity; he may have a serious problem if it's aluminum.



Power Transistors

Application Note AN-6249

Real-Time Controls of Silicon Power-Transistor Reliability

L. J. Gallace and V. J. Lukach

This Note compares the traditional, classical approach to the reliability-assurance testing of power transistors with a newer classification of testing: Real-Time Control, RTC. The classical approach is commonly referred to as Group B, and involves a series of mechanical, environmental, and life stress tests. RTC is a continuous, systematic evaluation and control in "real time" of basic, potential failure mechanisms. It is an important supplement to a total program intended to assure the reliable performance of power transistors.

Classical Method of Determining Reliability

When examining semiconductor reliability, the term "re-liability" itself must first be defined and understood. Because "reliability" means different things to different people, it becomes necessary to define the degree or level of reliability required in the classical and universal language of statistics. The procedure of accumulating life-test data under conditions which may be application-oriented to obtain MTF (mean-time-to-failure) data is an oversimplified way of demonstrating reliability when one desires millions of device hours with a small number of failures. Unless one is interested in demonstrating only modest levels of reliability, this procedure will be totally inadequate for determining how well the manufacturing process produces devices that meet the intended design criteria.

Table I indicates the enormous sample sizes required to demonstrate very low failure rates by the classical method. The equally enormous expenditures in facilities and time required to test samples of the sizes shown is obvious.

Table I - Sample Size Required for 1000-Hour Life Test

Failure Rate %/ 1000 Hrs.	With Zero Failures at 90% Confidence	With One Failure at 90% Confidence	With Three Failures at 90% Confidence
1.0	231	390	668
0.1	2,303	3,891	6,681
0.01	23,026	38,980	66,808
0.001	230,000	389,000	668,000

Fig. 1(a) shows the "bathtub curve" used in the classical method to characterize the random failure region; this curve is an oversimplification of the three curves shown in Fig. 1(b) representing various failure modes. Clearly, the bathtub-curve method of determing a region which by its very definition is random and largely unpredictable is unsatisfactory.




Fig. 1 — (a) Generalized "bathtub" failure-rate curve, (b) family of curves from which the "bathtub" curve in (a) is derived.

Comparison of Group B and RTC

The classical approach was developed years ago because some over-all protection in the form of reliability assurance was needed by customers. These Group B tests, performed under standardized MIL-STD-750 conditions, were necessary and useful. However, times have changed. Reliability engineers have overstress-tested devices to destruction; in addition, a wealth of customer field information is available. Failure analysis performed on a routine basis has added even more knowledge. The net result is a greater understanding and appreciation of categories of potential failure mechanisms associated with different product designs than was previously possible; RTC is a reliability-assurance testing system that takes advantage of all this information.

Reliability-assurance data published per specific customers' requests has traditionally consisted of Group-B test results. In general, the summation of data shows large sample sizes with near zero total failures. RTC, with its accelerated test conditions, may not show zero failures. Therefore, when RTC data is published externally, customers must be educated in its interpretation. This education usually consists of personal contact and a qualitative explanation of each report.

The foundation of RTC is accelerated testing, tests performed at higher than normal stress levels to increase the failure rate and shorten the time to wearout. There is almost no mechanical, environmental, life, or combined stress test for which accelerated test conditions cannot be achieved. Table II lists the various tests with recommended directions for acceleration. The reliability tests of the future will use accelerated testing techniques that are associated with real-time-control theory to provide meaningful, quick appraisals and predictions of the reliability of solid-state components.

Table III describes some of the most important differences that exist between the classical form of testing and RTC. The power and advantages of RTC are clearly visible.

Real-Time Controls

APPROACH

Real-time controls are accelerated tests used to control reliability - a design and process parameter. In the real-time method of determining reliability, a continuous flow of data is interpolated into established criteria to provide an indication of how well the manufacturing process is producing

Table II - Tests and Acceleration Directions

Direction of Stress Acceleration

Mechanical Lead fatigue Increase bends to package destruction Lead pull Increase weight to package destruction Lead torque Increase torque to package destruction Centrifuge Increase G-force Impact shock Increase G-force

Equipment limited Solderability Increase preconditioning stress, e.g., 3 hrs. in steam

Environmental

Vibration

Test

Increase time; use pressure cooker/ Moisture resistance/ relative humidity autoclave: use moisture with bias

Salt atmosphere Increase time Temperature cycling Increase cycles; increase ΔT ambient

Thermal shock Increase cycles; increase ∆T liquid Life

Operating life Increase T junction Storage life Increase T ambient

Thermal fatigue Increase ΔT_{case} ; increase cycles Reverse bias Increase T ambient; increase voltage

product that meets the criteria. By comparing actual to historical data, changes required in the manufacturing process to improve the reliability of the product can be made on a dayto-day basis.

The tests used as real-time controls are selected on the basis of extensive reliability-engineering work done during the design

REAL-TIME CONTROLS

Table III - Differences Between Classical Group-B Tests and Real-Time Controls

GROUP-B TESTS

Test Considerations	At maximum device ratings or less	Overstress many times to destruction
Overall	General, multi-subgroups, "shotgun" approach	Specific, predetermined reliability engineering experimentation necessary, "rifle" approach.
Types of Failure	Non-predictable multi-failure modes; read 6 to 15 electrical parameters	Visually one failure mode; i.e., look for evidence of one specific failure mechanism. Many times electrical readings not required.
Frequency	Usually once per month	Weekly — Daily — Hourly
Product Stage	Completed, electrically tested product	All stages of product
Sample Size	Large (approximately 150 per each subgroups)	Small (approximately 40), taken more frequently
FFECTIVENESS		
Decisions	Very poor, after the fact	Immediate and Direct
Reliability Predictability	Poor, considering current low level failure rates	Excellent, considering protection from accelerated conditions
Problem Detection, Feedback, Corrective Action	Poor	Excellent, quick response on today's product with measurable quick evaluation of corrective action
Efficiency of One Test Rack	8 tests/rack/year (1000 hr. test and down period)	90 tests/rack/year (3 day max. and 1 day for changing product)
Test Duration	Approximately 6 weeks	Minutes to three days maximum
Product Stage Sample Size FFECTIVENESS Decisions Reliability Predictability Problem Detection, Feedback, Corrective Action Efficiency of One Test Rack	Usually once per month Completed, electrically tested product Large (approximately 150 per each subgroups) Very poor, after the fact Poor, considering current low level failure rates Poor 8 tests/rack/year (1000 hr. test and down period)	electrical readings not required. Weekly — Daily — Hourly All stages of product Small (approximately 40), taken more frequently Immediate and Direct Excellent, considering protection from accelerated conditions Excellent, quick response on today's produc with measurable quick evaluation of corrective action 90 tests/rack/year (3 day max. and 1 day for changing product)

of a new product. Reliability, design, and applications engineers work together to develop an integrated matrix of mechanical, electrical, thermal, and environmental stress tests that will provide information concerning allowable margins of materials, process, and structure in the manufacturing process. Failure mechanisms detected during the manufacturing process can then be continually controlled even though they occur under accelerated conditions, and the product reliability margin, as shown in Fig. 2, can be maintained. Very often a two- or three-day accelerated life test can be used to predict the performance of a product in an actual application over a five-to




Fig. 2 — Curve demonstrating product-reliability margin.

seven-year period. For this reason, a major effort is made to correlate accelerated-test data to use conditions.

Information generated by the RTC method has unquestionable validity because tests are well controlled, and all ambiguties have been removed. Not only is the stress application and duration known for acceptable product, but, in most cases, RTC may be used to evaluate and control individual failure mechanisms. Current as well as historical and projected operating information is generated for analysis.

Real-Time Control Programs

Thermal Cycling

The first real-time control was developed by RCA to control the thermal-cycling capability of silicon power transistors in plastic packages. 1.2.3 The thermal-cycling capability is determined from a system of rating curves which defines cycle life in terms of power and changes in case temperature. RTC tests are designed to produce information in three days for use in process-control. Table IV shows the sampling plan

and test conditions for real-time control of thermal-cycling capability of VERSAWATT transistors. Fig. 3 shows the




Fig. 3 — Difference in thermal-cycling tests for the standardquality, Group-B method and the accelerated RTC method.

differences in the thermal-cycling tests for the standardquality, group-B method and the accelerated RTC method-The thermal-cycling test circuit, Fig. 4, includes an indicator




Fig. 4 — The thermal cycle test circuit used to obtain the data in Table IV.

Table IV — Sampling Plan and Test for Real-Time-Control of VERSAWATT TO-220 Thermal-Cycling Capability OBJECTIVES

- 1. Provide a Meaningful Control for Critical Thermal-Cycling Capability.
- 2. Detect Lot-to-Lot Differences.
- 3. Initiate Corrective Actions and/or Holding Actions.

TEST CONDITIONS AND ACCEPTANCE CRITERIA

Accelerated Thermal Cycling — Free Air, 4.75 W, $\Delta T_c = 125^{\circ}C$, $t_{ON} = 50$ Sec., $t_{OF} = 100$ Sec., $t_{$

FAILURES - Check for Opens on Rack, in Addition to Group B Tests End Points Including Top-Contact and Bottom-Contact Electrical Parameters.

NOTE: In No Way Does This Real-Time-Control De-Emphasize An Existing Disciplined And Total In-Process Quality-Control Program—From Incoming Inspection Through Warehousing.

circuit for open-emitter or open-base contacts. The failure-rate data for VERSAWATT product tested under the RTC accelerated conditions is shown in Table V.

Table V — Failure-Rate Data for 1972 for
VERSAWATT Product Tested Under RTC

No. of Lots	No. of Units		No. of Units Failed	Per cent Failed
104	4,150	1	6	0.144

Pull Strength

RTC may be practiced either on a lot-by-lot or shift basis. For example, each day, 30 samples per shift of power transistors are subjected to the following sequence of tests immediately after the soldering of the emitter, base, and collector contacts, i.e., just before the units are plastic encapsulated:

- 1. Autoclave (121°C, 30 psia, 4 hours)
- 2. Pull test on emitter-base contacts

The purpose of the autoclave is to age the unprotected soldered joint so that poor solder contacts are more easily detected. A typical distribution for the pull-strength test is shown in Fig. 5. A contact that cannot withstand at least




Fig. 5 – A typical pull-strength distribution after autoclave at 30 psia, $T = 121^{\circ}\text{C}$, 4 hours.

10 ounces of pull is a failure. The autoclave-plus-pull-test RTC checks only the mechanical strength of the solder joint, and provides a direct measure of the success of the soldering process on a real-time basis. Deficiencies discovered as a result of the pull-strength test are corrected in subsequent shifts.

Wire-Bond Test

A thermal shock test of plastic product using wire bonds for emitter-base connections is performed weekly, and is very effective in monitoring a major failure mechanism which manifests itself as intermittent opens under thermal operation. The sampling plan and test conditions for the thermal-shock RTC are as follows:

Sample Size	Conditions	Cycles	Dwell Time
40	−65°C to 150°C	100	
			extreme

The test proceeds as follows:

- 1. Perform end-point test for hot intermittent opens.
- Make curve-tracer measurement with power applied; allow device to heat to 125°C.
- 3. Criticize data for stability criteria ("jitter").
- 4. Reject all unstable product and confirm rejects by failure analysis.

Aluminum-Gold Bonding

The aluminum-gold bonding RTC was developed to detect the failure mechanism of bond lifts in gold bonds caused by the presence of impurities in the gold. The failure mechanism occurs after life testing at high temperatures (200°C) without any apparent force being applied. The test is performed on a lot basis according to the following sampling plan, test conditions, and procedures:

- Sample size is 15 devices with at least 30 wire bonds, pulltest one half of the wire bonds on each unit.
- 2. Bake 1 hour at 390°C.
- 3. Perform pull-test on remaining wires.
- 4. Observe number of bond-lift failures.

Fig. 6 is a graphical representation of the results of the aluminum-gold bonding test is performed on gold-plated parts for four different lots.




Fig. 6 - Bond-pull test results before and after 390°C bake.

Additional Tests

Additional real-time controls for maintaining the thermalcycling capability of both hermetic- and plastic-packaged power transistors are shown in Table VI. These tests were developed because of the success of earlier RTC tests on the

Conclusion

The accelerated tests of the real-time-control method of realiability determination are invaluable tools in attaining the most reliable silicon power transistors. These tests, used in conjunction with or as substitutes for the tests of the Group B

Table VI - Real-Time Thermal-Cycling Test Conditions

PACKAGE	POWER (WATTS)	T _c (oC)	∆T _C (°C)	t _{on}	t _{off}	HEAT SINK
TO-220 VERSAWATT	18	55 to 110	55	3 min.	3 min	. 3°C/W
	4.75	35 to 155	125	50s	100s	Free Air
TO-3 Hermetic	16	40 to 130	90	50s	100s	Free Air
	56	70 to 120	50	15s	25 s	6.3°C/W
TO-66 Hermetic	8.5	35 to 155	120	50s	100s	Free Air
RCA "TO-5" Plastic	1.5	35 to 135	100	60s	90s	Free Air
TO-5 Hermetic	1.5	30 to 115	85	60s	90s	Free Air

TO-220 plastic-packaged silicon power devices. RTC tests have developed for all silicon power transistors because of demands for increased reliability by automotive and consumer-product manufacturers.

RTC Used to Achieve a Higher Reliability Level

Real-time controls not only maintain an acceptable reliability level as intended by the design of the product, but, because they are most often highly accelerated tests that show the difference in lot capability or margin of acceptability of the product manufactured, they tend to force the level of reliability higher. Fig. 7 shows how reliability levels are distributed with and without RTC.




Fig. 7 - Distribution of reliability levels with and without RTC.

or classical method, have been proven more effective than previous tests or applications-oriented derated conditions in predicting and assuring reliability levels. The success of the RTC method is directly related to a complete understanding of device and manufacturing-process capability.

REFERENCES AND BIBLIOGRAPHY

- G. A. Lang, B. J. Fehder, W. D. Williams, "Thermal Fatigue in Silicon Power Transistors", IEEE Transactions on Electron Devices, September, 1970.
- V. J. Lukach, L. Gallace, and W. D. Williams, "Thermal Cycling Ratings of Power Transistors", RCA Application Note AN-4783.
- L. Gallace, "Quantitative Measurement of Thermal Cycling Capability of Silicon Power Transistors", RCA Application Note, AN-6163.
- L. J. Gallace and J. S. Vara, "Evaluating Reliability of Plastic Packaged Power Transistors in Consumer Applications", IEEE Transactions on Broadcast and Television, Vol. BTR-19, No. 3, August 1973.
- D. M. Baugher and L. J. Gallace, "Methods and Test Procedures for Achieving Various Levels of Power Transistor Reliability", Proceedings of "Improving Producibility" Workshop, WESCON, September 1973.
- C. W. Horsting, "Purple Plague and Gold Purity" 10th Annual Proceedings IEEE Reliability Physics Symposium April 5-7, 1972.



Power Transistors

Application Note AN-6320

Radiation-Hardness Capability of RCA Silicon Power Transistors

R. B. Jarl

Because all military systems and weaponry may at one time be exposed to nuclear radiation, the effects of this radiation on the electronic system components must be determined and allowed for in the design. This Note describes the types of radiation damage that might be experienced by a power device and the tests used to determine the design most effective in preventing this damage.

"RADIATION HARDNESS"

In reality there is no such thing as a "radiation hard" transistor. A circuit or a device is considered "radiation hard" for a given application; the criteria is whether the entire circuit will perform its intended function after being exposed to a given radiation condition. There are several levels of nuclear radiation for which equipment is designed. For example, a hand-carried transceiver is designed for a radiation level of possibly one thousand times less than the guidance electronics in an ICBM warhead because, in its environment, the transceiver would be destroyed by a nuclear-weapon blast effect while the radiation level was still very low. An ICBM, on the other hand, flies outside the earth's atmosphere; hence, the destructive mechanism might not be blast effect but, more likely, neutron, gamma, and X-ray effects from the defensive missile burst. The levels of radiation from which manned aircraft, weapons stores, missile launch systems and the like have to be protected lie somewhere between the levels for the transceiver and the ICBM.

All transistors suffer degradation in gain, saturation, and leakage when exposed to nuclear radiation. The problem is to acquire sufficient knowledge of the transistor behavior after such exposure to allow the circuit designer to adjust the design for any undesirable changes that may occur in the device characteristics. The transistor designer may optimize a power device for radiation characteristics, but usually at the expense of its dc operating capability.

DAMAGE CLASSIFICATION

The types of radiation damage that may be inflicted upon a power device are classified as follows:

- 1. Physical Damage
- 2. Displacement Damage
- 3. Transient Radiation Energy Effect (TREE)
- 4. Ionizing Electromagnetic Pulse Effects (IEMP)

Physical Damage is inflicted on a device by "flash X-rays" from a nearby nuclear explosion. The X-rays produce a thermo-mechanical shock-wave in the dense material to which the transistor die is attached, usually molybdenum, copper, or gold. This shockwave then propagates into the transistor die and, if strong enough, will cause visible fracturing of the device.

Displacement Damage refers to changes in the atomic structure of the silicon crystal caused primarily by the disruption of the crystal lattice by impacting neutrons. The result of this damage is an increased recombination rate in the base and increased collector-body series resistance. The combined effect is manifest by a decrease in current gain and an increase in collector-emitter saturation voltage.

Transient Radiation Energy Effects (TREE) are caused mainly by gamma rays which produce large numbers of whole electron pairs in the collector-base and emitter-base junctions and cause large photo-currents to flow in the associated circuits. Intense gamma radiation may also cause current-gain degradation similar to that caused by neutron exposure, but the effect is modest compared to neutron effects.

Ionizing Electromagnetic Pulse (IEMP) Effects are the result of an intense ionization of the surroundings of an aircraft or space vehicle that produces a voltage gradient over the hull of several hundred thousand volts. Wherever there is a gap in the metal skin, such as access doors, windows, or antenna feedthroughs, the field will redistribute itself and follow the path of least resistance, possibly down into the vehicle electronics. Should the IEMP suppression be insuffi-

cient, high-current pulses may be induced in the system electronics. In most cases, the protection of the small signal and logic circuits will dictate IEMP suppression well below the capabilities of the power devices. Where a power device will be exposed to an IEMP condition, a pulsed safe-area test may be applied to simulate the situation and verify the device durability.

This Note is confined to the discussion of displacement damage (neutron effects) and transient-radiation effects (photocurrents), the main cause of failure of power devices exposed to nuclear radiation.

DEVICES TESTED

Recently, six different RCA power-transistor structures, as detailed in Table I, were subjected to fission spectrum

TABLE I IRRADIATED POWER-TRANSISTOR SWITCHES

Transistor	Description	Size (mils)	V _{CEO} (volts)	f _T (MHz)
2N6479	15A pwr sw. n-p-n	155 x 155	≃60-80	100-140
2N5671	30A pwr sw. n-p-n	210 x 220	100-140	60-90
2N5038	20A pwr sw. n-p-n	143 x 182	100-140	70-100
2N3878	7A pwr sw. n-p-n	103 x 103	75-110	60-90
2N5320	1A ampl. & sv n-p-n	v. 42 x 42	70-120	120-180
2N6247	10A ampl. p-n-p	150 x 150	60-80	4-10

neutron exposure and gamma radiation to determine their tolerance to nuclear and space radiation. Each sample consisted of 20 units. Except for the 2N6479, which was designed as a radiation tolerant device, these are standard commercial power transistors. The devices were evaluated for tolerance to neutron exposure and primary and secondary photocurrent generation as a function of gamma-ray intensity. Fig. 1 shows the circuit configuration and biasing used in measuring photocurrent.

Neutron Testing

Each unit tested for neutron tolerance received five fission-spectrum neutron exposures; the total fluence was sufficient to produce almost a total degradation in current gain (HFE). Before and after each exposure, 5-volt, HFE, appropriate $V_{\rm CE}({\rm sat})$, $V_{\rm BE}({\rm sat})$, $I_{\rm CBO}$, $I_{\rm EBO}$ and switching speed data were taken. Only HFE and $V_{\rm CE}({\rm sat})$ degradation showed themselves to be of primary concern. $I_{\rm CBO}$ and $I_{\rm EBO}$ increased by only small and relatively manageable amounts.




Fig. 1. Circuit and biasing arrangement for measuring photocurrent.

 V_{CEO} increased, as did f_T (current gain bandwidth product), while switching times decreased. $V_{BE}(\text{sat})$ increased somewhat but was still very manageable.

It is possible to predict H_{FE} after neutron exposure as a function of an empirically determined damage coefficient, K_D :

empirically determined damage coefficient, KD:

$$K_D \Phi = \frac{1}{H_{FE} \Phi} - \frac{1}{H_{FEO}} \tag{1}$$

OI

$$H_{FE\phi} = \frac{1}{K_D \Phi + \frac{1}{H_{FEo}}}$$
 (2)

Where:

H_{FFA} = Current gain after neutron exposure

 H_{FFO}^{LQ} = Current gain before neutron exposure

 Φ = Cumulative neutron fluence

K_D = Recombination-rate damage coefficient

(The derivation of Equations 1 and 2 is given in the Appendix.) The more common form of this relationship is:

$$K \Phi \left(\frac{1}{2\pi f_T}\right) = \frac{1}{H_{FE\phi}} - \frac{1}{H_{FEo}}$$
 (3)

The factor $\frac{1}{2\pi\,f_T}$, the gain-bandwidth product, is an approximation of the base transit time. Eq. 3 works well with small signal-devices, where f_T may be easily and repeatedly measured at the same collector current and voltage levels as the other parameters of concern. The measurement of f_T at currents greater than 1 ampere is extremely difficult owing to junction-temperature problems. Furthermore, because of the low output impedances which exist, and the difficulty of obtaining a load impedance which must be even lower, the f_T results are only qualitative in

nature. The gain-bandwidth product within members of a given device design are generally uniform; therefore, for this study, $\frac{1}{2\pi} \frac{1}{f_T}$ was merged with K (the recombination-rate damage coefficient) such that:

$$K_D$$
 = $\frac{K}{2\pi f_T}$ = composite H_{FE} damage coefficient.

Figs.2, 3(a) through 3(m), and 4(a) through 4(f) present the following typical information on the devices tested:

 $V_{CE}(sat)$ vs cumulative neutron fluence (Φ) at a forced gain of 4 $(I_C/I_R=4)$.

 $V_{CE}(sat)$ vs cumulative neutron fluence (Φ) at a forced gain of 8 $(I_C/I_B=8)$.

HFE vs IC prior to radiation

Recombination-rate damage coefficient (K_D) vs I_C.




Fig. 2. Composite graph of recombination-rate damage coefficient as a function of collector current for the power transistors discussed in this Note.






Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.



(b) 2N6479 (10A)



(c) 2N5672 (3A)







Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.






(e) 2N5038 (3A)


(h) 2N3878 (1A)





(f) 2N5038 (10A)

(i) 2N3878 (2A)








Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power

transistors discussed in this Note.


Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.








(k) 2N5320 (0.3A)

(a) 2N6479











(m) 2N6248 (5A, V_{CE}; 4A, H_{FE})

(c) 2N5038

Fig. 3. Collector-emitter saturation voltage and current gain as a function of cumulative neutron fluence for the power transistors discussed in this Note.

Fig. 4. Recombination-rate damage coefficient and current gain as a function of collector current for the power transistors discussed in this Note.








Fig. 4. Recombination-rate damage coefficient and current gain as a function of collector current for the power transistors discussed in this Note.

Photocurrent Testing

The effect on power transistors of high-intensity radiation, such as high-energy electrons, gamma rays, and X-rays, is ionization in the collector-base and emitter-base depletion layers that produces primary photocurrents proportional to the electrical volumes of the junctions. When these photocurrents flow through the biasing networks and are sufficient to produce the appropriate IR drops in the circuit extrinsic to the base-emitter circuit, the device may become forward biased, producing what is known as "secondary photocurrent" by means of conventional $H_{\rm FE}$ amplification. Primary photocurrent production is predictable and can be stated as a coefficient of $6.4\,\mu\text{A}/\text{rad}(\text{Si})/\text{cm}^3$. The expression for the collector-base photocurrent, $I_{\rm ppc}$, may be written as

$$I_{ppc} = 6.4 \times 10^{-6} \times A \times W$$

where A is the area of the base in cm 2 and W is the width of the collector-base depletion layer in centimeters. Note that W is to some degree voltage dependent; therefore, $I_{\rm ppc}$ will also be voltage dependent to the extent that the collector depletion layer widens according to the collector voltage and the impurity ratio between the base and collector layers.

Fig. 1 shows the circuit used for obtaining the photocurrent data in this Note; it is not entirely satisfactory for the levels of photocurrent that may occur in large power devices. Because the photocurrent is measured by monitoring the voltage across a 50-ohm termination resistor, the arrangement saturates at a photocurrent of $\frac{V_{CC}}{50}$ thus, the amount of current measured is not a true indication of I ppc at the higher exposure levels. The curves of Figs. 5(a) through 5(f) should be evaluated with this fact in mind:




Fig. 5. Collector-base photocurrent as a function of dose rate for the power transistors discussed in this Note.





Fig. 5. Collector-base photocurrent as a function of dose rate for the power transistors discussed in this Note.






Fig. 5. Collector-base photocurrent as a function of dose rate for the power transistors discussed in this Note.

Characterization of the devices tested consisted of measuring the primary photocurrents in the transistors and plotting these as functions of radiation dose rate. Tests were performed at the 25 MeV linear-accelerator facility at the White Sands Missile Range, New Mexico. Radiation pulse widths of 5 to 6 microseconds were used to attain equilibrium photocurrent. All testing was performed with the accelerator in the electron-beam mode of operation. Variations in dose rate were obtained by positioning the test device at different distances from the beam port. Dose rates ranged from about 5 x 105 to 2 x 108 rad(Si)/s and were determined from the responses of a calibrated diode. The radiation response of the diode was, in turn, calibrated against lithium fluoride, Tiny Thermoluminescent Dosimetry Discs (TTDD's), and calcium fluoride impregnated Teflon chips, both of which were positioned in the area normally occupied by the device under test.

The photocurrent characteristics of the various devices evaluated are shown in Table II and described below.

TABLE II **DEVICE PHOTOCURRENT CHARACTERISTICS**

Transistor Type		TOTA (rad			
	Test No.	2	3	4	5
2N6479	.93	2.2	4.2	33.2	79.2
2N5671	1.2	2.3	3.7	26.7	58
2N5038	1.5	2.7	4.1	25.1	38
2N3878	.93	2.13	3.63	24.6	49.6
2N5320	.85	2.0	3.4	32	73
2N6247	.83	1.68	2.68	6.1	26.3

2N6479. Relatively linear collector-base photocurrents were observed. The emitter-base plot was non-linear. Secondary photocurrent began at 3 x 107 rad/s. The primary photocurrent generation rates in amperes per rad per second

collector-base 5 x 10-9 A/rad/s

1 x 10-11 A/rad/s (approx.) non-linear

2N5671-2. Both the collector-base and emitter-base junctions exhibit a linear relationship between the photocurrent and the dose rate. However, this transistor type switched into the secondary-photocurrent mode from 5 x 106 to 2 x 107 rad/s, so that the points of the emitter plot are accordingly reduced in quantity. The plot in Fig. 5(b) yields a primary photocurrent generation rate of:

collector-base 4.8 x 10-9 A/rad/s 2 x 10-10 A/rad/s emitter-base

2N5038-9. Linear relationships between the photocurrent and dose rate for both collector-base and emitter-base junctions were obtained. The onset of secondary photocurrent was observed at dose rates of 2 x 107 to 2 x 108 rad/s. The primary photocurrent generation rates taken from Fig. 5(c) are:

3.1 x 10-9 A/rad/s collector-base 6.5 x 10-11 A/rad/s emitter-base

2N3878-9. The collector-base junction shows a linear relationship between photocurrent and dose rate, whereas the emitter base is very non-linear. The non-linearity holds even though data is plotted from 5 x 105 to 108 rad/s, and secondary photocurrent did not begin until the dose rate was 3 x 107 rad/s. The primary photocurrent-generation rates are:

2.4 x 10-9 A/rad/s collector-base

1 x 10-11 A/rad/s (approx.) non-linear emitter-base

2N5320. Linear results. Secondary photocurrent is not observed for this device for dose rates as high as 3 x 10⁷ ad/s. The collector-base photocurrent generation rate is 4 x 10-10 A/rad/s.

2N6247-8. Linear relationship between photocurrent and lose rate for both junctions were seen. Secondary photourrent was observed at about 3 x 107 rad/s. Primaryhotocurrent generation rates are:

2.9 x 10-9 A/rad/s collector-base 2.1 x 10-10 A/rad/s emitter-base

APPENDIX **DERIVATION OF THE** NEUTRON-DAMAGE COEFFICIENT

The common-emitter current gain at a constant voltage may be expressed as:

$$H_{FE} = \frac{1}{t_b R} - 1 \tag{A-1}$$

where:

= base transit time t_b R

= base recombination rate

The recombination rate (R) is proportional to the number of defects produced in the base by neutron radiation. The number of defects is proportional to the total exposure. Therefore, R may be expressed as:

$$R = R_0 + K\Phi \qquad (A-2)$$

where:

ĸ = a damage coefficient

= total neutron fluence

The base transit time, (th), may be approximated by the relationship:

$$t_b = \frac{1}{2\pi f_T} \tag{A-3}$$

Manipulation of Eqs. A-1 and A-2 yields the expression:

$$K\Phi = \frac{1}{t_b} \left(\frac{1}{H_{FE\phi}^{+1}} - \frac{1}{H_{FEO}^{+1}} \right)$$
 (A-4)

where:

 $H_{FEo} = H_{FE}$ prior to neutron exposure¹

 $H_{FE\phi}^{FE} = H_{FE}$ after neutron exposure²

Simplifying,

$$H_{FEO} + 1 = H_{FEO} \tag{A-5}$$

Simplifying,

$$H_{FE0} + 1 = H_{FE0}$$
Eq. A-4 now becomes

$$K\Phi = \frac{1}{t_b} \left(\frac{1}{H_{FE\phi} + 1} - \frac{1}{H_{FE0}} \right)$$
(A-6)

A reorganization yields:

reorganization yields:

$$1 + H_{FE} = \frac{1}{t_b K \Phi} + \frac{1}{H_{FEo}}$$
(A-7)

If Eq. A-3 is then substituted in Eq. A-7, the expression

$$1 + H_{FE} = \frac{1}{\frac{K\Phi}{2\pi f_{T}} + \frac{1}{H_{FEO}}}$$
 (A-8)

As described in the main text, f_T and K may be merged as:

$$\frac{K}{2\pi f_T} = K_D \tag{A-9}$$

1 + $H_{FE\phi}$ is usually expressed as $H_{FE\phi}$, and the expression

$$H_{FE\phi} = \frac{1}{K_D \Phi + \frac{1}{H_{FF\phi}}}$$
 (A-10)

REFERENCES

- 1. Larin, Radiation Effects in Semiconductors, pp. 17, eq. 2.19, 2.20, John Wiley, New York, 1968
 - 2. Same as ref. 1, pp. 14, eq. 2.11
- 3. Rockwell International, Internal letter 73-551-012-79, October 15, 1973

High-Reliability RF Power Transistors

High-Reliability RF Power Transistors

During the past several years, the RCA Solid State Division has conducted intensive programs to improve the quality and reliability of rf power transistors. The significant technological improvements that have resulted from these programs have advanced rf power transistors to the point that such devices are now used with confidence in numerous equipments in which high reliability is a prime requisite.

Design Features

The recent technological advances in RCA rf power transistors are extensions of the RCA overlay-transistor concept. Table 3-1 summarizes some of the major design features of RCA rf power transistors.

Overlay Transistor Structure—The RCA overlay design,* the basic type of structure used for RCA highreliability rf power transistors, employs a unique emitter construction that makes possible exceptional powerfrequency capabilities. The emitter is separated into many discrete sites that are connected in parallel to provide the increased current-handling capability required at high power levels. This type of emitter structure provides the high ratio of emitter periphery to base area that is essential to the generation of high power levels at high frequencies. In addition, the overlay construction makes possible current densities in the emitter mentallizing fingers that are significantly less than those in other high-frequency transistor structures. The adverse effect of high current density on transistor reliability, particularly with respect to failures caused by aluminum migration, is discussed subsequently.

The reduced emitter current density in overlay transistors can be attributed primarily to the relatively broad metal fingers used to interconnect the discrete emitter sites. These fingers are typically an order of magnitude wider than the ones used in interdigitated or mesh types of transistor structures. In addition, the separation between the emitter and base metallized fingers is 3 to 4

times greater than that in other types of high-frequency transistor structures. This increased separation permits the deposition of thicker metallizing layers and, therefore, results in a further reduction in current densities.

Emitter-Site Ballasting—A major technological development in the evolution of rf power transistors is a unique process in which an integral series resistor is introduced directly above each emitter site of an overlay transistor structure. RCA uses this process, which is referred to as emitter-site ballasting, to achieve rugged and reliable fine-line precise-geometry rf power transistors without sacrifice in high-frequency performance.

In overlay transistors, additional conducting and insulating layers can be readily introduced between the aluminum metallization and the shallow diffused emitter sites (shallow emitter diffusion is a requirement for good microwave performance). RCA has developed a technique in which a polycrystalline silicon layer (PSL) is interspersed between these regions. This interlayer, the resistivity of which can be accurately controlled by impurity doping, is used as the medium for the emitter-site ballasting of RCA microwave power transistors. Fig. 3-1 shows top and cross-sectional views of the emitter-finger structure of an overlay transistor that includes the polycrystalline silicon layer.

The resistivity of the polycrystalline silicon layer and the geometry of the contacting aluminum are controlled to form a ballast resistor in series with each emitter site. This ballasting has proved very effective in the reduction of hot spots, i.e., localized heated areas that result when the emitter-to-collector current is allowed to concentrate within small regions of the transistor pellet. Such current concentrations may occur when a large number of transistor elements are interconnected electrically, but are not coupled thermally. The formation of such hot spots can result in a regenerative condition that leads to localized thermal runaway and the consequent destruction of the transistor.

Table 3-1 - Design Features

Feature	Advantages			
Overlay structure	Reduces current density Minimizes aluminum migration			
Emitter-site ballasting	Reduces formation of isolated hot spots Improves safe operating area Improves transistor resistance to failure under high VSWR conditions			
Polycrystalline silicon layer (PSL)	Minimizes "alloy spike" failures Minimizes dielectric failures			
Glass-passivated aluminum metallizing	Minimizes aluminum migration			
Hermetic package	Improves resistance to moisture Results in rugged mechanical construction Features low inductances and low parasitic capacitances Provided in both stripline and coaxial configurations			

^{*} U.S. Patent No. 3,434,019, March 18, 1969




Fig. 3-1—Emitter-finger structure of an overlay transistor that contains the polycrystalline silicon layer (PSL).

The ballast resistors connected in series with each emitter site provide internal biasing control to prevent excessive current in any portion of the transistor. The formation of hot spots is thereby significantly reduced. Because the overlay construction results in an emitter that is segmented into many separate sites connected in parallel, each hot spot may be isolated and controlled so that the injection of charge carriers across the transistor chip is made more uniform.

The emitter-site ballasting results in a more uniform current distribution and, therefore, makes possible more effective utilization of emitter periphery. Consequently, transistor power-output and overdrive capabilities are increased, and the forward-bias safe-operating area (determined by infrared measurements) is enlarged. This latter factor is important for linear applications of high-frequency power transistors.

The formation of transistor hot spots under rf conditions increases as the output VSWR increases. Transistor failures caused by high VSWR conditions are often related to forward-bias second breakdown, which is characterized by extremely high localized currents. Emitter-site-ballasted transistors, therefore, have a substantially greater immunity to failure produced by high VSWR conditions such as those encountered in some broadband amplifiers. This immunity is particularly demonstrated by the RCA 2-GHz series of microwave

power transistors. For example, the RCA-2N6265, 2N6266, RCA2003, and RCA2005 2-GHz transistors are characterized to withstand an infinite VSWR at rated power levels and the specified frequency. Higher-power types included in the 2-GHz series, such as the 2N6267 and the RCA2010, are characterized to withstand a VSWR of 10 to 1 at rated power levels and the specified frequency.

Polycrystalline Silicon Layer—In addition to its use as a medium for emitter-site ballasting, the polycrystal-line silicon layer (PSL) also helps to minimize two other thermally induced failure modes that occur in high-frequency power transistors. As shown in Fig. 3-1, this layer forms a barrier between the aluminum metallization and the shallow diffused emitter region and, therefore, substantially reduces the possibility of "alloy spike" failures, i.e., emitter-to-base shorts caused by intermetallic formations of silicon and aluminum that may occur under severe hot-spot conditions.

The polycrystalline silicon layer also provides a barrier between the aluminum emitter finger and the silicon-dioxide insulating layer over the base. This barrier minimizes the possibility of emitter-to-base shorts caused by dielectric failures that result from an interaction between the aluminum and the silicon dioxide.

Recent reliability studies of high-frequency transistors operated under overstress conditions (i.e., at junction temperatures greater than 200°C) demonstrated an order of magnitude improvement in the mean time between failures for types that contain the polycrystalline silicon layer over that of similar types in which this layer is not used. These results verify that the PSL technique contributes substantially to over-all device reliability and therefore is an important feature in the construction of high-frequency power transistors.

Glass-Passivated Aluminum—In RCA rf power transistors, a silicon dioxide layer is deposited over the aluminum metallization. This deposition results in an increase of 40 per cent in the activation energy required for the initiation of aluminum migration. The mean time between failure of large crystalline aluminum passivated in this way is increased by approximately four times at a current density of 1 x 10⁵ amperes/centimeter². The silicon dioxide layer also protects the aluminum from contamination and from damage that may result because of scratches or smears during device assembly.

RCA has recently concluded a study on electronmigration failure mechanisms in rf power transistors. The RCA-2N6267, a 10-watt, 2-GHz transistor that has the highest current density of any RCA microwave power type, was used as the test device in this study. The median time to failure (MTF) was determined for more than one-hundred 2N6267 transistors that were debiased to simulate high-current-density and highjunction-temperature operating conditions. The effects of hot-spot junction temperatures over the range from 230°C to 300°C, as determined from infrared scanning, and of current densities in the metallization of 1×10^5 amperes/centimeter² to 3×10^5 amperes/centimeter² were observed. On the basis of the results obtained, the MTF of the transistors at the typical operating current density of 1×10^5 amperes/centimeter and the typical operating junction temperature of 150°C was predicted to be 100 years. Even at an operating junction temperature equal to twice the typical value (i.e., at 2×10^5 amperes/centimeter²), an MTF of 12 years is predicted for operation of the transistors at a junction temperature of 150°C . These results indicate that, under normal conditions, migration failures should not be a factor for RCA rf power transistors.

Gold Metallization—In some RCA microwave power transistors, particularly those intended for military phased-array-radar applications, gold metallization is employed to meet government specifications. These transistors use a metallization system that was developed by RCA for a high-volume, high-reliability military application. In this system, the contacting layer is a noble-metal, silicide upon which successive layers of titanium, platinum, and gold are superimposed. Tests of transistors operated under extreme overstress conditions (i.e., at current densities equal to twice the typical value and a hot-spot junction temperature of 285°C) showed that transistors that use the gold metallization have a median time to failure 11 times that of transistors with the same geometry that use glass-passivated aluminum metallization. The MTF data given in the preceding paragraph for overlay transistor structures that use glass-passivated aluminum metallization, however, show that this type of metallization is more than adequate for most applications.

Hermetic Transistor Packages-The package of a power transistor used in microwave applications becomes an integral circuit element that has a critical bearing on over-all circuit performance. A suitable package for a microwave power transistor should have good thermal properties and low parasitic reactances. Package parasitic reactances and resistive losses significantly affect circuit performance characteristics such as power gain, bandwidth, and stability. The most critical parasitics are the inductances of the emitter and base leads. The higher the power capabilities of the transistor, the lower the device impedances, particularly at the input. For high-power high-frequency transistors, the input impedance is determined primarily by the package, rather than by the transistor pellet. Consequently, such transistors should be encased in well-designed and wellconstructed packages.

All RCA high-reliability of power transistors are supplied in metal-ceramic or laminated-ceramic packages. These packages, which are sealed with metallized ceramic interfaces, provide a true hermetic enclosure that can withstand thermal cycling from 65°C to + 200°C and power cycling such as may be encountered in transmitter service. In addition, these packages are mechanically rugged and are essentially impervious to moisture and other external contaminants.

Fig. 3-2 shows photographs of packages used for RCA high-reliability rf power transistors. These RCA hermetic transistor packages are specially designed to have extremely good thermal properties. For example, in the metal-ceramic packages, such as the HF-11, HF-21, and HF-28, the transistor pellet is mounted on a silver block or stud which is connected to the collector terminal. In the HF-46, a laminated-ceramic package, the pellet is mounted directly on a beryllium-oxide substrate. In each case, the initial heat spreader, i.e., the silver block or beryllium-oxide substrate, is a material that has a high thermal conductivity.

The RCA microwave-transistor packages, in addition to being mechanically rugged hermetic designs with excellent thermal properties, also have very low values of parasitic reactances and excellent isolation between input and output.




Fig. 3-2-Packages used for RCA high-reliability rf power transistors

Special Rating Concepts

Unlike low-frequency high-power transistors, many rf devices can fail within the dissipation limits set by the classical junction-to-case thermal resistance during operation under conditions of high load VSWR, high collector supply voltage, or linear (Class A or AB) operation. Failure can be caused by hotspotting, which results

from local current concentration in the active areas of the device, and may appear as a long-term parameter degradation. Localized hotspotting can also lead to catastrophic thermal runaway.

The presence of hotspots can make virtually useless the present method of calculating junction temperature by measurements of average thermal resistance, case temperature, and power dissipation. However, by use of an infrared microscope, the spot temperature of a small portion of an rf transistor pellet can be determined accurately under actual or simulated device operating conditions. The resultant peak-temperature information is used to characterize the device thermally in terms of junction-to-case hotspot thermal resistance, $\theta s \cdot c$.

The use of hotspot thermal resistance improves the accuracy of junction temperature and related reliability predictions, particularly for devices involved in linear or mismatch service.

DC Safe Area—The safe area determined by infrared techniques represents the locus of all current and voltage combinations within the maximum ratings of a device that produce a specified spot temperature (usually 200°C) at a fixed case temperature. The shape of this safe area is very similar to the conventional safe area in that there are four regions, as shown in Fig. 3-3: constant




Figure 3-3. Safe-area curve for an rf power transistor determined by infrared techniques.

current, constant power, derating power, and constant voltage.

Regions I and IV, the constant-current and constantvoltage regions, respectively, are determined by the maximum collector current and Vcso ratings of the device. Region II is dissipation-limited; in the classical safe area curve, this region is determined by the following relationship:

$$P_{\text{max}} = \frac{T_{\text{J}}(\text{max}) - T_{\text{C}}}{\theta_{\text{J-C}}}$$

where Tc is the case temperature.

This relationship holds true for the infrared safe area; P_{max} may be slightly lower because the reference temperature $T_{I(max)}$ is a peak value rather than an average

value. The hotspot thermal resistance (θ s-c) may be calculated from the infrared safe area by use of the following definition:

$$\theta_{\rm JS-C} = \frac{T_{\rm JS} - T_{\rm C}}{P}$$

where T is is highest spot temperature $[T_{I(max)}]$ for the safe area and P is the dissipated power (= I × V product in Region II).

The collector voltage at which regions II and III intersect, called the knee voltage Vk, indicates the collector voltage at which power constriction and resulting hotspot formation begins. For voltage levels above Vk, the allowable power decreases. Region III is very similar to the second-breakdown region in the classical safe area curve except for magnitude. For many rf power transistors, the hotspot-limited region can be significantly lower than the second-breakdown locus. Generally Vk decreases as the size of the device is increased.

Fig. 3-4 shows the temperature profiles of two transistors with identical junction geometrics that operate at the same dc power level. If devices are operated on the dissipation-limited line of their classical safe areas, the profiles show that the temperature of the unballasted device rises to values 130°C in excess of the 200°C rating. Temperatures of this magnitude, although not necessarily destructive, seriously reduce the lifetime of the device.




Figure 3-4. Thermal profiles of a ballasted and an unballasted power transistor during dc operation.

Effect of Emitter Ballasting—The profiles shown in Fig. 3-4 also demonstrate the effectiveness of emitter ballasting in the reduction of power (current) constriction. In the ballasted device, a biasing resistor is introduced in series with each emitter or small groups of emitters. If one region draws too much current, it will be biased towards cutoff, allowing a redistribution of current to other areas of the device.

The amount of ballasting affects the knee voltage, $V\kappa$, as shown in Fig. 3-5. A point of diminishing returns is reached as $V\kappa$ approaches Vceo.

RF Operation—In normal class C rf operation, the hotspot thermal resistance is approximately equal to the classical average thermal resistance. If the proper collector loading (match) is maintained, θ s-c is independent of output power at values below the saturated- or





Figure 3-5. Safe-area voltage for an rf power transistor as a function of total ballasting resistance.

slumping-power level, and is independent of collector supply voltage at values within + 30 per cent of the recommended operating level.

Power constriction in rf service normally occurs only for collector load VSWR's greater than 1.0. A transistor that has a mismatched load experiences temperatures far in excess of device ratings, as shown in Fig. 3-6(a) for VSWR = 3.0. For comparison, the temperature profile for the matched condition is shown in Fig. 3-6(b).

Fig. 3-7 is a typical family of thermal-resistance curves that indicate the response of a device to various






Figure 3-6. Thermal profile of a power transistor during rf operation: (a) under mismatched conditions; (b) under matched conditions.

levels of VSWR and collector supply voltage. Hiscoresponds to even slight increases in VSWR above 1.0 and saturates at a VSWR in the range of 3 to 6. The saturated level increases with increasing supply voltage. Devices with high knee voltages tend to show smaller changes of Hiscore with VSWR and supply voltage. Hiscore under mismatch is independent of frequency and power level, and reaches its highest values at load angles that

produce maximum collector current. Power level does, however, influence the temperature rise and probability of failure.

Device failure can also occur at a load angle that produces minimum collector current. Under this condition, collector voltage swing is near its maximum, and an avalanche breakdown can result. This mechanism is sensitive to frequency and power level, and becomes predominant at lower frequencies because of the decreasing rf-breakdown capability of the device.




Figure 3-7. Mismatch-stress thermal characteristics for the 2N5071.

Collector mismatch can be caused by the following conditions:

- 1. Antenna loading changes in mobile applications when the vehicle passes near a metallic structure.
 - 2. Antenna damage.
- 3. Transmission-line failure because of line, connector, or switch defects.
- 4. Variable loading caused by nonlinear input characteristics of a following transistor (particularly broadband) or varactor stage.
- 5. Supply-voltage changes that reflect different loadline requirements in class C.
- 6. Tolerance variations on fixed-tuned or stripline circuits.
- 7. Matching network variations in broadband service.

Case-Temperature Effects—The thermal resistance of both silicon and beryllium oxide, two materials that are commonly used in rf power transistors, increases about 70 per cent as the temperature increases from 25 to 200°C. Other package materials such as steel, kovar, copper, or silver, exhibit only minor increases in thermal resistance (about 5 per cent). The over-all increase in θs -c of a device depends on the relative amounts of these materials used in the thermal path of the device; typically the increase of θs -c ranges from 5 per cent to 70 per cent. Fig. 3-8 shows the rf and dc thermal resistance coefficients for a typical rf transistor. For both cases, the coefficient is referenced to a 100° C case and is defined as follows:

$$K_{0100} = \frac{\Theta_{JS-C}}{\Theta_{JS-C} \text{ at } T_C = 100^{\circ}\text{C}}$$

The rf coefficient changes more than the dc coefficient, because of the power constriction that occurs in rf operation at elevated case temperature.




Figure 3-8. Thermal-resistance coefficient for the 2N5071.

RF Avalanche Breakdown Voltage-The voltage breakdown mechanism is a time dependent phenomenon; and, therefore, breakdown voltages under pulsed and rf conditions are higher than the dc values. This is obviously true when the time during which the device is subject to fields of breakdown intensity is short with respect to the mechanism time constant and the off-time is sufficiently long to permit the relaxation of this mechanism. Under these conditions, a catastrophic level cannot be reached during a single pulse, and the accumulative effect of several pulses is prevented by the off-time relaxation. Tests have demonstrated that a device that has a dc breakdown voltage (BVcBo) of between 60 and 80 volts can often withstand about 135 volts (collector to base) under pulse lengths shorter than 0.25 microsecond. RF performance (particularly classes B and C) is analogous to pulsed operation in the sense that the instantaneous rf voltages are at their peak value for only a fraction of the cycle. (For example, at 1.3 GHz, the period of a cycle is 0.77 nanosecond and the voltage is peaked for less than ¼ cycle. Therefore, the highintensity fields exist for less than 0.19 nanosecond.

The increased rf breakdown-voltage capability has been shown empirically. RF breakdown voltages approximately twice that at low frequencies have been achieved. One possible theoretical explanation is based on the following relationship between rf breakdown and current gain which in effect expresses the relationship at one operating frequency in terms of the alpha and beta cut-off frequencies of the device.

$$\frac{\mathbf{V}_{\text{CBO}}^{\text{(RF)}}}{\mathbf{V}_{\text{CBO}}} = \left\{ \left[1 + \left(\frac{\omega}{\omega_{\beta}} \right)^2 \right] \times \\ \left[1 + 2M \left(\frac{\omega}{\omega_{\beta}} \right)^2 \right] \right\}^{1/2n}$$

where M = "excess phase" factor, $\omega_{\beta} =$ beta cut-off

frequency = $\omega_T^{}/\beta$, $\eta =$ empirical constant ranging from 2 to 10, and $\omega =$ operating frequency

In reality ω_0/ω_{β} is a relationship between the device transit times (i.e., time constants) and the operating frequency, for example:

$$\frac{\omega_{o}}{\omega_{\beta}} = \frac{2 \pi fo}{\frac{1}{\tau_{o}}} = \frac{2\pi}{\tau_{o}} \frac{\tau_{\beta}}{\tau_{o}}$$

where
$$\tau = \frac{1}{\omega_B}$$
 = beta transit time

and
$$\tau_0 = \frac{1}{f_0}$$
 = period (time of one cycle)

The ratio $\omega/\omega\beta$, therefore, normalizes the time (duration) of voltage stress to the time of transit of the device.

The curve of this function is shown in Fig. 3-9. This curve indicates that a transistor operating at its cutoff frequency ω_1 could theoretically have a breakdown voltage equal to six times the dc breakdown voltage. More typically, two to three times the dc breakdown voltage has been observed. A further increase in safety factor is obtained from the fact that the VcEsat is greater under rf conditions because the instantaneous peak voltage is given by

Vcesat increases with operating frequency; the maximum instantaneous voltage, therefore, is lower at the higher frequencies further increasing the safety factor.

Both theoretical and empirical evidence support the contention that rf breakdown voltage can be considerably higher than BVcBo (static). Therefore, reliable operation can be obtained even though Vcc is more than one-half BVcBo (static).




Fig. 3-9- Relationship of rf voltage breakdown to dc voltage breakdown as a function of frequency.

Reliability as a Function of Current Density and Junction Temperature

Questions are frequently asked concerning the life of rf power transistors that use an aluminum metallization system in connection with electromigration-related failure modes. Electromigration of the aluminum has been shown to occur in the presence of high current densities and elevated temperatures. This condition results from the mass transport of metal by momentum exchange between thermally activated metal ions and conducting electrons. As a consequence, the original uniform aluminum film is reconstructed to form thin conductor regions and extruded appearing hilocks.

The process can be accompanied by the solid-state dissolution of silicon in the aluminum. This latter effect usually occurs to a limited extent in transistormanufacturing heat treatments until the aluminum-silicon saturation point is reached. As a result, only a very small additional amount of silicon dissolves during normal operation of the device. At high current densities and elevated temperatures, however, the electromigration process can act to transport the thermally diffused silicon ions away from the silicon-aluminum interface, and silicon diffusion into the aluminum is then allowed to continue until eventually failure of the transistor junctions occurs.

Test Conditions—The effects of electromigration on the lifetime of RCA rf power transistors in relation to various current densities and junction temperatures were evaluated in an accelerated-operating-life test program. DC current-voltage conditions were used because electromigration is responsive to the dc components of the total wave form used in rf applications, i.e., electromigration is effected by the unidirectional components of the field. Tests were conducted at three different emitter stripe current densities (JE). The tests at each current density, in turn, were conducted at three different peak junction temperatures (Ti), all of which were accelerated above normal use conditions. Peak junction temperature was determined by infrared scanning of the transistor pellet at each life-test condition. Table 3-2 shows the matrix of test conditions. The sample size per test condition ranged from 10 to 15 units.

Test Vehicle—The RCA 2N6267 was used as the test vehicle because it is required to withstand one of the highest current of densities of any RCA rf power transistor (this transistor, therefore, represents a "worst-case" candidate). All the transistors used in the test were standard-product commercial devices, i.e., they were not subjected to conventional high-reliability screening prior to life testing.

Failure Mode—The accelerated test conditions produced failures that resulted from electromigration of aluminum and silicon. The failure indicator was degradation of the transistor junctions. RF power output measured at frequent life-test down periods prior to device junction failure exhibited only slight degradation (typically 8%); this degradation is extremely small in view of the severity of the test conditions.

Test Data—An Arrhenious plot (1/T-log scale) of the log-normal median time to failure (MTF) obtained from each test is shown in Fig. 3-10. The curves shown are extrapolated down from the data points in order to enable prediction of the MTF at operating junction temperatures below the maximum rated value of 200°C. An MTF of 9.5 x 10^5 hours (or greater than 100 years) is estimated for the 2N6267 test vehicle at its typical application current density of 8.5×10^4 A/cm² and junction temperature of 150° C.

Points from each curve in the Arrhenious plot were taken in the temperature range of 200°C to 100°C and replotted on a log-log scale, shown in Fig. 3-11, for extrapolation over various current densities. Fig. 3-11 represents general curves of MTF as a function of emitter current density and peak junction temperature. These curves can be used to estimate the MTF of an rf power transistor at its typical operating current density. Table 3-3 lists several RCA transistors designed to operate at microwave frequencies and shows the predicted MTF of these devices for typical application values of collector current, emitter stripe current density, and peak junction temperature. The microwave transistors are glasspassivated devices. It has been shown that the MTF of devices in which the glass passivation is not used is reduced by a factor of 10. Table 3-4 shows the MTF for non-glass-passivated rf devices predicted by use of this acceleration factor.

Table 3-2 Accelerated Life-Test Conditions

Collector Current	Emitter Current	Emitter Stripe Current Density	Peak Junction Temperature in Degrees Centigrade*			
(A)	(A)	(A/cm²)	Tj1	Tj2	T _i 3	
1	1.02	8.5 x 10 ⁴	300	280	154	
2	2.07	1.7 x 10 ⁵	283	258	230	
3	3.22	2.7 x 10 ⁵	300	273	240	

^{*} Represents peak temperature as averaged over several devices at each life-test condition. External heat-sink size is adjusted to achieve the differences in junction temperature on the life test.




Fig. 3-10-Arrhenious plot showing extrapolation to lower temperatures from the life-test MTF points.




Fig. 3-11- MTF as a function of current density and junction temperature.

Table 3-3 — Estimated MTF for Glass-Passivated RF Power Transistors at Typical-Application Current Densities

			MTF (106 Hours)
Type	IE(Amps)	JE (104A/CM ²)	T _j = 150°C
2N5470	0.119	5.2	4
2N5920	0.180	5.5	3.5
2N5921	0.450	3.5	12
2N6265	0.215	6.5	2
2N6266	0.540	4.2	7
2N6267	1.10	8.5	.95
2N6268	0.275	8.3	1
2N6269	0.920	7.2	1.5
RCA2001	0.120	3.8	10
RCA2003	0.300	9	.8
RCA2005	0.540	4.2	7
RCA2010	1.10	8.5	.95
RCA3001	0.120	3.8	10
RCA3003	0.300	9	.8
RCA3005	0.540	8	1.1
40915	0.0015	4.2	7
41039	0.030	1	300

Table 3-4 — Estimated MTF for Non-Glass-Passivated Devices at Typical-Application Current Densities.

Туре	Typical l∈ (mA)	Je (104 amps/cm²)	MTF T _j = 150°C (10 ⁶ hours)
2N1493	25	2.5	3.5
2N2631	375	2.7	2.5
2N2857	1.5	0.72	15.0
2N2876	500	3.5	1.3
2N3118	50	5.1	0.4
2N3375	350	2.4	2.8
2N3553	150	1.0	12.0
2N3632	600	2.1	6.0
2N3866	70	3 .8	1.0
2N5016	900	4.5	.6
2N5071	1300	3.7	1.2
2N5090	85	4.6	.58
2N5109	50	2.7	2.5
2N5916	120	5.7	0.3
2N5918	480	5.7	0.3
2N5919A	800	4.0	0.8
2N5994	2400	7.2	0.15
2N6093	5100	4.8	.5
2N6105	1350	4.4	.7
41024	100	5.4	.35

RCA JAN, JANTX, and JANTXV RF Power Transistors

RCA can supply a number of rf power transistors that have been qualified as JAN, JANTX, and/or JANTXV types in accordance with MIL-S-19500. These transistors, together with the MIL-S-19500 detailed electrical (slash-sheet) specifications for them, are listed below:

Basic Device Type No.	Electrical Specification No.
2N918	MIL-S-19500/301
2N1493	MIL-S-19500/247
2N2857	MIL-S-19500/343
2N3375, 2N3553, 2N4440	MIL-S-19500/341
2N3866	MIL-S-19500/398
2N5071	MIL-S-19500/442
2N5109	MIL-S-19500/453
2N5918	MIL-S-19500/473
2N5919A	MIL-S-19500/475

^{*} MIL-S-19500 detailed electrical specifications for JAN, JANTX, and JANTXV devices can be obtained from the *Naval Publications and Forms Center*, 5801 Tabor Avenue, Philadelphia, Pa.

RCA HR-Series RF Power Transistors— Processing and Screening

RCA HR-series types are high-reliability rf and microwave power transistors intended for applications in aerospace, military, and industrial equipment. These transistors are supplied to three screening levels (/1, /2, /3) which meet the electrical mechanical, and environmental test, methods, and procedures established for power transistors in MIL-STD-750. Table 3-5 defines

these reliability levels in terms of system-application usage.

RCA can provide on request SEM (Scanning Electron Microscope) inspection photographs to NASA-Goddard Specification GSFC-S-311-P-12A for each wafer lot tested to level /1. Precap Visual Inspection is conducted in conformance with Method 2072 of MIL-STD-750.

Table 3-5— Reliability Levels for RCA High-Reliability RF and Microwave Transistor RCA

RCA Level	Application	Description
/1	Satellite and Aerospace	For devices intended for applications in which maintenance and replacement are extremely difficult or impossible, and Reliability is imperative.
/2	Military and Industrial (For example in Airborne Electronics)	For devices intended for applications in which maintenance and replacement can be performed, but are difficult and expensive.
/3	Military and Industrial (For	For devices intended for applications in which replacement

example in Ground

Based Electronics)

HR-series transistors are available in RCA HF-28 and HF-46 and JEDEC TO-60, TO-201AA, TO-215AA, TO-216AA TO-5, TO-39, and TO-72 packages. The product-flow diagram shown in Fig. 3-12 lists a summary of processing, screening, tests, and sampling procedures followed in the manufacture of these transistors.

Table 3-6 provides detailed information for the screening tests included in the product-flow diagram. Table 3-7 gives pre-burn-in and post-burn-in electrical tests and delta limits for critical test parameters.

When ordering HR-series types, the appropriate reliability level should be indicated by addition of the suffix /1, /2, or /3 to the type number. For example, the 2N6265 processed to level /3 requirements should be marked HR2N6265/3.

The parameters listed in Table 3-7 are tested before and after burn-in, and the data are recorded for all devices in the lot. The parameters measured shall not have changed during burn-in from the initial value by more than the specified delta (Δ) limit or beyond the end-point limits given in Table 3-7.

All devices that exceed these limits are removed from the inspection lot, and the quality removed are noted in the lot history. If the quantity removed after burn-in exceeds 10 per cent of the devices subjected to burn-in, the entire lot is rejected.

Table 3-6— Description of Total Lot Screening for HR-Series rf power transistors*

can readily be accomplished.

		MIL-STD-75	0 or -202	Scree	ening Le	evels•
Test	Conditions	Method	Cond.	/1	/2	/3
Wafer Lot Identification	_	_		х	_	
SEM Inspection	_	GSFC-S-31	I-P-12A∎	s	_	
Precap Visual	_	2072	_	Х	Х	_
Seal and Lot Identification	_			Х	Х	Х
Stabilization Bake	24 hrs min at					
	200°C	_		Х	Х	Х
Temperature Cycling	10 cycles	1051/107C		Х	X	X
Centrifuge	20,000G, Y ₁	2006	_	Х	X	X
	direction					
Fine Leak	_	112	CIII	Х	X	х
Gross Leak	_	112	A or B	Х	X	Х
HTRB (High-Temperature						
Reverse Bias)	80% Vcв, 150°С min		_	X	Х	X
Serialize	_		_	X	X	Х
Pre-Burn-in Electrical				X	X	×
Burn-In				Х	Х	х
Post-Burn-in Electrical	See detail Specification			X	Х	Х
Final Group A				X	Х	Х

^{*} Data on specific HR-Series types given in following pages show test conditions and limits.

 $[\]bullet$ \times = 100% Testing; S = Sample of 5 (random selection from each wafer); - = not performed.

This specification, which was written by NASA Goddard Space Flight Center, is the industry standard.

Table 3-7 - Burn-In Test Measurements

Test	MIL-STD-750 Method	Conditions & Limits	Symbol	∆ Limits
Collector	3041			100% of pre-burn-in value or
cutoff current		Per		10% of Group -A Limit
		Detailed		whichever is greater
Forward-current	3076	Electrical	h⊧∈	± 20% of pre-burn-in value
transfer ratio		Specification		
Power output			Pout	




Fig. 3-12-Product Flow Diagram for RCA HR-Series rf power transistors (See Tables 3-6 and 3-7 for additional details)

RCA Premium - and Ultra-High-Reliability RF Power Transistors

RCA also supplies several transistors referred to as premium- or ultra-high-reliability types. Processing and screening requirements and ratings and electrical characteristics for these transistors are included in the technical data for these types at the end of this section.

Quality Assurance Program

In addition to the prescribed screening requirements, RCA maintains a general Quality Assurance Program for high-reliability rf transistors which includes the following functions:

A system for controlling the conversion of a customer specification into an internal RCA specification which assures complete compliance with customer requirements. Also, this system provides for control of documentation regarding changes in design, processes, materials, and elec-

trical characteristics. All processes, work instructions, and quality inspections are clearly defined and documented.

- Maintenance of test equipment and tools kept in strict compliance with MIL-C-45662, "Calibration System Requirements."
- 3. Quality Inspection in accordance with MIL-I-45208. Specifically, this program incorporates the following quality inspections:
 - (a) A thorough inspection of incoming raw parts and materials.
 - (b) Wafer-processing visual inspections and bond-pull tests to check metallization-to-wafer adherence.
 - (c) Pellet visual inspection after wafer dicing (SEM inspection of pellets when required by purchase order).
 - (d) Package-assembly visual inspection.
 - (e) In-process bond-pull test to monitor pellet-topackage adherence.
 - (f) In-process bond-pull test to monitor integrity of bond-wire contact.

- (g) Precap visual inspection.
- (h) Package cap-seal visual inspection.
- (i) Hermeticity (fine and gross) leak-test audit performed after 100% testing.
- (j) Group A electrical-test audit performed after 100% testing.
- (k) Completed-unit external visual inspection
- (l) Group B reliability test sampling from parent types in accordance with MIL-STD-750 test methods.
- Quality-control sampling procedures in accordance with MIL-STD-105 and MIL-S-19500.

5. Thorough records kept on all inspections. All data kept on active file for a minimum of 3 years.

Technical Data

Significant electrical ratings and characteristics and special features of RCA JAN, JANTX, and JANTXV rf power transistors; HR-series rf power transistors; and premium- and ultra-high-reliability rf power transistors are given in the data charts on the following pages.

JAN2N918

Silicon Epitaxial Planar VHF Transistor

JAN Electrical Specifications: MIL-S-19500/301A Package: JEDEC TO-72

Maximum Ratings

РТ							
T _C = 25°C 1/	T _A = 25°C ² /	V _{CBO}	VEBO	VCEO	Ic	TJ	T _{stg}
mW	<u>mW</u>	Vdc	Vdc	Vdc	<u>mAdc</u>	°C	<u>°C</u>
300	200	30	3	15	50	+200	-65 to +200

Primary Electrical Characteristics

	hFE	h _{fe}	rb′ Cc	C _{obo}	NF VCF = 6 Vdc	GPE
Limits	I _C = 3 mAdc V _{CE} = 1 Vdc	I _C = 4 mAdc V _{CE} = 10 Vdc f = 100 MHz	V _{CB} = 10 Vdc		IC = 1 mAdc f = 60 MHz g _s = 2.5 mmho	V _{CB} = 12 Vdc I _C = 6.0 mAdc f = 200 MHz
			psec	pF	dB	dB
Min	20	6.0	-	-	_	15
Max	200	-	25	1.7	6.0	

For characteristic curves and test conditions, refer to data on basic type in File No. 83.

JAN2N1493

Silicon N-P-N VHF Transistor

JAN Electrical Specification: MIL-S-19500/247 Package: JEDEC TO-39

Maximum Ratings

PT ¹ /	V _{CBO}	VCEX	VEBO	$R_{\theta JC}$	TJ	T _{stg}
<u>w</u>	<u>Vdc</u>	<u>Vdc</u>	<u>Vdc</u>	°C/W	<u>∘c</u>	°C
3.5	100	100	4.5	50	+200	-65 to +200

 $[\]pm J_{\text{This power-dissipation rating is for 1,000 hours expected life at TA} = +25^{\circ} \pm 3^{\circ}\text{C}$.

Primary Electrical Characteristics

Limits	PG (at: f = 70 MHz VCC = 50 Vdc IC = 25 mAdc	h _{fe} f = 70 MHz V _{CC} = 20 Vdc I _C = 15 mAdc	h _{FE} V _{CE} = 20 Vdc I _E = 10 mAdc	C _{ob} f = 0.1 to I.0 MHz V _{CB} = 20 Vdc I _E = 0	r _b 'C _c V _{CC} = 20 Vdc I _C = 10 mAdc
	dB	_	_	<u>pF</u>	psec
Min.	10	2.5	50	_	_
Max.	_	- '	200	5.0	100

For characteristic curves and test conditions, refer to data on basic type in File No. 10.

 $[\]frac{1}{2}$ Derate linearly 1.71 mW/°C for T_C >25°C. $\frac{2}{1}$ Derate linearly 1.14 mW/°C for T_A >25°C.

JAN2N2857, JANTX2N2857

Silicon N-P-N Epitaxial **Planar UHF Transistor**

JAN Electrical Specifications: MIL-S-19500/343A

Service: For UHF Package: JEDEC TO-72

Maximum Ratings

P _T 1/ T _A = 25°C	PT ² / T _C = 25°C	V _{CBO}	VCEO	VEBO	TA	lc
mW	mW	Vdc	Vdc	Vdc	°C	mAdc
200	300	30	15	3	-65 to +200	40.

Primary Electrical Characteristics

	hFE	h _{fe}	C _{cb}	NF	GPE	rb′ Cc
Limits	0_		V _{CB} = 10 Vdc I _E = 0 100 kHz ≤ f ≤ 1 MHz	IC = 1.5 mAdc f = 450 MHz	VCE = 6 Vdc IC = 1.5 mAdc f = 450 MHz	IE = 2 mAdc
			pF	dB	dB	psec
Min	30	10	-	_	12.5	4
Max	150	19	1.0	4.5	21	15

For characteristic curves and test conditions, refer to data on basic type in File No. 61.

^{1/} Derate linearly 1.14 mW/°C for T_A>25°C.
2/ Derate linearly 1.71 mW/°C for T_C>25°C.

JAN2N3375, JANTX2N3375, JANTXV2N3375 JAN2N3553, JANTX2N3553, JANTXV2N3553 JAN2N4440, JANTX2N4440, JANTXV2N4440

Silicon N-P-N Overlay **VHF-UHF Transistors**

JAN Electrical Specifications: MIL-S-19500/341 Package: JEDEC TO-39-2N3553 JEDEC TO-60-2N3375, 2N4440

Maximum Ratings

Туре	P _T T _A = 25°C	P _T T _C = 25°C	V _{CBO}	VCEO	VEBO	IC	T _{stg}	TJ
	w	w	Vdc	Vdc	Vdc	Adc	<u>∘c</u>	٥ <u>٠</u>
2N3375, 2N4440	2.6 ¹ /	11.6 ³	65	40	4	1.5	-65 to +200	+200
2N3553	1.0 ² /	7.0 ⁴ ./	65	40	4	1.0	-65 to +200	+200

 $[\]frac{1}{2}$ Derating linearly at 14.86 mW/°C for T_A > 25°C. Derate linearly at 5.71 mW/°C for T_A > 25°C.

Primary Electrical Characteristics

		sat)¹┘	C _{obo}	h _{fe}	hFE
Limits	IC = 500 mAdc IB = 100 mAdc	IC = 250 mAdc IB = 50 mAdc	I _E = 0 V _{CB} = 30 Vdc	VCE = 28 Vdc	VCE = 5 Vdc ¹ IC = 150 mAdc
	2N3375 2N4440	2N3553	100 kHz ≤ f ≤ 1 MHz	f = 100 MHz	_
	Vdc	Vdc	pF		
Min	_	_	_	3.5	15
Max	0.7	0.6	10	_	150

		OE	POE	POE			
Limits	P _{IE} = 1.0 W f = 100 MHz	PIE = 1.0 W f = 400 MHz	PIE = 0.25 W f = 175 MHz	PIE = 1.0 W PIE = 1.0 W f = 100 MHz f = 400 MHz			
	2N3375		2N3553	2N4			
	w	w	w	w	w		
Min	7.5	3.0	2.5	10	4.0		
Max	14	6.0	5.0	16	8.0		

^{1/}Pulsed test

 $^{^{3\!\!\!/}} Derate linearly at 0.066 W/°C for <math display="inline">T_{\hbox{\scriptsize C}} > 25 ^{\circ} \hbox{\scriptsize C}.$

 $[\]frac{4!}{1}$ Derate linearly at 0.04 W/°C for T_C > 25°C.

For characteristic curves and test conditions, refer to data on basic type in File No. 386.

JAN2N3866, JANTX2N3866

Silicon N-P-N Overlay VHF-UHF Transistors

JAN Electrical Specification: MIL-S-19500/398 Package: JEDEC TO-39

Maximum Ratings

P _T 1/ T _A = 25°C	V _{CBO}	VEBO	V _{CEO}	Ic	T _{stg}	TJ
<u>w</u>	Vdc	Vdc	Vdc	Adc	°C	့
1.0	60	3.5	_30	0.4	-65 to +200	+200

^{1/}Derate linearly at 5.71 mW/°C for TA > 25°C.

Primary Electrical Characteristics

Limits	hFE VCE = 5.0 Vdc IC = 50 mAdc	h _{fe} VCE = 15 Vdc IC = 50 mAdc f = 200 MHz	$\begin{array}{c} C_{obo} \\ V_{CB} = 28 \text{ Vdc} \\ I_{E} = 0 \\ 100 \text{ kHz} \leqslant f \leqslant 1 \text{ MHz} \end{array}$	VCE(sat)	POE VCC = 28 Vdc PIE = 0.15 W f = 400 MHz	P _{OE} V _{CC} = 28 Vdc P _{IE} = 0.075 W f = 400 MHz
Min Max	15 200	2.5 8.0	pF - 3.0	Vdc - 1.0	W 1.0 2.0	<u>W</u> 0.5 –

For characteristic curves and test conditions, refer to data on basic type in File No. 80.

JAN2N5071, JANTX2N5071

Silicon N-P-N Emitter-Ballasted Overlay VHF Transistor

JAN Electrical Specification: MIL-S-19500/442

Package: JEDEC TO-60

Maximum Ratings

P _T 1/ T _A = 25°C	PT ² / T _C = 25°C	VCEO	VEBO	VCEX	IC	T _{Oper} . & T _{stg.}
w	w	Vdc	Vdc	Vdc	Adc	°C
2.6	70	35	4	65	10	-65 to +200

¹ Derate linearly at 15 mW/°C for TA > 25°C

Primary Electrical Characteristics

Limits	hFE VCE = 5 Vdc	C_{obo} $V_{CB} = 30 \text{ Vdc}$ $I_{E} = 0$ $100\text{kHz} \leqslant f \leqslant 1\text{MHz}$	P _{OE} P _{IE} = 3 W f = 76 MHz	VSWR f = 30 MHz POE = 30 W	R _θ јс
Min. Max.	15 100	pF 85	<u>W</u> 24 34	3:1 All Phases	<u>°C/W</u> 2.5

For characteristic curves and test conditions, refer to data on basic type in File No. 269.

^{2/} Derate linearly at 400 mW/°C for T_C> 25°C

Silicon N-P-N Overlay VHF-UHF Transistors

JAN Electrical Specification: MIL-S-19500/453

Package: JEDEC TO-39

Maximum Ratings

P _T -/ T _A = 25°C	V _{CBO}	V _{EBO}	VCEO	VCER	Ic	T _{stg}	TJ
<u>.w</u>	Vdc	Vdc	Vdc	Vdc	Adc	<u>°C</u>	<u>°C</u>
1.0	40	3.0	20	40	0.4	-65 to +200	+200

^{1/} Derate linearly 5.71 mW/°C for T_A >25°C.

Primary Electrical Characteristics

Limits	VCE = 15 Vdc	h _{fe} V _{CE} = 15 Vdc I _C = 50 mAdc f = 200 MHz	C_{Obo} $V_{CB} = 28 \text{ Vdc}$ $I_{E} = 0$ $100 \text{ kHz} \leqslant f \leqslant 1 \text{ MHz}$	V _{CE} (sat) I _C = 100 mAdc I _B = 10 mAdc	GPe VCE = 15 Vdc PIE = 10 dBM IC = 10 mAdc f = 200 MHz
			<u>p</u> F	<u>Vdc</u>	<u>dB</u>
Min	40	6.0	-	-	11.0
Max	120	9.0	3.5	0.5	_

For characteristic curves and test conditions, refer to data on basic type in File No. 281.

JAN2N5918-

Silicon N-P-N Emitter-Ballasted VHF-UHF Transistor

JAN Electrical Specification: MIL-S-19500/473 Package: JEDEC TO-216AA

Maximum Ratings

P _T 1/ T _A = 25°C	P _T ² / T _C = 75°C	VCEO	VEBO	VCEX	lc	TJ
<u>W</u> 2.4	<u>W</u>	<u>Vdc</u>	Vdc	Vdc	Adc	<u>°C</u>
	10	30	4	60	0.75	-65 to +200

[☐] Derate linearly 13.7 mW/°C for T_A > 25°C

Primary Electrical Characteristics

	VCE(sat)	hFE	C _{obo} V _{CB} = 30 Vdc	POE
Limits	Ic = 2 Adc I _B = 400 mAdc	V _{CE} = 4 Vdc I _C = 0.5 Adc	IE = 0 100 kHz ≤ f ≤ 1 MHz	P _{IE} = 1.59 W f = 400 MHz
	<u>Vdc</u>		<u>pF</u>	<u>w</u>
Min	_	15	_	10
Max	_	200	13	13

For characteristic curves and test conditions, refer to data on basic type in File No. 448.

²¹ Derate linearly 80 mW/°C for T_C > 75°C

JAN2N5919A JANTX2N5919A

Silicon N-P-N Emitter-Ballasted Overlay VHF/UHF Transistor

JAN Electrical Specifications: MIL-S-19500/475

Service: For UHF

Package: JEDEC TO-216AA

Maximum Ratings

PT 1 TA = 25°C	P _T ² T _C = 25°C	VCEO	VEBO	VCEX	IC	TA
w	_w_	Vdc	Vdc	Vdc	Adc	°C_
2.6	25	30	4	65	4.5	-65 to +200

¹ Derate linearly 15 mW/°C for T_A > 25°C.

Primary Electrical Characteristics


Limits	V _{CE} (sat) I _C = 2 Adc I _B = 400 mAdc	hFE VCE = 4 Vdc IC = 0.5 Adc	C _{obo} V _{CB} = 30 Vdc I _E = 0 100 khz ≤f≤ 1 MHz	Pout Pin = 4 W f = 400 MHz
Min	Vdc 	10	pF	<u>W</u> 16
Max	2	200	22	22

For characteristic curves and test conditions, refer to data on basic type in File No. 505.

² Derate linearly 200 mW/°C for T_C >75°C.



HR2N2857



Silicon N-P-N Epitaxial Planar Transistor

For UHF Applications in Industrial and Military Equipment

Features:

- High gain-bandwidth product fT = 1000 MHz min.
- High converter (450-to-30-MHz) gain –
 G_C = 15 dB typ. for circuit bandwidth of approximately 2 MHz

The RCA-HR2N2857 is a high-reliability version of the RCA-2N2857. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N2857 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N2857 transistor in RCA data bulletin file No. 61.

- High power gain as neutralized amplifier —
 Gpe = 12.5 dB min. at 450 MHz for circuit bandwidth of 20 MHz
- High power output as uhf oscillator —
 Po = 30 mW min., 40 mW typ. at 500 MHz
 20 mW typ., at 1 GHz
- Low device noise figure —

 NF = $\begin{cases} 4.5 \text{ dB max. as } 450 \text{ MHz amplifier} \\ 7.5 \text{ dB typ. as } 450 \text{-to-} 30 \text{-MHz converter} \end{cases}$
- Low collector-to-base time constant r_b 'C_c = 7 ps typ.
- Low collector-to-base feedback capacitance —
 C_{cb} = 0.6 pF typ.

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	V_{CBO}	30	٧
COLLECTOR-TO-EMITTER VOLTAGE	VCEO	15	٧
EMITTER-TO-BASE VOLTAGE	V_{EBO}	2.5	V
COLLECTOR CURRENT	IC	40	mΑ
TRANSISTOR DISSIPATION:	PŢ		
At case temperature up to 25° C		300	mW
At case temperatures above 25° C		Derate at 1.72 n	nW/ºC
At ambient temperatures up to 25° C		200	mW
At ambient temperatures above 25° C		Derate at 1,14 n	nW/ºC
TEMPERATURE RANGE:			
Storage and operating (Junction)		-65 to +200	oC
LEAD TEMPERATURE (During Soldering):			
At distances \geq 1/32 in. from seating surface for 10 s max		265	oC

II. GROUP A TESTS, at Ambient Temperature $(T_A) = 25^{\circ} C$

				TEST COND	ITIONS		y-1,1004.00			LIMIT	s	
	CHARACTERISTIC	Symbol	Frequency f	DC Collector- to-Base Voltage VCB	DC Collector- to-Emitter Voltage VCE	DC Emitter- to-Base Voltage VEB	DC Emitter Current	DC Base Current	DC Collec- tor Current I _C			Units
			MHz	>	٧	V	mA	mA	mA	Min.	Max.	
٠	Collector Cutoff Current	ІСВО		15			0			- 1	10	nΑ
Ī	Collector-to-Base Breakdown Voltage	вусво					0		0.001	30	_	v
	Collector-to-Emitter Breakdown Voltage	BVCEO						0	3	15	_	v
	Emitter-to-Base Breakdown Voltage	BVEBO					-0.01		0	2.5	_	v
٠[Static Forward Current Transfer Ratio	hFE			1				3	30	150	
	Small-Signal Forward Current Transfer Ratio	h _{fe}	0.001¢ 100¢		6 6				2 5	50 10	220 19	
	Collector-to-Base Feedback Capacitance	C _{cb}	0.1 to Ib	10			0			-	1.0	рF
	Collector-to-Base Time Constant	rb' Cc	31.9 ^c	6			-2			4	15	ps
	Small-Signal Common- Emitter Power Gain in Neutralized Amplifier Circuit	Gpe	450 ^c		6				1.5	12.5	19	dB
	Power Output as Oscillator	Po	≥500a	10			-12			30	-	mW
	UHF Device Noise Figure	NF	450c, d, f		6				1.5	-	4.5	dB
	UHF Measured Noise Figure	NF	450c, d		6				1.5	-	5.0	dB

III. BURN-IN CONDITIONS

 $T_A = 25^{\circ} C$

V_{CB} = 15 V

 $P_{T} = 0.2 \text{ W}$

Fourth lead (case) not connected.

b Three-terminal measurement: Lead No. 1 (Emitter) and lead No. 4 (Case) connected to guard terminal.

c Fourth lead (case) grounded.

d Generator resistance R_q = 50 ohms.


e Generator resistance Rg = 400 ohms.

f Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test circuit (0.25 dB) and the contribution of the following stages in the test setup (0.25 dB).

^{*}Recorded before and after burn-in for each device (serialized).



HR2N3375



Silicon N-P-N Overlay Transistor

For VHF/UHF Applications

Features:

- 7.5 W (MIN) output at 100 MHz Class C
- 3.0 W (MIN) output at 400 MHz Class C
- 2.5 W (Typ) output at 500 MHz, Oscillator
- High Voltage Ratings
- Hermetic stud-type package
- All electrodes isolated from stud

The RCA-HR2N3375 is a high-reliability version of the RCA-2N3375. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3375 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3375 transistor in RCA data bulletin file No. 386.

At distances ≥ 1/16 in. (1.58 mm) from insulating wafer for 10 s max.

I. MAXIMUM RATINGS. Absolute-Maximum Values:

I. MAXIMUM RATINGS, Absolute-Maximum Values:			
COLLECTOR-TO-BASE VOLTAGE	v _{CBO}	65	V
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter voltage V _{BE} = -1.5 V	V _{CEV}	65	V
With base open	V _{CEO}	40	V
EMITTER-TO-BASE VOLTAGE	V _{EBO}	4	V
CONTINUOUS COLLECTOR CURRENT	'c	0.5	Α
TRANSISTOR DISSIPATION:	P _T		
At case temperatures up to 25°C		11.6	w
At case temperatures above 25°C	Derate linearly at	0.066	W/°C
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	°C
LEAD TEMPERATURE (During soldering):			

°C

230

II. GROUP A TESTS. At Case Temperature (T_C) = 25°C.

STATIC

				T	EST CON	IDITIO	NS				
- 1			D	С	DC		DC				
	CHARACTERISTIC	SYMBOL	Colle	ctor	Base		Curre	nt	LIM	ITS	UNITS
- 1			Vol	ts	Volts	(1	Milliamp	eres)			\
			V _{CB}	V _{CE}	V _{BE}	ΙE	I _B	l _C	Min.	Max.	
*	Collector-Cutoff Current	ICEO		30			0		-	.1	mA
	Collector-to-Base										
	Breakdown Voltage	V _{(BR)CBO}				0		0.1	65	-	٧
	Collector-to-Emitter	V _{(BR)CEO}					0	0 to 200 ^a	40 ^b	-	٧
	Breakdown Voltage	V _{(BR)CEV}			-1.5			0 to 200 ^a	65 ^b	-	٧
-	Emitter-to-Base										
	Breakdown Voltage	V _{(BR)EBO}				0.1		0	4	_	V
	Collector-to-Emitter										
	Saturation Voltage	V _{CE} (sat)					100	500	-	1	V
*	DC Forward Current										
	Transfer Ratio	h _{FE}		5				150	10	_	

DYNAMIC

			TES	T COND	ITIONS	3				
CHARACTERISTIC	SYMBOL	DC Collector Volts		DC Base Volts	DC Current (Milliamperes)			ĻIM	UNITS	
		v _{CB}	V _{CE}	v _{BE}	l _E	I _B	¹c ·	Min.	Max.	
Collector-to-Base Capacitance Measured at 1 MHz	C _{obo}	30			0			-	10	pF
RF Power Output Amplifier, Unneutralized At 100 MHz	P _{OE}		28					7.5 ^c	-	w
400 MHz			28					3.0 ^d	_	

^aPulsed through an inductor (25 mH); duty factor = 50%.

III. BURN-IN CONDITIONS

 $T_A = 25^{\circ}C$ $V_{CB} = 30 V$ $P_T = 2.6 W$

[&]quot;Pulsed through an inductor (25 lim); duty latter = 50%.

Measured at a current where the breakdown voltage is a minimum.


For P_{IE} = 1.0 W; minimum efficiency 65%.

For P_{IE} = 1.0 W minimum efficiency 40%.

*Recorded before and after burn-in for each device (serialized).



HR2N3553



Silicon N-P-N Overlay Transistor

For VHF/UHF Applications

Features:

- 2.5 W (MIN) output at 175 MHz, Class C Amplifier
- 1.5 W (Typ) output at 500 MHz, Oscillator
- High Voltage Ratings

The RCA-HR2N3553 is a high-reliability version of the RCA-2N3553. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3553 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3553 transistor in RCA data bulletin file No. 386.

I. MAXIMUM RATINGS, Absolute-Maximum Values:

The state of the s			
COLLECTOR-TO-BASE VOLTAGE	v _{CBO}	65	V
With external base-to-emitter voltage V _{BE} = -1.5 V	V _{CEV}	65	V
With base open	V _{CEO}	40	V
EMITTER-TO-BASE VOLTAGE	V_{EBO}	4	V
CONTINUOUS COLLECTOR CURRENT	^I C	0.33	Α
TRANSISTOR DISSIPATION:	P_{T}		
At case temperatures up to 25°C	·	7	w
At case temperatures above 25°C	Derate linearly at	0.04	w/°C
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	°C
LEAD TEMPERATURE (During soldering):			
At distances \geq 1/16 in. (1.58 mm) from seating plane for 10 s max. , .		230	°C

II. GROUP A TESTS. At Case Temperature (T_C) = 25°C.

STATIC

				TE	ST COND	DITION	S				
	CHARACTERISTIC	SYMBOL	DC Collec		DC Base		DC Curre	nt	LIMI.	тs	UNITS
			Volt	s	Volts	(N	lilliamp	eres)			
			V _{СВ}	V _{CE}	V _{BE}	1 _E	1 _B	lc	Min.	Max.	
*	Collector-Cutoff Current	^I CEO		30			0		-	.1	mA
	Collector-to-Base										
ĺ	Breakdown Voltage	V _{(BR)CBO}				0		0.3	65	-	V
	Collector-to-Emitter	V _{(BR)CEO}					0	0 to 200 ^a	40 ^b	-	V
	Breakdown Voltage	V _{(BR)CEV}			-1.5			0 to 200 ^a	65 ^b	_	V
	Emitter-to-Base				-						
	Breakdown Voltage	V _{(BR)EBO}				0.1		0	4	_	V
	Collector-to-Emitter										
ĺ	Saturation Voltage	V _{CE} (sat)					50	250	_	1	V
*	DC Forward Current										
	Transfer Ratio	h _{FE}		5				150	10	-	

DYNAMIC

	[TES	T COND	ITION	S				
CHARACTERISTIC	SYMBOL	Colle	DC DC DC Collector Base Current Volts Volts (Milliamperes)		LIN	IITS	UNITS			
		V _{СВ}	V _{CE}	V _{BE}	1 _E	I _B	l _C	Min.	Max.	1
Collector-to-Base Capacitance Measured at 1 MHz	C _{obo}	30			0			-	10	pF
RF Power Output Amplifier, Unneutralized At 175 MHz	POE		28					2.5 ^c		w

III. BURN-IN CONDITIONS


T_A = 25°C V_{CE} = 30 V P_T = 1 W

 $[^]aPulsed$ through an inductor (25 mH); duty factor = 50%. bMeasured at a current where the breakdown voltage is a minimum. $^cFor\ P_{1E}=2.5\ W$; minimum efficiency = 50%.

^{*}Recorded before and after burn-in for each device (serialized).



HR2N3632



Silicon N-P-N Overlay Transistor

For VHF Applications

Features:

- 13.5 W (MIN) output at 175 MHz Class C
- 10.0 W (Typ) output at 260 MHz Class C
- High Voltage Ratings
- Hermetic stud-type package
- All electrodes isolated from stud

The RCA-HR2N3632 is a high-reliability version of the RCA-2N3632. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3632 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3632 transistor in RCA data bulletin file No. 386.

I. MAXIMUM RATINGS, Absolute-Maximum Values:

· · · · · · · · · · · · · · · · · · ·			
COLLECTOR-TO-BASE VOLTAGE	v _{CBO}	65	V
With external base-to-emitter voltage V _{BE} = -1.5 V	V _{CEV}	65	V
With base open	V _{CEO}	40	V
EMITTER-TO-BASE VOLTAGE	V _{EBO}	4	V
CONTINUOUS COLLECTOR CURRENT	^I C	1.0	Α
TRANSISTOR DISSIPATION:	P _T		
At case temperatures up to 25°C		23	W
At case temperatures above 25°C	Derate linearly at	0.13	w/°c
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	°c
LEAD TEMPERATURE (During soldering):			
At distances ≥ 1/16 in (1.58 mm) from insulating wafer for 10 s max.		230	°c

II. GROUP A TESTS. At Case Temperature $(T_C) = 25^{\circ}C$.

STATIC

1					TEST CO	NDITIC	NS				
	CHARACTERISTIC	SYMBOL	Colle	-	DC Base		DC Curre		LIM	IITS	UNITS
ı			Vo		Volts	(1	Villiam				
			ν _{CB}	V _{CE}	V _{BE}	I _E	1 _B	l _C	Min.	Max.	
*	Collector-Cutoff Current	ICEO		30			0		-	0.25	mA
1	Collector-to-Base										
	Breakdown Voltage	V _{(BR)CBO}				0		0.5	65	-	V
	Collector-to-Emitter	V _{(BR)CEO}					0	0 to 200 ^a	40 ^b	_	٧
	Breakdown Voltage	V _{(BR)CEV}			-1.5			0 to 200 ^a	65 ^b	-	٧
- }	Emitter-to-Base										
	Breakdown Voltage	V _{(BR)EBO}				.25		0	4	-	٧
- {	Collector-to-Emitter										
	Saturation Voltage	V _{CE} (sat)					100	500	-	1	٧
*	DC Forward Current										
	Transfer Ratio	h _{FE}		5				300	10	-	

DYNAMIC

			TES	T CONDI	TIONS	3				
CHARACTERISTIC	SYMBOL	DC Collector Volts		DC Base Volts	DC Current (Milliamperes)		-	LIN	IITS	UNITS
		v _{cB}	V _{CE}	V _{BE}	1 _E	I _B	l _C	Min.	Max.	
Collector-to-Base Capacitance Measured at 1 MHz	C _{obo}	30			0			-	20	pF
RF Power Output Amplifier, Unneutralized At 175 MHz	P _{OE}		28					13.5 ^c		w
260 MHz			28					10 ^d		

III. BURN-IN CONDITIONS


$$T_A = 25^{\circ} C$$

 $V_{CB} = 30 V$
 $P_T = 2.6 W$

^aPulsed through an inductor (25 mH); duty factor = 50%. ^bMeasured at a current where the breakdown voltage is a minimum. ^cFor P_{IE} = 3.5 W; tyniciae efficiency = 70%. ^dFor P_{IE} = 3.0 W; typical efficiency = 60%. *Recorded before and after burn-in for each device (serialized).



HR2N3866



Silicon N-P-N Overlay Transistor

High-Gain Driver for VHF/UHF Applications in Military and Industrial Communications Equipment

Features:

- High power gain, unneutralized Class C amplifier
 - 1-W output at 400 MHz (10-dB gain)
 - 1-W output at 250 MHz (15-dB gain)
 - 1-W output at 175 MHz (17-dB gain)
 - 1-W output at 100 MHz (20-dB gain)

The RCA-HR2N3866 is a high-reliability version of the RCA-2N3866. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N3866 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N3866 transistor in RCA data bulletin file No. 80.

Low output capacitanceCobo = 3 pF max.

1. MAXIMUM RATINGS, Absolute-Maximum Values:

VCBO	55	V
VCER	55	V
VCEO	30	V
VERO	3.5	V
lc.	0.4	A
I _B	0.4	Α
PT		
·	5	w
	Derate at 0.0286	W/oC
	-65 to +200	°C
		_
	230	oC
	VCEO VEBO IC	VCER 55 VCEO 30 VEBO 3.5 IC 0.4 IB 0.4 PT 5 Derate at 0.0286 -65 to +200

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

1			TEST CON	DITIONS			-				
	CHARACTERISTIC	SYMBOL	DC VOLTAGE (V)		DC CURRENT (mA)			LIMITS	:	UNITS	
			VCE	VEB	1E	1 _B	lc	MIN.	MAX.		
	Collector Cutoff Current: Base-emitter junction reverse biased	ICEX	55	1.5				_	0.1	mA	
*	Base open	ICEO	28			0		-	20	μΑ	
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		0.1	55	-	V	
	Collector-to-Emitter Breakdown Voltage: With base open	V _{(BR)CEO}				0	5	30	_	v	
	With base connected to emitter through 10-ohm resistor	V _{(BR)CER}		0			5	55	-		
Ì	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0,1		0	3.5		٧	
1	Emitter-Cutoff Current	I _{EBO}		3.5				-	0.1	mA	
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				20	100	-	1.0	V	
*	DC Forward-Current Transfer Ratio	hFE	5				50	10	200		
ĺ	Thermal Resistance (Junction-to-Case)	R _{θJC}						-	35	°C/W	

DYNAMIC

TEST AND CONDITIONS	SYMBOL	FREQUENCY	LIMITS		UNITS
TEST AND CONDITIONS	STWIBOL	MHz	MIN.	MAX.	UNITS
Power Output (V _{CC} = 28 V): P _{IE} = 0.1 W	POE	400	1.0	_	w
Large-Signal Common-Emitter Power Gain ($V_{CC} \approx 28 \text{ V}$): $P_{IE} = 0.1 \text{ W}$	GPE	400	10	_	dB
Collector Efficiency (V _{CC} = 28 V): P_{IE} = 0.1 W, P_{OE} = 1 W, Source Impedance = 50 Ω	η _C	400	45	_	%
Magnitude of Common-Emitter, Small-Signal, Short-Circuit Forward-Current Transfer Ratio: $I_C = 50$ mA, $V_{CE} = 15$ V	h _{fe}	200	2.5	_	
Available Amplifier Signal Input Power, POE = 1 W, Source Impedance = 50 Ω	Pi	400	_	0.1	w
Common-Base Output Capacitance (V _{CB} = 28 V)	Cobo	1	-	3	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

 $T_A = 250 C$

V_{CB} = 28 V

PT = 1 W



HR2N5071



24-W (CW), 76-MHz Emitter-Ballasted Overlay Transistor

Silicon N-P-N Device for 24-Volt Applications in VHF Communications Equipment

Features:

- For class B or class C amplifiers
- For 24-V FM (30 to 76 MHz) communications
- 24 W output at 76 MHz with 9 dB gain (Min.)
- Low thermal resistances

The RCA-HR2N5071 is a high-reliability version of the RCA-2N5071. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5071 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5071 transistor in RCA data bulletin file No. 269.

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE V _{CB}	O 65	V
COLLECTOR-TO-EMITTER VOLTAGE V _{CE}	O 30	V
EMITTER-TO-BASE VOLTAGE V _{EB}	O 4	V
COLLECTOR CURRENT:		
ContinuousI _C	3.3	Α
Peak	10	Α
CONTINUOUS BASE CURRENT	1	Α
"TRANSISTOR DISSIPATION: P _T		
At case temperatures up to 25°C	70	W
At case temperatures above 25°C Dera	ates linearly at 0.4	W/°C
*TEMPERATURE RANGE:		
Storage and operating (junction)	-65 to 200	°C
LEAD TEMPERATURE (During soldering):		
At distances ≥ 1/32 in. (0.8 mm) from insulating wafer for 10 s max	230	°C

II. GROUP A TESTS. At Case Temperature (T_C) = 25 $^{\circ}$ C.

STATIC

					TEST CO	OITIO	NS				
	CHARACTERISTIC	SYMBOL	DC Collector Voltage-V		DC Base Voltage- V	DC Current mA			LIMITS		UNITS
		1	v _{CB}	V _{CE}	V _{BE}	I _E	I _B	l _C	MIN.	MAX.	
	Collector-Cutoff Current:			-							
*	With base open	CEO		30			0		-	5	mA
	With emitter open	СВО	60						_	10	
	Collector to Emitter										
	Sustaining Voltage:						l	ļ			
	With base open	V _{CEO} (sus)					0	200ª	30	-	v
	With external base-										
	to-emitter resistance	V _{CER} (sus)						200 ^a	40	-	
	$(R_{BE}) = 5 \Omega$,									
	Emitter-to-Base										
	Breakdown Voltage	V _{(BR)EBO}			ļ.		10	0	4	-	V
	DC Forward Current										
*	Transfer Ratio	h _{FE}		5				1 A	20	-	
	Thermal Resistance (Junction-to-Case)	$R_{ heta JC}$							_	2.5	°C/W

DYNAMIC

		TEST CONDITIONS					
CHARACTERISTIC	SYMBOL	DC Collector Supply (V _{CC})-V	Input Power (PIE)-W	Frequency (f) - MHz	MIN.	MAX.	UNITS
Power Output	POE	24	3	76	24	-	W
Power Gain	G _{PE}	24	3	76	9		dB
Available Amplifier Signal Input Power	P _i	Source impedance (Zg) = 50	P _{OE} = 24 W	76	-	3.	w ⁻
Collector Efficiency	η _C	24	3	76	60	-	%
Load Mismatch	LM	24 1.2		30	1	IO GO R = 3:1	
Collector-to-Base Capacitance	C _{obo}	V _{CB} = 30 V	_	1		85	pF

 $^{^{}a}$ Pulsed through a 25-mH inductor; duty factor = 50%; repetition rate \geq 60 Hz.

III. BURN-IN CONDITIONS

 $T_A = 25^{\circ} C$ $V_{CB} = 28 V$ $P_T = 2.6 W$

Recorded before and after burn-in for each device (serialized).



HR2N5090



High-Power Silicon N-P-N Overlay Transistor

High-Gain Type for Class A, B, or C Operation in VHF/UHF Circuits

Features:

- □ Maximum-safe-area-of-operation curve
- 1.2-W (min.) output at 400 MHz (7.8-dB gain)
- 1.6-W (typ.) output at 175 MHz (12-dB gain)

The RCA-HR2N5090 is a high-reliability version of the RCA-2N5090. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5090 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5090 transistor in RCA data bulletin file No. 270.

- □ Hermetic stud-type package
- All electrodes isolated from stud

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	V_{CBO}	55	V
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter resistance, RBE = 10 Ω	VCER	55	V
With base open	VCEO	30	V
EMITTER-TO-BASE VOLTAGE	V_{EBO}	3,5	V
CONTINUOUS COLLECTOR CURRENT	IC	0.4	Α
CONTINUOUS BASE CURRENT	ΙB	0.4	Α
TRANSISTOR DISSIPATION:	P_{T}		
At case temperatures up to 100° C		4	W
At case temperatures above 100° C	Derate linearl	y at 0.04	M\oC
TEMPERATURE RANGE:			
Storage and Operating (Junction)	-65	to +200	oC
LEAD TEMPERATURE (During Soldering):			
At distances \geq 1/16 in. (1.58 mm) from insulating wafer for 10 s max		230	oC

II. GROUP A TESTS, at Case Temperature (TC) = 25° C

STATIC

			TEST CONDITI	ONS						
	CHARACTERISTIC	SYMBOL	DC COLLECTOR VOLTAGE V	DC BASE VOLTAGE V	DC CURR mA	ENT		LIMITS		UNITS
			V _{CE}	V _{BE}	1E	IB	lc	MIN.	MAX.	
*	Collector Cutoff Current: With base open	CEO	28			0		_	0.02	
	With base-emitter junction reverse-biased	ICEV	55	-1.5				_	0,1	mA
	Emitter Cutoff Current	IEBO		3.5			0	_	0.1	mA
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0		0.1	55	_	V
	Collector-to-Emitter Sustaining Voltage: With base open	V _{CEO} (sus)				0	5	30	_	,
	With external base-to-emitter resistance (RBE) = 10 Ω	V _{CER} (sus)					5	55 a	_	V
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0.1		0	3.5	-	V
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				20	100	-	1.0	V
*	DC Forward-Current Transfer Ratio	hFE	5				50	10	200	
	Thermal Resistance (Junction-to-Case)	Rejc						-	25	oc/M

DYNAMIC

		TEST CONDIT	TEST CONDITIONS						
CHARACTERISTIC	SYMBOL	COLLECTOR POWER		INPUT POWER (PIE)	COLLECTOR CURRENT (IC)	FREQUENCY (f)	LIMIT	s	UNITS
		V	w	w	mA	MHz	MIN.	MAX.	
Power Output (Class C amplifier, unneutralized)	POE	V _{CC} = 28		0.2		400	1.2	-	w
Gain-Bandwidth Product	fT	V _{CE} = 15			50		500	-	MHz
Magnitude of Common Emitter, Small-Signal, Short-Circuit Forward-Current Transfer Ratio	h _{fe}	V _{CE} = 15			50		2.5	-	
Available Amplifier Signal Input Power	Pi		1.2			400	-	0.2	w
Collector Efficiency	η_{C}		1.2				45	-	%
Collector-to-Base Capacitance	C _{obo}	V _{CB} = 30				1 .	-	3.5	pF

^aPulse through a 25-mH inductor; duty factor = 0.05.

III. BURN-IN CONDITIONS

 $T_A = 250 C$


V_{CB} = 28 V

 $P_{T} = 1.75 \text{ W}$

^{*} Recorded before and after burn-in for each device (serialized).



HR2N5470



Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- □ 1-W output with 5-dB gain (min.) at 2 GHz
- 2-W output with 10-dB gain (typ) at 1 GHz

The RCA-HR2N5470 is a high-reliability version of the RCA-2N5470. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5470 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5470 transistor in RCA data bulletin file No. 350.

 Ceramic-metal hermetic package with low inductance and low parasitic capacitances

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	VCBO	55	V
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter resistance, RBE = 10 Ω	VCER	55	V
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	V
PEAK COLLECTOR CURRENT		0.4	Α
CONTINUOUS COLLECTOR CURRENT	lc	0.2	Α
TRANSISTOR DISSIPATION:	P_{T}		
At case temperatures up to 25° C		3.5	W
At case temperatures above 25° C		Derate at 0.02	W/oC
TEMPERATURE RANGE:			
Storage and operating (Junction)		-65 to +200	oC

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

			TEST C	ONDITIO	ONS					
	CHARACTERISTIC	SYMBOL	DC Collector Voltage (V)		DC Current (mA)	:		LIMIT	s	UNITS
			V _{CB}	V _{CE}	1E	1 _B	Ŀ	Min.	Max.	
٠	Collector Cutoff Current	ICES		50				-	1	mA
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		0.1	55	ı	٧
	Collector-to-Emitter Sustaining Voltage: With external base-to-emitter resistance (RBE) = 10 Ω	V _{CER} (sus)					5	55	-	v
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0.1		0	3.5	-	V
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				10	100	_	1.0	٧
	Collector-to-Base Capacitance (Measured at 1 MHz)	C _{cb}	30		0			-	3.0	pF
	RF Power Output (Common-Base Amplifier): At 2 GHz ^a	P _{OB}	28					1.0	_	w
*	Forward Current Transfer Ratio	hte		5			50	30	150	

a For $P_{IB} \approx 0.316$ W; minimum efficiency = 30%.

III. BURN-IN CONDITIONS

 $T_A = 250 C$

V_{CB} = 15 V

P_T ≈ 1 W

^{*}Recorded before and after burn-in for each device (serialized).



HR2N5916



High-Gain Silicon N-P-N Overlay Transistor

For VHF/UHF Communications Equipment

Features:

- Radial leads for microstripline circuits
- 2-W (min.) output at 400 MHz (10-dB gain)
- 2-W (typ.) output at 1 GHz (5-dB gain)

The RCA-HR2N5916 is a high-reliability version of the RCA-2N5916. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5916 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5916 transistor in RCA data bulletin file No. 425.

- Low-inductance, ceramic-metal hermetic package
- All electrodes isolated from stud

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	VCBO 5	5 V
With base open	V _{CEO} 2	4 V
EMITTER-TO-BASE VOLTAGE	V _{EBO} 3	5 V
CONTINUOUS COLLECTOR CURRENT	IC 0	2 A
TRANSISTOR DISSIPATION:	P _T	
At case temperatures up to 100° C		4 W
At case temperatures above 100° C	Derate linearly at 0.0	4 W/ºC
TEMPERATURE RANGE:		
Storage and Operating (Junction)	-65 to +20	0 °C
CASE TEMPERATURE (During Soldering):		
For 10 s max	23	0 °C

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

1			TEST CON	DITIONS							
	CHARACTERISTIC	SYMBOL	DC Collector Voltage	1				LIMIT	S	UNITS	
			VCE	V _{BE}	ΙE	¹в	lc	Min.	Max.		
*	Collector-to-Emitter Cutoff Current: Base-emitter junction shorted	ICES	30	0				_	1	mA	
	Collector-to-Emitter Breakdown Voltage:	V _(BR) CES		0			5a	55	-		
i	With base open	V _{(BR)CEO}					5 a	24	-	٧	
l	Emitter-to-Base Breakdown Voltage	V _(BR) EBO			0.1		0	3.5	-	v	
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				10	100	-	0.5	v	
*	Forward Current Transfer Ratio	hFE	5				50	30	150		
	Thermal Resistance: (Junction-to-Case)	R _{eJC}						-	25	°C/W	

DYNAMIC

		TEST CONDITIONS						
CHARACTERISTIC	SYMBOL	DC Collector Supply (VCC) - V	Output Power (POE) – W	Input Power (PIE) –W	Frequency (f) - MHz	LIA	LIMITS	
						Min.	Max.	
Power Output	POE	28		0.2	400	2.0	-	w
Power Gain	GPE	28	2		400	10	-	dB
Collector Efficiency	η _C	28		0.2	400	50	-	%
Collector-Base Capacitance	C _{cb}	30 (V _{CB})			1	-	4.5	pF

a Pulsed through a 25-mH inductor; duty factor = 50%

III. BURN-IN CONDITIONS

 $T_A = 250 C$


V_{CB} = 16 V

 $P_{T} = 1.3 W$

^{*}Recorded before and after burn-in for each device (serialized).



HR2N5918



10-W, 400-MHz High-Gain Silicon N-P-N Emitter-Ballasted Overlay Transistor

For VHF/UHF Communications Equipment

Features:

- 10-W output at 400 MHz (8-dB min. gain)
- Emitter-ballasting resistors
- Broadband performance (225-400 MHz)

The RCA-HR2N5918 is a high-reliability version of the RCA-2N5918. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5918 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5918 transistor in RCA data bulletin file No. 448.

- Low-inductance ceramic-metal hermetic package
- All electrodes isolated from stud
- Radial leads for stripline circuits

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-EMITTER VOLTAGE:

With base open	VCEO	30	V
COLLECTOR-TO-BASE VOLTAGE	VCBO	60	V
EMITTER-TO-BASE VOLTAGE	VEBO	4	V
CONTINUOUS COLLECTOR CURRENT	IC	0.75	Α
TRANSISTOR DISSIPATION:	PT		
At case temperatures up to 750 C		10	W
At case temperatures above 75° C	Derate linearly	at 0.08	W/oC
TEMPERATURE RANGE:			
Storage and Operating (Junction)	65 1	to +200	oC
CASE TEMPERATURE (During Soldering):			
For 10 s max.		230	oC.

II. GROUP A TESTS, at Case Temperature (Tc) = 25° C

STATIC

			TEST CON	DITIONS						
	CHARACTERISTIC	SYMBOL	DC Collector Voltage	ollector Base		DC Current mA			NITS	UNITS
			VCE	V _{BE}	1E	1 _B	lc	Min.	Max.	1
٠	Collector-to-Emitter Cutoff Current: Base-emitter junction shorted	ICES	30	0				-	5	mA
1	Collector-to-Emitter Breakdown Voltage:	V _{(BR)CES}		0			100a	60	-	v
	With base open	V _{(BR)CEO}					100a	30	_	
ı	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			1		0	4	-	v
*	Forward Current Transfer Ratio	hFE	4				500	10	200	
	Thermal Resistance, (Junction to Case)	$R_{\theta JC}$						-	12.5	oc/M

DYNAMIC

		TEST CONDIT	IONS				-	
CHARACTERISTIC	SYMBOL	DC Collector Supply (V _{CC}) – V	Output Power	Input Power (PIF) — W	Frequency	LIMITS		UNITS
		(ACC) - A	(FOE) - W	(F1E) — W	(1) — 101712	Min.	Max.	
Power Output	POE	28		1.59	400 .	10	_	w
Power Gain	GPE	28	10		400	8		dB
Collector Efficiency	$\eta_{\rm C}$	28	10		400	60	-	%
Collector-to-Base Output Capacitance	Cobo	30 (V _{CB})			1	-	13	pF

aPulsed through a 25-mH inductor; duty factor = 50%.

III. BURN-IN CONDITIONS

 $T_A = 250 C$

V_{CB} = 28 V

PT = 2.4 W

^{*}Recorded before and after burn-in for each device (serialized).



HR 2N5919A



16-W, 400-MHz, Silicon N-P-N Emitter-Ballasted Overlay Transistor

Overdrive Capability of 20 W Output

Features:

- 6-dB gain (min.) at 400 MHz with 16-W (min.) output
- Integral emitter-ballasting resistors
- Broadband performance (225-400 MHz)
- Low-inductance ceramic-metal hermetic package

The RCA-HR2N5919A is a high-reliability version of the RCA-2N5919A. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5919A are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5919A transistor in RCA data bulletin file No. 505.

- Radial leads for microstripline circuits
- All electrodes isolated from the stud

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-EMITTER VOLTAGE: With base open VCEO COLLECTOR-TO-BASE VOLTAGE 65 VCRO EMITTER-TO-BASE VOLTAGE VEBO CONTINUOUS COLLECTOR CURRENT IC TRANSISTOR DISSIPATION: PT 25 Derate at 0.2 W/oC TEMPERATURE RANGE: Storage and operating (Junction) -65 to +200 oc CASE TEMPERATURE (During Soldering):

oC

230

II. GROUP A TESTS, at Case Temperature (T_C) = 25 $^{\rm o}$ C

STATIC

ſ			TEST COND	ITIONS						
	CHARACTERISTIC	SYMBOL	Collector Base		DC Current mA			LIN	IITS	UNITS
l			VCE	V _{BE}	¹E	1 _B	¹c	Min.	Max.	
•	Collector-to-Emitter Cutoff Current: With base connected to emitter	ICES	30	0				-	10	mA
	Collector-to-Emitter Breakdown Voltage: With base connected to emitter	V _{(BR)CES}		0			200a	65	_	v
	With base open	V(BR)CEO				0	200 ⁸	30	-	
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			5		0	4	-	V
•[Forward Current Transfer Ratio	pEE	4				500	10	200	
	Thermal Resistance (Junction-to-Case)	RθJC						_	5.0	oc/M

aPulsed through a 25-mH inductor; duty factor = 50%

DYNAMIC

CHARACTERISTIC		TEST CONDITIONS							
	SYMBOL	DC Collector Supply	Input Power (P _{IE})-W	Power	Frequency (f)	Lir	MITS	UNITS	
		(V _{CC})-V			MHz	Min.	Max.		
Output Power		28	4.0		400	16	-	w	
Overdrive Objective Test	POE	28	7.0		400	20	-]"	
Power Gain	GPE	28		16	400	6	<u> </u>	dB	
Collector Efficiency	η _C	28	4.0		400	65	-	%	
Collector-to-Base Output Capacitance	Cobo	30 (V _{CB})			1	-	22	pF	

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS


 $T_A = 250 C$

V_{CB} = 28 V

 $P_{T} = 2.6 \text{ W}$



HR2N5920



2-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- 2-W output with 10-dB gain (min.) at 2 GHz
- 3-W output with 12-dB gain (typ.) at 1 GHz

The RCA-HR2N5920 is a high-reliability version of the RCA-2N5920. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5920 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5920 transistor in RCA data bulletin file No. 440.

- Ceramic-metal hermetic package with low inductance and low parasitic capacitances
- Stable common-base operation
- For coaxial, microstripline, and lumped-constant circuit applications
- Integral emitter-ballasting resistors

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	Vcвo	50	٧
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter resistance, R _{BE} = 10 Ω , sustaining	VCER (sus)	50	V
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	V
DC COLLECTOR CURRENT (Continuous)	IC	0.25	Α
TRANSISTOR DISSIPATION:	PT		
At case temperature up to 75° C		3.5	w
At case temperatures above 75° C, derate linearly		0.028	W/o C
For point of measurement of temperature (on collector terminal), see dimensional outling	ie.		
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	оC
CASE TEMPERATURE (During Soldering):			
For 10 s max		230	oC

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

			TEST CC	NOITION	ıs]		
	CHARACTERISTIC	SYMBOL	DC Colle or Base Voltage (DC Currer (mA)	ıt		LIN	IITS	UNITS
			VCE	V _{BE}	1E	I _B	lс	Mìn.	Max.	
*	Collector Cutoff Current	ICES	45	0				-	2	mA
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		1	50		V
	Collector-to-Emitter Breakdown Voltage: With external base-to-emitter resistance (RBE) = 10 Ω	V _{(BR)CER}					5	50	_	v
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0.1		0	3.5	-	v
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				10	100	_	1	v
*	Forward Current Transfer Ratio	hFE	5				100	20	200	
ſ	Thermal Resistance (Junction-to-collector terminal)	R _θ JCT						-	.30	oc/M

DYNAMIC

CHARACTERISTIC	SYMBOL	POWER INPUT PIB(W)	POWER OUTPUT POB(W)	SUPPLY VOLTAGE VCC(V)	FREQUENCY (f) GHz		Max.	UNITS
Power Output	РОВ	0.2	1	28	2	2	-	w
Power Gain	GPB	0.2	2.0	28	2	10	-	dB
.Collector Efficiency	η _C	0.2	2.0	28	2	40	-	%
Collector-to-Base Capacitance	C _{obo}			30 (V _{CB})	1 MHz		3	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

T_A = 250 C

V_{CB} = 15 V

P_T = 2 W



HR2N5921



5-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- 5-W output with 5.5-dB gain (typ.) at 2.3 GHz
- 5-W output with 7-dB gain (min.) at 2 GHz
- 10-W output with 11-dB gain (typ.) at 1.2 GHz

The RCA-HR2N5921 is a high-reliability version of the RCA-2N5921. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N5921 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N5921 transistor in RCA data bulletin file No. 427.

- Integral emitter-ballasting resistors
- Ceramic metal hermetic package with low inductance and low parasitic capacitances

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	V_{CBO}	50	V
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter resistance, RBE = 10 Ω	VCER	50	٧
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	V
DC COLLECTOR CURRENT (Continuous)	IC	0.7	Α
TRANSISTOR DISSIPATION:	P_{T}		
At case temperatures up to 25° C		14.5	W
At case temperatures above 25° C, derate linearly		0.083	M\oC
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to +200	oC.
CASE TEMPERATURE (During Soldering):			
For 10 s max		230	oC

II. GROUP A TESTS, at Case Temperature (Tc) = 25° C

STATIC

			TEST CC	NDITION	ıs						
	CHARACTERISTIC	SYMBOL	DC Collector or Base Voltage (V)		DC Current (mA)			LIN	IITS	UNITS	
			VCE	VBE	ΙE	ΙΒ	l _C	Min.	Max.		
*	Collector Cutoff Current	ICES	45	0				-	2	mA	
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		5	50	_	V	
	Collector-to-Emitter Breakdown Voltage: With external base-to-emitter resistance (RBE) = 10 Ω	V(BR)CER					10	50	_	v	
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	_	V	
ĺ	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				20	100	-	1	v	
*	Forward Current Transfer Ratio	hFE	5				500	20	200		
ı	Thermal Resistance (Junction-to-Flange)	$R\theta_{JF}$							12	°C/W	

DYNAMIC

		TEST CONDIT	rions				
CHARACTERISTIC	SYMBOL	Frequency (f) - GHz	DC Collector	7 "	MITS	UNITS	
	(1) -	(I) - GHZ	Supply Voltage (V _{CC}) - V	Min.	Max.		
Output Power PIB = 1 W	POB	2	28	5	T -	w	
Power Gain POB ≈ 5 W	GPB	2	28	7	T -	dB	
Collector Efficiency POB = 5 W	η _C	2	28	40	-	%	
Collector-to-Base Capacitance V _{CB} = 30 V	Cobo	1 MHz	-	-	8.5	pF	

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

 $T_C = 1250 C$

V_{CB} = 8 V

 $P_{T} = 3.2 \text{ W}$



HR2N6105



30-W, 400-MHz Broadband Emitter-Ballasted Silicon N-P-N Overlay Transistor

Features:

- 5-dB gain (min.) at 400 MHz with 30 watts (min.) output
- Emitter-ballasting resistors
- □ Broadband performance (225-400 MHz)
- Low-inductance ceramic-metal hermetic package

The RCA-HR2N6105 is a high-reliability version of the RCA-2N6105. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6105 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6105 transistor in RCA data bulletin file No. 504.

- Radial leads for microstripline circuits
- All electrodes isolated from the stud

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-EMITTER VOLTAGE:

With base open	VCEO	30	V
COLLECTOR-TO-BASE VOLTAGE	V _{CBO}	65	V
EMITTER-TO-BASE VOLTAGE	VEBO	4	V
CONTINUOUS COLLECTOR CURRENT	Ic	4.5	Α
TRANSISTOR DISSIPATION:	PT		
At case temperatures up to 75° C		36	W
At case temperatures above 75° C	Derate linearly at 0	.288	M\o'C
TEMPERATURE RANGE:			
Storage and operating (Junction)	-65 to +	+200	oC.
CASE TEMPERATURE (During Soldering):			
For 10 s max		230	oC

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

	CHARACTERISTIC		TEST CONDITIONS						
		SYMBOL	DC Voltage V		DC Currer mA	Current		итѕ	UNITS
			VCE	V _{BE}	ΙE	IC	Min.	Max.	
•	Collector-to-Emitter Cutoff Current: Base connected to emitter	ICES	30	o			_	10	mA
	Collector-to-Emitter Breakdown Voltage: With base connected to emitter	V(BR)CES		0		200ª	65	_	V
	With base open	V(BR)CEO				200a	30	_] *
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			5	0	4	_	V
٠	Forward Current Transfer Ratio	hFE	4			500	10	200	
	Thermal Resistance (Junction-to-Case)	RθJC					T	3.5	°C/W

^aPulsed through a 25-mH inductor; duty factor = 50%.

DYNAMIC

		TEST CONDI	TIONS	LIMITS				
CHARACTERISTIC	SYMBOL	DC Collector	Input	Output	Frequency	LIN	1113	UNITS
_		Supply (V _{CC}) - V	Power (PIE) — W	Power (POE) – W	(F) — MHz	Min.	Max.	
Output Power	POE	28	9.5		400	30	_	w
Overdrive Test	POEO	28	12.0		400	34	-	
Power Gain	GPE	28		30	400	5	-	dB
Collector Efficiency	η_{C}	28	9.5		400	65	-	%
Collector-to-Base Output Capacitance	Cobo	30 (V _{CB})			1	-	35	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS


 $T_A = 250 C$

V_{CB} = 28 V

 $P_{T} = 2.6 \text{ W}$



HR2N6265



2-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- VSWR capability of ∞: 1 at 2 GHz
- 2-W output with 8.2-dB gain (min.) at 2 GHz
- 3-W output with 12-dB gain (typ.) at 1 GHz

The RCA-HR2N6265 is a high-reliability version of the RCA-2N6265. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6265 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6265 transistor in RCA data bulletin file No. 543.

- Ceramic-metal hermetic stripline package with low inductance and low parasitic capacitances
- For microstripline and lumped-constant circuit applications

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	VCBO	50	V
With external base-to-emitter resistance, R _{BE} = 10 Ω	VCER	50	V
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	V
CONTINUOUS COLLECTOR CURRENT	IC	0.275	Α
TRANSISTOR DISSIPATION:	PŢ		
At case temperature up to 75° C		6.25	W
At case temperature above 75° C	Derate linea	rly at 0.05	W/ºC
TEMPERATURE RANGE:			
Storage and operating (Junction)	(65 to +200	oC
CASE TEMPERATURE (During Soldering):			
For 10 s max.		230	oC

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

	CHARACTERISTIC		TEST CONDITIONS							
		SYMBOL	DC Collector or Base Voltage (V)		DC Current (mA)			LIV	IITS	UNITS
			VCE	BBE	ΙΕ	IB	lc	Min.	Max.	
٠	Collector Cutoff Current	ICES	45	0				_	2	mA
ļ	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		5	50		v
١	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	_	v
	Collector-to-Emitter Breakdown Voltage: External base-to-emitter resistance RBE = 10 Ω	V _(BR) CER					10	50	_	V
٠ [Forward Current Transfer Ratio	hFE	5				100	10	200	
	Thermal Resistance (Junction-to-Flange)	R $ heta$ JF						-	20	°C/W

DYNAMIC

CHARACTERISTIC	SYMBOL	POWER INPUT PIB(W)	POWER OUTPUT POB(W)	SUPPLY VOLTAGE V _C (V)	FREQUENCY (f) GHz	LIM Min.	Max.	UNITS
Power Output	РОВ	0.3		28	2	2	_	w
Power Gain	GPB	0.3	2.0	28	2	8.2	_	dB
Collector Efficiency	η_{C}	0.3	2.0	28	2	33	-	%
Collector-to-Base Capacitance	C _{obo}			30 (V _{CB})	1 MHz	-	5	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

T_A = 250 C

V_{CB} = 15 V

P_T = 2 W



HR2N6266



5-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators,and Frequency Multipliers

Features:

- □ Emitter-ballasting resistors
- USWR capability of ∞: 1 at 2 GHz
- □ 5-W output with 7-dB gain (min.) at 2 GHz

The RCA-HR2N6266 is a high-reliability version of the RCA-2N6266. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6266 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6266 transistor in RCA data bulletin file No. 544.

- □ 13.5-W output with 11-dB gain (typ.) at 1 GHz
- Ceramic-metal hermetic stripline package with low inductance and low parasitic capacitances
- Stable common-base operation
- For microstripline, stripline, and lumped-constant circuit applications

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	V _{CBO}	50	٧
With external base-to-emitter resistance, RBE = 10 Ω	VCER	50	V
EMITTER-TO-BASE VOLTAGE	V _{EBO}	3.5	V
CONTINUOUS COLLECTOR CURRENT	Ic	1	Α
TRANSISTOR DISSIPATION:	P _T		
At case temperature up to 75° C		14.8	W
At case temperature above 75° C	Derate linearly at (0.118	W/oC
TEMPERATURE RANGE:			
Storage and operaging (Junction)	-65 to	+200	oC
CASE TEMPERATURE (During Soldering):			
For 10 s max		230	oC

II. GROUP A TESTS, at Case Temperature (TC) = 25° C

STATIC

		SYMBOL	TEST C	ONDITI	ONS					
	CHARACTERISTIC		DC Collector or Base Voltage (V)		DC Current (mA)			LIMITS		UNITS
			VCE	V _{BE}	ΙΕ ·	IВ	lc	Min.	Max.	
+	Collector-Cutoff Current	ICES	45	0				-	2	mA
1	Collector-to-Base Breakdown Voltage	V _(BR) CBO			0		5	50	_	v
ĺ	Emitter-to-Base Breakdown Voltage	B(BR)EBO			0.1		0	3.5	-	٧
	Collector-to-Emitter Breakdown Voltage With external base-to-emitter resistance (RBE) = 10 Ω	V _{(BR)CER}					10	50	_	v
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				20	100	-	1.	v
٠	Forward Current Transfer Ratio	hFE	5				100	15	200	
	Thermal Resistance (Junction-to-Flange)	R∂JF						-	8.5	oc/M

DYNAMIC

		TEST CONDITIONS				
CHARACTERISTIC	SYMBOL	Frequency (f) — GHz	DC Collector Supply Voltage	LIM	IITS	UNITS
			(V _{CC}) - V	Min.	Max.]
Output Power, P _{IB} = 1 W	РОВ	2	28	5		w
Power Gain, POB = 5 W	GPB	2	28	7	-	dB
Collector Efficiency, POB = 5 W	η _C	2	28	33	-	%
Collector-to-Base Capacitance V _{CB} = 30 V	C _{obo}	1 MHz		-	10	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

T_C = 135° C


V_{CB} = 8 V

P_T = 3.2 W

Solid State

RF Power Transistors

HR2N6267



RCA HF-28 PACKAGE H-1712

10-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For UHF/Microwave Power Amplifiers, Microwave Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- Emitter-ballasting resistors
- 10-W output with 7-dB gain (min.) at 2 GHz (28 V)
- 8-W output with 6-dB gain (typ.) at 2.3 GHz (28 V)

The RCA-HR2N6267 is a high-reliability version of the RCA-2N6267. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6267 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 2N6267 transistor in RCA bulletin file No. 545.

- VSWR capability of 10:1 at 2 GHz
- Ceramic metal hermetic stripline package with low inductance and low parasitic capacitances
- Stable common-base operation
- For microstripline, stripline, and lumped-constant circuit applications

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	V _{CBO} 50	V
COLLECTOR-TO-EMITTER VOLTAGE:		
With external base-to-emitter resistance, RBE = 10 Ω	V _{CER} 50	V
EMITTER-TO-BASE VOLTAGE	V _{EBO} 3.5	V
CONTINUOUS COLLECTOR CURRENT	IC 1.5	Α
TRANSISTOR DISSIPATION:	PT	
At case temperature up to 75° C	21	W
At case temperature above 75° C	Derate linearly at 0.168	W/oC
TEMPERATURE RANGE:		
Storage and Operating (Junction)	-65 to +200	oC
	-65 to +200	oC

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

			TEST CON	DITIONS			-			
	CHARACTERISTIC	SYMBOL	DC Collector or Base Voltage (V)		DC Current (mA)			LIN	IITS	UNITS
			V _{CE}	V _{BE}	ΙE	ΙΒ	Ic	Min.	Max.	
*	Collector Cutoff Current	ICES	45	0				-	2	mA
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		5	50	_	V
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0.1		0	3.5	-	V
	Collector-to-Emitter Breakdown Voltage: With external base-to-emitter resistance (RBE) = 10 Ω	V _(BR) CER					10	50	_	v
ļ	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				20	100		1	V
•	Forward Current Transfer Ratio	hFE	5				100	15	200	
	Thermal Resistance (Junction-to-Flange)	R _{0JF}						-	6	oc/M

DYNAMIC

		TEST CONDIT	rions	LIMITS			
CHARACTERISTIC	SYMBOL	Frequency (f) - GHz	DC Collector Supply Voltage			UNITS	
		(,, (,,,	(V _{CC}) – V	Min.	Max.	1	
Output Power, P _{JB} = 2 W	POB	2	28	10	-	w	
Power Gain, POB ≈ 10 W	GPB	2	28	7	-	dB	
Collector Efficiency, POB = 10 W	η _C	2	28	35	-	%	
Collector-to-Base Capacitance, V _{CB} = 30 V	Cobo	1 MHz		-	13	pF	

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

TC = 1450 C

VCB = 8 V

PT = 3.2 W



HR2N6268 HR2N6269



6.5- and 2-W, 2.3-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistors

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- Designed for 20 to 24-V equipment
- Emitter-ballasting resistors

The RCA-HR2N6268 and RCA-HR2N6269 are high-reliability versions of the RCA-2N6268 and RCA-2N6269. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2N6268 and HR2N6269 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic 2N6268 and 2N6269 transistors in RCA data bulletin file No. 546.

- VSWR capability of 10:1 at 2.3 GHz
- 2-W output with 7-dB gain (min.) at 2.3 GHz (HR2N6268)
- 6.5-W output with 5-dB gain (min.) at 2.3 GHz (HR2N6269)
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2N6268	HR2N6269	
COLLECTOR-TO-BASE VOLTAGE	V _{CBO}	45	45	V
With external base-to-emitter resistance, R _{BE} = 10 Ω	VCER	45	45	V
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	3.5	٧
CONTINUOUS COLLECTOR CURRENT	lc	0.350	1.5	Α
TRANSISTOR DISSIPATION:	PT			
At case temperature up to 75° C		6.25	21	W
At case temperature above 75° C Derate linearly at		0.05	0.168	W/oC
TEMPERATURE RANGE:				
Storage and operating (Junction)		65 1	to +200	оС
CASE TEMPERATURE (During Soldering):				
For 10 s max			230	oc

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

I			TEST CONDITIONS LIMITS									
	CHARACTERISTIC	SYMBOL	DC COLLECTOR OR BASE VOLTAGE (V) VCE VBE			CURRENT (mA)		HR2N6268		HR2N6269		UNITS
٠	Collector Cutoff Current	ICES	40	0	, <u>e</u>	чь	<u>, , , , , , , , , , , , , , , , , , , </u>	-	2	-	2	mA
	Collector-to-Base Breakdown Voltage	V(BR)CBO			0		5	45	-	45	. .	v .
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			0.1		0	3.5	_	3.5	_	.v
	Collector-to-Emitter Breakdown Voltage With external base- to-emitter resistance (RBE) = 10Ω	V(BR)CER					. 10	45	_	45	-	>
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				10 20	100 100	-	1 –	_	1	v ·
	Thermal Resistance (Junction-to-Flange)	R _θ JF							20	_	6	oc/M
١.	Forward Current Transfer Ratio	h _{FE}	5				100	10	200	15	200	

DYNAMIC								
		TEST CON	DITIONS					
CHARACTERISTIC	SYMBOL	FREQUENCY (f) – GHz	DC COLLECTOR SUPPLY	HR2N6268		HR2N6269		UNITS
			VOLTAGE (V _{CC}) – V	MIN.	MAX.	MIN.	MAX.	
Output Power, P _{IB} = 0.4 W = 2 W	P _{OB}	2.3 2.3	22 22	2	-	- 6.5	1 1	W
Power Gain, P _{OB} = 2 W = 6.5 W	G _{PB}	2.3 2.3	22 22	7	-	 5	_	dB
Collector Efficiency, P _{OB} = 2 W = 6.5 W	η _C	2.3 2.3	22 22	33 _	-	32	1 -	%
Collector-to-Base Capacitance V _{CB} = 30 V	C _{obo}	1 MHz		-	5.5	_	13	рF


^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

	HR2N6268	HR2N6269	
TA	25	_	οС
TC	-	145	οс
VCB	15	8	٧
PT	2	3.2	w



HR2001



RCA HF-46

(RCA HF-46 can also be supplied without flange upon request.)

H-1796

1-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistor

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- 1-W output with 7-dB gain (min.) at 2 GHz, 28 V
- Load VSWR capability of 10:1 at 2 GHz
- Emitter-ballasting resistors
- Stable common-base operation
 - Ceramic-metal hermetic stripline package with low inductance and low parasitic capacitances
 - For stripline, microstripline, and lumped-constant circuits

The RCA-HR2001 is a high-reliability version of the RCA-2001. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2001 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic RCA-2001 transistor in RCA data bulletin file No. 759.

I. MAXIMUM RATINGS, Absolute-Maximum Values:			
COLLECTOR-TO-BASE VOLTAGE	VCBO	50	٧
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	٧
TRANSISTOR DISSIPATION:	P_{T}		
At case temperature up to 75°C		5	W
At case temperature above 75^{o} C Derate linearly at		0.04	W/oC
TEMPERATURE RANGE:			
Storage and operating (Junction)		-65 to +200	oC
LEAD TEMPERATURE (During soldering):			
At distances ≥ 0.02 in. (0.5 mm) from seating plane			_
for 10 s max		230	oC

ELECTRICAL CHARACTERISTICS, at Case Temperature (T_C) = $25^{\circ}C$ STATIC

	,		Т	EST CON	DITION	S	LIN	IITS	
	CHARACTERISTIC	SYMBOL	Voltage V dc		Current mA dc		RCA2001		UNITS
			VCE	V _{CB}	ΙE	lc	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	СВО		28	0		-	0.5	mA
	Collector-to-Base Breakdown Voltage	V _(BR) CBO			0	5	50		٧
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0.1	0	3.5	-	٧
	Thermal Resistance: (Junction-to-Case)	$R_{ heta JC}$					1	25	oc/w
*	Forward Current Transfer Ratio	hFE	5			100	15	120	

DYNAMIC

			TEST CONDITION	ONS		LIN	1ITS	
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz		WER N	RCA	2001	UNITS
		Vcc	f	PIB	РОВ	MIN.	MAX.]
Output Power	POB	28	2	0.2		1	_	W
Large-Signal Common-Base Power Gain	GPB	28	2		1	7	_	dB
Collector Efficiency	η_{C}	28	2		1	30	_	%
Collector-to-Base Output Capacitance	C _{obo}	V _{CB} = 28	1 MHz			-	3	ρF

^{*} Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

T_C = 130°C

V_{CB} = 15 V

 $P_{T} = 1.9 W$



HR2003 HR2N6390



RCA HF-46 (RCA HF-46 can also be supplied without flange upon request.)
H-1796

and Frequency Multipliers

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators,

Features:

- 2.5-W output with 7-dB gain (min.) at 2 GHz, 28 V (HR2003)
- 3-W output with 8-dB gain (min.) at 2 GHz, 28 V (HR2N6390)
- The RCA-HR2003 and RCA-HR2N6390 are high-reliability versions of the RCA 2003 and RCA 2N6390. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2003 and HR2N6390 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA 2003 and 2N6390 transistors in RCA data bulletin file No. 626.
- Load-VSWR capability of ∞: 1 at 2 GHz

2.5- and 3-W, 2-GHz, Emitter-Ballasted

Silicon N-P-N Overlay Transistors

- Emitter-ballasting resistors
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2003	HR2N6390	
COLLECTOR-TO-BASE VOLTAGE	VCBO	50	50	V
With external base-to-emitter resistance, RBE = 10 Ω	VCER	50	50	V
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	3.5	V
CONTINUOUS COLLECTOR CURRENT	lc	1	1	Α
TRANSISTOR DISSIPATION:	PT			
At case temperature up to 75° C		8.34	8.34	W
At case temperature above 75° C Derate linearly at		0.067	0.067	W/oC
TEMPERATURE RANGE:				
Storage and operating (Junction)		-65 t	o +200	°C
LEAD TEMPERATURE (During Soldering):				
At distances \geq 0.02 in. (0.5 mm) from seating plane for 10 s max			230	oC

II. GROUP A TESTS, at Case Temperature (Tc) = 25° C

STATIC

-			TES	T COND	ITION	IS		LIM	ITS		
	CHARACTERISTIC	SYMBOL		tage dc		rent dc	HR200	3	HR2N6	390	UNITS
			VCE	VCB	ΙE	Ic	MIN.	MAX.	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	ІСВО		28	0		1	0.5	1	_	mA
	With emitter connected to base	ICES	45				-	ı	-	2	
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0	1 2	50 -	-	- 50		V
	Collector-to-Emitter Breakdown Voltage: With external base-to- emitter resistance (RBE) = 10 Ω	V(BR)CER				5	50	_	50	_	V
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			1	0	3.5	-	3.5	-	٧
*	Forward Current Transfer Ratio	hFE	10			50	20	120	20	120	
	Thermal Resistance: (Junction-to-Case)	$R_{ heta}$ JC					-	15	-	15	°C/W

DYNAMIC

		Т	EST CONDITION	S			LIN	IITS		
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz	POV		HR20	03	HR2N	6390	UNITS
	İ	Vcc	f	PIB	POB	MIN.	MAX.	MIN.	MAX.	
Output Power	РОВ	28 28	2 2	0.5 0.475		2.5 -		3	-	W
Large-Signal Common-Base Power Gain	GPB	28 28	2 2		2.5	7 –	_ _	- 8	_ _	dB
Collector Efficiency	ηC	28 28	2 2		2.5 3	30 -	_	- 30	_	%
Collector-to-Base Output Capacitance	C _{obo}	V _{CB} = 28	1 MHz			_	5		5	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

 $T_A = 25^{\circ} C$

V_{CB} = 15 V

P_T = 2 W



HR2005 HR2N6391



RCA HF-46 (RCA HF-46 can also be supplied without flange upon request.)

5-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistors

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- 5-W output with 7-dB gain (min.) at 2 GHz, 28 V for both types
- Load-VSWR capability of ∞: 1 at 2 GHz

The RCA-HR2005 and RCA-HR2N6391 are high-reliability versions of the RCA2005 and RCA-2N6391. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2005 and HR2N6391 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA2005 and 2N6391 transistors in RCA data bulletin file No. 627.

- □ Emitter-ballasting resistors
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2005	HR2N6391	
COLLECTOR-TO-BASE VOLTAGE	V _{CBO}	50	50	٧
With external base-to-emitter resistance, RBE = 10 Ω	VCER	50	50	V
EMITTER-TO-BASE VOLTAGE	VEBO	· 3.5	3.5	V
CONTINUOUS COLLECTOR CURRENT	Ic	2.5	2.5	Α
TRANSISTOR DISSIPATION:	PT			
At case temperature up to 75° C		16.7	16.7	W
At case temperature above 75° C Derate linearly at		0.133	0.133	W/oC
TEMPERATURE RANGE:				
Storage and operating (Junction)		–65 1	to +200	oC .
LEAD TEMPERATURE (During Soldering):				
At distances \geq 0.02 in. (0.5 mm) from seating plane for 10 s max			230	oC

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

			TES	T COND	ITION	IS		LIM	ITS		
	CHARACTERISTIC	SYMBOL		tage dc		rent dc	HR200	05	HR2N6	391	UNITS
			VCE	VCB	ΙE	IC	MIN.	MAX.	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	ІСВО		28	0		_	0.5	-	-	mA
	With emitter connected to base	CES	45					_	_	3	
	Collector-to-Base Breakdown Voltage	V _(BR) CBO			0	1 5	50 -	1 1	- 50	1 1	٧
	Collector-to-Emitter Breakdown Voltage: With external base-to- emitter resistance (RBE) = 10 \Omega	V(BR)CER		,		5	50	-	50	-	V
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			1	0	3.5	-	3.5	_	٧
*	Forward Current Transfer Ratio	hFE	10			200	20	120	20	120	
	Thermal Resistance: (Junction-to-Case)	R _θ JC					-	7.5	J	7.5	°C/W

DYNAMIC

		Т	EST CONDITION	IS			LIN	11TS		
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz	POV V		HR20	05	HR2N	6391	UNITS
		Vcc	f	PIB	РОВ	MIN.	MAX.	MIN.	MAX.	
Output Power	РОВ	28	2	1	}	5	_	5	-	w
Large-Signal Common-Base Power Gain	GPB	. 28	2		5	7	_	7	_	dB
Collector Efficiency	η _C	28	2		5	30	_	30	-	%
Collector-to-Base Output Capacitance	C _{obo}	V _{CB} = 28	1 MHz			-	9	-	9	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

T_C = 135^o C

V_{CB} = 8 V

 $P_{T} = 3.2 \text{ W}$



HR2010 HR2N6392 HR2N6393



RCA HF-46 (RCA HF-46 can also be supplied without flange upon request.)

data bulletin file No. 628.

H-1796

10-W, 2-GHz, Emitter-Ballasted Silicon N-P-N Overlay Transistors

For Use in Microwave Power Amplifiers, Fundamental-Frequency Oscillators, and Frequency Multipliers

Features:

- □ 10-W output with 7-dB gain (min.) at 2 GHz, 28 V (HR2N6393)
- 10-W output with 5-dB gain (min.) at 2 GHz, 28 V (HR2010, HR2N6392)

The RCA-HR2010, RCA-HR2N6392, and RCA-HR2N6393 are high-reliability versions of the RCA 2010, RCA-2N6392, and RCA-2N6393. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR2010, HR2N6392, and HR2N6393 are shown below. The basic electrical characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA2010, 2N6392, and 2N6393 transistors in RCA

- □ Load-VSWR capability of 10:1 at 2 GHz
- Emitter-ballasting resistors
- Stable common-base operation

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR2010	HR2N6392	HR2N6393	
COLLECTOR-TO-BASE VOLTAGE	V _{CBO}	50	50	45	V
With external base-to-emitter resistance, RBE = 10 Ω	VCER	50	50	45	V
EMITTER-TO-BASE VOLTAGE	V_{EBO}	3.5	3.5	3.5	V
CONTINUOUS COLLECTOR CURRENT	l _C	3.5	3.5	3.5	Α
TRANSISTOR DISSIPATION:	PT				
At case temperature up to 75° C		21	21	21	W
At case temperature above 75° C Derate linearly at		0.167	0.167	0.167	W/oC
TEMPERATURE RANGE:					
Storage and operating (Junction)			-65 to +200		oC
LEAD TEMPERATURE (During Soldering):					
At distances ≥ 0.02 in. (0.5 mm) from seating plane for 10 s max.			230		°С

II. GROUP A TESTS, at Case Temperature $(T_C) = 25^{\circ} C$

STATIC

į			TEST	CON	DIT	IONS			LIN	IITS			
	CHARACTERISTIC	SYMBOL		ltage dc		rrent A dc	HR	2010	HR2I	N6392	HR2N	6393	UNITS
	<u>.</u>		VCE	Vсв	ΙE	IC	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
•	Collector Cutoff Current: With emitter open	ІСВО		28			-	0.5	-	_	_	_	mA
	With emitter connected to base	ICES	45 40				-	1 1	1 1	თ	1 1	3	"'^
	Collector-to-Base Breakdowń Voltage	V _(BR) CBO			0	5	50	-	50	1	45	1	٧
	Collector-to-Emitter Breakdown Voltage: With external base-to- emitter resistance (RBE) = 10 Ω	V _(BR) CER				5	50	-	50	_	45	-	V
	Emitter-to-Base Breakdown Voltage	V(BR)EBO			1	0	3.5	-	3.5	-	3.5	-	٧
•	Forward Current Transfer Ratio	hFE	10			500 ^a	20	120	20	120	20	120	
	Thermal Resistance: (Junction-to-Case)	R _θ JC					_	6	_	6	_	6	oc/w

a Pulse test: pulse duration = 80 μ s

DYNAMIC

		TES	T CONDITION	S				LIN	IITS			
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz		VER N	HR2	010	HR2I	N6392	HR2N	16393	UNITS
		Vcc	f	PIB	Ров	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Output Power	РОВ	28 28	2 2	2		- 10	_	- 10		10 -	-	w
Large-Signal Common-Base Power Gain	GpB	28	2		10	5	_	5	_	7	_	dB
Collector Efficiency	ηс	28	2		10	33		33	_	35	_	%
Collector-to-Base Output Capacitance	C _{obo}	V _{CB} = 28	1 MHz			-	10	_	11		11	pF

^{*}Recorded before and after burn-in for each device (serialized).

III. BURN-IN CONDITIONS

 $T_C = 145^{\circ} C$

V_{CB} = 8 V

 $P_{T} = 3.2 \text{ W}$



HR3001 HR3003 HR3005



RCA HF-46 (RCA HF-46 can also be supplied without flange upon request.)

H-1796

1-W, 2.5-W, and 4.5-W, 3-GHZ, Emitter-Ballasted N-P-N Transistors

Features:

- 1-W output with 7-dB gain (min.) at 3 GHz (HR3001)
- 2.5-W output with 5-dB gain (min.) at 3 GHz (HR3003)
- 4.5-W output with 5-dB gain (min.) at 3 GHz (HR3005)
- Emitter-ballasting resistors
- Stable common-base operation

The RCA-HR3001, RCA-HR3003, and RCA-HR3005 are high-reliability versions of the RCA3001, RCA3003, and RCA3005. They are specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR3001, HR3003, and HR3005 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are the same as those given for the basic RCA3001, RCA3003, and RCA3005 transistor in RCA data bulletin file No. 657.

- Hermetic stripline package with low inductances and low parasitic capacitances
- Load-VSWR capability of 10:1 at 3 GHz

I. MAXIMUM RATINGS, Absolute-Maximum Values:		HR3001	HR3003	HR3005		
COLLECTOR-TO-BASE VOLTAGE	Vcво	50	50	50	V	
EMITTER-TO-BASE VOLTAGE	VEBO	3.5	3.5	3.5	V	
TRANSISTOR DISSIPATION:	PT					
At case temperature up to 75° C		5	8.34	14.7	W	
At case temperature above 75° C Derate linearly at		0.04	0.067	0.118	W/oC	
TEMPERATURE RANGE:						
Storage and operating (Junction)			-65 to +20	0	οС	
LEAD TEMPERATURE (During Soldering):						
At distances \geq 0.02 in. (0.5 mm) from seating plane for 10 s max			23	0	οС	

II. GROUP A TESTS, at Case Temperature (T_C) = 25° C

STATIC

1			TEST	CON	DITIC	NS			LIN	MITS			
	CHARACTERISTIC	SYMBOL		tage dc	Curr mA		HR3	001	HR30	003	HR30	005	UNITS
			VCE	v_{CB}	1E	ıc	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
*	Collector Cutoff Current: With emitter open	ІСВО		28	0		1	0.5	-	0.5	1	0.5	mA
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0	5	50	-	50	-	50	-	٧
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0.1	0	3.5	-	3.5	-	3.5	_	V
*	Forward Current Transfer Ratio	hFE	5			100	15	120	15	120	15	120	
	Thermal Resistance: (Junction-to-Case)	$R_{ heta JC}$					-	25	_	15	-	8.5	°C/W

DYNAMIC

		TEST CONDITIONS						LIN	/IITS			
CHARACTERISTIC	SYMBOL	VOLTAGE V dc	FREQUENCY GHz	POWER W		HR3001		HR3003		HR3005		UNITS
		' V _{CC}	f	PIB	POB	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
		28	3	0.2		1.0	_	_	-	-	-	
Output Power	Ров	28	3	0.8		-	-	2.5		-	-	w
		28	3	1.4		-	_	1		4.5	_	
Large-Signal		28	3		1.0	7	-	_	_	-	-	
Common-Base	GPB	28	3	į	2.5	-	-	5	-	-	-	dB
Power Gain	,	28	3		4.5	_	-	-	_	5	_	
		28	3		1.0	30	_	_	_	-	-	
Collector Efficiency	η_{C}	28	3	[2.5	_	- 1	30	-	_	-	%
,	28	3		4.5	-	ı	-		30	-		
Collector-to-Base Output Capacitance	C _{obo}	V _{CB} = 28	1 MHz			_	3	_	5		7	pF

^{*}Recorded before and after burn-in for each device (serialized).


III. BURN-IN CONDITIONS

	HR3001	HR3003	HR3005	
T_A	_	25	_	οС
TC	130	_	145	οС
VCB	15	15	8	٧
PT	1.9	2.0	3.2	W





HR40915



0.2-to-1.4-GHz Low-Noise Silicon N-P-N Transistor

For High-Gain Small-Signal Applications

Features:

- Low noise figure:
 - NF = 2.5 dB (max.) with 11 dB gain at 450 MHz
 - = 3.0 dB (typ.) at 890 MHz
 - = 4.5 dB (typ.) at 1.3 GHz
- High gain-bandwidth product ■ Large dynamic range
- High gain (tuned, unneutralized):
 - GPF = 14 dB (min.) at 450 MHz Low distortion
 - - = 6.5 dB (tvp.) at 1.3 GHz

The RCA-HR40915 is a high-reliability version of the RCA-40915. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR40915 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 40915 transistor in RCA data bulletin file No. 574.

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	v _{cвo}	35	٧
COLLECTOR-TO-EMITTER VOLTAGE	V _{CEO}	15	٧
EMITTER-TO-BASE VOLTAGE	V _{EBO}	3.5	٧
CONTINUOUS COLLECTOR CURRENT	^I C	40	mA
TRANSISTOR DISSIPATION:	P_{T}		
At ambient temperatures up to 25°C		200	mW
At ambient temperatures above 25°C	Derate linearly at	1.14	mW/°C
TEMPERATURE RANGE:			
Storage and Operating (Junction)		-65 to + 200	°c

II. GROUP A TESTS, At Ambient Temperature (T_A) = 25°C.

_										
1				TEST C	ONDIT	IONS				
	CHARACTERISTIC	SYMBOL	COLLE VOLT (V	CTOR AGE	CI	DC JRREN (mA)	ΙΤ	LIN	LIMITS	
			V _{CB}	V _{CE}	ΙE	·IВ	1 _C	MIN.	MAX.	
	STATIC									
*	Collector Cutoff Current	^I СВО	10		0			-	20	nA
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		0.01	35		٧
	Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}				0	0.1	15	-	٧
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}		,	0.01		0	3.5	-	٧
*	DC Forward-Current Transfer Ratio	hFE		10			3	20	-	-
	Thermal Resistance: (Junction-to-Ambient)	^R ∂JA						_	880	°C/W
	DYNAMIC			1						
	Device Noise Figure (f = 450 MHz)	NF		10			1.5	1	2.5	dB
	Small-Signal Common-Emitter Power Gain (f = 450 MHz) Unneutralized Amplifier	G _{PE}		10			1.5	14		dB
	At minimum noise figure	G _{PE}		10			1.5	11.0	-	dB
	Collector-to-Base Output Capacitance (f = 1 MHz)	C _{obo}	10		0			-	1.0	pF

^{*}Recorded before and after burn-in for each device (serialized).


III. BURN-IN CONDITIONS

T_A = 25°C V_{CB} = 15 V P_T = 0.2 W





HR41039



Silicon N-P-N Overlay Transistor

For VHF Broadband Amplifiers in CATV and MATV Equipment

Features:

- Low Device Noise Figure:
 - 200-MHz narrow-band (30 mA) = 3 dB max. 60-MHz narrow-band (30 mA) = 2.2 dB max. 50-250-MHz broadband = 6.5 dB typ.
- High Gain:

 G_{PE} (200 MHz, 30 mA) = 15 dB min. G_{VE} (50-250 MHz, broadband) = 10 dB typ. f_{T} (30 mA) = 1.8 GHz min.

■ Low Distortion:

Cross-modulation (40 dBmV, 17 V, 60 mA) = -67 dB typ. IMD (50 dBmV, 17 V, 60 mA) = -55 dB typ.

■ Collector-to-Base Time Constant:

(f = 31.9 MHz) = 7.0 ps typ.

The RCA-HR41039 is a high-reliability version of the RCA-41039. It is specially processed and screened for high reliability in accordance with the basic schedules outlined earlier in the discussion of Processing and Screening of HR-Series High-Reliability Transistors. The maximum ratings, specific electrical (Group A) tests and test limits, and the burn-in conditions for the HR41039 are shown below. The basic electrical-characteristics curves and test conditions and the mechanical details for this device are the same as those given for the basic 41039 transistor in RCA data bulletin file No. 764.

I. MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE	v _{CBO}	40	ν
With base open	V _{CEO}	25	٧
EMITTER-TO-BASE VOLTAGE	V _{EBO}	3.5	٧
CONTINUOUS COLLECTOR CURRENT	^I C	0.25	Α
TRANSISTOR DISSIPATION:	P_T		
At case temperatures up to 75°C		2.5	W
At case temperatures above 75°C	Derate linearly at	0.02	w/°c
TEMPERATURE RANGE:			
Storage & Operating (Junction)		65 to 200	°c
LEAD TEMPERATURE (During soldering):			
At distances \geq 1/32 in. (0.8 mm) from seating plane for 10 s max		230	°C

II. GROUP A TESTS, At Case Temperature (T_C) = 25°C

STATIC

-			1	EST CO	NDIT	IONS				
	CHARACTERISTIC	SYMBOL	DC Voltage V		DC Current mA			LIMITS		UNITS
			v _{CB}	V _{CE}	ΙE	I _B	-C	Min.	Max.	
*	Collector-Cutoff Current	СВО	18			0		-	100	μΑ
	Collector-to-Base Breakdown Voltage	V _{(BR)CBO}			0		1	40	_	V
	Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}			0.1		0	3.5	_	٧
	Collector-to-Emitter Sustaining Voltage: With base open	V _{VEO} (sus)				0	20	25	1	٧
	Collector-to-Emitter Saturation Voltage	V _{CE} (sat)				10	100	-	0.25	٧
*	DC Forward-Current Transfer Ratio	h _{FE}		15			50	60	350	
	Thermal Resistance: (Junction-to-Case)	R_{θ} JC						_	50	°C/W

DYNAMIC

	1		EST CO	NDIT	ONS				
CHARACTERISTIC	SYMBOL	DC Voltage V		DC Current mA			LIMITS		UNITS
		V _{СВ}	V _{CE}	1 _E	1 _B	lc	Min.	Max.	
Small-Signal, Common-Emitter	6		15			30	15		dB
Power Gain (f = 200 MHz)	G _{PE}		15			30	15	_	uБ
Noise Figure (Measured) (f = 200 MHz)	NF		15			30	_	3.2 ^a	dB
Wideband Voltage Gain (f = 50-250 MHz)	G _{VE}		17			60	9.5	-	dB
12-Channel Cross Modulation]
Distortion (f = 50-250 MHz;	CMD		17			60	-62	_	dB
output level = 40 dBmV)									
Gain-Bandwidth Product	f		15			30	1.8	-	GHz
(f = 200 MHz)	f _T		15			60	2	-	GHZ
Collector-to-Base Capacitance (f = 1 MHz)	C _{obo}	30					_	2.5	pF

^aBecause of insertion loss of input test circuit, device noise figure is approximately 0.2 dB less than measured.

III. BURN-IN CONDITIONS

$$T_A = 25^{\circ}C$$

 $V_{CB} = 15 V$
 $P_T = 1 W$

^{*}Recorded before and after burn-in for each device (serialized).



40279

The RCA-40279 is the ultra-high reliability version of the RCA-2N3375 epitaxial silicon N-P-N planar transistor intended for class-A, -B, or -C amplifier, frequency multiplier, or oscillator operation. This device is subjected to special preconditioning tests for selection in ultra-high-reliability, large-signal, highpower, VHF-UHF applications in Space, Military, and Industrial communications equipment.

- Ultra-High Reliability
- Complete Qualification Testing

RF SERVICE, Maximum Ratings (Absolute-Maximum Values)

Collector-To-Base Voltage, V _{CBO}	65	volts
Collector-To-Emitter Voltage:		
With base open, V _{CEO}	40	volts
With $V_{BE} = -1.5$ volts, V_{GEV}	65	volts
Emitter-To-Base Voltage, V _{EBO}	4	volts
Collector Current, IC	1.5	amps.

High-Power VHF-UHF **Amplifier**



JEDEC TO-60

11.6	watts
rate linearly to 0 watts	at 200°C
-65 to 200	οС
-65 to 200	oC
):	
g 230	οС
	-65 to 200 -65 to 200 -65 to 200

ELECTRICAL CHARACTERISTICS - Case Temp. = 25°C (Unless Otherwise Specified)

			TEST C	ONDITIO	NS					
CHARACTERISTIC	SYMBOL	BOL COLLECTOR VOLTS		DC BASE VOLTS	DC CURRENT (MILLIAMPERES)		LIM	ITS	UNITS	
		V _{CB}	VCE	VBE	ΙE	ΙB	IC	Min.	Max.	
Collector-Cutoff Current	ICEO	-	30	-	-	0	_	-	0.1	μa
Collector To-Base Breakdown Voltage	BV _{CBO}	-	-	- 1	0	-	0.1	65	-	Volts
Collector-To-Emitter Breakdown Voltage	BV _{CE0}	-	-	-	-	0	0 to 200*	40**		Volts
Collector-To-Emitter Breakdown Voltage	BVCEV	_	-	-1.5	-	-	0 to 200*	65**	_	Volts
Emitter-To-Base Breakdown Voltage	BV _{EBO}	_	-	-	0.1	-	0	4	_	Volts
Collector-To-Emitter Saturation Voltage	V _{CE} (sat)	-	-	-	-	100	0.5 amp	-	1	Volt
Output Capacitance	C _{ob}	30	-		0	-	-	-	10	pf
RF Power Output Amplifier, Unneutralized										
At 100 Mc (See Fig. 1)	Pout	-	28	-	-	-	-	7.50	-	Watts
At 400 Mc (See Fig. 2)		_	28					3▲		Watts
Forward Current Transfer Ratio	hFE	-	5	-	1	-	150	10	_	-

- Pulsed through an inductor (25 mh); duty factor = 50 %
- ** Measured at a current where the breakdown voltage is a minimum.
- For P_{IN} = 1.0 w; minimum efficiency = 65 % For P_{IN} = 1.0 w; minimum efficiency = 40 %

TO-60 DIMENSIONAL OUTLINE





FIGURE 1



NOTE 1: GENERATOR IMPEDANCE = 50 OHMS. NOTE 2: LOAD IMPEDANCE = 50 OHMS.

FOR 100-MC OPERATION

C₁, C₂: 7-100 PF C₃, C₄: 4-40 PF

C₅: 330 PF, DISC CERAMIC

C₆: 1500 PF

C7: 0.005 HF, DISC CERAMIC


L1: 3 TURNS NO. 16 WIRE, 1/4" ID, 5/16" LONG L2: FERRITE CHOKE, Z = 750(±20%) OHMS

L2: FERRITE CHOKE, Z = L3: 2.4- H CHOKE

L4: 5 TURNS NO. 16 WIRE, 5/16" ID, 7/16" LONG

R1: 1.35 OHMS, NON-INDUCTIVE

FIGURE 2



RELIABILITY TESTING

Electrically, the RCA-40279 is similar to the RCA-2N3375; the exception being the 40279 ICEO is 100 nanoamperes maximum. In addition to Preconditioning and Group A tests, a Quali-

fication Approval test series (Group B Tests) is performed on a semi-annual basis. All units are tested to assure freedom from second breakdown in Class-A applications.

Preconditioning (100 Per Cent Testing of Each Transistor)

- 1. Serialization
- 2. Record I_{CEO}, h_{FE}, V_{CE}(sat)
- Temperature Cycling-Method 102A of MIL-STD-202, 5 cycles, -65°C +200°C
- Bake, 72 hours minimum, +200°C
- Constant Acceleration-Method 2006 of MIL-STD-750, 10, 000G, Y₁ and Y₂ axes
- 6. Record ICEO, hFE, VCE (sat)
- 7. Reverse Bias Age, $T_A = 150^{\circ}$ C, $V_{CB} = 28 \text{ V}$, t = 168 hours
- *8. Record ICEO, hFE, VCE(sat)
- 9. Power Age, $T_A = 25^{\circ}\text{C}$, $V_{CB} = 28 \text{ V}$, t = 500 hours, $P_D = 2.6 \text{ W}$, free air

- *10. Record ICFO, hFF, VCF (sat) at 168 hours and 500 hours
- 11. Helium Leak, 1 x 10-8 cc/sec, max.
- 12. Methanol Bomb, 70 psig, 18 to 24 hours
- 13. X-Ray, RCA spec. 1750326
- 14. Record Subgroups 2 and 3 of Group A Tests

Delta criteria after 168 hours Reverse Bias Age and after 168 hours and 500 hour Power Age

△ ICEO +100% or +10 nanoamperes whichever is greater

△ hFE ±30%

△ V_{CE}(sat) ±0.1 V

Group A Tests

TEST METHOD PER					LII	AITS	
MIL-STD-750	EXAMINATION OR TEST	CONDITIONS	LTPD	SYMBOL	MIN.	MAX.	UNITS
	Subgroup 1		10				
2071	Visual and Mechanical Examination	-	-	_	_	_	_
	Subgroup 2		5				
3036D	Collector-To- Emitter Cutoff Current	V _{CE} = 30 V, I _B = 0	-	ICEO	-	100	namps
3001D	Collector-To-Base Breakdown Voltage	lc = 100 μa, lE = 0	-	BV _{CBO}	65	-	Volts
3026D	Emitter-To-Base Breakdown Voltage	le = 100μa, lc = 0	_	BV _{EBO}	4	_	Volts
3011D	Collector-To-Emitter Breakdown Voltage	(Inductive) IB = 0	-	BVCEO	40	-	Volts
3011A	Collector-To-Emitter Breakdown Voltage	I _C = 0 to 200 ma (inductive) V _{BE} = -1.5 V	-	BVCEV	65	-	Volts
3071	Collector-To-Emitter Saturation Voltage	IC = 500 ma, IB = 100 ma	-	V _{CE} (sat)	-	1	Volt
3076	Forward Current Transfer Ratio	I _C = 150 ma V _{CE} = 5 V	_	hFE	10	_	
	Subgroup 3		5				
3236	Output Capacitance	f = 140 Kc, V _{CB} = 30 V, I _E = 0	-	C _{ob}	-	10	pf
See Fig. 1	R.F. Power Output (Min. Eff. = 65%)	VCE = 28 V P _i = 1 W, f = 100 mc	-	Pout	7.5	-	Watts
See Fig. 2	R.F. Power Output (Min. Eff. = 40%)	V _{CE} = 28 V, P _i = 1 W, f = 400 mc	-	Pout	3	-	Watts
	Subgroup 4		15				
3036D	Collector Cutoff Current	$T_A = 150^{\circ}C \pm 3^{\circ}C$, $V_{CB} = 30 V$, $I_E = 0$	-	I _{CBO}	-	100	μ a mp
3076	Forward Current Transfer Ratio	T _A = 150°C ± 3°C, I _C = 150 ma, V _{CE} = 5 V	-	hFE	-	200	-

Group B Tests

TEST METHOD PER					LIM		
MIL-STD-750	EXAMINATION OR TEST	CONDITIONS	LTPD*	SYMBOL	MIN.	MAX.	UNITS
	Subgroup 1 (10 samples)	-	7	-	-	-	-
2066	Physical Dimensions	TO-60	-	-	-	-	_
202/102A	Temperature Cycle	5∼, -65°C, 200°C	_	_	-	-	_
1056B	Thermal Shock	0°C, 100°C	-	_	-	-	_
1021	Moisture Resistance	Omit lead fatigue	-	-	-	-	- .
2036 D	Torque-To-Stud	1 minute, 12 inch pounds	_	-	_	_	-
	Subgroup 2 (10 samples)		7				
2016	Impact Shock	500G, 5 blows X ₁ , Y ₁ , Z ₁ , 1 msec.	_	_	-	-	-
2046	Vibration Fatigue	_	-	-	-	_	_
2056	Vibration Var. Freq.	-	_			_	_
	Subgroup 3 (10 samples)		7				
2026	Solderability	_	_	-	-	-	_
1066	Dew Point	25°C, -65°C read I _{CEO}	-	_	-	-	-
1001	Barometric Pressure	100,000 ft. read I _{CEO}	-	_	-	-	_
	Subgroup 4 (25 samples)		7				
1031	Storage Life	200°C, 1000 hr	-	-	-	-	-
2006	Constant Acceleration	20,000G, Y ₁ , Y ₂	-	-	-	-	_
	Subgroup 5 (25 samples)		7				
1026	Operating Life	1000 hrs T _C = 140°C, V _{CB} = 28 V, P _D = 4 W	-	_	_	_	_
	End Points Subgroups 1, 2, 3, 4, 5						
3036D	Collector-Cutoff Current	V _{CE} = 30, I _B = 0	-	ICEO	-	1	μamp
3011A	Collector-To-Emitter Breakdown Voltage	IC = 0 to 200 ma (inductive) VBE =-1.5 V	-	BVCEA	60	-	Volts
	R.F. Power Output (See Fig. 1)	f = 100 mc, V _{CE} = 28 V, P _i = 1 W	-	Роит	6.5	-	Watts
3076	Forward Current Transfer Ratio	I _C = 150 ma, V _{CE} = 5 V	-	hFE	9	-	-
3026D	Emitter-To-Base Breakdown Voltage	$IE = 100 \mu a, IC = 0$	-	BV _{EBO}	3.5	-	Volts

^{*} Acceptance/Rejection Criteria of Group B tests: For an LTPD plan of 7% the total sample size is 80 for which the maximum number of rejects allowed is 2. Acceptance is also subject to a maximum of one (1) reject per Subgroup.

Group B tests are performed once every six months as part of Qualification Approval.



40294

RCA-40294 is an ultra-high-reliability double-diffused, epitaxial planar transistor of the silicon NPN type for low-noise amplifier, mixer, and oscillator applications at frequencies up to 500 MHz (common-emitter configuration), and up to 1200 MHz (common-base configuration).

This transistor is electrically and mechanically like RCA-2N2857, but is specially processed, preconditioned, and tested for critical aerospace and military applications.

The 40294 utilizes a hermetically sealed JEDEC TO-72 package. All active transistor elements are insulated from the case, which may be grounded by a fourth lead in applications requiring shielding of the device.

The curves of Typical Characteristics shown in the technical bulletin for RCA-2N2857 also apply for RCA-40294.

Maximum Ratings, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE, VCBO 30 max.	V
COLLECTOR-TO-EMITTER VOLTAGE, $V_{\mbox{CEO}}$ 15 max.	V
EMITTER-TO-BASE VOLTAGE, V _{EBO} 2.5 max.	V
COLLECTOR CURRENT, IC 40 max.	mΑ
TRANSISTOR DISSIPATION, PT:	
For operation with heat sink:	
At case tem-) up to 25°C 300 max.	mW
At case tem- up to 25°C 300 max. peratures* above 25°C Derate at 1.72 mW/	°С
For operation in free air:	
At ambient up to 25°C 200 max. temperatures above 25°C Derate at 1.14 mW/	mW
temperatures ∫ above 25°C Derate at 1.14 mW/	°C

TEMPERATURE RANGE:

Storage and Operating (Junction) -65 to +200 $^{\rm o}{\rm C}$

LEAD TEMPERATURE (During soldering):

At distances $\geq 1/32$ inch from seating surface for 10 seconds maximum... 265 max.

ULTRA-HIGH-RELIABILITY SILICON N-P-N EPITAXIAL PLANAR TRANSISTOR



JEDE

For UHF Applications in Critical Aerospace and Military Equipment

Features

- Meets performance requirements of TX2N2857 MIL-S-19500/343 USAF, 7 March 1966
- Extra-rigorous control and inspection of all parts, materials, and internal assemblies before sealing
- 100% thermal and mechanical preconditioning after sealing
- complete electrical and mechanical QUALITY CON-FORMANCE test program
- 100% RELIABILITY ASSURANCE testing
- 100% PERFORMANCE-REQUIREMENTS testing
- 100% Noise Figure and Power Gain Tests at 450 MHz
- high gain-bandwidth product —
 fT = 1000 MHz min.
- very low Device Noise Figure NF = 4.5 dB max. at 450 MHz
- high power gain as neutralized amplifier –
 Gpe = 12.5 dB min. at 450 MHz for circuit bandwidth of 20 MHz
- high power output as uhf oscillator –
 Po = 30 mW min. at 500 MHz
- low collector-to-base time constant r_h/C_c = 15 ps max.

^{*} Measured at center of seating surface.





Fig. 1 - High-Reliability Testing Process Flow Diagram

TABLE I 100% PRECONDITIONING BEFORE FACTORY, QUALITY, RELIABILITY-ASSURANCE AND PERFORMANCE REQUIREMENTS TESTS



TERMINAL DIAGRAM
Bottom View

LEAD 1 - EMITTER
LEAD 2 - BASE
LEAD 3 - COLLECTOR
LEAD 4 - CONNECTED TO CASE

(4)

NOTE 1: THE SPECIFIED LEAD DIAMETER APPLIES IN THE ZONE BETWEEN 0.050" AND 0.250" ROMD THE SEATING PLANE. FROM 0.250" TO THE END OF THE LEAD A MAXIMUM DIAMETER OF 0.021" IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIAMETER IS NOT CONTROLLED.

NOTE 2: MAXIMUM DIAMETER LEADS AT A GAUGING PLANE 0.054" + 0.001" - 0.000" BELOW SEATING PLANE TO BUTTHIN 0.007" OF THEIR TRUE LOCATION RELATIVE TO MAX. WIDTH TAB AND TO THE MAXIMUM 0.230" DIAMETER MEASURED WITH A SUITABLE GAUGE. WHEN GAUGE IS NOT USED, MEASUREMENT WILL BE MADE AT SEATING PLANE.

NOTE 3: FOR VISUAL ORIENTATION ONLY.

NOTE 4: TAB LENGTH TO BE 0.028" MINIMUM - 0.048" MAXIMUM, AND WILL BE DETERMINED BY SUBTRACTING DIAMETER A FROM DIMENSION B.

TABLE II GROUP A TESTS

					01 A									
Sub- group	Lot Toler- ance Per Cent Defect- ive	Characteristic Tost	Symbol	MIL-STD 750 Reference Test Method	Am- bient Tem- pera- ture T A	Fre- quen- cy f	DC	T CONDITION DC Collector- to- Emitter Voltage VCE	DC Collector Current IC	DC Emitter Current IE	DC Base Cur- rent Ig	RCA 40294		Units
					·c	МНz	٧	V	m A	mA	mA	Min.	Max.	
1	5	Visual and Mechanical Examination		2071										
2	3	Collector- Cutoff Current	ГСВО	3036 Bias Condi- tion D	25±3		15			0			10	n A
		Collector- Cutoff Current	^I CES	3041 Bias Condi- tion C	25±3			16					100	пA
		Collector-to-Base Breakdown Voltage	вусво	3001 Test Condi- tion D	25±3				0.001	0		30	-	٧
		Collector-to-Emitter Breakdown Voltage	BVCEO (sus)	3011 Test Condi- tion D	25±3				3*		0	15		٧
		Emitter-to-Base Breakdown Voltage	BVEBO	3026 Test Condi- tion D	25±3				0	-0.001		2.5		٧
		Base-to- Emitter Voltage	V _{BE}	3066 Test Condi- tion A	25±3				10		1		1	٧
		Collector- to-Emitter Voltage	V _{CE}	3071	25±3				10		1		0.4	٧
		Static Forward Current-Transfer Ratio	hFE	3076	25±3			1	3			30	150	
3	10	Small-Signal Power Gain▲	Gpe		25±3	450		6	1.5			12.5	19	dB
		Device Noise Figure®: Generator Resistance (RG) = 50 Ω	NF		25±3	450		6	1.5				4.5	dВ
		Measured Noise Figure Generator Resistance RG = 50Ω	NF		25±3	450		6	1.5				5.0	dВ
		Collector-to-Base Time Constants	r _b ,C _c		25±3	31.9		6		-2		4	15	ps
		Oscillator Power Output	P _o		25±3	≥ 500	10			-12		30		m₩
		Collector-to-Base Feedback Capacitance	Ссь		25±3	≟0.1 ≤1	10			0			1	pF
4	10	Static Forward Current Transfer Ratio (Low Temperature)	hFE	3076	-55 ±3			1	3			10		
		Collector-Cutoff Current (High Temperature)	ГСВО	3036 Bias Condi- tion D	150+0		15			0			1	μΑ
		Small-Signal, Short Circuit Forward Cur- rent-Transfer Ratios	h _{fe}	3206	25±3	0.001		6	2			50	220	
		Magnitude of Small-Signal, Short-Circuit Forward Current Transfer Ratio≜	h _{fe}	3206	25±3	100		6	5			10	19	

^{*} Pulse Test

[▲] Lead No. 4 (Case) Grounded

Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test amplifier and the contribution of the following stages in the test setup.

[•] Three-terminal measurement with emitter and case leads guarded.

TABLE III GROUP B TESTS

				INITIAL AND ENDPOINT CHARACTERISTICS TESTS							
Subgroup	Test	MIL-STD 750 Reference	Lot Tolerance Per Cent Defective	Charac- teristic Test	MIL-STD 750 Reference	Test Conditions	RCA-40 Initial Values		End Point Values		Units
			%				Min.	Max.	Min.	Max.	
1	PHYSICAL DIMENSIONS (See Dimensional Out- line Drawing on page 7)	2066	20								
	SOLDERABILITY Solder Temp. = 260±5°C	2026				TA =25±3 °C					
ż	TEMPERATURE- CYCLING TEST (Condition C)	1051		СВО	3036D	VCB=15 V		10		10	пА
	THERMAL-SHOCK TEST: T _{min} = 0 + 5 ° C T _{max} = 100 + 0 ° C	1056 Test Condi- tion A	10	h _{FE} 3076	T _A =25±3 °C V _{CE} =1 V I _C =3 mA	30	150	30	150		
	MOISTURE-RESISTANCE TEST	1021				1C-3 IIIA					
	SHOCK TEST: NON-OPERATING 1500 G's, 0.5 ms 5 blows each in X1, Y1, Y2, and Z1 planes	2016		¹ сво	3036D	TA =25±3°C		10		10	пA
3	VIBRATION FATIGUE TEST: NON-OPERATING 60 ±20 Hz, 20 G's	2046	10	ь _Е	3076	TA =25±3°C VCE=1 V IC=3 mA	30	150	30	150	
	VIBRATION VARIABLE-	2056									
	CONSTANT-ACCELERA- TION TEST: 20,000 G's	2006								'	
. 4	TERMINAL STRENGTH	2036 Test Condi- tion E	20	Helium Leak Test	MIL-STD 202 Method112 Condition C Procedure III A					10-8	atm cm ³ /s
				Bubble Test	MIL-STD 202 Condition A	T _{A=150°C} (min.) 1 minute					
5	SALT-ATMOSPHERE TEST	1041	20	СВО	3036D	T A =25±3 °C VCB=15 V		10		10	пA
				h _{FE}	3076	TA =25±3°C VCE=1 V IC=3 mA	30	150	30	150	
	HIGH-TEMPERATURE LIFE TEST (NON- OPERATING): TA =200:10 C Duration=1000 hrs.	1031	λ= 7%	Ісво	3036D	TA =25±3° C		10		20	nA
6				h _{FE}	3076	T A =25±3°C V _{CE} =1 V I _C =3 mA	30	150	24	180	
	STEADY-STATE OPERA- TION LIFE TEST: Common-Base Circuit TA =25±3° C VCB=12.5±0.5 V PT=200 mW Duration=1000 hrs.	3		Ісво	3036D	T A =25±3°C V _{CB} =15 V		10		20	nΑ
7		'T=200 mW I	1026	λ= 7%	hFE	3076	TA =25±3°C VCE=1 V IC=3 mA	30	150	24	180

TABLE IV

100% RELIABILITY ASSURANCE TEST

THE CUMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THE LOT

		INITIA	INITIAL AND ENDPOINT CHARACTERISTICS TESTS									
Test	MIL-STD 750	Characteristic	RCA	-40294	MIL-STD	Test						
Reference		Test	Initial Value	Endpoint Value	750 Reference	Conditions						
POWER BURN-IN: Common-Base Circuit TA =25±3°C		Διсво	10 max. nA	Δ= ±5 nA	3036 Bias Condi- tion D	TA =25±3 °C V _{CB} =15 V						
T=200 mW uration=340 hours		ΔhFE	30 min. 150 max.	Δ=±15%	3076	TA =25±3°C VCE=1 V IC=3 mA						

TABLE V

100% PERFORMANCE REQUIREMENTS TESTS

THE CÚMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THE LOT


	· · · · · · · · · · · · · · · · · · ·				IV AND	JHALLIN						
					TEST	CONDITION	IS			LI	MITS	1 1
Test	Symbol	MIL-STD 750 Reference	Ambient Tempera- ture T _A	Fre- quen- cy f	DC Collector- to-Base Voltage VCB	DC Collector- to-Emitter Voltage VCE	Col- lector Current IC	DC Emit- ter Current IE	DC Base Current IB		CA 294	Units
			°C	MHz	٧	٧	mA	mA	mA	Min.	Max.	
Collector-Cutoff Current	Ісво	3036 Bias Condi- tion D	25±3		15		:	0			10	пA
Collector-Cutoff Current	ICES	3041 Bias Condi- tion C	25±3			16					100	пA
Collector-to-Base Breakdown Voltage	вусво	3001 Test Condi- tion D	25±3				0.001	0		30		٧
Collector-to-Emitter Breakdown Voltage	BVCEO (sus)	3011 Test Condi- tion D	25±3				3*		0	15		٧
Emitter-to-Báse Breakdown Voltage	в∨ево	3026 Test Condi- tion D	25±3				0	-0.001		2.5		٧
Base-to-Emitter Voltage	V _{BE}	3066 Test Condi- tion A	25±3				10		1		1	٧
Collector-to-Emitter Voltage	VCE	3071	25±3				10		1		0.4	٧
Static Forward Current-Transfer Ratio	hFE	3076	25±3			1	3			30	150	
Device Noise FigureA: Generator Resistance (R _G)=50 Ohms	NF		25±3	450		6	1.5				4.5	dB
Measured Noise Figure Generator Resistance RG = 50Ω+ ▲	NF		25±3	450		6	1.5				5.0	dB.
Visual Examination (External) Under 20-Power Magnification			Examine	leads,	header, an	d shell for v	risual def	ects.				

^{*} Pulse Test

[▲] Lead No. 4 (Case) Grounded



40296



Ultra-High-Reliability Silicon N-P-N Epitaxial Planar Transistor

For UHF Applications in Critical Aerospace and Military Equipment

Features:

- Meets performance requirements of TX2N2857 MIL-S-19500/343 USAF, 7 March 1966
- Extra-rigorous control and inspection of all parts, materials, and internal assemblies before sealing
- 100% thermal and mechanical preconditioning after sealing

RCA-40296 is an ultra-high-reliability double-diffused, epitaxial planar transistor of the silicon n-p-n type for low-noise amplifier, mixer, and oscillator applications at frequencies up to 500 MHz (common-emitter configuration), and up to 1200 MHz (common-base configuration).

This transistor is electrically and mechanically like RCA-2N2857, but is specially processed, preconditioned, and tested for critical aerospace and military applications.

The 40296 utilizes a hermetically sealed JEDEC TO-72 package. All active transistor elements are insulated from the case, which may be grounded by a fourth lead in applications requiring shielding of the device.

- Complete electrical and mechanical QUALITY CON-FORMANCE test program
- 100% RELIABILITY ASSURANCE testing
- 100% PERFORMANCE-REQUIREMENTS testing
- 100% noise figure and power gain tests at 450 MHz

The curves of Typical Characteristics shown in the technical bulletin for RCA-2N2857 also apply for RCA-40296.

MAXIMUM RATINGS, Absolute-Maximum Values:

COLLECTOR-TO-EMITTER VOLTAGE	VCEO	15	V
COLLECTOR-TO-BASE VOLTAGE	v_{CBO}	30	V
EMITTER-TO-BASE VOLTAGE	V _{EBO}	2.5	V
CONTINUOUS COLLECTOR CURRENT	l _C	40	mA
TRANSISTOR DISSIPATION With heat sink, at case * temperatures up to 25°C With heat sink, at case * temperatures above 25°C At ambient temperatures up to 25°C At ambient temperatures above 25°C At ambient temperatures above 25°C	PT	300 Derate linearly 1.72 200 Derate linearly 1.14	mW mW/°C mW mW/°C
TEMPERATURE RANGE: Storage & Operating (Junction)		-65 to +200	°c
CASE TEMPERATURE (During soldering): At distances ≥ 1/32 in. (0.8 mm) from seating surface for 10 seconds max		265	°c

^{*} Measured at center of seating surface.





Fig. 1 - High-Reliability Testing Process Flow Diagram



NOTE 1: (NEUTRALIZATION PROCEDURE): (A) CONNECT A 450-MHz SIGNAL GENERATOR (WITH R_Q = 50 OHMS) TO THE INPUT TERMINALS OF THE AMPLIFIER. (B) CONNECT A 50-0HM RF VOLTMETER ACROSS THE OUTPUT TERMINALS OF THE AMPLIFIER. (C) APPLY VEE, AND WITH THE SIGNAL GENERATOR ADJUSTED FOR 5 MY OUTPUT FROM THE AMPLIFIER, TUNE C1, C2, AND C4 FOR MAXIMUM OUTPUT. (D) INTERCHANGE THE CONNECTIONS TO THE SIGNAL GENERATOR AND THE RF VOLTMETER. (E) WITH SUFFICIENT SIGNAL APPLIED TO THE OUTPUT TERMINALS OF THE AMPLIFIER, ADJUST C2 FOR A MINIMUM INDICATION AT THE INPUT. (F) REPEAT STEPS (A), (B), AND (C) TO DETERMINE IF RETUNING IS NECESSARY.

NOTE 2: L1 & L2-SILVER-PLATED BRASS ROD, 1-1/2" LONG \times 1/4" DIA. INSTALL AT LEAST 1/2" FROM NEAREST VERTICAL CHASSIS SURFACE.

NOTE 3: EXTERNAL INTERLEAD SHIELD TO ISOLATE THE COLLECTOR LEAD FROM THE EMITTER AND BASE LEADS.

Fig. 2 - Neutralized Amplifier Circuit Used to Measure 450-MHz Power Gain and Noise Figure.

TABLE I 100% PRECONDITIONING BEFORE FACTORY, QUALITY, RELIABILITY-ASSURANCE AND PERFORMANCE REQUIREMENTS TESTS

TABLE II GROUP A TESTS

							TFS	T CONDITI	ONS			1.1	MITS	
Sub- group	Lot Toler- ance Per Cent Defect- ive	Characteristic Test	Symbol	MIL-STD 750 Reference Test Method	Am- bient Tem- pera- ture TA	Fre- quen- cy f	DC Collector- to-Base Voltage VCB	DC Collector- to- Emitter Voltage VCE	DC Collector Current IC	Current IE	DC Base Cur- rent IB	R 40	CA 296	Units
1	5	Visual and Mechanical Examination		2071		MHz	V 		mA 	mA 	mA	Min.	Max.	
		Collector- Cutoff Current	ІСВО	3036 Bias Condi- tion D	25±3		15			0			10	пA
		Collector- Cutoff Current	I _{CES}	3041 Bias Condi- tion C	25±3			16					100	пA
		Collector-to-Base Breakdown Voltage	вусво	3001 Test Condi- tion D	25±3				0.001	0		30		٧
	_	Collector-to-Emitter Breakdown Voltage	BVCE0 (sus)	3011 Test Condi- tion D	25±3				3*		0	15		٧
2	3	Emitter-to-Base Breakdown Voltage	BVEBO	tion D	25±3				0	0.001		2.5		٧
		Base-to- Emitter Voltage	V _{BE}	3066 Test Condi- tion A	25±3				10		1,		1	v
		Collector- to-Emitter Voltage	V _{CE}	3071	25±3·				10		1		0.4	٧
		Static Forward Current-Transfer Ratio	hFE	3076	25±3			1	3			30	150	
		Small-Signal Power Gain₄	Gpe		25±3	450		6	1.5			11.5	16.5	dB
		Device Noise Figure®: Generator Resistance (RG) = 50 Ω	NF		25±3	450		6	1.5				3.4	dΒ
3	10	Measured Noise Figure Generator Resistance RG = 50\(\Omega\)	NF		25±3	450		6	1.5				4.2	dB
		Collector-to-Base Time Constants	r _b ,C _c		25±3	31.9		6		-2		4	15	ps
		Oscillator Power Output	Po		25±3	≥500	10			-12		30		m₩
		Collector-to-Base Feedback Capacitance	Ссь		25±3	≟0.1 ≤1	10			0			1	рF
		Static Forward Current Transfer Ratio (Low Temperature)	hFE	3076	-55 <u>+</u> 3			1	3			10		
4	10	Collector-Cutoff Current (High Temperature)	I _{CBO}	3036 Bias Condi- tion D	150+0		15			0			1	μ Α
		Small-Signal, Short Circuit Forward Cur- rent-Transfer Ratios	h _{fe}	3206	25±3	0.001		6	2			50	220	
		Magnitude of Small-Signal, Short-Circuit Forward Current Transfer Ratio▲	h _{fe}	3206	25±3	100		6	5			10	20	

^{*} Pulse Test

[▲] Lead No. 4 (Case) Grounded

Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test amplifier and the contribution of the following stages in the test setup.

[•] Three-terminal measurement with emitter and case leads guarded.

TABLE III GROUP B TESTS

						TIAL AND ENI RACTERISTIC					
Subgroup	Test	MIL-STD 750 Reference	Lot Tolerance Per Cent	Charac- teristic	MIL-STD 750 Reference	Test Conditions	Ini Val	RCA-41 tial ues	End	Point lues	Units
			Defective %	Test			Min.	Max.	Min,	Max.	
1	PHYSICAL DIMENSIONS (See Dimensional Out- line Drawing on page 7)	2066	20								
	SOLDERABILITY Solder Temp. = 260±5°C	2026				-					
	TEMPERATURE- CYCLING TEST (Condition C)	1051		СВО	3036D	TA =25±3 °C		10		10	nΑ
2	THERMAL-SHOCK TEST: $T_{min} = 0^{+5}_{-0} \circ C$ $T_{max} = 100^{+0}_{-5} \circ C$	1056 Test Condi- tion A	10	h _{FE} É	3076	TA =25±3 °C VCE=1 V IC=3 mA	30	150	30	150	
	MOISTURE-RESISTANCE TEST	1021			}	10-3 mA					
	SHOCK TEST: NON-OPERATING 1500 G's, 0.5 ms 5 blows each in X1, Y1, Y2, and Z1 planes	2016		Ісво	3036D	TA =25±3°C		10		10	пA
3	VIBRATION FATIGUE TEST: NON-OPERATING 60 ±20 Hz, 20 G's	2046	10		1	TA =25:3°C					
	VIBRATION VARIABLE.	2056		h _{FE}	3076	IC=3 mA	30	150	30	150	
	CONSTANT-ACCELERA- TION TEST: 20,000 G's	2006									
4	TERMINAL STRENGTH TEST	2036 Test Condi- tion E	20	Helium Leak Test	MIL-STD 202 Method112 Condition C Procedure					10 ⁻⁸	atm cm ³ /s
				Bubble Test	MIL-STD 202 Condition A	T _A =150°C					
5	SALT-ATMOSPHERE	1041	20	СВО	3036D	TA =25:3°C VCB=15 V		10		10	nA
	1 E 5 1			h _{FE}	3076	TA =25:3°C VCE=1 V IC=3 mA	30	150	30	150	
	HIGH-TEMPERATURE LIFE TEST (NON-		. 70	Ісво	3036D	TA =25:3° C		10		20	nA
6	OPERATING): TA =200:10°C Duration=1000 hrs.	1031	λ= 7 %	h _{FE}	3076	T A =25:3°C V _{CE} =1 V I _C =3 mA	30	150	24	180	
	STEADY-STATE OPERA- TION LIFE TEST: Common-Base Circuit		707	^I сво	3036D	T A =25±3°C V _{CB} =15 V		10		20	пA
7	TA =25±3° C VCB=12.5±0.5 V PT=200 mW Duration=1000 hrs.	1026	λ= 7%	h _{FE}	3076	TA =25±3°C VCE=1 V IC=3 mA	30	150	24	180	

TABLE IV 100% RELIABILITY ASSURANCE TEST

THE CUMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THE LOT

		INITIA	INITIAL AND ENDPOINT CHARACTERISTICS TESTS									
Test	MIL-STD 750	Characteristic	RCA	-40296	MIL-STD	Test						
	Reference	Test	Initial Value	Endpoint Value	750 Reference	Conditions						
POWER BURN-IN: Common-Base Circuit TA =25±3°C		Азсво	10 max.	Δ= ±5 nA	3036 Bias Condi- tion D	TA =25±3 °C VCB=15 V						
VCB=12.5±0.5 V PT=200 mW Duration=340 hours		Ahfe	30 min. 150 max.	Δ=±15%	3076	TA =25:3°C VCE=1 V IC=3 mA						

TABLE V

100% PERFORMANCE REQUIREMENTS TESTS
THE CUMULATIVE REJECTS OF TABLES IV AND V SHALL NOT EXCEED 10% OF THE LOT


THE CUI	MULATI	VE REJECT	S OF IA	BLES	IV AND V	SHALL N	OI EXC	EED 10	6 UF IF	1E LC) 1	
					TEST	CONDITION	IS			LIMITS		•
Test	Symbol	MIL-STD 750 Reference	Ambient Tempera- ture TA	Fre- quen- cy f	DC Collector- to-Base Voltage VCB	DC Collector- to-Emitter Voltage VCE	DC Col- lector Current IC	DC Emit- ter Current	DC Base Current IB		C.A 296	Units
			°C	MHz	٧	٧	mA	mA	mA	Min.	Max.	L
Collector-Cutoff Current	ІСВО	3036 Bias Condi- tion D	25+3		15			0			10	пA
Collector-Cutoff Current	CES	3041 Bias Condi- tion C	25 · 3			16					100	пA
Collector-to-Base Breakdown Voltage	вусво	3001 Test Condi- tion D	25·3				0.001	0		30		٧
Collector-to-Emitter Breakdown Voltage	BVCEO (sus)	3011 Test Condi- tion D	25 · 3				3.		0	15		٧
Emitter-to-Base Breakdown Voltage	BVEBO	3026 Test Condi- tion D	25 · 3				0	0.001		2.5		٧
Base-to-Emitter Voltage	VBE	3066 Test Condi- tion A	25·3				10		1		1	٧
Collector-to-Emitter Voltage	VCE	3071	25-3				10		1		0.4	٧
Static Forward Current-Transfer Ratio	hFE	3076	25.3			1	3			30	150	
Device Noise FigureA: Generator Resistance (R _G)=50 Ohms (See Fig. 3 for Test Circuit)	NF		25+3	450		6	1.5				3.9	dΒ
Visual Examination (External) Under 20-Power Magnification			Examine leads, header, and shell for visual defects.									

^{*} Puise Test

[▲] Lead No. 4 (Case) Grounded

DIMENSIONAL OUTLINE

JEDEC TO-72



TERMINAL CONNECTIONS

Lead 1 - Emitter

Lead 2 - Base

Lead 3 - Collector

Lead 4 - Connected to case

SYMBOL	INC	CHES	MILLIM	MILLIMETERS					
STMBOL	MIN.	MAX.	MIN.	MAX.	NOTES				
A	0.170	0.210	4.32	5.33					
ψb	0.016	0.021	0.406	0.533	2				
φb ₂	0.016	0.019	0.406	0.483	2				
φĎ	0.209	0.230	5.31	5.84					
φD ₁	0.178	0.195	4.52	4.95					
e	0.10	0 T.P.	2.54	4					
e1	0.05	0 T.P.	1.27	4					
h	1	0.030		0.762					
j	0.036	0.046	0.914	1.17					
k	0.028	0.048	0.711	1.22	3				
1	0.500		12.70	1	2				
11		0.050	1	1.27	2				
12	0.250		6.35	2					
α	45°	T.P.	45°	T.P.	4, 6				

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads) ϕb_2 applies between I_1 and I_2 . ϕb applies between I_2 and 0.50 in. (12.70 mm) from seating plane. Diameter is uncontrolled in I_1 and beyond 0.50 in. (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter 0.019 in. (0.484 mm) measured in gaging plane 0.054 in. (1.37 mm) +0.001 in. (0.025 mm) - 0.000 (0.000 mm) below the seating plane of the product shall be within 0.007 in. (0.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.




40305 40306 40307

RCA-40305, 40306, and 40307 are high-reliability variants of RCA-2N3553, 2N3375, and 2N3632 epitaxial silicon n-p-n overlay transistors. They are intended for Class-A, -B, or -C amplifier, frequency multiplier, or oscillator operation.

These devices are subjected to special preconditioning tests for selection in high-reliability, large-signal, high-power, VHF-UHF applications in Space, Military, and Industrial communications equipment.

High Reliability High-Power VHF-UHF Amplifier



FEATURES

- High-Religibility Assured By Seven (7) Preconditioning Steps
- Data Recorded Before and After "Power-Age Test" and Held to Critical Delta Criteria
- High Voltage Ratings —

V_{CBO} = 65 volts max. V_{CEV} = 65 volts max. V_{CEO} = 40 volts max.

- tions
- High Power Output, Pout, Unneutralized Class-C Amplifier -

• 100 Per-Cent Tested to Assure Freedom from Sec-

ond Breakdown for Operation in Class-A Applica-

At 400 Mc. 3 w min. (40306)

175 Mc {13.5 w min. (40307) 2.5 w min. (40305)

100 Mc. 7.5 w min. (40306)

RF SERVICE*

Maximum Ratings, Absolute-Maximum Values

	40305	40306	40307			40305 40306	40307
COLLECTOR-TO-BASE VOLTAGE, VCBO COLLECTOR-TO-EMITTER VOLTAGE:	65	65	65	volts	At case temperatures above 25° CDerate	linearly to 0 w	ratts at 200°C
With base open, VCEO With VBE = -1.5 volts, VCEV.	40 65	40 65	40 65	volts volts	TEMPERATURE RANGE: Storage	-65 to 20 -65 to 20	_
EMITTER-TO-BASE VOLTAGE, VEBO	4 1.0	4 1.5	4	volts amperes	Operating (Junction) PIN OR LEAD TEMPERATURE (During soldering):	-00 to 20	, C
COLLECTOR CURRENT, IC TRANSISTOR DISSIPATION, PT*:	1.0	1,0	3,0	amperes	At distances \(\to 1/32\)" from insulating wafer (TO-60 package) or from seating		
At case temperatures up to 25°C	7.0	11.6	23	watts	plane (TO-39 package) for 10 sec. max	230	°C

Secondary breakdown considerations limit maximum DC operating conditions—contact your RCA representative for specific data.

ELECTRICAL CHARACTERISTICS

Case Temperature = 25° C

			TE	STC	TIDHO	IONS				LIM	ITS			
Characteristic	Symbol	Colle Vo	ector	DC Base Volts	(M	D Curi Iilliar		40	305	40:	306	40	307	Units
		۷св	٧ce	VBE	ΙE	IΒ	I _C	Min.	Max.	Min.	Max.	Min.	Max.	<u> </u>
Collector-Cutoff Current	ICEO		30			0		-	0.1	-	0.1	-	0.25	μamp
Collector-to-Base Breakdown Voltage	вусво				0 0 0		0.1 0.3 0.5	- 65 -		65 - -	-	- 65	-	volts
Emitter-to-Base Breakdown Voltage	BVEBO				0.1 0.25		0	4	-	4	:	- 4	-	volts
Collector-to-Emitter	BVCEO					0	0 to 200°	40b	-	40b	-	40b	-	volts
Breakdown Voltage	BVCEX			-1.5			0 to 200°	65 b	-	65 b	-	65 b	-	volts
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)					100 50	500 250		1		1 -	-	1 -	volt
DC Forward-Current Transfer Ratio	h _{FE}		5 5				150 300	10 -	-	10	:	10	-	
Collector-to-Base Capacitance Measured at 1 Mc	C _{ob}	30			0			-	10	-	10	-	20	pf
RF Power Output Amplifier, Unneutralized At 100 Mc 175 Mc 175 Mc 400 Mc	P _{OUT}		28 28 28 28					2.5 d		7.5°		- 13.5°	-	watts

Pulsed through an inductor (25 mh); duty factor = 50%.

RELIABILITY TESTING

similar to RCA-2N3553, 2N3375, and 2N3632 respec- 40306 is 100 nanoamperes maximum and ICEO for the tively; but they differ in that they have substantially 40307 is 250 nanoamperes maximum.

RCA types 40305, 40306, and 40307 are electrically lower collector-cutoff current. $I_{\rm CEO}$ for the 40305 and

Preconditioning (100 Per-Cent Testing of Each Transistor)

- 1. Helium Leak, 1 x 10⁻⁸ cc/sec. max.
- Temperature Cycling-Method 102A of MIL-STD-202, 3 cycles, -65° C to +200° C
- 3. Methanol Bomb, 70 psig, 16 hours minimum
- 4. Bake, 72 hours minimum, +200° C
- 5. Constant Acceleration-Method 2006 of MIL-STD-750,
- 10,000 G, Y₁ axis

- 6. Serialization
- 7. Record I_{CEO}, h_{FE}, V_{CE}(sat)

- 8. Power Age, $T_A = 25^{\circ} C$, $V_{CB} = 28 V$, t = 168 hours, $P_D(40305) = 1 \text{ watt}$
- $P_D(40306, 40307) = 2.6$ watts
- * 9. Record I_{CEO} , h_{FE} , V_{CE} (sat)
- 10. X-Ray Inspection, RCA Spec. 1750326
- 11. Record Subgroups 2 and 3 of Group A Tests.
- * Delta criteria after 168 hours Power Age
 - +100% or +10 nanoamperes whichever is greater
 - 40307 +100% or +25 nanoamperes ICEO whichever is greater
 - ±30% hFE V_{CE}(sat) ±0.1 V

151

b Measured at a current where the breakdown voltage is a minimum.

For P_{IM} = 1.0 w; minimum efficiency = 65%.

d For P_{IN} = 1/4 w; minimum efficiency = 50%.

e For P_{IN} = 3.5 w; minimum efficiency = 70%.

f For P_{IN} = 1.0 w; minimum efficiency = 40%.


Group A Tests

TEST	EXAMINATION						LIM	ITS			
METHOD PER	OR TEST	SYMBOL	CONDITIONS	LTPD	403	305	403	306	403	07	UNITS
MIL-STD-750	1 E 3 1				Min.	Max.	Min.	Max.	Min.	Max.	
2071	Subgroup 1 Visual and Mechanical Examination	-	-	10 -	-	-		-	-	•	-
30 4 1D	Subgroup 2 Collector-To-Emitter Cutoff Current	I _{CEO}	$v_{CE} = 30 \text{ V, } I_{B} = 0$	5 -	-	0.1	-	0.1	-	0.25	μamp
			$I_C \approx 300 \ \mu a$, $I_E = 0$	-	65	•	-	-	-	-	volts
3001D	Collector-To-Base Breakdown Voltage	BV _{CBO}	$I_{\rm C} = 100 \ \mu {\rm a}, \ I_{\rm E} = 0$	-	-	-	65	•	-	-	volts
			$I_C = 500 \ \mu a, I_E = 0$	-	-	-	-	-	65	-	volts
3026D	Emitter-To-Base	DV	$I_{\rm E} = 100 \ \mu {\rm a}, \ I_{\rm C} = 0$	-	4	-	4	-	-	•	volts
00200	Breakdown Voltage	BVEBO	$I_{\rm E} = 250 \ \mu {\rm a}, \ I_{\rm C} = 0$	•	-	•	-	•	4		volts
3011D	Collector-To-Emitter Breakdown Voltage	BV _{CEO}	$I_{\rm C} = 0 \text{ to } 200 \text{ ma}^{\alpha}, I_{\rm B} = 0$	-	40 ^b	-	40 ^b	-	40 ^b	•	volts
3011A	Collector-To-Emitter Breakdown Voltage	BVCEX	I _C = 0 to 200 ma ^a , V _{BE} = -1.5 V	-	65 b	-	65 b	-	65 b	-	volts
3071	Collector-To-Emitter		$I_{\rm C} = 250$ ma, $I_{\rm B} = 50$ ma	-	-	1	-	-	-	-	volts
3071	Saturation Voltage	V _{CE} (sat)	I _C = 500 ma, I _B = 100 ma	-	-	-	-	1	-	1	volts
3076	Forward Current		$I_{\rm C} = 150 \text{ ma}, V_{\rm CE} = 5 \text{ V}$	-	10		10	-	-		
3070	Transfer Ratio	h _{FE}	$I_{\rm C} = 300 \text{ ma}, V_{\rm CE} = 5 \text{ V}$	-	-	-	-	-	10	-	
3236	Subgroup 3 Open Circuit Output Capacitance	C _{ob}	$f = 1 \text{ Mc}, V_{CB} = 30 \text{ V},$ $I_{E} = 0$	5 -	-	10	-	10	-	20	pf
	R. F. Power Output	P _{OUT}	V _{CE} = 28 V, P _{IN} = 0.25 watt, f = 175 Mc, Min. Effic. = 50%	-	2.5	-	-	-	-	-	watts
			V _{CE} = 28 V, PIN = 1 watt, f = 100 Mc, Min, Effic, = 65%	-	-	-	7.5	-	-	-	watts
			VCE = 28 V, PIN = 3.5 watts, f = 175 Mc, Min. Effic. = 70%	-	-	-	-	-	13.5	-	watts
			VCE = 28 V, PIN = 1 watt, f = 400 Mc, Min. Effic. = 40%	-	-	-	3	-	-	-	watts
3036D	Subgroup 4 Collector Cutoff Current	I _{CBO}	$T_A = 150^{\circ} C \pm 3^{\circ} C,$ $V_{CB} = 30 V, I_E = 0$	15 -	-	100	-	100	-	250	μ amp
3076	Forward Current		$T_A = 150^{\circ} \text{C} \pm 3^{\circ} \text{C},$ $I_C = 150 \text{ ma}, V_{CE} = 5 \text{ V}$	-	-	200	-	200	-	-	
00.0	Transfer Ratio h _{FE}		T _A = 150°C ± 3°C, I _C = 300 ma, V _{CE} = 5 V	-	-	-	-	-	-	200	

^a Pulsed through an inductor (25 mh); duty factor = 50%.

b Measured at a current where the breakdown voltage is a minimum.

DIMENSIONAL OUTLINES



92CS-12045R5


Dimensions in Inches

NOTE 1: THE PIN SPACING PERMITS INSERTION IN ANY SOCKET HAVING A PIN-CIRCLE DIAMETER OF 0.200" AND CONTACTS WHICH WILL ACCOMMODATE PINS HAVING A DIAMETER OF 0.035" MIN., 0.045" MAX.

NOTE 2: THE TORQUE APPLIED TO A 10-32 HEX NUT ASSEMBLED ON THE THREAD DURING INSTALLATION SHOULD NOT EXCEED 12 INCH-POUNDS.

NOTE 3: THIS DEVICE MAY BE OPERATED IN ANY POSITION.

FOR TYPE 40305 JEDEC TO-39



Dimensions in Inches

TERMINAL CONNECTIONS


Pin or Lead No.1 - Emitter

Pin or Lead No.2 - Base

Pin or Lead No.3 - Collector (For 40306, 40307) Collector, Case (For 40305)



40414



High-Reliability Silicon N-P-N Epitaxial Planar Transistor

For UHF Applications in Industrial and Military Equipment

Features:

- High gain-bandwidth product: f_T = 1000 MHz min.
- High converter (450-to-30 MHz) gain: G_C = 15 dB typ. for circuit bandwidth of approximately 2 MHz
- High power gain as neutralized amplifier: GpE = 12.5 dB min. at 450 MHz for circuit bandwidth of 20 MHz
- High power output as uhf oscillator: POE =
 \[
 \begin{cases}
 30 \text{ mW min., 40 mW typ. at 500 MHz} \\
 20 \text{ mW typ., at 1 GHz}
 \end{cases}

RCA-40414 is a double-diffused epitaxial planar transistor of the silicon n-p-n type. It is extremely useful in low-noise-amplifier, oscillator, and converter applications at frequencies up to 500 MHz in the common-emitter configuration, and up to 1200 MHz in the common-base configuration.

The 40414 is electrically and mechanically like the RCA-2N2857, but each shipment of the RCA-40414 is accompanied by a certified summary of the results of the Group A Electrical Tests and the Group B Environmental Tests shown in Tables I and II, respectively. The Test Data Summary and Certification shown in the Specimen Copy on page 5 are the results of the acceptance tests for the production lot from which the shipment is made.

- Low device noise figure:
 - NF = 1.5 dB max. as 450 MHz amplifier 1.5 dB typ., as 450-to-30 MHz converter
- Low collector-to-base time constant: $r_b'C_c = 7$ ps typ.
- Low collector-to- base feedback capacitance:

VCEO

 $C_{cb} = 0.6 pF typ.$

RCA-40414 utilizes a hermetically sealed 4-lead JEDEC TO-72 package. All active elements of the transistor are insulated from the case, which may be grounded by means of the fourth lead in applications requiring shielding of the device.

The curves of Typical Characteristics shown in the Technical Bulletin for RCA-2N2857 also apply for RCA-40414.

-65 to +200

Maximum Ratings,	Absolute-Maximum Values:
COLLECTOR-TO-E	MITTER VOLTAGE

	•				•	•	•	•	•	•	•	· CLO		•
COLLECTOR-TO-BASE VOLTAGE .												VCBO	30	V
EMITTER-TO-BASE VOLTAGE												V_{EBO}	2.5	V
CONTINUOUS COLLECTOR CURRENT												Ic	40	mΑ
TRANSISTOR DISSIPATION												PT		
At case temperatures* up to 25°C .													300	mW
At case temperatures* above 25°C .													Derate linearly 1.71	mW/ ^o C
At ambient temperatures up to 25°C													200	mW
At ambient temperatures above 25°C													Derate linearly 1.14	mW/OC
TEMPERATURE RANGE:														

Storage & Operating (Junction)

er tell transit er transit er transit er transit er transit er		
At distances ≥ 1/32 in (0.8 mm) from seating		
surface for 10 seconds max	265	οС

^{*} Measured at center of seating surface.

CASE TEMPERATURE (During soldering):

oc.

TABLE I - GROUP A TESTS

							TEST (CONDITION	s		LI	MITS	
Sub- group	Lot Toler- ance Per Cent Defect- ive	Characteristic Test	Symbol	MIL-STD 750 Reference Test Method	Am- bient Tem- pera- ture T _A	Fre- quen- cy f	DC Collector- to-Base Voltage V _{CB}	DC Collector- to- Emitter Voltage VCE	DC Collector Current	DC Emitter Current	40	CA 414	Units
<u></u>		l	ļ		oC.	MHz	V	V	mA	mA	Min.	Max.	
1	10	Visual and Mechanical Examination		2071						-			
		Collector- Cutoff Current	СВО	3036 Bias Condi- tion D	25±3		15			0		10	пA
		Collector-to-Base Breakdown Voltage	вусво	3001 Test Condi- tion D	25±3	-			0.001	0	30	-	>
2	5	Collector-to-Emitter Breakdown Voltage	BV _{CEO}	3011 Test Condi- tion D	25±3				3*	IB = 0	15		٧
		Emitter-to-Base Breakdown Voltage	BV _{EBO}	3026 Test Condi- tion D	25±3				0	-0.01	2.5	-	٧
		Static Forward Current-Transfer Ratio	h _{FE}	3076	25±3			1	3		30	150	
		Small-Signal Power Gain≜	Gpe		25:3	450		6	1.5		12.5	19	dB
		Device Noise Figure Generator Resistance (R _G) = 50 Ω	NF		25 · 3	450		6	1.5			4.5	dB
3	15	Measured Noise Figure: Generator Resistance (RG)= 50 ⅓ r ▲	NF		25 - 3	450		6	1,5			5.0	dB
		Collector-to-Base Time Constant [♣]	ıp,Cc		25+3	31.9	6		2		4	15	ps
		Oscillator Power Output (See Fig.4 for Test Circuit)	Po		25±3	≥500	10			-12	30	-	mW
		Collector-to-Base Feedback Capacitance	C _{cb}		25 † 3	≥ 0.1 ± 1	10			0		1	pF
		Static Forward Current Transfer Ratio (Low Temperature)	hFE	3076	-55 · 3			1	3		10	-	
4	15	Collector-Cutoff Current (High Temperature)	СВО	3036 Bias Condi- tion D	+0 150 -5		15			0	-	1	μA
"	12	Small-Signal, Short Circuit Forward Cur- rent-Transfer Ratio ♣	h _{fe}	3206	25±3	0.001		6	2		50	220	
* Pulsa		Magnitude of Small- Signal, Short-Circuit Forward Current- Transfer Ratio ▲	hfe	3206	25+3	100		6	5		10	19	

^{*} Pulse Test

[▲]Lead No.4 (Case) Grounded


Three-terminal measurement with emitter and case leads guarded.

Device noise figure is approximately 0.5 dB lower than the measured noise figure. The difference is due to the insertion loss at the input of the test amplifier and the contribution of the following stages in the test setup.

TABLE II - GROUP B TESTS

				iN	ITIAL AND E	ENDPOINT CHARA	CTERI	STICS	TESTS		
. *		MIL-STD	Lot Tolerance					RCA-	40414		
Subgroup	Test	750 Reference	Per Cent Defective	Charac- teristic Test	MIL-STD 750 Reference	Test Conditions		tial ues		Point lues	Units
			%	1030	Mererence		Min.	Max.	Min.	Max.	
1	PHYSICAL DIMENSIONS (See Dimensional Out- line Drawing on page 6)	2066	20		-	-		1	-	-	
	SOLDERABILITY Without Aging	2026				TA = 25 ± 3°C					
	TEMPERATURE- CYCLING TEST (Condition C)	1051		¹ CBO	3036D	V _{CB} = 15 V	-	10	-	30	nA
2	THERMAL-SHOCK TEST: $T_{min} = 0^{+5}_{-0}^{0}C$ $T_{max} = 100^{+0}_{-5}^{0}C$	1056 Test Condi- tion A	20	h _{FE}	3076	T _A = 25 ± 3 ⁰ C V _{CE} = 1 V	30	150	18		
	MOISTURE-RESISTANCE TEST	1021				IC = 3 mA					
	SHOCK TEST: NON-OPERATING 1500 G's, 0.5 ms 5 blows each in X ₁ , Y ₁ , Y ₂ and Z ₁ planes	2016		1сво	3036D	T _A = 25 ± 3°C VCB = 15 V		10		30	пA
3	VIBRATION FATIGUE TEST: NON-OPERATING 60 ± 20 Hz, 20 G's	2046	20								
	VIBRATION VARIABLE- FREQUENCY TEST	2056		hFE	3076	T _A = 25 ± 3°C V _{CE} = 1 V	30	150	18	-	
	CONSTANT-ACCELERA- TION TEST: 20,000 G's	2006				IC = 3 mA					
4	TERMINAL STRENGTH	2036 Test Condi-	20	-			-		-	-	
	1531	tion E						<u> </u>		-	
				Ісво	3036D	T _A = 25 ± 3 ⁰ C V _{CB} = 15 V		10		30	nΑ
5	SALT-ATMOSPHERE TEST	1041	20	^h FE	3076	TA = 25 ± 3 ⁰ C VCE = 1 V IC = 3 mA	30	150	18	-	
	HIGH-TEMPERATURE LIFE TEST (NON-			ІСВО	3036D	T _A = 25 ± 3°C V _{CB} = 15 V		10		30	nA
6	OPERATING): T _A = 200 ± 10 ⁰ C Duration = 1000 hrs.	1031	λ= 10%	hFE	3076	T _A = 25 ± 3°C VCE = 1 V I _C = 3 mA	30	150	18	-	
	STEADY-STATE OPERA- TION LIFE TEST: Common-Base Circuit			СВО	3036D	T _A = 25 ± 3 ⁰ C V _{CB} = 15 V		10		30	nA
7	T _A = 25 ± 3°C V _{CB} = 12.5 ± 0.5 V P _T = 200 mW Duration = 1000 hrs.	1026	λ= 10%	ħFE	3076	T _A = 25 ± 3 ⁰ C V _{CE} = 1 V I _C = 3 mA	30	150	18	-	

DIMENSIONAL OUTLINE JEDEC TO-72



TERMINAL CONNECTIONS

Lead 1 — Emitter

Lead 2 — Base

Lead 3 - Collector

Lead 4. - Connected to case

	INC	CHES	MILLIM	ETERS	NOTES
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	0.170	0.210	4.32	5.33	
φb	0.016	0.021	0.406	0.533	2
φb ₂	0.016	0.019	0.406	0.483	2
φD	0.209	0.230	5.31	5.84	1
φD ₁	0.178	0.195	4.52	4.95	
e ·	0.10	0 T.P.	2.54	T.P.	4
e1	0.05	0 T.P.	1.27	T.P.	4
h	l .	0.030		0.762	1
j	0.036	0.046	0.914	1.17	
k	0.028	0.048	0.711	1.22	3
1	0.500	(12.70		2
11		0.050	ĺ	1.27	2
12	0.250	1	6.35	!	2
α	45°	T.P.	45°	T.P.	4, 6

Note 1: (Four leads). Maximum number leads omitted in this outline, "none" (0). The number and position of leads actually present are indicated in the product registration. Outline designation determined by the location and minimum angular or linear spacing of any two adjacent leads.

Note 2: (All leads) ϕ b₂ applies between I₁ and I₂. ϕ b applies between I₂ and 0.50 in. (12.70 mm) from seating plane. Diameter is uncontrolled in I₁ and beyond 0.50 in. (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the product.

Note 4: Leads having maximum diameter 0.019 in. (0.484 mm) measured in gaging plane 0.054 in. (1.37 mm) +0.001 in. (0.025 mm) - 0.000 (0.000 mm) below the seating plane of the product shall be within 0.007 in. (0.178 mm) of their true position relative to a maximum width tab.

Note 5: The product may be measured by direct methods or by gage.

Note 6: Tab centerline.



40577

HIGH-RELIABILITY TRANSISTOR


RCA-40577* is a high-reliability variant of the RCA-2N3118, a triple-diffused transistor. It is especially processed for high reliability. It is intended for Class A and C amplifier, frequency multiplier or oscillator operation in high-reliability, large-signal, highpower VHF applications in Space, Military, and Industrial communications equipment.

High reliability is assured by eight preconditioning steps, including drift temperature measurements after the High Temperature Reverse Bias and Power Age tests. The 40577 also features complete qualification and lot acceptance testing.

*Formerly RCA-Dev. No. TA7079

High-Gain Device for Class A or C Operation in VHF Circuits

- 8 Preconditioning Steps
- Complete Qualification and Lot Acceptance Testing
- 1.0 Watt Output Min. at 50 MHz
- 0.4 Watt Output Min. at 150 MHz



RATINGS

Maximum Ratings, Absolute-Maximum Values: COLLECTOR-TO-EMITTER

VOLTAGE:	
With $V_{BE} = -1.5 \text{ volts} \dots V_{CEV}$ 85	v
With base open	v
EMITTER-TO-BASE VOLTAGE V _{EBO} 4	V
COLLECTOR CURRENT I _C 0.5	Α
TRANSISTOR DISSIPATION P_T	
At case temperatures up to 25° C	W
At free-air temperatures up to 25° C 0.5	W
At case temperatures above 25° C See F	ig.4
TEMPERATURE RANGE:	
Storage & Operating (Junction)65 to 200	$^{\circ}\mathrm{C}$
LEAD TEMPERATURE (During soldering):	
At distances ≥ 1/32 in. from insulating wafer for 10 s max 230	°C

TYPICAL POWER OUTPUT vs. POWER INPUT




Fig. 1

ELECTRICAL CHARACTERISTICS Case Temperature = 25° C Except As Indicated

				TEST CO	NDITIO	NS SMS					
Characteristics	Symbols	Fre- quency (MHz)	quency Voltage Voltage Volts (Milliamperes)				:s)	LIMITS		Units	
		f	VCB	VCE	VBE	Ic	ΙE	ΙB	Min.	Max.	
Collector-Cutoff 25 °C° CC° Current 150 °C°	I _{CBO}		30 30				0			10 5	nΑ μΑ
Emitter-to-Base Breakdown Voltage	BVEBO					0	0.1		4		volts
Collector-to-Emitter Breakdown Voltage (Sustaining)	BV _{CEO} (sus)					10 pulsed ^b		0	60		volts
Reverse Collector-to-Emitter Breakdown Voltage	BVCEX				-1.5	0.1			85		volts
Output Capacitance	C _{ob}	1	28			0				6	pF
rbb' Cb'c Product	r _{bb} 'Cb'c	50		28		25				60	ps
DC Forward-Current Transfer Ratio ^{b.}	$^{ m h_{FE}}$			5		100			50	275	
Small-Signal Forward-Current Transfer Ratio	h _{fe}	50		28		25			5		
Real Part of Short-Circuit Input Impedance	h _{ie} (real)	50		28		25			25	75	ohms
Real Part of Short-Circuit Output Impedance	1/Y _{22(real)}	50		28		25			500	1000	ohms
Output Power Class-C Service Pin = 0.1 watt (with heat sink)	P _{OUT}	50 150		28 28					1.0 0.4		watt watt
Power Gain Class-A Service P _{out} = 0.2 watt (with heat sink)	PG	50		28		25			18		dB

TYPICAL LARGE-SIGNAL OPERATION, CLASS-C SERVICE




Fig. 2




Fig. 3

 $^{^{\}mathbf{a}}\mathrm{T_{FA}}$ = free air temperature. bPulse duration 300 $\mu s;$ duty factor, less than 1.8%.

RELIABILITY SPECIFICATIONS

In addition to Preconditioning and Group A tests, a Qualification Approval test series (Group B tests) is performed on each lot.

Preconditioning (100 Per Cent Testing of Each Transistor)

- 1. Serialization
- 2. Record I_{CBO}, h_{FE}
- 3. Temperature Cycling-Method 107B, Cond. C of MIL-STD-202, 5 cycles, -65° C to 200° C
- 4. Bake, 72 hours minimum, 200° C
- 5. Constant Acceleration-Method 2006 of MIL-STD-750, 10,000g, $\rm Y_1$ and $\rm Y_2$ axes
- 6. X-Ray
- 7. Record I_{CBO}, h_{FE}
- 8. Reverse Bias Age, $T_A = 175^{\circ}$ C, $V_{CB} = 60$ V,
- d9. Record I_{CBO}, h_{FE}.

- 10. Power Age, T_A = 25° C, V_{CB} = 28 V,t = 340 hours, P_T = 1 W, free air
- d₁₁. Record I_{CBO}, h_{FE} at 340 hours
- 12. Helium Leak, 1 x 10 -7 cc/sec. max.
- 13. Gross Leak, MIL-STD-202, Method 112
- 14. Record Subgroups 2 and 3 of Group A Tests
- ^dDelta criteria after 96 hours Reverse Bias Age and 340 hours Power Age.
 - Δ I_{CBO} +100% or +5 nanoamperes whichever is greater
 - Δ h_{FE} ±20%

Definitions

Delta (A): Delta shall be determined by subtracting the parameter value measured before application of stress from the value measured after the application of stress.

Group A Tests

TEST METHOD PER	EXAMINATION OR TEST	CONDITIONS	LTPD	SYMBOL	LIN	IITS	UNITS
MIL-STD-750					Min.	Max.	İ
2071	Subgroup 1 Visual and Mechanical Examination	<u>-</u>	10 -	_	_	-	-
	Subgroup 2		5.				
3036D	Collector-Cutoff Current	$V_{CB} = 30V, IE = 0$	l –	ICBO		10	nA
3001D	Collector-to-Emitter Breakdown Voltage	$I_{\rm C} = 100 \ \mu A, \ V_{\rm BE} = -1.5 \ V$	-	BVCEV	85 9	_	volts
3026D	Emitter-to-Base Breakdown Voltage	$I_{E} = 100 \mu A, I_{C} = 0$	-	BVEBO	4	-	volts
3011D	Collector-to-Emitter Breakdown Voltage		}				
		IB = 0	-	VCEO	60 9	-	volts
3076	DC Forward-Current Transfer Ratio	$I_C = 100 \text{ mA}, V_{CE} = 5V$	-	hFE	50	275	j
	Subgroup 3		5				
3236	Output Capacitance	$f = 0.1 \text{ to } 1.0 \text{ MHz}, ^{V}\text{CB=28V}, \\ IE = 0$	_	Cob	_	6.0	pF
	Power Output	f = 50 MHz, VCE = 28V Pin = 0.1 W	_	POUT	1.0	_	watts
	RF Power Output (Min. Eff. = 45%)	VCE = 28 V, PIN = 0.1 W f = 150 MHz	_	POUT	0.4	_	watts
3306	Small-Signal Forward-Current		l		1		
	Transfer Ratio	IC = 25 mA, VCE = 28 V	l		ì		
	•	f = 50 MHz	-	$h_{\mathbf{fe}}$	-	5.0	ļ
	Subgroup 4		15				
-3036D	Collector-Cutoff Current	$T_{A} = 150^{\circ} C$, $V_{CB} = 30 V$	-	ICBO	l –	5	μΑ
3201	Input Impedance	V _{CE} = 28 V, I _C = 25 mA f = 50 MHz	_	hie	25	75	ohms
3231	Output Admittance	V _{CE} = 28 V, I _C = 25 mA f = 50 MHz	_	Y ₂₂	1	2	mmho

f Pulsed through an inductor (25 μH); duty factor = 50%.

⁹Measured at a current where the breakdown voltage is a minimum.

General Reliability Specifications that are applicable to all rf power transistors are given in booklet RFT-701 and must be used in conjunction with the specific Preconditioning, Group A Tests, and Group B Tests shown below.

Group B Testsh

TEST METHOD PER MIL-STD-750	EXAMINATION OR TEST	CONDITIONS
2066	Subgroup 1 Physical Dimensions	(13 Samples) JEDEC TO-5 Pkg.
2026 1051 1056	Subgroup 2 Solderability Thermal Shock (Temp. Cycling) Thermal Shock (Glass Strain)	(13 Samples) Omit aging, Dwell time = 10 s ± 1 s Test Condition C Test Condition B
1021	Seal (Leak Rate) Moisture Resistance	Method 112 of MIL-STD-202 Test Cond. C, procedure III; Test Cond. A for gross leaks
2016	Subgroup 3 Shock	(13 Samples) 1,500 g, 0.5 ms, 5 blows each orientation: X ₁ , Y ₁ , Y ₂ , Z ₁
2046 2056 2006	Vibration Fatigue Vibration Var. Freq. Constant Acceleration	Nonoperating 20,000 G Y ₁ , Y ₂
2036	Subgroup 4 Terminal Strength (Lead Fatique)	(13 Samples) Test Cond. E
1041	Subgroup 5 Salt Atmosphere	(13 Samples)
1031	Subgroup 6 High Temperature Life (Non-operating)	(25 Samples) Tstorage = 200° C t = 1000 hrs.
1026	Subgroup 7 Steady-State Operation	(25 Samples) P _T = 1.5 W, T _C = 100° C t = 1000 hrs. V _{CB} = 40 V


TEST METHOD	EXAMINATION OR TEST	CONDITIONS	SYMBOL	LIA	NTS	UNITS
MIL-STD-750	EXAMINATION OF TEST	CONDITIONS	SIMBUL	Min.	Max.	UNITS
3036D 3001D 3076	End Points Subgroups (2, 3, 5, 6) Collector Base Cutoff Current Collector Base Breakdown Voltage DC Forward-Current Transfer Ratio	$\begin{aligned} & V_{CB} = 30 \text{ V, } I_{E} = 0 \\ & V_{BE} = -1.5 \text{ V, } I_{C} = 100 \mu\text{A} \\ & I_{C} = 100 \text{ mA, } V_{CE} = 5 \text{ V} \end{aligned}$	I _{CBO} BV _{CEV}	80 35	1.0 325	μ Α –

hAcceptance/Rejection Criteria of Group B tests: For an LTPD plan of 7% the total sample size is 115 for which the maximum number of rejects allowed is 4. Acceptance is also subject to a maximum of one (1) reject per Sub-group. Group B tests are performed on each lot for Qualification or Lot Acceptance.

i Pulsed through an inductor (25 mH); duty factor = 50%.

 $^{^{\}mathbf{k}}$ Measured at a current where the breakdown voltage is a minimum.

DIMENSIONAL OUTLINE JEDEC No.TO_5



Note Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

TERMINAL CONNECTIONS

Lead 1 - Emitter

Lead 2 - Base

Lead 3 - Collector, Case



40578


HIGH-RELIABILITY TRANSISTOR

RCA-40578* is a high-reliability variant of the RCA-2N3866, an epitaxial n-p-n planar transistor of "overlay" emitter electrode construction. It is especially processed for high reliability. It is intended for Class A, B, and C amplifier, frequency multiplier, or oscillator operation in high-reliability, driver or predriver stages, VHF-UHF applications in Space, Military, and Industrial communications equipment.

High reliability is assured by eight preconditioning steps, including drift temperature measurements after the High Temperature Reverse Bias and Power Age tests. The 40578 also features complete qualification and lot acceptance testing.

* Formerly RCA-Dev. No. TA7080

High-Gain Device for Class A,B, or C Operation in VHF-UHF Circuits



©8 Preconditioning Steps


OComplete Qualification and Lot Acceptance Testing

OHigh Power Gain, Unneutralized Class C Amplifier
At 400 MHz, 1 W output with 10 dB gain (min.)
250 MHz, 1 W output with 15 dB gain (typ.)
175 MHz, 1 W output with 17 dB gain (typ.)
100 MHz, 1 W output with 20 dB gain (typ.)

RATINGS

${f Maximum\ Ratings},\ Absolute ext{-}Maximum\ Value$	es:		
COLLECTOR-TO-BASE VOLTAGE	v_{CBO}	55	v
COLLECTOR-TO-EMITTER VOLTAGE:			
With external base-to-emitter			
resistance	$v_{ m CER}$	55	V
$R_{BE} = 10$ ohms			
With base open	v_{CEO}	30	V
EMITTER-TO-BASE VOLTAGE	v_{EBO}	3.5	V
COLLECTOR CURRENT	I_C	0.4	Α
TRANSISTOR DISSIPATION	$P_{\mathbf{T}}$		
At case temperatures up to 25° C		5	W
At free-air temperatures up to 25° C		1.0	W
At temperatures above 25° C		See F	ig. 1
TEMPERATURE RANGE:			
Storage & Operating (Junction)	-65 to	200	$^{\rm o}{ m C}$
LEAD TEMPERATURE (During soldering):		
At distances ≥ 1/32 in. from			0.0
seating plane for 10 s max		230	$^{\rm o}{ m C}$

DISSIPATION DERATING CURVE




ELECTRICAL CHARACTERISTICS

Case Temperature = 25° C

			Т	EST CON	DITION	IS				
Characteristic	Symbol	Colle	C ector lts	DC Base Volts		DC Curre (mA		LIA	IITS	Units
		V _{СВ}	VCE	V _{BE}	ΙE	ΙB	lc	Min.	Max.	
Collector-Cutoff Current	ICEO		28			0		-	100	nA
Collector-to-Base Breakdown Voltage	BV _{CBO}				0		0.1	55	-	v
Collector-to-Emitter	V _{CER} (sus) ^a						5	55	-	v
Voltage (Sustaining)	VCEO(sus)					0	5	30	-	v
Emitter-to-Base Breakdown Voltage	BV _{EBO}				0.1		0	3.5	-	v
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)					20	100	-	1.0	v
Collector-to-Base Capacitance (Measured at 1 MHz)	Cob	30			0			-	3.0	pF
RF Power Output Class-C Amplifier,Unneutralized At 100 MHz At 250 MHz At 400 MHz	P _{OUT}		28b 28b 28b					1.8 (1.5 (1.0 e	yp.)c yp.)d	w
Gain-Bandwidth Product	f_{T}		15				50	800 (yp.)	MHz

^aWith external base-emitter resistance (R_{RE}) = 10 Ω .

DIMENSIONAL OUTLINE JEDEC TO-39



TERMINAL CONNECTIONS

Lead No. 1 - Emitter

Lead No. 2 - Base

Case, Lead No. 3 - Collector

DIMENSIONS IN INCHES AND MILLIMETERS

Note: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

bV_{CC} value.

 $^{^{\}mathbf{c}}$ For $P_{\mathbf{IN}}$ = 0.05 W; minimum efficiency = 60%.

 $^{^{}d}$ For $P_{IN} = 0.1$ W; minimum efficiency = 50%.

eFor P_{IN} = 0.1 W; minimum efficiency = 45%.

RELIABILITY SPECIFICATIONS

In addition to Preconditioning and Group A tests, a Qualification Approval test series (Group B tests) is

performed on each lot.

Preconditioning (100 Per Cent Testing of Each Transistor)

1. Serialization

2. Record I_{CEO}, h_{FE}

3. Temperature Cycling-Method 107B Cond. C of MIL-STD-202, 5 cycles, -65° C to 200° C

4. Bake, 72 hours minimum, 200° C

 Constant Acceleration-Method 2006 of MIL-STD-750, 10,000g, Y₁ and Y₂ axes

6. X-Ray

7. Record I_{CEO}, h_{FE}

8. Reverse Bias Age, T_A = 200° C, V_{CB} = 50 V, t = 96 hours

d9. Record I_{CEO}, h_{FE}

10. Power Age, T_A = 25° C, V_{CB} = 28 V,t = 340 hours, P_T = 1 W, free air

 $^{\mathbf{d}}$ 11. Record I $_{\mathrm{CEO}}$, $^{\mathbf{h}}_{\mathrm{FE}}$, $^{\mathbf{V}}_{\mathrm{CE}}$ at 340 hours

12. Helium Leak, 1 x 10⁻⁷ cc/sec. max.

13. Gross Leak, MIL-STD-202, Method 112

14. Record Subgroups 2 and 3 of Group A Tests

^dDelta criteria after 96 hours Reverse Bias Age and 340 hours Power Age

ΔI_{CEO} +100% or +20 nanoamperes whichever is greater

Δh_{FE} ±20%

Definitions

Delta (Δ): Delta shall be determined by subtracting the parameter value measured before application of stress from the value measured after the application of stress.

Group A Tests

TEST METHOD PER	EXAMINATION OR TEST	CONDITIONS	LTPD	SYMBOL	LIMITS		UNITS
MIL-STD-750					Min.	Max.	
2071	Subgroup 1 Visual and Mechanical Examination	_	10 -	-	1	-	ı
3041D 3001D 3026D 3011D 3011B	Subgroup 2 Collector-Cutoff Current Collector-to-Base Breakdown Voltage Emitter-to-Base Breakdown Voltage Collector-to-Emitter Breakdown Voltage Collector-to-Emitter Breakdown Voltage Collector-to-Emitter Breakdown Voltage	$V_{CE} = 28 \text{ V}$ $I_{C} = 100 \mu\text{A}$ $I_{E} = 100 \mu\text{A}$ $I_{C} = 0 \text{ to } 5 \text{ mA}^{\text{f}}$ $I_{C} = 0 \text{ to } 5 \text{ mA}^{\text{f}}$ $I_{C} = 0 \text{ to } 3 \text{ mA}^{\text{f}}$ $I_{C} = 100 \text{ mA}$ $I_{C} = 100 \text{ mA}$	5	ICEO BVCBO BVEBO BVCEO BVCEC	- 55 3.5 30 ⁹ 55 ⁹	100	nA volts volts volts volts
3076	DC Forward-Current Transfer Ratio	I _C = 100 mA, V _{CE} = 5 V	_	h _{FE}	10	_	_
3236 3261	Subgroup 3 Output Capacitance Extrapolated Unity Gain Frequency RF Power Output (Min. Eff. = 45%)	V _{CB} = 30 V I _C = 50 mA, V _{CE} = 15 V, f = 200 MHz V _{CE} = 28 V, P _{IN} = .1 W,	5 - -	C _{ob}	- 500	3.0	pF MHz
		f = 400 MHz		POUT	1.0		watts
3036D	Subgroup 4 Collector-Cutoff Current	$T_A = 150^{\circ} \text{ C} \pm 3^{\circ} \text{ C},$ $V_{CB} = 30 \text{ V}$ $T_A = -55^{\circ} \text{ C} \pm 3^{\circ} \text{ C},$	15 -	I _{CBO}	_	100	μΑ
3076	DC Forward-Current Transfer Ratio	$I_{C} = 100 \text{ mA}, V_{CE} = 5 \text{ V}$	-	h _{FE}	5	_	-

Pulsed through an inductor (25 μH); duty factor = 50%.

 $⁹_{\hbox{Measured}}$ at a current where the breakdown voltage is a minimum.

General Reliability Specifications that are applicable to all rf power transistors are given in booklet RFT-701 and must be used in conjunction with the specific Preconditioning, Group A Tests, and Group B Tests shown below.

Group B Tests

TEST METHOD PER MIL-STD-750	EXAMINATION OR TEST	CONDITIONS
2066	Subgroup 1 Physical Dimensions	(13 Samples)
2026 1051 1056 2036	Subgroup 2 Solderability Thermal Shock (Temp. Cycling) Thermal Shock (Glass Strain) Terminal Strength (Tension) Seal (Leak Rate)	(13 Samples) Test Condition C Test Condition B Test Condition A, weight = 5 lbs. time = 15 s each terminal Method 112 of MIL-STD-202 Test Cond. C, procedure IIIs, Test Cond. A for gross leaks
1021	Moisture Resistance	10-8 cc/s
2016	Subgroup 3 Shock Vibration Fatigue	(13 Samples) 1,500 g, 0.5 ms, 5 blows each orientation: X ₁ , Y ₁ , Z ₁ , (15 blows total) Nonoperating
2056 2006	Vibration Var. Freq. Constant Acceleration	20,000 G Y ₁ , Y ₂
2036E	Subgroup 4 Terminal Strength (Lead Fatigue)	(13 Samples)
1041	Subgroup 5 Salt Atmosphere	(13 Samples)
1031	Subgroup 6 High Temperature Life (Nonoperating)	(25 Samples) T _{storage} = 200° C
1026	Subgroup 7 Steady-State Operation	(25 Samples) T _{FA} = 25° C t = 1000 hrs. P _T = 1 W, V _{CB} = 28 V free air, no heat sink

TEST METHOD	EXAMINATION OR TEST	CONDITIONS	SYMBOL	LIM	UNIT	
MIL-STD-750				Min.	Max.	
3041D	End Points Subgroups (2, 3, 5, 6, 7) Collector-to-Emitter Cutoff Current	V _{CE} = 28 V	ICEO	_	1.0	μА
3011B	Collector-to-Emitter Breakdown Voltage RF Power Output (Min. Eff. = 45%)	I _C = 5 mA (Inductive) ⁱ R _{BE} = 10 V 28 V R = 0.1 W	BVCER	50 ^k չ	-	volts
3076 3026D	DC Forward-Current Transfer Ratio Emitter-to-Base Breakdown Voltage	$V_{CE} = 28 \text{ V}, P_{IN} = 0.1 \text{ W},$ f = 400 MHz $I_{C} = 100 \text{ mA} \text{ V}_{CE} = 5 \text{ V}$ $I_{E} = 100 \text{ mA}$	P _{OUT} h _{FE} BV _{EBO}	0.95 9 3.0	- - -	wätts – volts

hAcceptance/Rejection Criteria of Group B tests: For an LTPD plan of 7% the total sample size is 115 for which the maximum number of rejects allowed is 4. Acceptance is also subject to a maximum of one (1) reject per Sub-group. Group B tests are performed on each lot for Qualification or Lot Acceptance.

Pulsed through an inductor (25 mH); duty factor = 50%.

kMeasured at a current where the breakdown voltage is a minimum.



40605

RCA-40605* is an epitaxial silicon n-p-n planar transistor featuring "overlay" emitter electrode construction. It is intended for class-A, -B, or -C amplifier, frequency multiplier, and oscillator service in VHF/UHF equipment.

Premium high-reliability type 40605 is identical to RCA-2N3553 but is preconditioned and tested for use in critical aerospace and industrial equipment.

Maximum Ratings, Absolute-Maximum Values:

COLLECTOR-TO-BASE VOLTAGE $V_{\rm CBO}$ 65 V COLLECTOR-TO-EMITTER VOLTAGE:

With-1.5 volts (V_{BE}) of reverse bias & external base-to-emitter resistance

$(R_{BE}) = 33 \Omega \dots V_{CEX}$	65 V
With base open	40 V
EMITTER-TO-BASE VOLTAGE V_{EBO}	4 V
CONTINUOUS COLLECTOR CURRENT IC	0.33 A
PEAK COLLECTOR CURRENT I _{Cpk}	1 A
TRANSISTOR DISSIPATION: P_T	
At case temperatures up to 25°C	7 W

At case temperatures above 25°C	
derate linearly at	0.04 W/°C
At ambient temperatures up to 25°C	1 W
At ambient temperatures above 25°C	
derate linearly at	5.71 mW/°C

TEMPERATURE RANGE:
Storage & Operating (Junction) -65 to +200°C

LEAD TEMPERATURE (During Soldering):
At distances ≥ 1/32 in, (0.8 mm) from

seating plane for 10 s max..... 230°C

SILICON N-P-N ''overlay'' TRANSISTOR

"Premium"
High-Reliability Type

For Class-A,-B, or -C Service in VHF/UHF Military, Industrial, and Commercial Equipment



JEDEC TO-39

FEATURES:

e High Power Output

Class - C Amplifier . . .

2.5 - W (min.) at 175 MHz

Oscillator . . .

1.5 - W (typ.) at 500 MHz




Fig.1 - Typical power output vs. frequency.

^{*}Formerly RCA Dev. Type No. TA7361.

ELECTRICAL CHARACTERISTICS, Case Temperature $(T_C) = 25^{\circ}C$ STATIC

			TEST CONE	OITION	S				
CHARACTERISTIC	SYMBOL	DC Collector Volts	DC Base Volts	DC Current mA		LIM	IITS	UNITS	
		VCE	VBE	1E	ΙB	Ic	MIN.	MAX.	
Collector-Cutoff Current	ICEO	30			0		-	0.1	μ A
Collector-to-Base Breakdown Voltage	V _{(BR)CB0}			0		0.3	65	-	٧
Collector-to-Emitter Breakdown Voltage: (See Fig. 2.) With base open	V _{(BR)CE0}				0	200α	40 b	_	V
With base-emitter junction reverse biased & external base-to-emitter resistance (RBE) = 33 Ω	V _{(BR)CEX}		-1.5			200ª	65 b	-	v
Emitter-to-Base Breakdown Voltage	V _{(BR)EB0}			0.1		0	4	-	V
Collector-to-Emitter Saturation Voltage	VCE(sat)				50	250	-	1	٧

a Pulsed through a 25-mH inductor; duty factor = 50%

DYNAMIC

		. TE					
CHARACTERISTIC	SYMBOL	DC Collector	Input Power	Frequency	LIMITS		UNITS
		Supply (VCC) - V	(P _{IE}) - W	(f) – MHz	MIN.	TYP.	
Power Output	P _{OE}	28	0.25	175	2.5℃	-	W
Collector-to- Base Capacitance	C _{obo}	V _{CB} = 30 V	_	1	-	10	pF
Gain-Bandwidth Product	fŢ	V _{CE} = 28 V I _C = 125 mA	_	-	350	-	MHz

c Minimum efficiency = 50%




Fig.2 - Circuit used to measure voltages $V_{(BR)CEO}$ and $V_{(BR)CEX}$ (unclamped).

b Measured at a current where the breakdown voltage is a minimum.

RELIABILITY SPECIFICATIONS . . .

General Reliability Specifications that are applicable to all rf power transistors are given in booklet RFT-701 and must be used in conjunction with the specific lot screening, Group A Tests, and Group B Tests shown below.

Lot Acceptance Data

Conditioning Screens (100% Testing, see Table I)

a) Attributes Data on Burn-In

b) Attributes Data on Radiographic Inspection

c) Variables Data on Burn-In

Group A (Lot Sampling, see Table II)

Group B (Lot Sampling, see Table III)

a) Variables Data a) Attributes Data (From a member of the family)

Table 1. Description of Total Lot Screening — 100% Testing

TEST	CONDITIONS	MIL-	STD-750	MIL-STD-202		
1231	CONDITIONS	METHOD	CONDITIONS	METHOD	CONDITIONS	
1. Lot identification	-	-	_	_	-	
2. Pre-seal visual inspection	In accordance with RCA's RFT-701 (See note 1)	-	-	_	_	
3. Temp. cycling	5 cycles	1051	С	-	-	
4. High Temp. storage	72 hrs. min. at T _A = 200 ° C	-	-	-	-	
5. Acceleration 20,000 g min. Y ₁ direction of		2006	-	-	-	
6. Fine leak	_	-	-	112	С	
7. Gross leak	Fluorocarbon bubble test (See note 2)	-	-	-	-	
8. Serialize	-	-	_	_	-	
9. Pre burn-in electrical	See Table 1 A	-	-	-	-	
10. Burn-in	(See note 3)	-	-	-	-	
11. Post burn-in electrical	1. Post burn-in electrical Delta requirements See table 1 A		_	-	-	
12. Radiographic inspection	-	_	-	-	-	

Note 1: Complete title of RFT-701 is: "General Reliability Specifications of RCA RF Power Transistors".

Note 2: Immersed in fluorochemical FC 78 at 65 psig for 4 hrs, unit is than placed in fluorochemical FC 48 at 80° C (nominal) and observed for bubbles.

Note 3: Burn-in tests:

Reverse bias age - all transistors shall be operated for 96 hrs

at $T_A = 150^{\circ} C$, $V_{CB} = 50 V$

Power age – all transistors shall be operated for 340 hrs at T_A = 25° C \pm 3° C, V_CB = 30 V, P_T = 1 W.

Table 1 A. Pre Burn-In & Post Burn-In Tests and Delta (Δ) Limits

TEST	SYMBOL		MIL-STD-750	Li	MITS	UNITS
ILSI	STMDOL	METHOD	CONDITIONS	MIN.	MAX.	OMITS
Collector-Cutoff Current	ICEO	3041	3041 V _{CE} = 30 V, bias cond. D		0.1	μ A
DC Forward-Current Transfer Ratio	hFE	3076	V _{CE} = 5 V, I _C = 150 mA pulsed	15	150	-

Delta (Δ) Limits:

I_{CEO} and h_{FE} of Table 1A shall be retested after each burn-in test and the data recorded for all devices in the lot. The tests measured shall not have changed during each burn-in test from the initial value by more than the specified amount as follows:

 $\Delta^{\prime}\text{I}_{\mbox{CEO}} = \pm\,100\%$ or 10 nA, whichever is greater $\Delta\,\mbox{h}_{\mbox{FF}} = \pm\,20\%$

All transistors that exceed the delta (Δ) limits or the limits of Table 1A after each burn-in test shall be removed from the lot and the quantity removed shall be recorded in the lot history.

Table II. Group A Electrical Sampling Inspection

EXAMINATION OR TEST		MIL-STD-750	LTPD	SYMBOL	LIN	IITS	UNITS
EXAMINATION ON TEST	METHOD	CONDITIONS	LIIU	STMDOL	MIN.	MAX.	011110
Subgroup 1 Visual and Mechanical Examination	2071	-	10 -	_	-	,	_
Subgroup 2 Collector-Cutoff Current	3041D	V _{CE} = 30 V, I _B = 0	5	1 _{CEO}	_	100	пA
Collector-to-Base Breakdown Voltage Emitter-to-Base Breakdown Voltage	3001D 3026D	I _C = 0.3 mA I _F = 0.1 mA	-	V _(BR) CBO	65 4	-	V V
Collector-to-Emitter Breakdown Voltage	3011D See Fig. 2.	I _C = 200 mA ^a	-	V _{(BR)CEO}		_	v
Collector-to-Emitter Breakdown Voltage	3011B See Fig. 2.	$I_C = 200 \text{ mA}^{\circ}, V_{BE} = -1.5 \text{ V},$ $R_{BE} = 33 \Omega$	-	V _{(BR)CEX}	65 b	-	v
Collector-to-Emitter Saturation Voltage	3071	I _C = 250 mA, I _B = 50 mA	-	V _{CE} (sat)	-	1	V
DC Forward-Current Transfer Ratio	3076	I _C = 150 mA, V _{CE} = 5 V		hFE	15	150	-
Subgroup 3			5	Í	1		,
Output Capacitance	3236	V _{CB} = 30 V, I _C = 0	-	C _{obo}	-	10	pF
Extrapolated Unity Gain Frequency	3261	I _C = 125 mA, V _{CE} = 28 V, f = 100 MHz	-	fT	350	-	MHz
RF Power Output (Min. Eff. = 50%)	See Fig. 3.	V _{CE} = 28 V, P _{IE} = 0.25 W, f = 175 MHz	-	POE	2.5	-	W
Subgroup 4			15	ł	l	Ì	
Collector-Cutoff Current	3036D	$T_A = 150^{\circ} \text{ C} \pm 3^{\circ} \text{ C},$ $V_{CB} = 30 \text{ V}$	-	СВО	-	100	μA
DC Forward-Current Transfer Ratio	3076	$T_A = -55^{\circ} \text{ C} \pm 3^{\circ} \text{ C},$ $I_C = 150 \text{ mA}, V_{CE} = 5 \text{ V}$	_	h _{FE}	10	_	-

 $^{^{\}alpha}$ Pulsed through a 25 mH inductor; duty factor = 50%


b Measured at a current where the breakdown voltage is a minimum

Table III. Group B Environmental Sampling Inspection

EXAMINATION OR TEST		MIL-STD-750	LTPD	SYMBOL	LI	MITS	UNITS
EXAMINATION ON TEST	METHOD	CONDITIONS	-,,,	31 III DOL	MIN.	MAX.	011113
Subgroup 1 Physical Dimensions	2066	_	20	-	_	_	_
Subgroup 2 Solderability Thermal Shock (Temp. Cycling) Thermal Shock (Glass Strain)	2026 1051 1056	Test Condition C Test Condition B	15	-	-	-	-
Seal (Leak Rate)	-	Method 112 of MIL-STD-202 Test Cond. C, procedure III a For Gross Leaks, Refer to Note 1 in Lot Screen- ing sequence		-	-	1 X 10 ⁻⁷	atm cc/
Moisture Resistance End Points:	1021			_	-	_	_
Collector-Cutoff Current	3041D	V _{CE} = 30 V, I _B = 0		ICEO	_	100	nΑ
Collector-to-Emitter Breakdown Voltage	3011D See Fig. 2.	1 _C = 200 mA a		V _{(BR)CEO}	40	-	v
DC Forward-Current: Transfer Ratio	3076	I _C = 150 mA, V _{CE} = 5 V		hFE	12	-	-
RF Power Output (Min. Eff = 50%)	See Fig. 3	V _{CE} = 28 V, P _{IE} = 0.25 W, f = 175 MHz		POE	2.5	-	w
Subgroup 3 Shock	2016	1,500 g, 0.5 ms, 5 blows each orientation:	15				
		X ₁ , Y ₁ , Z ₁ , Y ₂ ,(15 blows total)		-	-	_	_
Vibration Fatigue	2046	Nonoperating		-	-	-	-
Vibration, Variable Frequency Constant Acceleration End Points:	2056 2006	20,000 g Y ₁ , Y ₂		-	-	<u>-</u>	_
(Same as Subgroup 2)							
Subgroup 4 Terminal Strength (Lead Fatigue)	2036E	_	15	-	-	-	_
Subgroup 5 Salt Atmosphere	1041	-	15	-	-	_	_
Subgroup 6 High Temperature Life (Nonoperating)		$T_{\text{stg}} = +200^{\circ} \text{ C, t} = 1000 \text{ hrs.}$	-	-	-	-	_
End Points: Collector-Cutoff Current	3041D	V _{CE} = 30 V, I _B = 0	-	¹ CEO	_	1	μΑ
Collector-to-Emitter Breakdown Voltage	3011D See Fig. 2.	I _C = 200 mA ^a	-	V _{(BR)CEO}	40	-	v
DC Forward-Current Transfer Ratio	3076	I_C = 150 mA, V_{CE} = 5 V	-	ħFE	12	-	-
RF Power Output (Min. Eff. = 50%)	See Fig. 3	$V_{CE} = 28 \text{ V, } P_{IE} = 0.25 \text{ W,}$ f = 175 MHz	-	P _{OE}	2.3	-	w

 $^{^{\}alpha}$ Pulsed through a 25 μ H inductor; duty factor = 50%

DIMENSIONAL OUTLINE JEDEC No.TO-39



92 C S-15641

Note 1: This zone is controlled for automatic handling. The variation in actual diameter within this zone shall not exceed .010 in (.254 mm).


Note 2: (Three leads) ϕ b₂ applies between I₁ and I₂. ϕ b applies between I₂ and .5 in (12.70 mm) from seating plane. Diameter is uncontrolled in I₁ and beyond .5 in (12.70 mm) from seating plane.

Note 3: Measured from maximum diameter of the actual device.

Note 4: Details of outline in this zone optional.

	INC	HES	MILLIM	ETERS	110.750
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
фа	.190	.210	4.83	5.33	
Α	.240	.260	6.10	6.60	
⊅b	.016	.021	.406	.533	2
¢b2	.016	.019	.406	.483	2
ϕ D	.350	.370	8.89	9.40	
ϕ D ₁	.315	.335	8.00	8.51	
h	.009	.125	.229	3.18	
 j	.028	.034	.711	.864	
k	.029	.040	.737	1.02	3
jı	.500		12.70		2
l lı		.050	1	1.27	2
12	.250	Ì	6.35	ļ	2
P	.100	1	2.54	İ	1
Q					4
α	45 ⁰ NO	MINAL			
β	90° NO	MINAL			


TERMINAL DIAGRAM



LEAD 1 - EMITTER
LEAD 2 - BASE
CASE, LEAD 3 - COLLECTOR



40606



High-Reliability Silicon N-P-N Overlay Transistor

For Large-Signal, High-Power VHF/UHF Applications in Military and Industrial Communications Equipment

Features:

- High power output, unneutralized class C amplifier
- High voltage ratings
- 100 per cent tested to assure freedom from second breakdown for operation in class A applications
- All three electrodes electrically isolated from case for design flexibility

RCA-40606 is an epitaxial silicon n-p-n planar transistor. This device is intended for class A, B, C amplifier, frequency multiplier, or oscillator operation. The device was developed for vhf/uhf applications.

The transistor employs the overlay concept in emitterelectrode design — an emitter electrode consisting of many microscopic areas connected together through the use of a diffused-grid structure and an overlay of metal which is applied on the silicon wafer by means of a photo-etching technique. This arrangement provides the very high emitter periphery-to-emitter area ratio required for high efficiency at high frequencies.

MAXIMUM RATINGS, Absolute-Maximum Values:

001150705 70 545546

COLLECTOR-TO-BASE VOLTAGE	V_{CBO}	65	V	
COLLECTOR-TO-EMITTER VOLTAGE: With base-emitter junction reverse-biased (VBE = -1.5 V)	V _{CEV}	65	V	
With base open	VCEO	40	V	
EMITTER-TO-BASE VOLTAGE	V_{EBO}	4	V	
COLLECTOR CURRENT	Ic	3	Α	
TRANSISTOR DISSIPATION				
At case temperatures up to 25°C		23	W	
At case temperatures above 25°C		Derate linearly to 0 watts at 200°C		
TEMPERATURE RANGE:				
Storage and operating (junction)		-65 to 200	°C	
TEMPERATURE (During soldering):				
At distances $\geq 1/32$ in. (0.8 mm) from insulating wafer for 10 s max		230	°C	

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_C) = 25°C

		TEST CONDITIONS									
Characteristic	Symbol Co		DC DC Collector Bas Volts Volt		DC Current (Milliamperes)			LIMITS		Units	
		v _{св}	VCE	V _{BE}	Ι _Ε	IВ	¹ c	Min.	Max.	1	
Collector-Cutoff Current	ICEO		30			0		_	0.25	mA	
Collector-to-Base Breakdown Voltage	BVCBO				0		0.5	65	_	volts	
Collector-to-Emitter	BVCEO					0	0 to 200*	40**	_	volts	
Breakdown Voltage	BVCEV			-1.5			0 to 200*	65**	-	volts	
Emitter-to-Base Breakdown Voltage	BVEBO				0.25		0	4	-	volts	
Collector-to-Emitter Saturation Voltage	V _{CE} (sat)					100	500	-	1	volt	
Collector-to-Base Capacitance Measured at 1 MHz	C _{ob}	30			0			-	20	pF	
RF Power Output Amplifier, Unneutralized At 260 MHz 400 MHz	P _{OE}		V _{CC} = 28 28					14.5 °(typ.)	watts	
Gain-Bandwidth Product	fT		28				150	400 (r)	/p.)	MHz	
Base-Spreading Resistance Measured at 200 MHz	rPP,		- 28				250	6.5 (typ.)	ohms	
Collector-to-Case Capacitance	Cs							-	6	pF	
DC Forward-Current Transfer Ratio	h _{FE}		5				300	10	-		
Second-Breakdown Collector Current ^a (Base forward-biased)	I _{S/b}		28					0.33	-	A	

- * Pulsed through an inductor (25 mh); duty factor = 50%.
- ** Measured at a current where the breakdown voltage is a minimum.
- For PIE = 4.0 w; minimum efficiency = 60%.
- ▲ For P_{IE} = 4.0 w; minimum efficiency = 45%.
- a Pulse duration = 1 s.




Fig.1-Power output vs. frequency.




Fig.2-RF amplifier circuit for power-output test at 400 MHz.

RELIABILITY SPECIFICATIONS:

Lot Acceptance Data

Conditioning Screens (100% Testing, see Table I)

(a) Attributes Data on Burn-In

(b) Attributes Data on Radiographic Inspection (c) Variables Data on Burn-In

Group A (Lot Sampling, see Table II)

Group B (Lot Sampling, see Table III)

PA (Lot Sampling, see Table 11)

(a) Variables Data (a) Attributes Data (From a member of the family)

Table 1. Description of Total Lot Screening - 100% Testing

TEGT	CONDITIONS	MIL-	STD-750	LIN	UNITS	
TEST	CONDITIONS	METHOD	CONDITIONS	MIN.	MAX.	UNITS
1. Read: Collector-to- Emitter Current DC Forward-Current	V _{CE} = 30 V, I _B = 0	-	_	 10	250	nA
Transfer Ratio	1C = 300 mA, 4CE = 3 4					
2. Temp. Cycling	5 cycles, -65°C to +200°C	1051C	-	-	-	
3. High-Temp. Storage	T _A = 200°C, t = 72 hrs.	-	_	-	-	
4. Acceleration	20,000 g; Y ₁ , Y ₂	2006	-		-	
5. Helium Leak		-	-	-	_	
6. Gross Leak	Ethylene Glycol, Temp. = 150 ^o C, t = 15 s min.	_	_	_	-	
7. Serialization			_	-	-	
8. Radiographic Inspection		_	-	_	-	
Read and Record: Collector-to- Emitter Current	V _{CE} = 30 V, t _B = 0	_	-	_	250	nA
DC Forward-Current Transfer Ratio	I _C = 300 mA, V _{CE} = 5 V		-	10	-	
10. Reverse-Bias Age	$T_A = 150^{\circ}C$, $V_{CB} = 50 V$, $t = 96 hrs$.	-	_	-	-	
11. Read and Record Reverse-Bias End Points	See Table 1A.	_	_	-	_	
12. Power Age	$T_A = 25^{\circ}$ C, $V_{CB} = 30$ V, t = 340 hrs. $P_D = 2.6$ W free air Interim down period = 168 hrs.	-	-	-	_	
13. Read and Record Power-Age End Points	See Table 1A.	-	_	-	-	
14. Read and Record Subgroups 2, 3 of Group A; Sample Subgroup 4 of Group A		_	_	_	_	

Table 1A. Power Age and Reverse-Bias Age

TEST	SYMBOL		MIL-STD-750	LI	MITS	UNITS	
1 201	STMBOL	METHOD	CONDITIONS	MIN. MAX.		01113	
Collector-Cutoff Current	ICEO	3041	V _{CE} = 30 V, I _B = 0	-	250	nA	
DC Forward-Current Transfer Ratio	hFE	3076	V _{CE} = 5 V, I _C = 300 mA pulsed	10	-	_	

Delta (Δ) Limits:

I_{CEO} and h_{FE} of Table 1A shall be retested after each burn-in test and the data recorded for all devices in the lot. The tests measured shall not have changed during each burn-in test from the initial value by more than the specified amount as follows:

$$\Delta I_{CEO} = \pm 100\%$$
 or 25 nA, whichever is greater

 $\Delta h_{FF} = \pm 20\%$

All transistors that exceed the delta (Δ) limits or the limits of Table 1A after each burn-in test shall be removed from the lot and the quantity removed shall be recorded in the lot history.

Table II. Group A Electrical Sampling Inspection

EXAMINATION OR TEST		MIL-STD-750	LTPD	SYMBOL	LIMITS		UNITS
EXAMINATION OF TEST	METHOD	CONDITIONS		01	MIN.	MAX.	0
Subgroup 1 Visual and Mechanical Examination	2071	- -	10 -	-	-	-	
Subgroup 2 Collector-Cutoff Current	3041D	V _{CF} = 30 V, I _B = 0	5 -	1CEO	-	250	nA
Collector-to-Base Breakdown Voltage	3001D	I _C = 0.5 mA, I _E = 0	-	V(BR)CBO	65	-	v
Emitter-to-Base Breakdown Voltage	3026D	l _E = 0.25 mA, l _C = 0	-	V(BR)EBO	4	-	v
Collector-to-Emitter Breakdown Voltage	3011D	I _C = 200 mA ^a , I _B = 0	-	V _{(BR)CEO}	40 b	-	v
Collector-to-Emitter Breakdown Voltage	3011A	$I_C = 200 \text{ mA}^{\circ}, V_{BE} = -1.5 \text{ V},$ $R_{BF} = 33 \Omega$	-	V _{(BR)CEV}	65 b	_	v
Collector-to-Emitter Saturation Voltage	3071	I _C = 500 mA, I _B = 100 mA	_	V _{CE} (sat)	-	1	v
DC Forward-Current Transfer Ratio	3076	I _C = 300 mA, V _{CE} = 5 V	-	hFE	10	-	
Second Breakdown Collector Current	-	V _{CE} = 28 V, t = 1 s pulse	-	l _{S/b}	0.33	-	A
Subgroup 3			5				
Output Capacitance	3236	V _{CB} = 30 V, I _B = 0	-	Copo	-	20	pF
Common-Emitter, Small-Signal Short Circuit Forward Current Transfer Ratio	-	I _C = 250 mA, V _{CE} = 28 V, f = 100 MHz	-	h _{fe}	2.4	-	-
RF Power Output (Min. Eff. = 45%)	See Fig. 3.	V _{CE} = 28 V, P _{IE} = 4 W, f = 400 MHz	-	POE	10	_	w
Subgroup 4			15				
Collector-Cutoff Current	3036D	$T_A = 150^{\circ} \text{ C} \pm 3^{\circ} \text{ C},$ $V_{CE} = 30 \text{ V}$	-	Ісво	-	250	μΑ
DC Forward-Current Transfer Ratio	3076	$T_A = -55^{\circ} \text{ C} \pm 3^{\circ} \text{ C},$ $I_C = 300 \text{ mA, V}_{CE} = 5 \text{ V}$	-	h _{FE}	10	-	-

^o Pulsed through a 25 mH inductor; duty factor = 50%


 $[\]ensuremath{^{\boldsymbol{b}}}$ Measured at a current where the breakdown voltage is a minimum

Table III. Group B Environmental Sampling Inspection

EXAMINATION OR TEST	MIL-STD-750			SYMBOL	MBOI LIMITS		UNITS
EXAMINATION ON TEO	METHOD	METHOD CONDITIONS		31 MBOL	MIN.	MAX.	
Subgroup 1			20				
Physical Dimensions	2066	_		-	-	_	-
Subgroup 2			15				
Solderability Thermal Shock (Temp. Cycling)	2026 1051	– 5 cycles		_	-	_	-
Thermal officer (Tempt Systing)	1001	-65°C to +200°C	1	-	-		-
Seal (Leak Rate)	1071			-	-	1 X 10 ⁻⁷	atm cc/
Terminal Strength	2036			-	-	-	_
Moisture Resistance	1021	-		-	_	-	-
End Points:			1				
Collector-Cutoff Current	3041D	V _{CE} = 30 V, I _B = 0		ICEO	-	250	пA
Collector-to-Emitter Breakdown Voltage	3011D	I _C = 200 mA°, I _B = 0		V _(BR) CEO	40	-	V
DC Forward-Current Transfer Ratio	3076	I _C = 300 mA, V _{CE} = 5 V		hFE	10	-	-
RF Power Output (Min. Eff = 45%)	See Fig. 3	V _{CE} = 28 V, P _{IE} = 4 W, f = 400 MHz		P _{OE}	10	_	w
		1, 400 mile					
Subgroup 3 Shock	2016	500 g, 1.0 ms, 5 blows each orientation:	15				
		X ₁ , Y ₁ , Z ₁ , Y ₂ ,(20 blows					
		total)	ļ	-	-	-	-
Vibration Fatigue	2046	Nonoperating		-	-	-	-
Vibration, Variable Frequency	2056	-		-	-	-	_
Constant Acceleration End Points:	2006	20,000 g Y ₁ , Y ₂		_	_	_	_
(Same as Subgroup 2)							Ī
Subgroup 6			-			ļ	<u> </u>
High Temperature Life (Nonoperating)	1031	T _{stg} = + 200° C, t = 1000 hrs.		-	-	-	-
End Points:							
Collector-Cutoff Current	3041D	V _{CE} = 30 V, 1 _B = 0	-	1CE0	-	2.5	μ A
Collector-to-Emitter Breakdown Voltage	3011D	I _C = 200 mA ^a , I _B = 0	-	V _{(BR)CEO}	40	-	V
DC Forward-Current Transfer Ratio	3076	I _C = 300 mA, V _{CE} = 5 V	-	h _{FE}	9	-	-
RF Power Output (Min. Eff. = 45%)		V _{CE} = 28 V, P _{IE} = 4 W, f = 400 MHz	-	POE	10	-	w
Subgroup 7							
Operating Life							
Steady-State DC	1026	V _{CB} = 28 V, P _D = 4 W,	_		_	_	
End Points:	==	T _A = 170°C	-		_	-	
(Same as Subgroup 6)							

 $^{^{\}rm o}$ Pulsed through a 25 $\mu{\rm H}$ inductor; duty factor = 50%

DIMENSIONAL OUTLINE JEDEC TO-60



TERMINAL CONNECTIONS

Mounting Stud, Case, Pin No. 1 - Emitter Pin No. 2 - Base Pin No. 3 -- Collector

	INC	HES	MILLIN	MILLIMETERS		
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES	
А	0.215	0.320	5.46	8.13	1	
Α1		0.165	-	4.19	2	
ob	0:030	0.046	0.762	1.17	4	
οD	0.360	0.437	9.14	11.10	2	
٥D ₁	0.320	0.360	8.13	9.14		
E	0.424	0.437	10.77	11.10		
e	0.185	0.215	4.70	5.46		
e ₁	0.090	0.110	2.29	2.79		
F	0.090	0.135	2.29	3.43	1	
J	0.355	0.480	9.02	12.19	i i	
φM	0.163	0.189	4.14	4.80		
N	0.375	0.455	9.53	11.56		
N ₁	-	0.078	-	1.98		
οW	0.1658	0.1697	4.212	4.310	3,5	

- 1. Dimension does not include sealing flanges
- Package contour optional within dimensions specified
 Pitch diameter 10-32 UNF 2A thread (coated)
- Price nameter 10-32 DNF2 A thread (coater)
 Pin spacing perimts insertion in any socket having a pin-circle diameter of 0.200 in. (5.08 mm) and con-tacts which will accommodate pins with a diameter of 0.030 in. (0.762 mm) min., 0.046 in. (1.17 mm) max.
- 5. The torque applied to a 10-32 hex nut assembled on the thread during installation should not exceed 12 inchpounds.



RF Power Transistors

Application Note AN-6229

Microwave Power-Transistor Reliability as a Function of Current Density and Junction Temperature

by S. Gottesfeld

Questions concerning the effect of electromigration-related failure modes on the life of microwave power transistors using an aluminum metallization system are frequently asked. This Note answers these questions as they pertain to RCA microwave power transistors. First, the design aspects of these transistors which aid in reducing the incidence of electromigration failure to a negligible level under normal operating conditions are discussed. Second, supporting life-test data on commercial-level RCA microwave power transistors is presented. The lifetime of the products in this line can be predicted from the data as a function of current density and junction temperature — the two main factors involved in electromigration failure modes.

Electromigration

Electromigration of the aluminum in the presence of highcurrent densities and elevated temperatures is well known¹ and results from the mass transport of metal by momentum exchange between thermally activated metal ions and conducting electrons. As a consequence, the original uniform aluminum film reconstructs to form thin conductor regions and extruded-appearing hillocks that may cause device degradation.

The electromigration process can be accompanied by the dissolution of silicon into the aluminum. This dissolution usually occurs during heat treatments employed in transistor manufacturing until the aluminum-silicon saturation point is reached. Therefore, little silicon can dissolve when the device is in normal operation. At high-current densities and elevated temperatures, however, the silicon ions which were diffused into the aluminum during the manufacturing process can be transported along with the aluminum ions undergoing electromigration away from the silicon-aluminum interface and into the aluminum. This situation allows further diffusion of silicon into the aluminum and leads to the eventual failure of the transistor junctions².

RELIABILITY DESIGN FEATURES

Overlay-Transistor Construction

The basic transistor construction used by RCA for rf power transistors is the "overlay" design. The emitters in this type

of device are separated into many discrete sites which are paralleled for high-power performance. The overlay configuration provides the high ratio of effective emitter periphery to base area3 needed for high-power generation at microwave frequencies. In addition, this structure has the advantage of permitting lower current densities in the emitter metallizing stripes than other high-frequency structures. advantage results from the relatively broad emitter-metal stripes which interconnect the discrete emitters. stripes are typically 35 microns wide compared to 3 to 5 microns for other interdigitated or matrix designs. Furthermore, the separation of the emitter- and base-metal fingers is 3 to 4 times greater in the overlay structure than competitive. structures. This separation permits the deposition of thicker metal layers with greater cross-sectional areas; and further reduces current densities.

Polycrystalline Silicon Layer (PSL)

Another advantage of the overlay transistor structure with its broad emitter fingers and non-critical metal-definition is that it is readily adaptable to the introduction of additional conducting and insulating layers between the aluminum metallization and the shallow diffused emitter sites required for microwave performance. RCA has developed a polycrystalline silicon layer (PSL), shown in Fig.1, which is deposited over the emitter sites and under the aluminum metallization. The PSL forms a barrier between the aluminum emitter finger and the oxide insulating layer over the base; the barrier minimizes failures caused by the interaction of aluminum with silicon dioxide. In addition, the PSL layer helps to minimize thermally induced failure modes by providing a barrier between the aluminum and the shallow-emitter diffused region to prevent "alloy spike" failures; PSL also increases the distance that the silicon ions must travel from emitter-site region to metallization, Fig.1. Therefore, the amount of silicon that can be diffused into the aluminum is limited, and the possibility of device failure as a result of the electromigration of the silicon in the aluminum is reduced.




Fig. 1 — Cross section of an overlay transistor showing the polysilican layer (PSL) between the metallization and emitter sites, and how emitter ballasting may be placed in series with each emitter site by controlling the doping and contacting geometry of

Emitter-Site Ballasting

the PSI

RCA has utilized the PSL technology as a medium to introduce emitter-site ballasting into its microwave power transistors. Emitter-site ballasting permits more uniform injection across the transistor chips by reducing hot-spotting. By controlling the resistivity of the PSL and restricting the contacting geometry of the aluminum to the PSL layer, a ballast resistor is placed in series with each emitter site, as shown in Fig.1. These resistors function as negative-feedback elements to control that portion of the transistor that is drawing excessive current. Since the overlay construction results in an emitter that is segmented into many sites which are connected in parallel, each hot-spot may be isolated and controlled. Furthermore, the large number of resistors in parallel minimize the effects of excessive emitter resistance on input impedance and gain. In fact, one microwave transistor, the type 2N5921, which had low levels of emitter-site ballasting added to its structure, exhibited a 35-percent improvement in power output for the same drive level. At the same time, the measurement of the dc safe-operating area, as defined by a 200°C hot-spot junction temperature (infrared measurement), indicated an approximate doubling of the allowable current at 15 volts (see Fig.2).

It is also known that hot-spotting under rf conditions increases as the VSWR increases. Device failures which occur under high VSWR conditions at the output are often related to a forward-bias second-breakdown failure mechanism which is characterized by extremely high localized currents. Thus, it could be expected that an emitter-ballasted transistor would have greater resistance to failure under high VSWR conditions, such as those encountered in some broadband amplifiers. In fact, the 2-gigahertz power transistors which are site-ballasted, types 2N6265 and 2N6266, have been characterized for their ability to withstand ∞ :1 VSWR at all phases at rated power; the 2N6267 has been characterized at a 10:1 VSWR. The 3-

gigahertz chain of microwave power devices are also site-ballasted, and are also rated at a 10:1 VSWR capacity.

Glass-Passivated-Aluminum Metallization

The standard metallization system used on all commercial RCA microwave power transistors consists of an evaporated aluminum-silicon film which is defined by means of photo-lithographic and chemical-etching techniques. The addition of silicon to the aluminum brings the state of the metal-lization closer to the aluminum-silicon saturation point and retards the electromigration of silicon into the aluminum. Aluminum electromigration is also significantly retarded by the deposition of a glass passivation layer over the aluminum film subsequent to the definition procedures. It has been shown¹ that the use of glass passivation results in a 40-percent increase in the activation energy required before electromigration can begin. The silicon-dioxide layer also protects the aluminum from contamination and from scratches or smears that may occur during device assembly.

OPERATING-LIFE-TEST PROGRAM

Test Conditions

An accelerated operating-life-test program was undertaken to study the effects of electromigration at various current densities on the lifetime of RCA microwave power transistors. DC current-voltage conditions were used since electromigration is responsive to the dc components of the total waveform used in rf applications, i.e., electromigration is effected by the unidirectional components of the field. Tests were run at three different emitter-stripe current densities (JE) with each current density in turn run at three different peak junction temperatures (T_j) ; all tests represented stress levels above normal-




Fig.2 – DC infrared safe-area for ballasted and unballasted microwave transistor (2N5921 coaxial packaged).

use conditions. Peak junction temperature was determined by infrared scanning of the transistor pellet at each life-test condition. Table I shows the matrix of test conditions. The sample size per test condition ranged between 10 and 15 units. A total of 114 units were tested.

TABLE I - ACCELERATED LIFE-TEST CONDITIONS

Collector Current	Emitter Current	Emitter Stripe Current Density	Peak Junction Temperature* (OC)				
(Amperes)	(Amperes)	(A/cm ²)	T _j 1	T _j 2	T _j 3		
1	1.02	8.5 x 10 ⁴	300	280	254		
2	2.07	1.7×10^{5}	283	258	230		
3	3.22	2.7×10^5	300	273	240		

^{*} Represents peak temperature as averaged over several devices at each life-test condition. External heat-sink size was adjusted to achieve the differences in junction temperature on the life test.

Test Vehicle

A type 2N6267 device manufactured by RCA was used as the test vehicle because it operates at one of the highest current densities in the microwave family. This device incorporates all the design features described in the prior sections of this Note, and is considered representitive of the microwave family. All the transistors used on test were commercial-level devices, i.e., they were not subjected to conventional hi-rel screening prior to life testing.

Failure Mode

The accelerated test conditions produced failures due to electromigration of aluminum and silicon as described in the introductory section. The failure indicator was degraded or shorted transistor junctions. RF power output measured at frequent life-test down-periods prior to device junction failure exhibited only slight degradation (typically 8 percent); this performance is excellent considering the severity of the test conditions.

Data -

An Arrhenius plot (1/T, log scale) of the log-normal mediantime-to-failure (MTF) obtained from each test is shown in Fig.3. The curves are extrapolated down from the data points to enable prediction of MTF at operating junction temperatures below the maximum rated 200°C. An estimated MTF of 9.5 x 10⁵ hours (or greater than 100 years) is predicted for the 2N6267 device under test at its typicalapplication current density of 8.5 x 10⁴ A/cm² and junction temperature of 150°C.




Fig.3 – Arrhenius plot showing extrapolation to lower temperatures from the life-test MTF points for the 2N6267.




Fig.4 – MTF as a function of current density and junction temperature. In applying this chart, it is recommended that no device be used above its maximum ratings as specified in the published data sheet

Points from each curve in the Arrhenius plot were taken in the temperature range of 200°C to 100°C and replotted on a log-log scale, Fig.4, for extrapolation over various current densities. Fig.4 shows the general plot of MTF as a function of emitter-current density and peak-junction temperature. This chart can be used to estimate the MTF for each microwave transistor at its typical operating-current density. Table II lists the transistor types currently in the microwave family, and shows the predicted MTF for typical-application values of emitter current, emitter-stripe current density, and peak junction temperature.

TABLE II — ESTIMATED MTF FOR MICROWAVE FAMILY AT TYPICAL-APPLICATION CURRENT DENSITIES

Operating Package Frequency (GHz)		Туре	Typical Conditi I _E (Amperes)	Estimated MTF (10 ⁶ hours) @ T _j = 150 ^o C		
HF-11 Coaxial	1	2N5470	0.119	5.2	4.0	
	2	2N5920	0.180	5.5	3.5	
HF-21 Coaxial	2	2N5921	0.450	3.5	12.0	
HF-28 Stripline	2	2N6265	0.215	6.5	2.0	
	2	2N6266	0.540	4.2	7.0	
	2	2N6267	1.02	8.5	0.95	
	2.3	2N6268	0.275	8.3	1.0	
	2.3	2N6269	0.920	7.2	1.5	
HI-46 Stripline	2	RCA2003	0.300	9.0	0.80	
	2	RCA2005	0.540	4.2	7.0	
	2	RCA2010	1.02	8.5	0.95	
	3	RCA3001	0.120	3.8	10.0	
	3	RCA3003	0.300	9.0	0.80	
	3	RCA3005	0.540	8.0	1.1	

CONCLUSIONS

ACKNOWLEDGMENT

The life-test data presented in this Note shows that the design features of RCA microwave-power transistors assure reliable operation at the current densities and junction temperatures normally encountered in typical applications. Under these operating conditions, the lifetime of these devices in terms of failure due to electromigration is estimated at approximately 100 years.

The author acknowledges the assistance of D. S. Jacobson in providing information concerning the transistor design descriptions, C. B. Leuthauser in providing microwave-transistor application information, and L. J. Gallace for his comments regarding the reliability aspects of this Application Note.

REFERENCES

- J. R. Black, "Electromigration Failure Modes in Aluminum Metallization for Semiconductor Devices," Proc. IEEE, Vol. 57, pp. 1587–1594, September 1969.
- J. R. Black, "RF Power Transistor Metallization Failure," IEEE Trans. Electron Devices, Vol. ED-17, No. 9, pp. 800– 803, September 1970.
- D. S. Jacobson, "What are the Trade-Offs in RF Transistor Design?," Microwaves, Vol. 11, No.7, July 1972.
- C. B. Leuthauser, "Hotspotting in RF Power Transistors," RCA Application Note AN-4774.



Power Hybrid Circuits

High-Reliability Slash (/) Series HC2000H/



High-Reliability Multi-Purpose 7-Ampere Operational Amplifier

For Aerospace, Military, and Critical Industrial Applications

Features:

- 30-kHz bandwidth at 60 W
- High output power: up to 100 W (rms)
- High output current: 7 A (peak)
- Built-in load-line limiting to protect amplifier from short-circuit at output terminals
- Stability with resistive or reactive loads
- Reactive-load fault protection
- Single or split power supply (30 to 75 V, total)
- Provision for feedback control
- Direct coupling to load
- Class B output stage
- Rugged package with heavy leads
- □ Light weight: 100 grams
- Low crossover distortion

The RCA-HC2000H "Slash" (/) Series types are complete solid-state hybrid operational amplifiers in metal hermetic packages, especially designed for critical applications in aerospace, military, and industrial equipment. These types are electrically and mechanically interchangeable with the RCA-HC2000H, but are specially processed and tested to meet the aerospace and military electrical, environmental, and physical test methods and procedures established for microelectronic devices in MII-STD-883

These units can be supplied to four screening levels; the number following the slash (/) mark in the type designation, e.g. HC2000H/1, indicates the screening level employed by

RCA to achieve the quality and reliability commensurate with the intended application. A description of these levels (/1, /2, /3, and /4) is given in Table 1.

Types HC2000H/... employ a quasi-complementary-symmetry class B output circuit with built-in load-fault protection and hometaxial output transistors. They can be operated from single or split power supplies.

These amplifiers are recommended for the following applications: servo amplifiers (ac, dc, PWM); deflection amplifiers; power operational amplifiers; audio amplifiers; voltage regulators; and driven inverters.

- Examinations and tests performed in accordance with MIL-STD-883, "Test Methods and Procedures for Microelectronics"
- Total Lot Screening (100% testing)
 "Group A" (electrical) and "Group
 B" (environmental) sampling test
 program
- Choice of 4 distinct screening levels
- Internal visual (precap) inspection performed on all 4 screening levels in accordance with Method 2017 of MIL-STD-883




Fig. 1-Schematic diagram of type HC2000H/. . . power hybrid circuit operational amplifier.

MAXIMUM RATINGS, Absolute-Maximum Values:	MAXIMUM RATINGS, Absolute-Maximum Values:								
SUPPLY VOLTAGE:									
Between leads 1 & 10									
OUTPUT CURRENT (PEAK)									
TOTAL DISSIPATION:									
Per Output Device See Fig. 2 & 3	3								
TEMPERATURE RANGE:									

LEAD TEMPERATURE (DURING SOLDERING): At distance ≥ 1/8 in. (3.17 mm)

 Storage
 -55 to +125°C

 Output-Transistor Junction
 -55 to +150°C

from case 0.04 in. (1.02 mm)

Table 1 - Descriptions of RCA Screening Levels

RCA Level	Approximates MIL-STD-883	Application	Description
/1	Class A with Condition B Precap Visual Inspection	Aerospace and Missiles	For devices intended for use where maintenance and replacement are impossible and reliability is imperative
/2	Class A with Condition B Precap Visual Inspection. Centrifuge and Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and reliability is imperative
/3	Class B	Military and Industrial; For example, in Air- borne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C	Military and Industrial; For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished




Table 2 - Lot Acceptance Data

	Levels	Included With Order	On Request
Conditioning Screens (100% Testing; see Table 3)			
a) Final electrical test data	/1, /2, /3, /4	√	-
b) Radiographic inspection	/1	\checkmark	-
c) Pre-burn-in electrical test data	/1, /2	_	√
d) Precap visual by customer's inspector	/1, /2	-	√
Group A (Lot Sampling; see Table 7)	/1, /2, /3	-	√
Group B (Lot Sampling; see Table 8)	/1, /2, /3	-	√

Note: If several shipments are made from a specific production lot, Group A and B data will be supplied for only the first shipment.

Table 3 - Description of Total Lot Screening (X indicates 100-per-cent testing)

	Test	Conditions	MIL-S	TD-883	Screening Levels				
	rest	Conditions	Method	Conditions	/1	/2	/3	/4	
1.	Serialize	_	_	_	х	х	Х	х	
2.	Precap Visual	-	2017	-	х	X	х	×	
		Semiconductor Die	2010	-	×	Х	х	x	
3.	Preseal Bake	2 hrs. min. at 150°C min.	Į.		х	х	x	x	
4.	Seal	_	_	_	×	Х	x	×	
5.	Stabilization Bake	16 hrs. at 150°C min.	1008	С	×	X	X	x	
6.	Temperature Cycling	10 cycles	1010	С	×	Х	Х	x	
7.	Mechanical Shock	5 pulses, Y1 direction	2002	В	×	X			
8.	Centrifuge	Y1 direction only	2001	1500 g	×	ĺ	Ì	1 1	
9.	Fine Leak	_	1014	Α	x	Х	x	x	
10.	Gross Leak	_	1014	С	×	Х	Х	x	
11.	Pre-Burn-In Electrical	See Table 4	_	_	×	Х	x		
12.	Burn-In	4 hrs. See Fig. 17	_	_	l x	Х	Ιx	x	
1	(Accelerated thermal		1		l			1 1	
1	fatigue)		1		l	l			
13.	Final Electrical				l		1	1	
	25°C	See Table 6	-	-	х	х	x	x	
	–55 and +125°C	See Table 6	-	_	×	x			
14.	Radiographic Inspection	X2, Y2, Z1	2012	-	×				
15.	External Visual		2009		х	х	х	х	

Table 4 - Pre-Burn-In Electrical Tests at case temperature (T_C) = 25°C

			Te	st Condition	ons		Lim	nits	
Characteristic	Symbol	Supply Voltage (V _S)-V	Freq. (f)-kHz	Output Power (P _O)-W	Load Resist. (R _L)-Ω	Test Circuit (Fig.)	Min.	Max.	Units
Open-Loop Voltage Gain	V _{OUT} V _{IN}	±37.5	1	25	4	16	2400	_	V/V
Bandwidth	fH	±37.5	_	1	4	19	43	_	kHz
Quiescent Current	10	±37.5	_	-	_	18	-	±30	mA
Offset Voltage	Voffset	±37.5	-	_	4	18	-	±250	mV
Maximum Voltage Swing	VOUT	±26	1	100	4	19	±28	_	V
Short-Circuit Current	IS	±37.5	1	_	0.5	19		±3.5	Α

Table 5 - Characteristics not Measured in Screening Procedures

		Test Condition	L	imits	
Characteristic	Symbol	Supply Voltage (V _S) - V	Max.	Typical	Units
Signal-to-Noise Ratio (Source impedance 600 Ω)	S/N	±37.5	_	+78	dB
Thermal Resistance per output device (junction-to-case)	R _θ JC	_	2	_	°C/W
Common-Mode Input Voltage Range		_		+V _S - 5 V -V _S + 5 V	V

Table 6 - Final Electrical Tests (Post-Burn-in)

			Te	st Condit	ions			Limits A	At Indicat	ted Temp	peratures		
Characteristic	Symbol	Supply Voltage	Freq.	Output Power	Load Resist.	Test Circuit	Minimum		Maximum			Units	
		(V _S)-V	(f)-kHz	(P _O)-W	(R _L)-Ω	(Fig.)	–55°C	+25°C	+125°C	–55°C	+25°C	+125°C	
Open-Loop Voltage Gain	V _{OUT}	±37.5	1	25	4	16	2000	2400	2000*	-	-	-	V/V
Closed-Loop Voltage Gain	V _{OUT}	±37.5	1	1	4	19	26	26	26	-	_	-	V/V
Bandwidth	fH	±37.5	-	1	4	19	-	43		_	-	-	kHz
Quiescent Current	l _O	±37.5	-	_	-	18	_	-	-	-	±30	_	mA
Offset Voltage	Voffset	±37.5	_	-	4	18	-	_	-	±350	±250	±350	mV
Total Harmonic Distortion	THD	±37.5	1	60	4	19	_	_	-	-	0.5	_	%
Maximum Voltage Swing	Vout	±37.5	1	100	4	19	24	28	24*	_	_	_	V
Short-Circuit Current	IS	±26	1	-	0.5	19	_	-	_	_	3.5	_	А
Input Impedance	Z _{IN}	±37.5	_	-	_	15	_	16	-	-	-	_	kΩ
Slew Rate	SR	±37.5	1	100	4	19	-	5	-	-	_	_	V/μs
Maximum Power	P _{max}	±37.5	11.	100	4	19	72	100	72*	-	_	_	w

^{*} Pulse test; duration \leq 500 ms.

Table 7 - Group A Electrical Sampling Inspection MIL-M-38510 A

			D.												
	/1, /2	creenin	ř—	/3, /4	1				L	Limits /	At Indica	ted Tem	peratures		
		Tem	<u> </u>	,0, ,-		Characteristic	Symbol	Test	ı	/linimum	1	Maximum		n	Units
-55	+25	+125	-55	+25	+125			Circuit (Fig.)	-55°C	+25°C	+125°C	-55°C	+25°C	+125°C	
4	1	1	A	1	A	Open-Loop Voltage Gain	V _{OUT}	16	2000	2400	2000*	_	-	_	V/V
					% 10%	Closed-Loop Voltage Gain	V _{OUT}	19	26	26	26		-	_	V/V
-			10%	5%		Bandwidth	fH	19	_	43	-	-	-	_	kHz
						Quiescent Current	10	18	-		_	_	±30	_	mA
		11				Offset Voltage	V_{offset}	18	-	-	_	±350	±250	±350	mV
7%	5%	7%				Total Harmonic Distortion	THD	19	-	-		-	0.5	_	%
/%	5%	17%				Maximum Voltage Swing	V _{OUT}	19	24	28	24*	-	-	-	V
						Short-Circuit Current	Is	19	_	-	_	-	3.5	-	А
Ì					1	Input Impedance	Z _{IN}	15	-	16	_	_	-	-	kΩ
						Slew Rate	SR	19	-	5	_	-	_	-	V/μs
•	V	•	V	V		Maximum Power	P _{max}	19	72	100	72*	_	_	-	w

[•] Lot Tolerance Percent Defectives

^{*} Pulse test; duration < 500 ms

Table 8 - Group B Environmental Sampling Inspection

Subgroup	Test		MIL-STD-883	Lot Tolerance % Defectives		
Subgroup	rest	Reference	Conditions	Levels /1, /2	Levels /3, /4	
1	Visual and Mechanical and Marking Permanency Physical Dimensions	2008 2008	Test Cond. B 10X mag. Test Cond. A per Dimen. Outline	10	15	
2	Solderability	2003	Temperature 230 ± 5°C	. 10	15	
3	Temperature Cycling	1010	Test Cond. C, 25 cycles			
	Mechanical Shock Constant Acceleration	2002	Test Cond. B,0.5 ms,5 blows Y1 direction only Test Level 1500 g Y1 direction only	10	15	
5	Lead Fatigue Fine Leak Gross Leak	2004 1014 1014	Test Cond. B, per Fig. 20 Test Cond. A, 5 x 10 ⁻⁷ min. Test Cond. C	10	15	
6	High Temp. Storage	1008	Test Cond. C, 1000 hrs.	. 7	15	
7	Operating Life	1005	T _A =25 ^o C, 1000 hrs. Test Circuit—see Fig. 17	7	10	
8	Bond Strength	2011	Test Cond. D	10 devices ≤ 1% def.	10 devices ≤ 1% def.	

Table 9 - Group B Electrical Test Limits

Characteristic		Test	Lir	Limits			
Characteristic	Symbol	Circuit (Fig.)	Min.	Max.	Units		
Offset Voltage	V_{offset}	18	-275	+275	mV		
Maximum Power	P _{max}	19	90	-	w		
Voltage Gain (Open Loop)	V _{out} V _{in}	16	2000	-	V/V		
Total Harmonic Distortion	THD	19	_	0.6	%		
Short-Circuit Current	I _S	19	±1.5	±4.0	Α		

TYPICAL CURVES




Fig. 2—Dissipation (average) derating curve for each output transistor (for symmetrical waveforms with f > 40 Hz).




Fig. 3-Dissipation (dc) derating curve for each output transistor.

TEST ARRANGEMENTS AND PROCEDURES




Fig. 4-Circuit for measurement of common-mode input impedance.

PROCEDURE FOR MEASUREMENT OF COMMON-MODE INPUT IMPEDANCE

- a) Insert unit
- b) Apply ±37.5 V
- c) Close S1
- d) Adjust signal generator for 1 V on voltmeter V1
- e) Open S1
- f) Read voltmeter V1
- g) Input impedance = $(10 \text{ k})x \frac{\text{V1}}{1-\text{V1}}$

Note: Circuit under test must have a heat sink so that $\rm T_{C}\approx 25^{o}\rm C$, unless otherwise noted.




Fig. 5- Circuit for measurement of open-loop gain.

PROCEDURE FOR MEASUREMENT OF OPEN-LOOP GAIN

- a) Insert unit
- b) Apply ± 37.5 V
- c) Set generator at 1 kHz and adjust until
 - V1 = 10 V rms
- d) Read V2
- e) Open-loop gain = V1/V2




Fig. 6- Circuit for burn-in and life test.

1. BURN-IN (ACCELERATED THERMAL FATIGUE) PROCEDURE

- a) Set R1 = 0, close S1
- b) Insert unit
- c) Apply ± 27.5 V
- d) Adjust R1 for 13.0 V AC across load
- e) Monitor flange temperature and adjust R1 (if necessary) so that flange temperature stabilizes at 135 $^{\rm O}C\pm5^{\rm O}C$
- f) Total power dissipation ≈ 35 W
- g) Cycle switch S1: time on = 2.5 min., time off = 2.5 min.
- h) Cool flange during off-cycle to $45^{\circ}\text{C} \pm 2^{\circ}\text{C}$ in moving air.

2. LIFE-TEST PROCEDURE

- a) Set R1 = 0, close S1
- b) Insert unit
- c) Apply ± 27.5 V
- d) Adjust R1 so that flange temperature stabilizes at 75°C max.
- e) Cycle switch S1: time on = 2.5 min., time off = 2.5 min.
- f) Cool flange during off-cycle to 45°C ± 2°C in moving air.




Fig. 7— Circuit for measurement of offset voltage and quiescent current.

PROCEDURE FOR MEASUREMENT OF OFFSET VOLTAGE AND QUIESCENT CURRENT

- A = DC ammeter 100 mA range
- V = DC voltmeter ± 250 mV range
- a) Close S1
- b) Insert unit
- c) Apply ± 37.5 V
- d) Read offset voltage on voltmeter. Change polarity if required.
- e) Open S1
- f) Read positive and negative quiescent current on ammeter.




Fig. 8— Circuit for measurement of closed-loop voltage gain, total harmonic distortion, maximum voltage swing, maximum power, short-circuit current, bandwidth, and slew-rate.

1. PROCEDURE FOR MEASUREMENT OF CLOSED-LOOP VOLTAGE GAIN

- a) Insert unit
- b) Adjust signal generator to 1 kHz, V2 = 0
- c) Apply ± 37.5 V
- d) Adjust signal generator for 2 V rms on voltmeter V1
- e) Read voltmeter V2
- f) Voltage gain = $\frac{V1}{V2}$

2. PROCEDURE FOR MEASUREMENT OF TOTAL HARMONIC DISTORTION

- a) Adjust signal generator for 15.5 V rms on V1
- Adjust distortion analyzer. Record the meter reading as Total Harmonic Distortion (THD).

3. PROCEDURE FOR MEASUREMENT OF MAXIMUM VOLTAGE SWING AND MAXIMUM POWER

- Adjust signal generator for maximum output on scope No. 1 with no clipping. Read peak voltage as maximum voltage swing.
- b) Read V1 V
- c) Maximum power = 4

4. PROCEDURE FOR MEASUREMENT OF SHORT-CIRCUIT CURRENT

- a) Lower power supply to ±26 V
- b) Momentarily replace 4-ohm load with 0.5-ohm load
- c) Scope No. 1 must show symmetrical square wave of less than ± 1.75 V

5. PROCEDURE FOR MEASUREMENT OF BANDWIDTH

- a) Raise power supply to ± 37.5 V
- b) Adjust signal generator at 43 kHz to 2 V rms on V1
- c) Adjust distortion analyzer and verify that THD < 0.5%

6. PROCEDURE FOR MEASUREMENT OF SLEW RATE

- a) Replace signal generator with square-wave generator.
- b) Adjust generator for 500 Hz and V1 = 40 V peak-to-peak.
- c) Read time required for swing from peak to peak.
- d) Slew rate = 40 V Measured time

DIMENSIONAL OUTLINE




Fig. 9- Recommended lead-bending specification.




Fig. 10-Socket for use with HC2000H/. . . .

0.65 2 (50.8) -1 (25.4) (TYP) -0.10 (2.54) 0.040 (I.02) DIA. 0N 0.200 (5.08) RC/I CENTERS TOP (76.2) 2.5 (63.5) 3 2.I (53.3) (+ 0.280 (7.11) 0,320 (8.12) DIMENSIONS IN INCHES AND (MILLIMETERS) 92CS-18037R2

Pin No. Connection Negative supply voltage 1 -Vs 2 VFB Feedback voltage 3 VOUT Output voltage 4 PC Phase compensation 5 GND Ground ΒP 6 Base plate (internal connection) 7 +V_{IN} Non-inverting input 8 GND Ground 9 -V_{IN} Inverting input 10 +Vc Positive supply voltage

TERMINAL CONNECTIONS

*TERMINALS 6 AND II ARE CONNECTED INTERNALLY

High-Reliability Thyristors

High-Reliability Thyristors

RCA offers, on a custom basis, high-reliability versions of a variety of standard-product thyristors (triacs and SCR's). These devices may be processed and screened to any of four different reliability levels that are approximately equivalent to, or exceed, the reliability classes (JAN, JANTX and JANTXV) defined by MIL-S-19500. They are supplied in hermetic packages that meet the stringent mechanical and environmental requirements of military, aerospace, and critical industrial applications. Fig. 4-1 shows the package options available for RCA high reliability triacs and SCR's.

Basic Reliability Considerations

RCA high-reliability thyristors are the result of careful design and screening and of careful adherence to basic reliability-assurance techniques.

A good basic design is essential for devices for which an assured high degree of reliability is a prime requirement. Any standard-product RCA triac or SCR selected to undergo high-reliability processing, therefore, is subjected to extensive design evaluations. RCA assesses the inherent reliability of each device type under conditions that simulate the types of service for which the device may be employed in recommended applications.

Testing to failure is one method that RCA uses for device reliability evaluations. The natural boundaries of any life-test program used to evaluate device reliability, however, are time and the number of available samples. Accelerated testing is an accepted technique used to obtain meaningful information in a reasonable time from a limited number of samples. In this testing, the sample devices are subjected to stresses that exceed rated or normal operating conditions for relatively short periods in order to generate failures that would normally occur under typical conditions over longer stress periods. If true acceleration exists, the results can be extrapolated to predict the mean time to failure under typical operating conditions. A device that survives the abnormal stresses of accelerated life tests is presumed to be very reliable when subjected to the less stringent conditions encountered in actual use. RCA uses accelerated life tests in evaluation of high-reliability thyristors.

The operating conditions that a device is subjected to in an actual system application have an important bearing on its reliability. A numerical expression of reliability is meaningless unless the prevailing electrical, mechanical, and environmental conditions under which the reliability was assessed are also specified, because if these conditions are altered, the numerical value may also be changed. Reliability specifications, therefore, must define limit values for the electrical, mechanical, and environmental conditions that affect the life or behavior of a device.

RCA defines the limiting operating conditions and requirements of the system and of the circuit in which a device is to be used and specifies in detail the necessary device parameters.

The equipment manufacturer must select devices for his system that can safely withstand the mechanical and environmental conditions they may be expected to encounter in the application. In addition, he must design his circuits so that the system does not impose any excess electrical strains that may adversely affect the life or performance of the devices and thereby reduce over-all system reliability. Special care must be taken to assure that no maximum rating of a device is exceeded under any condition of equipment operation. The equipment designer should also realize that the maximum and minimum ratings specified for the devices are worst-case limits. A reliable equipment design should be conservative so that devices are not operated at or near maximum ratings.

In the design of equipment and circuits that use RCA high-reliability triacs and SCR's, the designer should adhere strictly to the specifications that govern the use of such devices.

Failure Analysis

The various problems encountered with thyristors may be categorized in two large groups, as indicated in the following listings:

- 1. Manufacturing defects
- 2. Application faults
 - a. Overvoltage, surface or bulk
 - b. di/dt, overvoltage turn-on
 - (1) di/dt turn-on
 - (2) Gated turn-on
 - (3) Gate noise turn-on
 - Gate dissipation, forward-reverse interchanged cathode
 - d. Surge
 - e. Overload
 - f. Hermeticity

Manufacturing defects, and the required corrective actions, are clearly the responsibility of the device manufacturer. In application defects, the user and the manufacturer have a joint responsibility. Experience has shown that, in general, application defects outnumber design or manufacturing defects by at least an order of magnitude. Such problems can usually be solved, however, through careful analysis and close communication between manufacturer and user.

Applications faults fall into several general categories. The first and most prevalent is that arising from overvoltage. Overvoltage damage can be either in the bulk of the device, at defects in the crystal, at diffusion irregularities, or at localized spots on the surface. The concentration of power dissipation at these small areas causes material degradation in either the silicon or the encapsulating materials at the edge. Closely associated with overvoltage turn-on, is a di/dt stress that results from turn-on initiated by the overvoltage. If overvoltage turn-on is accomplished without damage within the chip, a danger is still present in that the current




Fig. 4-1—Packages used for RCA high-reliability triacs and SCR's.

resulting from the thyristor turn-on is concentrated in the small area within which turn-on began. Such localized current conduction can result in over-temperature in a small area. In turn-on initiated from overvoltage, the mechanism to cause spreading of the current is not present. The di/dt capability for a thyristor turned on from overvoltage is much lower than the di/dt capability of the thyristor turned on by a gate signal. As a result, even though the di/dt in a circuit might be at a very comfortable level for gated turn-on, it may exceed the overvoltage turn-on di/dt capability. Often, during an examination of the damaged area of the chip, it is difficult to determine whether the failure is caused by the initial overvoltage in small burnt areas through the chip bulk or at the edge.

The di/dt capability for gated turn-on is high but it can still be exceeded, particularly with very low values of gate drive. A gated di/dt failure in RCA devices always occurs at the inside edge of the n-type emitter, which is the area at which conduction begins. This type of failure results in a small area of molten silicon. Such a failure mechanism is easily seen in the chip. Most users today are conscious of the fact that adequate gate signal must be provided, particularly in applications involving fast rising pulses of large magnitude. Frequently, analyses are made of devices from such circuits in which adequate gate signal is provided and yet di/dt failures that stem from inadequate gate signal are found. The conclusion is that turn-on is initiated by noise in the gate circuit somewhere, and the designer of the equipment must correct these unwanted signals.

Failure may also result because of gate over-dissipation. RCA thyristors have relatively large gates and robust gate leads, so that a good deal of dissipation is acceptable. The dissipation limit, however, can be exceeded. A triac will operate as a triac when the gate lead is inadvertently interchanged with the Main Terminal No. 1. The gate area is much smaller than the Main Terminal No. 1 area, and if full current flows, the gate will be damaged. Triac gate damage often destroys blocking voltage in the first quadrant without damage to the blocking voltage in the third quadrant. A consistent failure of first quadrant blocking voltage, therefore, suggests gate damage.

Short-time surge failure generally results from a gross melting of silicon over much of the cathode or main terminal areas. In some RCA packages for lower-current devices, the internal leads fuse at several hundred amperes of short-circuit current. Consequently if a device fails because the internal leads of a device are fused, it may be assumed that a momentarily shorted load condition existed. Overload results from a long duration of current in excess of the steady-state rated current which causes a gradual heat build up. The first area to be attacked is the ohmic contact system. In an overload failure, the high-temperature solder used on the chip melts and flows out from under the chip. This flow, which occurs prior to a resulting gross degradation of the ohmic contact system and pellet, characterizes overload failure.

Hermeticity failures on hermetic devices generally lead to the presence of ionizable material in the encapsulated resin next to the surface. This condition leads to surface current, surface inversion layers, a reduction in a device blocking-voltage capability, and increased blocking leakage current because of the high surface current. Therefore, it is particularly important to maintain hermeticity on hermetically sealed devices. For device failure because of degraded blocking characteristic, a gross and time leak check is performed before any inspection for other possible defects.

The most significant factor in the control failures is careful process control in the factory and communication between users and manufacturers in application defects.

Basic Reliability Testing

The most important factors in the control of manufacturing defects arise through knowledge of the device design and tight process control in manufacture. Nothing that can be done in terms of statistics or testing comes close to the importance of good process control in manufacture. This control is complemented by reliability testing to monitor product capability. During the development phase, various reliability tests are conducted by the product development group. During the early production phase, the device capability is monitored by an engineering reliability group. During normal production, the manufacturing-plant quality-control department regularly performs various mechanical, environmental, and life tests. Fig. 4-2 outlines the basic tests and analyses performed in reliability evaluations of RCA thyristors.

The high-temperature blocking test exposes the device to the maximum blocking voltage and the maximum operating temperature. The blocking test is followed by thermal-fatigue testing during which the rated current is passed through the thyristor, and the resulting power dissipation is used to heat the device to the maximum junction temperature. The current is then interrupted, and the thyristor is cooled rapidly. Thousands of thermal cycles are accumulated to verify the mechanical soundness of the pellet and its mounting system.

During the operating life tests, synthetic switching circuits simultaneously apply maximum current and maximum voltage to the device at the normal line frequency and maximum rated case temperature. This type of testing simulates actual operating conditions. High-temperature storage is used to accentuate instability that may exist at the surface of the device. Temperature cycling, surge, vibration, and shock are the familiar environmental tests used to assess the mechanical robustness of the package, the pellet, and the lead-attachment system. Surge testing stresses the ohmic contact system of the device to assure that low thermal resistance and an even distribution is maintained under the surge condition.

During the development phase, these tests are generally performed on a step-stress basis. During the quality control phase, they are conducted at rated conditions.




Fig. 4-2-Outline of reliability evaluations performed on RCA thyristors.

The data obtained from life testing can provide some statistical representation of failure rate. Fig. 4-3 shows an example of a method used to represent failure rate in the United States Military Handbook on "Reliability of Electronic Components." The curves shown present




Fig. 4-3—Failure rates (in failures per 10⁶ hours) for MIL-S-19500 transistors, (for power transistors, 1 watt or greater at TA = 25°C multiply values shown by two) and for the RCA-2N5442 40-ampere triac (dashed line).

failure rates for transistors as a function of temperature. However, because the blocking junctions in thyristors typically form a p-n-p transistor structure, use of these derating curves for thyristors is justified when sufficient test data are available. Different failure rates have been projected from the statistical summing of experimental data. A derating curve that describes the failure rate of an RCA-2N5442 40-ampere triac is superimposed (dashed line) on the family of transistor derating curves shown in Fig. 4-3. As indicated by this curve, the failure rate of the 2N5442 triac (and of other thyristors that have been studied) is similar to that for other silicon power devices.

Processing and Screening

RCA high-reliability thyristors that are subjected to high-reliability preconditioning and screening in accordance with the Group A, B, and C Sampling Tests as specified in MIL-STD-750 or special customer requirements can be obtained on a custom basis. These thyristors can be supplied to four basic reliability levels that are approximately equivalent to, or exceed, the reliability classes (JAN, JANTX, JANTXV) defined by MIL-S-19500.

Fig. 4-4 shows the basic processing steps required for RCA high-reliability thyristors for each reliability level, and Table 4-1 lists the screening tests to which these devices are subjected. Tables 4-2, 4-3, and 4-4 list the Groups A, B, and C Sampling Tests and the test methods specified by MIL-STD-750.






Fig. 4-4—Basic processing and screening required for RCA high-reliability triacs and SCR's.

Table 4-1— Screening Tests for High-Reliability Thyristors

			MIL-	Screening Levels				
Tes	t	Condition	Method	Conditions	1	2	3	4
	Precap visual Seal and lot identification	20 power			X X	х	х	x
3.	High-temperature Storage	24 hrs. at 150°C	1031		Х	×		
4.	Temperature cycling	Low temperature per device	1051	F	X	X		
5.	Acceleration	Y ₁ direction	2006		X	Х		
6.	Hermeticity-fine leak		1071	Н	Х	Χ	Х	
7.	Hermeticity-gross leak		1071	D	Х	Χ		
8.	Serialize				Х			
9.	Preburn-in electrical- record				Х			
10.	Preburn-in electrical					Х	Х	Х
11.	Burn-in	24 to 168 hrs.; 100°C to 125°C			Х	×	X	Х
12.	Post burn-in electrical					Х	X	Х
13.	Post burn-in electrical- record Δ's	8			Х			
14.	Final electrical				X	Х		
15.	Hermeticity-fine leak				X	Χ		
16.	Hermeticity-gross leak				Х			
17.	Radiographic		2076		Х			
18.	External visual		2071		Х			

Table 4-2— Group A Tests

Table 4-3— Group B Tests

Subgroup	Test	MIL-STD-750 Method	Test		MIL-STD-750 Method
1	Visual	2071	Reverse gate	current	4219
2	Forward blocking current	4206.1	Surge curren	t	4066
2	Reverse blocking current	4211.1	Temperature	cycling	1051
3	High-temp. forward blocking curre	ent	Thermal shoo	k (glass strain)	1056
3	High-temp. reverse blocking curre	ent	Terminal stre	ngth	2036
3	High-temp. gate-trigger voltage or gate-trigger current	4221.1	Moisture resis		1021
3	Exponential rate of voltage rise	4231.2		3 -	
4	Gate-trigger voltage or gate-trigger current at 25°C				
4	Gate-controlled turn-on time	4223			
4	Circuit-commutated turn-off time	4224	Table 4-4— Group C To	ests	
4	Gate-controlled turn-off time	4225			MIL-STE
4	Forward "on" voltage	4226.1	Subgroup	Test	Metho

4201.2

Technical Data

Holding current

4

Electrical ratings and gate or turn-off-time characteristics for RCA triacs and SCR's for which high-reliability versions can be obtained are shown in the data charts on the following pages.

bgroup	Test	MIL-STD-750 Method
1	Physical dimensions	2066
2	Shock	2016
2	Vibration, variable-frequency	2056
2	Constant acceleration	2006
3	Barometric pressure	1001
4	Salt atmosphere	1041
5	Solderability	2026
6	Intermittent life	-



Thyristors 2N5441-2N5446 T6400 T6410 T6420 Series

40-A Silicon Triacs

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		2N5441 2N5444 T6420B	2N5442 2N5445 T6420D	2N5443 2N5446 T6420M	T6400N T6410N T6420N	
*REPETITIVE PEAK OFF-STATE VOLTAGE:● Gate open, T _J = -65 to 110°C	v _{DROM}	200	400	600	800	٧
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	I _{T(RMS)}					
* T _C = (2N5441-2N5443, T6400N) * = (2N5444-2N5446, T6401N) = (T6420B, D, M, N)				0		A A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage * 60 Hz (sinusoidal)	^I TSM		3i	00 65		A A
RATE OF CHANGE OF ON-STATE CURRENT: $V_{DM} = V_{DROM}$, $I_{GT} = 200$ mA, $t_r = 0.1 \mu s$	di/dt		1	00		A/μs
FUSING CURRENT (for Triac Protection): T _{.J} = -65 to 110°C, t = 1.25 to 10 ms	l ² t		4	50		A^2s
*PEAK GATE-TRIGGER CURRENT:■ For 1 µs max	^I GTM		1	2		Α
*GATE POWER DISSIPATION: PEAK (For 10 μ s max., I $_{\rm GTM}$ \leqslant 4 A)	P_{GM}		4	10		w
*TEMPERATURE RANGE: Storage	T _{stg}			to 150 —— to 110 ——		°C °C

GATE C	HARACTER	ISTICS		SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current: $\bullet \blacksquare$ For $v_D = 12 \text{ V (dc)}$ $R_L = 30 \Omega$ $T_C = 25^{\circ}\text{C}$	Mode I ⁺ III ⁻ I ⁻ III ⁺	V _{MT2} positive negative positive negative	positive negative negative positive	^I GT	15 20 30 40	50 50 80 80	mA
DC Gate-Trigger Voltage:● ■ For v _D = 12 V (dc), R _L = 30 T _C = 25°C	Ω ,.			v _{GT}	1.35	2.5	v

PACKAGE: Press-Fit (2N5441-2N5443, T6400N) Stud (2N5444-2N5446, T6401N)

Isolated-Stud (T6420 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 593.

For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.
 For either polarity of gate voltage (V_G) with reference to main terminal 1.

^{*} In accordance with JEDEC registration data format (JS-14, RDF2) filed for the JEDEC (2N-Series) types.



Thyristors 2N5567-2N5570 T4101 T4111 T4121 Series

10-A Silicon Triacs

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		2N5567 2N5569 T4121B	2N5568 2N5570 T4121D	T4101M T4111M T4121M	
*REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _J = -65 to 100°C	v_{DROM}	200	400	600	v
*RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature (T _C) = 85° C	I _{T(RMS)}		10 _		Α
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied prinicpal voltage	^I TSM				
* 60 Hz (sinusoidal)			— 100 – — 85 –		A A
$V_{DM} = V_{DROM}$, $I_{GT} = 160 \text{ mA}$, $t_T = 0.1 \mu s$	di/dt		150 -		A/μs
$T_J = -65 \text{ to } 100^{\circ}\text{C}, t = 1.25 \text{ to } 10 \text{ ms}$	I^2 t		50 _		A^2s
PEAK GATE-TRIGGER CURRENT: For 1 μs max. *GATE POWER DISSIPATION:	^I GTM		4 _		Α
PEAK (For 1 μ s max., I _{GTM} \leq 4 A	P_{GM}		16 _		W
*TEMPERATURE RANGE: Storage Operating (Case)	T_{C}^{stg}		-65 to 150 -65 to 100		°c °c

GATE O	GATE CHARACTERISTICS				TYP.	MAX.	UNITS
DC Gate-Trigger Current: $\bullet \blacksquare$ For $V_D = 12 \text{ V (dc)}$, $R_L = 30 \Omega$, $T_C = 25^{\circ}\text{C}$	Mode + - -	V _{MT2} positive negative positive	V _G positive negative negative	I _{GT}	10 10 20	25 25 40	mA
DC Gate-Trigger Voltage: For V _D = 12 V (dc), R _L = 30	III+ Ω, T _C = 25	negative °C	positive	V _{GT}	1	2.5	V

PACKAGE: Press-Fit (2N5567, 2N5568, T4101M)

Stud (2N5569, 2N5570, T4111M) Isolated-Stud (T4121B, D, M)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 457.

^{*} In accordance with JEDEC registration data format (JS-14, RDF 2) filed for the JEDEC (2N Series) types.

[•] For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.

For either polarity of gate voltage (VG) with reference to main terminal 1.



2N5571-2N5574 T4100 T4110 T4120 Series

15-A Silicon Triacs

	2N5571 2N5573 T4120B	2N5572 2N5574 T4120D	T4100M T4110M T4120M	
v_{DROM}	200	400	600	٧
I _{T(RMS)}				
		15 15		Α
1 _{TSM}				
		- 100 - - 85 -		A A
di/dt		— 150 —		A/μs
I ² t		50		A ² s
^I GTM		4 _		Α
P _{GM}		- 16 -		w
T _{stg} T _C				°c °c
	I _{T(RMS)} I _{TSM} di/dt I ² t I _{GTM} P _{GM}	2N5573 T4120B VDROM 200 IT(RMS) ITSM di/dt I ² t IGTM PGM Tstg	VDROM 200 400 VDROM 200 400 400 15	V DROM 200 400 600 600 1T (RMS) 15

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: For V _D = 12 V (dc),	Mode 1 ⁺	V _{MT2} positive	V _G positive		20	50	
$R_L = 30 \Omega$,	111-	negative	negative	1 .	20	50	
T _C = 25°C	 +	positive negative	negative positive	^I GT	35 35	80 80	mA
DC Gate-Trigger Voltage: For V _D = 12 V (dc), R _L = 30) Ω, T _C = 25	°c		V _{GT}	1	2.5	v

PACKAGE:

Press-Fit (2N5571, 2N5572, T4100M) Stud (2N5573, 2N5574, T4110M) Isolated-Stud (T4120B, D, M)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 458.

^{*} In accordance with JEDEC registration data format (JS-14, RDF2) filed for the JEDEC (2N-Series) Types.

[•] For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.

For either polarity of gate voltage (V_G) with reference to main terminal 1.



Thyristors 2N5754-2N5757 T2303 T2313 Series

2.5-A Silicon Triacs

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		2N5754 T2313A	2N5755 T2313B	2N5756 T2313D	2N5757 T2313M	
*REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _J = -65 to 100°C	V _{DROM}	100	200	400	600	V
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	^I T(RMS)					
* T _C = 70°C (T2303 Series)			2.	.5	· · · · · ·	Α
T _A = 25°C (T2313 Series)			1.	.9		Α
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage	TSM					
* 60 Hz (sinusoidal)			2 2	5 —— 1 ——		A
RATE OF CHANGE OF ON-STATE CURRENT: $V_{DM} = V_{DROM}$, $I_{GT} = 50$ mA, $t_r = 0.1 \mu s$	di/dt		10	00		A/μs
FUSING CURRENT (for Triac Protection): T _J = -65 to 100°C, t = 1.25 to 10 ms	I^2t		3	· ——		A^2s
*PEAK GATE-TRIGGER CURRENT: For 1	GTM		1			Α
*GATE POWER DISSIPATION: PEAK (For 10 µs max.) *TEMPERATURE RANGE:	P _{GM}		1	0 —		w .
Storage Operating (Case)	T_{C}^{stg}			:o 150 — :o 100 —		°C °C

GATE (SYMBOL	TYP.	MAX.	UNITS			
DC Gate-Trigger Current: For V _D = 12 V (dc)	Mode I+	V _{MT2}	V _G		5	25	
$R_L = 30 \Omega$ $T_C = 25^{\circ}C$	- - +	negative positive negative	negative negative positive	¹ GT	5 10 10	25 40 40	mA
DC Gate-Trigger Voltage: For V _D = 12 V (dc), R _L = 30	Ω, T _C = 25	°c		V _{GT}	0.9	2.2	V

PACKAGE: Modified JEDEC TO-5 (2N5754-2N5757)

Modified JEDEC TO-5 with Heat Radiator (T2313 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 414.

^{*} In accordance with JEDEC registration data format (JS-14, RDF-2 filed for the JEDEC (2N Series) types.

[•] For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.

For either polarity of gate voltage (VG) with reference to main terminal 1.



Thyristors T2300 T2302 T2310 T2312 Series

2.5-Ampere Sensitive-Gate Silicon Triacs

BASIC RATINGS			
For Operation with 50/60-Hz, Sinusoidal Supply Voltage and Resistive or In-	ductive Load		
REPETITIVE PEAK OFF-STATE VOLTAGE® (Gate Open): T _ = -40°C to +90°C: T2300A, T2310A T2300B, T2310B T2300D, T2310D T _ = -40°C to +100°C: T2302A, T2312A T2302B, T2312B T2302D, T2312D	V _{DROM}	100 200 400 100 200 400	V V V V
RMS ON-STATE CURRENT (Conduction Angle = 360°): T _C = 60°C: T2300 series T _C = 70°C: T2302 series T _A = 25°C: T2300 series T2302 series	IT(RMS)	2.5 2.5 0.35 0.40	A A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one full cycle of applied principal voltage 60 Hz sinusoidal	TSM	25 21	A A
PEAK GATE-TRIGGER CURRENT [®] : For 1 μs max.	^I GTM	0.5	A
GATE POWER DISSIPATION:■ Peak (For 1 µs max.) Average: T _C = 60°C T _A = 25°C	P _{GM} P _G (AV)	10 0.15 0.05	W W W
TEMPERATURE RANGE: Storage		-40 to +150 -40 to +90 -40 to +100 See RCA data bulletin File No. 470	°C °C °C

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current:● ■ For V _D = 12 V (DC), R _L = 30 Ω, and T _C = 25° C	Mode ⁺ - - +	V _{MT2} positive negative positive negative	V _G positive negative negative positive	^I GТ	3.5 3.5 7 7	10 10 10 10	mA
DC Gate-Trigger Voltage:●■ For V _D = 12 V (DC) and R _L At T _C = 25°C	= 30 Ω			V _{GT}	1	2.2	v

PACKAGES: Modified JEDEC TO-5 (T2300, T2302 Series)
Modified JEDEC TO-5 with Heat Radiator (T2310, T2312 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 470.

For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.
 For either polarity of gate voltage (V_G) with reference to main terminal 1.



Thyristors T2304 T2305 Series

400-Hz, 0.5-A Sensitive-Gate Silicon Triacs

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T2304B T2305B	T2304D T2305D	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _J = -65 to 100°C	V _{DROM}	200	400	v
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature T _C = 70°C	^I T(RMS)	0.5 0.4		A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied prinicpal voltage	I _{TSM}			
400 Hz (Sinusoidal) 60 Hz (Sinusoidal) RATE OF CHANGE OF ON-STATE CURRENT:		50 25		A A
V _{DM} = V _{DROM} , I _{GT} = 60 mA, t _r = 0.1 μs FUSING CURRENT (for Triac Protection):	di/dt	100		A/μs
$T_J = -65 \text{ to } 100^{\circ}\text{C t} = 1.25 \text{ to } 10 \text{ ms} \dots$	I ² t	2		A^2s
PEAK GATE-TRIGGER CURRENT: For 1 μs max.	^I GTM	1		Α
GATE POWER DISSIPATION: Peak (For 1 µs max.) TEMPERATURE RANGE:	P _{GM}	10	•	w
Storage	T_{C}^{stg}		150 ——— 100 ———	°c °c

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current:	Mode I+	V _{MT2}	v _G		_	0.5	
For V _D = 12 V (dc) R _L = 30 Ω	- -	positive negative	positive negative		5 5	25 25	
T _C = 25°C	1— 111+	positive negative	negative positive	^I GT	10 10	40 40	mA
DC Gate-Trigger Voltage: For V _D = 12 V (dc), R _L = 30) Ω, T _C = 25	°c		V _{GT}	1	2.2	V

PACKAGE: Modified JEDEC TO-5

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 441.

[•] For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.

For either polarity of gate voltage (V_G) with reference to main terminal 1.



Thyristors T2700 T2710 Series

6-Ampere Silicon Triacs

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies of 50/60 Hz, and with Resistive or Inductive Load.		T2700B T2710B	T2700D T2710D	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate Open, for T _J = -65 to +100° C	v_{DROM}	200	400	٧
RMS ON-STATE CURRENT For case temperature (T _C) of +75°C and a conduction angle of 360°	I _{T(RMS)}	6	6	Α
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied prinicpal voltage	ITSM	100	100	A
FUSING CURRENT (for triac protection): $T_J = -65 \text{ to } 100^{\circ}\text{C}, \text{ t} = 1.25 \text{ to } 10 \text{ ms}$	l ² t	50	50	A ² s
PEAK GATE-TRIGGER CURRNET:■ For 1 µs max	I _{GTM}	4	4	Α
GATE POWER DISSIPATION: ■ Peak (For 1 µs max., I _{GTM} ≤ 4 A (peak)	P _{GM}	16	16	w
TEMPERATURE RANGE: Storage Operating (Case)	T _{stg} T _C		o +150 o +100	°c °c

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current: ● ■ For V _D = 12 volts (DC), R _L = 12 Ω T _C = +25°C, and specified triggering mode: I+ Mode: positive V _{MT2} , positive V _{GT} III- Mode: negative V _{MT2} , negative V _{GT} III- Mode: positive V _{MT2} , negative V _{GT} III+ Mode: negative V _{MT2} , positive V _{GT}	I _{GT}	15 15 25 25	25 25 40 40	mA
DC Gate-Triggering Volgate: $\bullet \blacksquare$ For V _D = 12 volts (DC) and R _L = 12 Ω At T _C = +25°C	VGT	1	2.2	v

PACKAGE: JEDEC TO-66 (T2700 Series)

JEDEC TO-66 with Heat Radiator (T2710 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 351.

[•] For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.

For either polarity of gate voltage (VGT) with reference to main terminal 1.



Thyristors T4103 T4104 T4105 T4113 T4114 T4115 Series

400-Hz, 6,10, & 15-A Silicon Triacs

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 400 Hz and with Resistive or Inductive Load.		T4103B T4104B T4105B	T4113B T4114B T4115B	T4103D T4104D T4105D	T4113D T4114D T4115D	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _{.I} = -50 to 100°C	V _{DROM}	20	00	400)	V
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	I _{T(RMS)}					
T _C = 90°C (T4105B, T4105D, T4115B, T4115D) = 85°C (T4104B, T4104D, T4114B, T4114D) = 80°C (T4103B, T4103D, T4113B, T4113D) PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:	I _{TSM}		6 1 1	6 ——— 0 ——— 5 ———		- A - A - A
For one cycle of applied principal voltage 400 Hz (Sinusoidal)	, I 2IAI			00		- A - A
$V_{DM} = V_{DROM}$, $I_{GT} = 160$ mA, $t_r = 0.1 \mu s$ FUSING CURRENT (for triac protection): $T_J = -50$ to 100° C, $t = 1.25$ to 10 ms	di/dt I ² t		15 3	50 		- Α/μs - Α ² s
PEAK GATE-TRIGGER CURRENT: For 1 μs max	^I GTM		4	ı 		- A
GATE POWER DISSIPATION: Peak (For 1 μ s max., I GTM \leq 4 A) TEMPERATURE RANGE:	P _{GM}		1	6 ——		- W
Storage Operating (Case)	T_{stg}^{T}			o 150 —— o 100 ——		- °C - °C

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: ● ■ For V _D = 12 V (dc),	Mode I ⁺	V _{MT2}	V _G		20	50	
$R_L = 30 \Omega,$ $T_C = 25^{\circ}C$	- - +	negative positive negative	negative negative positive	^I GT	20 35 35	50 80 80	mA
DC Gate-Trigger Voltage: For V _D = 12 V (dc), R _L = 30) Ω, T _C = 25	°C		V _{GT}	1	2.5	٧

PACKAGE: Press-Fit (T4103, T4104, T4105 Series) Stud (T4113, T4114, T4115 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 443.

[•] For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1.

For either polarity of main terminal 2 voitage (V_G) with reference to main terminal 1.



T6401 T6411 T6421 Series

30-A Silicon Triacs

BASIC RATINGS: For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T6401B T6411B T6421B	T6401D T6411D T6421D	T6401M T6411M T6421M	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _J = -50 to 100°C	V _{DROM}	200	400	600	v
RMS ON-STATE CURRENT (Conduction angle = 360°): Case temperature	T(RMS)				
T _C = 65°C (T6401 Series) = 60°C (T6411 Series)			30		
= 55°C (T6421 Series) PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage	I _{TSM}		— 30 —		Α
60 Hz (Sinusoidal) 50 Hz (Sinusoidal)			300 265		
RATE OF CHANGE OF ON-STATE CURRENT: $V_{DM} = V_{DROM}$, $I_{GT} = 200$ mA, $t_r = 0.1 \mu s$	di/dt		100		A/μs
FUSING CURRENT (for triac protection):	I^2t		— 450 —		A ² s
$T_J = -40 \text{ to } 100^{\circ}\text{C}$, $t = 1.25 \text{ to } 10 \text{ ms}$	^I GTM				
For 1 µs max	P _{GM}		12		Α
Peak (For 1 μ s max., I $_{\mbox{GTM}}$ \leqslant 4 A)					W
Storage			-65 to 150 -65 to 100		°C °C

GATE O	HARACTE	RISTICS		SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current: ● ■ For V _D = 12 V (dc),	Mode I+	V _{MT2}	V _G		15	50	
$R_L = 30 \Omega$, $T_C = 25^{\circ}C$	- - +	negative positive negative	negative negative positive	¹ GT	20 30 40	50 80 80	mA
DC Gate-Trigger Voltage: For V _D = 12 V (dc), R _L = 30	Ω, T _C = 25	°c		V _{GT}	1.35	2.5	v

PACKAGES: Press-Fit (T6401 Series)

Stud (T6411 Series) Isolated-Stud (T6421 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 459.

[•] For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.

For either polarity of gate voltage (V_G) with reference to main terminal 1.



T6404 T6405 T6414 T6415 Series

400-Hz, 25 & 40-A Silicon Triacs

BASIC RATINGS, Absolute-Maximum Values: For Operation with Sinusoidal Supply Voltage at 400 Hz and with Resistive or Inductive Load.		T6404B T6405B T6414B T6415B	T6404D T6405D T6414D T6415D	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _J = -50 to 110°C	V _{DROM}	200	400	V
Case temperature T _C = 85°C (T6405 Series)	T(MWS)		25 25 40	A
= 70°C (T6404 Series). = 65°C (T6414 Series). PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage	I _{TSM}		40	A
400 Hz (Sinusoidal) 60 Hz (Sinusoidal) RATE OF CHANGE OF ON-STATE CURRENT:	di/dt		300 ———	A
$V_{DM} = V_{DROM}$, $I_{GT} = 200$ mA, $t_r = 0.1 \mu s$ FUSING CURRENT (for Triac Protection): $T_J = -50$ to 110° C, $t = 1.25$ to 10 ms	l ² t		270	,,
PEAK GATE-TRIGGER CURRENT: For 1 µs max. GATE POWER DISSIPATION: Peak (For 10 µs max. ≤ 4.4 (neak)	I _{GTM} P _{GM}		12	A
Peak (For 10 μs max., I _{GTM} ≤ 4 A (peak) TEMPERATURE RANGE: Storage Operating (Case)	T _{stg} T _C	5 5	0 to 150	

GATE CHARACTERISTICS			SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: For V _D = 12 V (dc),	Mode I+	V _{MT2}	V _G		20	80	
$R_L = 30 \Omega,$ $T_C = 25^{\circ}C$	- - +	negative positive negative	negative negative positive	¹ GT	50 80 80	80 120 120	mA
DC Gate-Trigger Voltage: For V _D = 12 V (dc), R _L = 30) Ω, T _C = 25	°c		V _{GT}	2	3	V

PACKAGE: Press-Fit (T6404, T6405 Series) Stud (T6414, T6415 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 487.

 $[\]bullet$ For either polarity of main terminal 2 voltage (VMT2) with reference to main terminal 1. \blacksquare For either polarity of gate voltage (VG) with reference to main terminal 1.



T8401B T8411B T8421B T8401D T8411D T8421D T8401M T8411M T8421M

60-A Silicon Triacs

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T8401B T8411B T8421B	T8401D T8411D T8421D	T8401M T8411M T8421M	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _J = -40 to 110°C	v _{DROM}	200	400	600	v
RMS ON-STATE CURRENT (Conduction angle = 360°): Case Temperature	IT(RMS)				
T _C = 85°C (T8401 Series)			— 60 —		A A
= 75°C (T8421 Series)	I _{TSM}		60		Α
For one cycle of applied principal voltage 60 Hz (sinusoidal)	1000		600 500		A A
RATE OF CHANGE OF ON-STATE CURRENT: $V_{DM} = V_{DROM}$, $I_{GT} = 300$ mA, $t_r = 0.1 \mu s$	di/dt		300		A/μs
FUSING CURRENT (for Triac Protection): $T_J = -40 \text{ to } 100^{\circ}\text{C}, t = 1.25 \text{ to } 10 \text{ ms}$	I^2t		 1800		A ² s
PEAK GATE-TRIGGER CURRENT: For 10 µs max	I _{GTM}		 7 		Α
Peak (For 10 μs max., I _{GTM} ≤ 7 A (peak)	P_{GM}		42 - -		W
TEMPERATURE RANGE: StorageOperating (Case)	T_{stg}^{r}		-40 to 150 -40 to 110		°c °c

GATE C	HARACTE	RISTICS		SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current: For v _D = 12 V (dc) R _L = 30 Ω T _C = 25°C	Mode ⁺ - - +	V _{MT2} positive negative positive negative	V _G positive negative negative positive	IGT	20 40 40 40	75 75 150 150	mA
DC Gate-Trigger Voltage: \blacksquare For $v_D = 12 \text{ V (dc)}$, $R_L = 30$ $T_C = 25^{\circ}\text{C}$	Ω,			v _{GT}	1.35	2.8	v

PACKAGE: Press-Fit with Flexible Leads (T8401 Series)

Stud with Flexible Leads (T8411 Series)

Isolates-Stud with Flexible Leads (T8421 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 725.

• For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1.

For either polarity of gate voltage (V_G) with reference to main terminal 1.



T8430 T8440 T8450 **Series**

80-A Silicon Triacs

BASIC RATINGS For Operation with Sinusoidal Supply Voltage at Frequencies up to 50/60 Hz and with Resistive or Inductive Load.		T8430B T8440B T8450B	T8430D T8440D T8450D	T8430M T8440M T8450M	
REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open, T _J = -40 to 110°C	v_{DROM}	200	400	600	v
RMS ON-STATE CURRENT (Conduction Angle = 360°): Case temperature	^I T(RMS)				
T _C = 75°C (T8430 Series) = 65°C (T8440 Series) = 55°C (T8450 Series)			80 80 80		A A A
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage 60 Hz (sinusoidal)	I _{TSM}		— 850 — — 720 —		A A
RATE-OF-CHANGE OF ON-STATE CURRENT:	di/dt				
$V_{DM} = V_{DROM}$, $I_{GT} = 300$ mA, $t_r = 0.1 \mu s$ FUSING CURRENT (for Triac Protection): $T_J = -40$ to 110° C, $t = 1.25$ to 10 ms	I^2 t		— 300 <i>—</i> — 3600 <i>—</i>		Α/μs Α ² s
PEAK GATE-TRIGGER CURRENT:■ For 10 μs max	I _{GTM}		7		Α
GATE POWER DISSIPATION: Peak (For 10 μ s max., I _{GTM} \leq 7 A (peak) TEMPERATURE RANGE:	P_{GM}		— 40 —		w
Storage Operating (Case)	T_{C}^{stg}		40 to 15 40 to 11	0	°C °C

GATE CH	GATE CHARACTERISTICS		SYMBOL	TYP.	MAX.	UNITS	
DC Gate-Trigger Current: \bullet \blacksquare For $v_D = 12 \text{ V (dc)}$ $H_L = 30 \Omega$ $T_C = 25^{\circ}\text{ C}$	Mode + - - - +	V _{MT2} positive negative positive negative	V _G positive negative negative positive	IGТ	20 40 40 100	75 75 150 150	mA
DC Gate-Trigger Voltage: For v _D = 12 V (dc), R _L = 30 Ω T _C = 25°C	2,			v _{GT}	1.35	2.5	v

Press-Fit (T8430 Series) Stud (T8440 Series) PACKAGE:

Isolated-Stud (T8450 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 549.

 $[\]bullet$ For either polarity of main terminal 2 voltage (V_{MT2}) with reference to main terminal 1. \blacksquare For either polarity of gate voltage (V_G) with reference to main terminal 1.



2N681-2N690

25-A Silicon Controled Rect	ifiers	Sh.	<u>ئ</u> ئو	gγ.	8 3	8 .a	ن څ	۾ ي	٠.	8 4	3 8	,
BASIC RATINGS:		Ŕ	% % %	, %	, Ý	3	, 4 ₂	, 4 ₂	3		<i>₩</i>	
NON-REPETITIVE PEAK REVERSE VOLTAGE: Gate open	V _{RSOM}	35	75	150	225	300	350	400	500	600	720	
NON-REPETITIVE PEAK OFF-STATE VOLTAGE: Gate open	V _{DSOM}	35										
REPETITIVE PEAK REVERSE VOLTAGE:	V _{RROM}			150								•
Gate open	V _{DROM}	25	50	100	150	200	250	300	400	500	600	,
Gate open	. DITOM	25	50	100	150	200	250	300	400	500	600	,
$T_C = 65^{\circ}$ C, conduction angle = 180° :												
RMSAverage	. ¹ T(RMS)	_					25 16	_				
EAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one full cycle of applied principal voltage ATE OF CHANGE OF ON-STATE CURRENT:	TSM					-	150	_				
$V_D = V_{DROM}$, $I_{GT} = mA$, $t_r = 0.5 \mu s$. di/dt					•		-	-			
T _J = −65 to 125°C, t = 1 to 8.3 ms	. I ² t	_				-		-				,
Peak Forward (for 10 µs max.)	. Pow					_	5					١
Average (averaging time = 10 ms max.)	. PG(AV)	-				-	0.5					١
Storage						-65	5 to 1	50 -				•
Operating (Case)	. т _С	_				-65	5 to 1	25 .				•

GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
DC Gate Trigger Current: $V_D = 12 \text{ V (dc)}, R_L = 30 \Omega, T_C = 125^{\circ}\text{C}$	I _{GT}	1	_	25	mA
* DC Gate Trigger Voltage: $V_D = 12 \text{ V (dc)}, R_L = 30 \Omega, T_C = 125^{\circ}\text{C}$ $= -65 \text{ to } 125^{\circ}\text{C}$	v _{GT}	0.25 –	- 1	- 3	V

PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 96.

^{*} In accordance with JEDEC registration data format filed for the JEDEC (2N Series) types.

[•] These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

[■] Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.



Thyristors 2N3228 2N3528 2N3525 2N3529 2N4101 2N4102

5-A Silicon Controlled Rectifiers

BASIC RATINGS:		2N3228	2N3525	2N4101	2N3528	2N3529	2N4102	2
NON-REPETITIVE PEAK REVERSE VOLTAGE	V _{RSOM}	330	660	700	330	660	700	٧
REPETITIVE PEAK REVERSE VOLTAGE	VRROM	200	400	600	200	400	600	V
REPETITIVE PEAK OFF-STATE VOLTAGE	V _{DROM}		400	600	200	400	600	V
ON-STATE CURRENT:								
For case temperature (T _C) of +75°C, and unit mounted on heat sink								
Average dc value at a conduction angle of 180°	I _{T(AV)}		 3.2		_		_	Α
RMS Value	T(RMS)		 5.0		_	_	_	Α
For free-air temperature (T _{FA}) of 25°C,	. (
and with no heat sink employed								
Average dc value at a conduction angle of 180°	T(AV)	_	-	_		1.3		- A
RMS Value	IT(RMS)	-	_	_		 2.0		- A
PEAK SURGE CURRENT:								
For one cycle of applied voltage	^I TSM			 6	0 ——			- A
FUSING CURRENT (For SCR protection)								_
For a period of 1 ms to 8.3 ms	I2t			1	5			- A2 _{\$}
RATE OF CHANGE OF ON-STATE CURRENT	di/dt							
V _{FB} = V _{BOO} (Min. value)								
$I_{GT} = 200 \text{ mA}, 0.5 \mu\text{s} \text{ rise time}$				——— 20	00			-A/μs
GATE POWER:*								
Peak, Forward or Reverse, for 10 μ s duration	P_{GM}			1	3 ——			-W

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current At T _C = +25°C	I _{GT}	8	15	mA (dc)
DC Gate-Trigger Voltage At T _C = 25°C	v _{GT}	1.2	2.0	V (dc)

PACKAGE: JEDEC TO-66 (2N3228, 2N3525, 2N4101) JEDEC TO-8 (2N3528, 2N3529, 2N4102)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in RCA data bulletin No. 114.

^{*}In accordance with JEDEC registration data format (JS-14, RDF-1) filed for the JEDEC (2N series) types.

[•]These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.



2N3650-2N3653, S7430M

35-A Silicon Controlled Rectifiers

BASIC RATINGS:		2N3650	2N3651	2N3652	2N3653	S7430N	1
NON-REPETITIVE PEAK FORWARD VOLTAGE: Gate open *REPETITIVE PEAK REVERSE VOLTAGE: Gate open	V _{RSOM} V _{DSOM} V _{RROM} V _{DROM}	150 150 100	300 300 200 200	400 400 300 300	500 500 400 400	700 700 600 600	
*PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one cycle of applied principal voltage (60 Hz, sinusoidal) ON-STATE CURRENT: For case temperature (T _C) = 25°C	ITSM			– 180 -			A
* Average DC value, conduction angle of 180°	I _{T(AV)} IT(RMS) di/dt			- 25 - - 35 -			Α Α Α/μs
*GATE POWER DISSIPATION: Peak Forward (for 10 µs max.) TEMPERATURE RANGE:	P _{GM}			- 40 ·	 ,		w
Storage Operating (Case)	T_{C}^{stg}			-65 to 150 -65 to 120			°C O°

			Types 2N3650, 2N3651, 2N2652, 2N3653			Type S7430M			
GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS	
DC GATE TRIGGER CURRENT: $V_D = 6 \text{ V (dc)}, R_L = 4 \Omega, T_C = 25^{\circ}\text{C}$	I _{GT}	-	80	180	_	80	180	mA	
$V_D = 6 V (dc), R_L = 2 \Omega, T_C = -65^{\circ} C$	31		150	500*	_	150	500		
DC GATE TRIGGER VOLTAGE: $V_D = 6 \text{ V (dc)}, R_L = 4 \Omega, T_C = 25^{\circ}\text{C}$		_	1.5	3	_	1.5	3		
$V_D = V_{DROM}, R_L = 200 \Omega, T_C = 120^{\circ}C$	V _{GT}	0.25*	-	-	0.25	_	_	V	
$V_D = 6 V (dc), R_L = 2 \Omega, T_C = -65^{\circ}C$		-	2	4.5*		2	4.5		

PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 408.

^{*} In accordance with JEDEC registration data format (JS-14, RDF 1)—applies to the JEDEC (2N Series) types only.



2N3654-2N3658, S7432M

35-A Silicon Controlled Rectifiers

BASIC RATINGS:		2N3654	2N3655	2N3656	2N3657	2N3658	S7432N	Λ
*NON-REPETITIVE PEAK REVERSE VOLTAGE: Gate open NON-REPETITIVE PEAK OFF-STATE VOLTAGE:	V _{RSOM}	/5	150	300	400	500	700	v
Gate open	V _{DSOM} V _{RROM}	75	150	300	400	500	700	٧
Gate open* *REPETITIVE PEAK OFF-STATE VOLTAGE:●	V _{DROM}	ອບ	100	200	300	400	600	V
Gate openON-STATE CURRENT:	DROM	50	100	200	300	400	600	V
T _C = 40°C, conduction angle = 180°: RMS	IT(RMS) IT(AV)				5 —— 5 ——			A A
For one full cycle of applied principal voltage 60 Hz (sinusoidal)	ITSM		·····	18	30			Α
$V_D = V_{DROM}$, $I_{GT} = 200 \text{ mA}$, $t_r = 0.1 \mu \text{s}$	di/dt			40	00	-		A/μs
FUSING CURRENT (for SCR protection): T _J = -65 to 120°C, t = 1 to 8.3 ms	I^2t			16	35			A^2s
*GATE POWER DISSIPATION:■ Peak Forward (for 10 µs max.) *TEMPERATURE RANGE:	P _{GM}			4	o 			w
	T_{C}^{stg}							°C °C

TURN-OFF TIME CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
Circuit Commutated Turn-Off Time: (Sinusoidal Pulse) $V_{DX} = V_{DROM}$, $I_T = 100$ A, pulse duration = 1.5 μ s, $dv/dt = 200 V/\mu$ s, $V_{RX} = 30$ V min., $V_{GK} = 0$ V (at					
turn-off), T _C = 115°C	tq	-	-	10	μs

PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 724.

^{*} In accordance with JEDEC registration data format (JS-14, RDF-1) filed for the JEDEC (2N Series) types.

[•] These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.

Thyristors



2N3668-2N3670 2N4103

12.5-A Silicon Controlled Rectifiers

BASIC RATINGS:		2N3668	2N3669	2N3670	2N4103	
NON-REPETITIVE PEAK REVERSE VOLTAGE	V _{RSOM}	150	300	660	700	V
REPETITIVE PEAK REVERSE VOLTAGE		100	200	400	600	V
REPETITIVE PEAK OFF-STATE VOLTAGE		100	200	400	600	V
ON-STATE CURRENT:	2					
For case temperature (T _C) of +80°C						
at conduction angle of 180°C,			٠,	•		^
Average			12	2.5		Α Δ
PEAK SURGE CURRENT:	T(RMS)					^
For one cycle of applied voltage	l=0.4		20	00		Α
FUSING CURRENT (for SCR protection)	'I SIVI					
For a period of 1ms to 8.3ms	12t		16	35		A2s
RATE OF CHANGE OF ON-STATE CURRENT				00		A/μs
V _{FB} = V _{BOO} (min. value)						
$I_{GT} = 200 \text{ mA}$, 0.5 μ s rise time						
GATE POWER*						
Peak, Forward or Reverse, for 10μs duration	P_{GM}		4	0		W
TEMPERATURE:						
Storage				+125		o° C
Operating (Case)	C		— –40 to	+100		C

GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
DC Gate-Trigger Current At T _C = +25°C	I _{GT}	1	20	40	mA (dc)
Gate-Trigger Voltage At T _C = +25°C	V _{GT}	_	1.5	2	V (dc)

PACKAGE: JEDEC TO-3

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in RCA data bulletin File No. 116.

^{*}Any values of peak gate current or peak gate voltage to give the maximum gate power is permissible.



Thyristors

2N3870-2N3873 2N3896-2N3899 S6400 S6410 S6420 Series

35-A Silicon Controlled Rectifiers

BASIC RATINGS		2N3896	2N3871 2N3897 S6420B	2N3898	2N3873 2N3899 S6420M	S64001 S64101 S64201	V
*NON-REPETITIVE PEAK REVERSE VOLTAGE: Gate Open *REPETITIVE PEAK OFF- STATE VOLTAGE: Gate Open *REPETITIVE PEAK REVERSE VOLTAGE: Gate Open *REPETITIVE PEAK OFF-STATE VOLTAGE: Gate Open ON-STATE CURRENT: T _C = 65° C\$\(\delta\), conduction angle = 180°:	V _{RSOM} V _{DSOM} V _{RROM} V _{DROM}	100	330 330 200 200	660 660 400 400	700 700 600 600	900 900 800 800	v v
* Average PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one full cycle of applied principal voltage	I _{T(RMS)} I _{T(AV)} I _{TSM}			— 35 — — 22 —			- A - A
* 60 Hz (sinusoidal)				— 350 — — 300 —			- A - A
V _D = V _{DROM} , I _{GT} = 200 mA, t _r = 0.5 µs							- Α/μs - Α ² s
GATE POWER DISSIPATION: Peak Forward (for 10 µs Max.) *TEMPERATURE RANGE: Storage Operating (Case)	P_{GM}			— 40 — —40 to 12 —40 to 10	25		- W - °C - °C

GATE CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNITS
DC Gate Trigger Voltage: V_D = 12 V (dc), R_L = 30 Ω , T_C = -40°C V_D = 12 V (dc), R_L = 30 Ω , T_C = 25°C	V _{GT}	- -	1.5 1.1	3* 2	V
DC Gate Trigger Current: $V_D = 12 \text{ V (dc)}, \text{ R}_L = 30 \ \Omega, \text{ T}_C = -40 ^{\circ}\text{C}$ $V_D = 12 \text{ V (dc)}, \text{ R}_L = 30 \ \Omega, \text{ T}_C = 25 ^{\circ}\text{C}$	IGT	- 1	46 25	80* 40	mA

PACKAGE:

Press-Fit (2N3870-2N3873, T6400N)

Stud (2N3896-2N3899, T6410N) Isolated-Stud (S6420A, B, D, M, N)

The basic electrical characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 578.

^{*} In accordance with JEDEC registration data filed for the JEDEC (2N-series) types.

[▲] These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

[♦] T_C = 60° for isolated-stud package types.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.



Solid State

Division

Thyristors

S2400 Series

4.5-A Silicon Controlled Rectifiers For Capacitive-Discharge Systems

BASIC RATINGS:		S2400A	S2400B	S2400D	S2400M	
NON-REPETITIVE PEAK REVERSE VOLTAGE:▲ Gate open	V _{RSOM}	100	200	400	600	v
NON-REPETITIVE PEAK FORWARD VOLTAGE:	V _{DSOM}	150	250	500	700	v
REPETITIVE PEAK REVERSE VOLTAGE: Gate open REPETITIVE PEAK OFF-STATE VOLTAGE: CONTROL OFF-STATE VOLTAGE: REPETITIVE PEAK OFF-STATE VOLTAGE:	V _{RROM}	100	200	400	600	V
Gate openON-STATE CURRENT:	V _{DROM}	100	200	400	600	٧
T _C = 75°C, conduction angle = 180°: RMS	I _{T(RMS)} I _{T(AV)} I _{TSM}					
50 Hz, (Sinusoidal)				-		
RATE OF CHANGE OF ON-STATE CURRENT: $V_D = V_{DROM}$, $I_{GT} = 200$ mA, $t_r = 0.5 \mu s$	di/dt		20	0		- A/μs
FUSING CURRENT (for SCR Protection): T _J = -40 to 100°C, t = 1.5 to 10 ms	l ² t		15	0		– A ² s
GATE POWER DISSIPATION: Peak forward (for 1 max.) TEMPERATURE RANGE: TEMPERATURE RANGE:	P _{GM}		40	· —		_ W
Storage	T _{stg}					- °°C - °C

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Voltage: $V_D = 12 \text{ V (dc)}, R_L = 30 \Omega, T_C = 25^{\circ}\text{C}$	V _{GT}	1.1	2	v
DC Gate-Trigger Current: $V_D = 12 \text{ V (dc)}, R_L = 30 \Omega, T_C = 25^{\circ}\text{C}$	I _{GT}	8	15	mA

PACKAGE: JEDEC TO-8

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 567.

[▲]These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.

[■] Temperature measurement point is shown on the DIMENSIONAL OUTLINE.

Thyristors



S2600 S2610 S2620 Series

7-Ampere "Low-Profile" Silicon Controlled Rectifiers

BASIC RATINGS		S2600B S2610B S2620B	S2600D S2610D S2620D	S2600M S2610M S2620M	
NON-REPETITIVE PEAK REVERSE VOLTAGE:●	v_{RSOM}	250	500	700	v
Gate open	v_{DSOM}	250	500	700	V
Gate open		250	500	700	٧
REPETITIVE PEAK REVERSE VOLTAGE: Gate open	v_{RROM}	200	400	600	V
REPETITIVE PEAK OFF-STATE VOLTAGE:●	v_{DROM}				
Gate open PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:		200	400	600	V
For one cycle of applied principal voltage	TSM				
60 Hz (sinusoidal)		100 85	100 85	100 85	A A
50 Hz (sinusoidal)		85	65	00	^
Duty factor = 0.1%, T _C = 75°C					
Pulse duration = 5 μs (min.), 20 μs (max.)		100	100	100	Α
$V_{DM} = V_{DROM}$, $I_{GT} = 200 \text{ mA}$, $t_r = 0.5 \mu\text{s}$	di/dt		 200		A/μs
FUSING CURRENT (for SCR protection):	2				. 2
T _J = -65 to 100° C, t = 1 to 8.3 ms	I ² t		 40		A ² s
GATE POWER DISSIPATION: Peak Forward (for 1 µs max.)	P_{GM}	40	40	40	w
TEMPERATURE RANGE:					0.0
Storage Operating (Case)	T _{stg} TC		—-65 to +1 —-65 to +1	00	°C
Operating (odes)	٠.		10		_

GATE CHARACTERISTICS	SYMBOLS	S2610 Series S2620 Series				
GATE CHARACTERISTICS	O I WIDOLS	TYP.	MAX.	TYP.	MAX.	UNITS
DC GATE TRIGGER CURRENT:						
V_D = 12 V (DC) R_L = 30 Ω T_C = +25°C	IGT	6	15	6	15	mA
DC GATE TRIGGER VOLTAGE: $V_D = 12 \text{ V (DC)} \\ R_L = 30 \ \Omega \\ T_C = +25^{\circ}\text{C}$	V _{GT}	0.65	1.5	0.65	1.5	v

PACKAGE:

Low-Profile TO-5 (S2600 Series)

Low-Profile TO-5 with Heat Radiator (S2610 Series) Low-Profile TO-5 with Heat Spreader (S2620 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 496.

[†] When rms current exceeds 4 amperes (maximum rating for the anode lead), connection must be made to the case.

These values do not apply if there is a positive gate signal. Gate must be open, terminated, or have negative bias.

[▲] Any values of peak gate current or peak gate voltage that yeild the maximum gate power are permissible.





S3700 Series

5-Ampere All-Diffused Silicon Controlled Rectifiers for Inverter Applications

BASIC RATINGS		S3700B	S3700D	S3700M	
NON-REPETITIVE PEAK REVERSE VOLTAGE:	V _{RSOM}				
Gate Open	.,	330	660	700	V
Gate Open	VRROM	200	400	600	V
REPETITIVE PEAK OFF-STATE VOLTAGE:	v_{DROM}				
Gate Open		200	400	600	V
ON-STATE CURRENT:	•				
For case temperature of +60°C and 60 Hz:					
Average DC value at a conduction angle of 180°	I _{T(AV)}	3.2	3.2	3.2	Α
RMS value	I _{T(RMS)}	5	5	5	Α
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:	^I TSM				
TEMPERATURE RANGE:					
Storage	T _{stg}		-40 to +150		°C
Operating (Case)	TC		-40 to +100)———	°C

TURN-OFF TIME CHARACTERISTICS	SYMBOLS	S37	00B	S37	00D	S370	MOC	UNITS
TORN-OFF TIME CHARACTERISTICS	STIVIBULS	Тур.	Max.	Тур.	Max.	Тур.	Max.	0
Circuit-Commutated Turn-Off Time, (Reverse Recovery Time + Gate Recovery Time) VDx = V(BO)O rated value, ITM = 2A, 50 μ s min. pulse width, VRX = 80 V min., rise time = 0.1 μ s, dv/dt = 100 V/ μ s, diR/dt = 10 A/ μ s, IGT = 100 mA at turn-on, VGT = 0 V at turn-off, and TC = +80°C	^t q	4	6	4	6	4	6	μs

PACKAGE: JEDEC TO-66

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 306.

Thyristors



S3701M

5-Ampere Silicon Controlled Rectifier

BASIC RATINGS:			
REPETITIVE PEAK OFF-STATE VOLTAGE:	V_{DROM}		
Gate open	5	600	٧
RMS ON-STATE CURRENT (Conduction angle = 180°):	I _{T(RMS)}	5	Α
REPETITIVE PEAK ON-STATE CURRENT (0.2 μs Pulse Width):	I _{PM}		
Free-air cooling, f = 500 Hz		75	Α
Free-air cooling, f = 5000 Hz		40	Α
Infinite heat sink, f - 10,000 Hz		40	Α
Infinite heat sink, f = 1,000 Hz		75	Α
GATE POWER DISSIPATION:	P_{GM}		
Peak (for 10 μs pulse)	G.III	25	W
TEMPERATURE RANGE:			
Storage	T _{eta}	-40 to 125	°C
Operating (Case)	T _C	-40 to 100	°C

GATE CHARACTERISTICS	SYMBOL	MAX.	UNITS
DC Gate-Trigger Current: $T_C = 25^{\circ}C$	I _{GT}	35	mA
DC Gate-Trigger Voltage: T _C = 25°C	V _{GT}	4	V

PACKAGE: JEDEC TO-66

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 476.



S3704 S3714 Series

5-A Silicon Controlled Rectifiers

BASIC RATINGS:				S3704D S3714D			
NON-REPETITIVE PEAK REVERSE VOLTAGE: Gate open	V _{RSOM}	150	300	500	700	800	v
Gate open	V _{DSOM}	150	300	500	700	800	٧
REPETITIVE PEAK REVERSE VOLTAGE: Gate open REPETITIVE PEAK OFF-STATE VOLTAGE: REPETITIVE PEAK OFF-STATE VOLTAGE:	VRROM	100	200	400	600	700	v
Gate open	V _{DROM}	100	200	400	600	700	V
T _C = 60°C, conduction angle = 180°: RMS Average PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT: For one full cycle of applied prinicpal voltage				- 5 - - 3.2 -			A A
60 Hz (Sinusoidal)	ITSM			_ 80 _			Α
$V_D = V_{DROM}$, $I_G = 50 \text{ mA}$, $t_r = 0.1 \mu\text{s}$	di/dt			200 _			A/μs
FUSING CURRENT (for SCR protection): $T_J = -40 \text{ to } 100^{\circ}\text{C}, t = 1 \text{ to } 8.3 \text{ ms}$	I ² t			- 25 -			Α
GATE POWER DISSIPATION: Peak Forward (for 10 µs max.) Peak Reverse (for 10 µs max.) Average (averaging time = 10 ms max.) TEMPERATURE RANGE: Storage. Operating (Case)	PRGM PG(AV)			— 13 — — 13 — — 0.5 — -40 to 150	0		W

TURN-OFF TIME CHARACTERISTIC	SYMBOL	TYP.	MAX.	UNITS
Circuit Commutated Turn-Off Time:				
$V_{DX} = V_{DROM}$, $I_T = 2$ A, pulse duration = 50 μ s, dv/dt =		1		
$100 \text{ V/}\mu\text{s}$, $-\text{di/dt} = -10 \text{ A/}\mu\text{s}$, $I_{GT} = 100 \text{ mA}$, $V_{GT} = 0 \text{ V}$ (at			_	
turn-off), T _C = 80°C	t _q	4	8	μs

PACKAGE: JEDEC TO-66 (S3704 Series)

JEDEC TO-66 with Heat Radiator (S3714 Series)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 690.

[■] These values do not apply if there is a positive gate signal. Gate must be open or negatively biased.

Any product of gate current and gate voltage which results in a gate power less than the maximum is permitted.



Thyristors S6200 S6210 S6220 Series

20-Ampere Silicon Controlled Rectifiers

BASIC RATINGS:		S6200A S6210A S6220A	S6200B S6210B S6220B	S6200D S6210D S6220D	S6200M S6210M S6220M	
NON-REPETITIVE PEAK REVERSE VOLTAGE:	v_{RSOM}					
Gate open		100	200	400	600	V
NON-REPETITIVE PEAK FORWARD VOLTAGE:	V _{DSOM}	150	050	F00	700	
Gate open	V	150	250	500	700	V
Gate open	V _{RROM}	100	200	400	600	V
REPETITIVE PEAK OFF-STATE VOLTAGE:	v_{DROM}		200	100	000	•
Gate open	DNOW	100	200	400	600	ν
PEAK SURGE (NON-REPETITIVE) ON-STATE CURRENT:	I _{TSM}					
For one cycle of applied principal voltage						
50 Hz (Sinusoidal)						
ON-STATE CURRENT:			20			— A
For case temperature $(T_C) = 75^{\circ}C$, conduction angle of 180° :						
Average DC value	IT(AV)					
RMS value	T(RMS)		2	0 ——		<u> </u> А
RATE OF CHANGE OF ON-STATE CURRENT:						
$V_{DM} = V_{(BO)O}$, $I_{GT} = 200 \text{ mA}$, $t_r = 0.5 \mu s$	di/dt		20	00		A/μs
FUSING CURRENT (for SCR protection):	l ² t					2
$T_J = -65 \text{ to } 100^{\circ}\text{C}, t = 1 \text{ to } 8.3 \text{ ms}$			 17	'0 ———		— A ² s
GATE POWER DISSIPATION:	P_{GM}		_	_		
Peak Forward (for 10 μs max.)			4	U ——		W
Storage	т		_65 t	0 150		⊸ °c
Operating (Case)	†stg					
-p	٠.					•

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current: $V_D = 12 \text{ V (dc)}, R_L = 30 \Omega, T_C = 25^{\circ}\text{C}$	¹ GT	8	15	mA
DC Gate-Trigger Voltage: $V_D = 12 \text{ V (dc)}, R_L = 30 \Omega, T_C = 25^{\circ}\text{C}$	V _{GT}	1.1	2	v

PACKAGE: Press-Fit (S6200)

Stud (S6210) Isolated-Stud (S6220)

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in the RCA data bulletin File No. 418.

Thyristors



S6431M

35-A Silicon Controlled Rectifiers

BASIC RATINGS:			
NON-REPETITIVE PEAK REVERSE VOLTAGE	V _{RSOM}	720	V
REPETITIVE PEAK REVERSE VOLTAGE	V _{RROM}	600	V
REPETITIVE PEAK OFF-STATE VOLTAGE	v_{DROM}	600	٧.
ON-STATE CURRENT: For case temperature of +65°C			
RMS value	I _{T(RMS)}	. 35	Α
PEAK PULSE CURRENT		900	Α
DYNAMIC DISSIPATION: For case temperature of +65°C		30	w
GATE POWER:* Peak, Forward or Reverse, for 10 μs duration	P_{GM}	40	W
TEMPERATURE:			_
Storage	3	-65 to +150	°C
Operating (Case)	T_{C}	-65 to +125	°c

GATE CHARACTERISTICS	SYMBOL	TYP.	MAX.	UNITS
DC Gate-Trigger Current At T _C = +25°C	I _{GT}	25	80	mA (dc)
DC Gate-Trigger Voltage At T _C = +25°C	V _{GT}	1.1	2	V (dc)

PACKAGE: JEDEC TO-48

The basic electrical-characteristics curves and test conditions and the mechanical details for these devices are given in RCA data bulletin No. 247.

^{*}Any values of peak gate current or peak gate voltage to give the maximum gate power is permissible.

High-Reliability Integrated Circuits

High-Reliability Integrated Circuits

RCA offers high-reliability versions of a broad range of standard COS/MOS and linear integrated circuits that are processed in accordance with MIL-STD-883 (Military Standard for Test Methods, Microelectronics). In addition, twenty-seven COS/MOS integrated circuits are currently being "qualified" to meet the requirements of MIL-M-38510 (Military Standard for Microelectronics or Integrated Circuits). RCA plans to qualify a number of its more than 100 standard linear integrated circuits in accordance with MIL-M-38510 in the future.

RCA also offers a broad line of high-reliability integrated-circuit chips for use in hybrid circuits. Standard chips are normally inspected to MIL-STD-883, Method 2010.1, Condition B Visual. Chips subjected to the more critical Condition A Visual inspections and to SEM (scanning-electron-microscope) inspections are also available.

General Considerations

RCA high-reliability integrated circuits are supplied in hermetically sealed packages that are specially engineered and developed to meet the requirements of military, aerospace, and critical industrial applications. Most COS/MOS devices are supplied in either the dual-in-line package shown in Fig. 5-1(a) or the flat pack shown in Fig. 5-1(b). These packages feature a ceramic body with a welded cap. They are light in weight and can safely withstand the thermal shock levels specified by MIL-STD-883, Method 1011, Condition C. The flat pack and dual-in-line package have been in use since 1964, and the excellent reliability exhibited by these packages has been firmly established. Many currently




Fig. 5-1- Packages used for RCA highreliability integrated circuits: (a) dual-in-line ceramic package; (b) ceramic flat pack; (c) TO-5-style package.

available RCA high-reliability linear integrated circuits are supplied in the TO-5 style package shown in Fig. 5-1(c).


For all COS/MOS and many linear integrated circuits, the package in which a particular type is supplied is identified by the letter ''D'' (dual-in-line ceramic), ''K'' (ceramic flat pack), or ''T'' (TO-5 style in the device type-number designation. The charts shown in Figs. 5-2 and 5-3 illustrate how the device type number may be used to define the basic device, the reliability class, the type of package, and the lead finish for RCA high-reliability integrated circuits processed in accordance with MIL-STD-883 or MIL-M-38510, respectively.

RCA high-reliability integrated-circuit products are currently being used for a broad variety of functions in military, aerospace, and critical industrial applications. Table 5-1 lists a few typical examples of the use of RCA high-reliability COS/MOS and linear integrated circuits in satellite and military systems.

Manufacturing Controls

RCA high-reliability integrated circuits are processed in accordance with the Product Assurance Program defined in Appendix A of MIL-M-38510. The program includes the following items:


- A clearly defined procedure for the conversion of a customer specification into an RCA internal specification with built-in safeguards to assure the customer that the delivered parts meet or exceed his specification requirements.
- A formalized personnel training and testing program which assures that each operation is performed correctly.
- A complete inspection of incoming materials, utilities, and work in process using on-site facilities such as scanning-electron-microscope, gas-chromatography, atomic-absorption, and X-ray equipment.
- Maintenance of cleanliness in work areas, e.g., all critical operations are performed in a Class 100 environment.
- Rigorous control over changes in design, materials, and processes with documentation kept in active files for a minimum of three years and in inactive files for a minimum of 20 years.
- Tool and test equipment maintenance and calibration in strict accordance with MIL-C-45662, "Calibration System Requirements".
- 7. A quality-assurance program in accordance with MIL-Q-9858, "Quality Program Requirements". Detailed processing and screening requirements for RCA high-reliability integrated circuits are defined subsequently in the discussions of MIL-STD-883 and MIL-M-38510 Requirements.



- 1. Contact window that has less than 50 per cent of its area covered by the metallization
- 2. Contact which has less than 75 per cent of the length of two adjacent sides
- covered by the metallization.

 3. A metallization path not intended to cover a contact window which is
- separated from the window by less than 0.25 mil.
- 4. Any exposure of the gate oxide.

(a) COS/MOS Integrated Circuits



(b) Linear Integrated Circuits

Fig. 5-2- Guide to the reliability class, package, and lead finish of RCA high-reliability (slash-number series) integrated circuits processed in accordance with MIL-STD-883.




Fig. 5-3- Guide to the reliability class, package, and lead finish of RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-M-38510.

Table 5-1— A Few Typical Examples of Satellite and Military Applications of RCA High-Reliability Integrated Circuits.

RCA High Reliability COS/MOS integrated circuits are now being used in, or are being designed into the following systems:

following systems:	
Satellites	Military Equipment
Pioneer F Experimental ATS — Series F and G NIMBUS HELIOS ITOS HEOS APOLLO-15 Atmospheric Explorer, AE (Experimenters and Flight- Hardware Usage, Several Thousand) Classified Satellites UK 4 (British/American) IMP Satellites Earth Resources Technical Satellite, ERTS Dual Air-Density Satellite (DADS) AIRS Program Tenley Program SATCOM Space Shuttle LANS Program	Airborne Control Data Buoy Platform Atmospheric Digital Equipment F-15 Aircraft Equipment (Tanks) Oceanographic Digital Equipment Army Digital Equipment Navy Digital Equipment Fuze and Arming Equipment AWAC Program Navy Sonobuoy TAC Fire-Control System PRC-85 Aircraft Ground Control

RCA High-Reliability Linear Integrated Circuits are now used in, or are being designed into, the following systems:

Military Communications	AFGIS Radar (Navy)
ARC-150	Missiles
ARC-164	SAM-D
PRC-85	BULL-DOG
PRC-25	CONDOR
PRC-77	NIKE-X
F-15 Aircraft Equipment	Other Classified Equipments
AEGIS Program	
B-1 Bomber	

MIL-STD-833 Requirements

RCA Solid State Division offers a broad range of COS/MOS and linear integrated circuits processed and screened in accordance with MIL-STD-883, Method 5004, Class A, B, or C requirements. These devices are used in satellities and other aerospace, military, and critical industrial applications in which maintenance

is extremely difficult. RCA high-reliability integrated circuits are provided in four basic screening levels (11, 12, 13, and 14), as shown in Table 5-2. The basic /1 level has been subdivided to include two higher screening levels (/1N and /1R) as indicated in the table. These levels, which are marked on the device package following the type-number designation, meet the mechanical and electrical screening requirements of MIL-STD-883, imposed before the devices are sealed, and the screening tests required on packaged parts. RCA offers a /2 part which meets Class A requirements of MIL-STD-883 less radiographic inspection since the aluminum metallization and bonding wires do not show up under this inspection.

The product flow for RCA high-reliability integrated circuits processed in accordance with MIL-STD-883 is shown in Fig. 5-4. After wafer processing, special visual inspections are performed to MIL-STD-883, Method 2010.1, Condition B or A at both chip and pre-seal inspections to assure a packaged chip of high reliability. In the case of Class A product (RCA levels /1 and /2), parts are tested functionally, and then receive a dc parameter test; significant parameters are recorded.

A 240-hour burn-in at 125°C is performed on all parts. All readings are repeated, and delta shifts calculated. The customer is provided with print-outs of these parameters identified by the serial number on the part. The parts then go through 100-per-cent high- and lowtemperature testing under functional and dc operating conditions. Next, 100-per-cent ac testing is accomplished followed by Group A sampling of all test conditions. The Class A product is branded, visually inspected, and retested both functionally and to dc parameters prior to packaging and shipment to the customer. The screening tests for Class B (RCA level /3) and Class C (RCA level /4) devices are reduced as shown in Table 5-3 in which X designates that a test is performed 100 per cent and S indicates that the test is a screen. For Class-B devices, the main difference is-that burn-in is for 168 hours with GO-NO/GO parameter readings made before and after burn-in. Temperature testing is done on a sampling basis, and visual inspection prior to sealing is not as critical. Class-C devices are tested similarly to Class-B devices less the burn-in, temperature, and ac tests.

COS/MOS Integrated Circuits—All RCA highreliability COS/MOS products are subjected to 100per-cent production electrical tests after group A, quality testing and branding. Table 5-4 shows the test criteria for all product series. At a temperature of 25°C, all product series are 100-per-cent functionally tested at voltage extremes to guarantee 3- and 15-volt operation. Parametric tests are performed at 5 and 10 volts. High and low temperature plus dynamic (ac) testing is performed on high-reliability products.

Table 5-5 presents the group A electrical sampling criteria which are used to retest a portion of the product to assure that the 100-per-cent or other test parameters

Table 5-2— RCA Integrated-Circuit Screening Levels

	Screening Levels [▲]		
RCA Levels	Equivalent to MIL-STD-883, Method 5004.1	Application	Description
For Package	ed Devices		
/1N	Class A with SEM* Inspection and Condition A Precap Visual Inspection		For devices intended for use where maintenance and replacement are impossible and reliability is imperative
/1R	Class A with SEM* Inspection and Condition B Precap Visual Inspection	Aerospace and Missiles	
/1 ·	Class A with Condition B Precap Visual Inspection		
/2	Class A with Condition B Precap Visual Inspection. Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and reliability is imperative
/3	Class B	Military and Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C	Military and Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished
/5 Standard commercial plus burn-in	-	Commercial and Industrial	For devices intended for use where a higher level of reliability is required than can be provided by product without a burn-in
For Chips■			
/N	SEM* Inspection and Condition A Precap Visual Inspection	Aerospace and	For hybrid applications where maintenance and replacement are extremely difficult and reliability is imperative
/R	SEM* Inspection and Condition B Precap Visual Inspection	Missiles	
/M	Condition B Precap Visual Inspection	Military and Industrial	For general applications

^{*}SEM - Scanning Electron Microscope Inspection per NASA Specification GSFC-S-311-P-12

meet guaranteed limits. The prime factor is LTPD (Lot-Tolerance-Per Cent-Defective); the referenced numbers specify the required sample size. Again, for special tests of temperature extremes and dynamic (ac) tests, either small quantities are tested, or high-reliability test data are used as judgment information.

Table 5-6 lists pre-burn-in and post-burn-in tests and delta limits for critical device parameters.

Group B and C testing is similar to that of MIL-STD-883 for all COS/MOS product series. The purpose of Group B and C tests is to show quality conformance of the product being manufactured over specific periods of time. Tables 5-7 and 5-8 present the ten subgroup tests referenced to MIL-STD-883, the test conditions, and acceptance criteria for all high-reliability COS/MOS products.

For details on Condition A and Condition B Precap Visual Inspection, refer to MIL-STD-883 Method 2010.1

Lot acceptance testing for chips is available on a custom basis




Table 5-2— Description of RCA Integrated-Circuit Screening Levels

Test	Conditions	MIL-S	MIL-STD-883		RCA S	reenir	g_Leve	s*	
1030	Conditions	Method	Conditions	/1N	/1R	/1	/2	/3	/4
SEM Inspection	NASA Per GSFC-S-311-P-12	-	-	х	х	-	-		-
Precap Visual	-	2010.1	Α	х	_	-		-	-
Precap Visual	 .	2010.1	В	-	X	.x	х	×	X.
Preseal Bake	16 to 32 hrs at 200°C	-	-	х	×	×	х	x	x
Seal & Lot Identification	-	-	-	х	×	х	×	×	x
Stabilization Bake	48 hrs. at 150°C	1008	С	х	×	x	×	×	x
Thermal Shock	15 cycles	1011	С	х	×	x	x	-	-
Temperature Cycling	10 cycles	1010	С	×	×	x	×	x	x
Mechanical Shock	5 pulses, Y ₁ direction	2002	В	х	×	х	×	-	-
Centrifuge	Y ₂ , Y ₁ direction	2001	E	х	×	X	×	-	-
	Y ₁ direction only	2001	E	-	-	-	-	×	×
Fine Leak	_	1014	Α	Х	×	х	X	×	×
Gross Leak	-	1014	С	х	×	х	Х	x	x
Electrical Tests	See Note 1	-	-	х	×	х	х	×	-
Serialize	-	-	-	Х	×	x	х	-	-
Pre Burn-in Electrical	See Note 2	-	-	х	×	Х	X	-	-
Burn-in	240 hours	1015	B, D or E	х	×	×	x	-	-
	168 hours	1015	B, D or E	-	-	-	-	×	-
Post Burn-in Electrical	Delta Requirements	_	-	×	×	х	×		-

Table 5-3— Description of Total Lot Screening (X = 100% Testing) (cont'd)

Test	Conditions	MIL-S		RCA Screening Levels*					
	Conditions		Conditions	/1N	/1R	/1	/2	/3	/4
Final Electrical	-	-	-	-	-	-	_	-	-
a) 25°C	see Table 4	-	-	х	×	Х	X	Х	X
b) -55 and +125°C	see Table 4	-	-	Х	X	X	Х	×	s
Radiographic Inspection	1 view	2012	_	×	×	X.	_	-	-
External Visual	-	2009	_	х	х	х	х	x	х

Note 1: See specific type Slash (/) Series type data bulletin for test conditions and limits

Table 5-4-- Final Electrical Tests

		TEST CRITERIA					
TEMPERATURE (T _A)	TEST .	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4			
+25°C	Selected Static Parameters	100%	100%	100%			
+125°C	Selected Static Parameters	100%	100%	_			
-55°C	Selected Static Parameters	100%	100%	_			
+25°C	Selected Dynamic Parameters	100%	100%				

Table 5-5— Group A Electrical Sampling Inspection

			LTPD				
SUBGROUP	TEST	CONDITION	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4		
1	Selected Static Parameters	T _A = +25°C	5	5	5		
2	Selected Static Parameters	T _A = +125°C	5	7	10		
3	Selected Static Parameters	T _A = -55°C	5	7	10		
4	Selected Dynamic Parameters	T _A = +25°C	5	5	5		

Table 5-6-- Pre and Post Burn-in Electrical Tests and Delta Limits (TA = 25°C)

CRITICAL PARAMETERS (at V _{DD} = 10 V)	SYMBOLS LIMIT VALUES: For specific CD4000A Series Types and correspondin △ limits for High-Reliability Versions *				onding						
QUIESCENT DEVICE CURRENT	Total	0.1	0.5	1	2	5	10	15	25	5 50	Unit μA
QUIESCENT DEVICE CORRENT	∆ا∟	0.05	0.2	0.3	0.5	1.0	1.3	1.5	2.5	5 5.0	μΑ
THRESHOLD VOLTAGE: "N" Channel	ΔV _{TH} "N"	ΔVTH"N" = ±0.3				V					
"P" Channel	∆V _{TH} "P"	+				-±0.3					V
DEVICE DRAIN CURRENT: Total	Total IDS(min)	-0.1 -	0.5	0.5 - 2	2 -	5	5 - 10	10 - 2	5	25 - 50	mA
"N" Channel	ΔI _{DS} "N"	±0.	1	±0.5	±0.7	75	±1	±2		±5	mA
"P" Channel	∆I _{DS} "P"	±0.	1	±0.5	±0.7	75	±1	±2		±5	mA

^{*} For example, if a specific CD4000A Series type has a maximum quiescent device current of $0.5 \,\mu\text{A}$ at $T_A = 25^{\circ}\text{C}$, RCA will test to a Δ 1 lmit of $0.2 \,\mu\text{A}$ for the high-reliability version of that type. In a similar manner, if a type has a quiescent device current rating of 5 μ A, RCA will test to a Δ 1 limit of 1.0 μ A.

RCA screening level /5 consists of a 168-hour burn-in screen performed on standard commercial product. The ambient test temperature is the
maximum possible without exceeding device thermal ratings. After burn-in, /5 devices meet all of the electrical requirements specified in the
appropriate commercial data bulletin, Reference: RCA DATABOOK SSD-201.

Table 5-7-- Group B Environmental Sampling Inspection (Note 1)

			MIL-STD-883		LTPD	
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Physical Dimensions	2008 Test Cond. A per applicable data sheet		10	15	20
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	_	4 devices no failures)	
	Visual and Mechanical	2008	Test Cond. B 10 X mag.	(r	1 device no failure)	
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5	15	20
3	Solderability	2003		10	15	15
4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510.

Note 2: Operating life circuits are included in specific type high-reliability data bulletins.

Table 5-8-- Group C Environmental Sampling Inspection (Note 1)

		n	/IIL-STD-883	7.	LTPD	
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Thermal Shock	1011	Test Cond. C	10	15	15
	Temperature Cycling	1010	Test Cond. C			
	Moisture Resistance	1004	No Voltage Applied			
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			
	Critical Post Tests — Note 3					
2	Mechanical Shock	2002	Test Cond. B, 0.5 ms	10	15	15
	Vibration, Var. Freq.	2007	Test Cond. A			
	Constant Acceleration	2001	Test Cond. E	1	l	Ì
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			
	Critical Post Test — Note 3			1		
3	Salt Atmosphere	1009	Test Cond. A	10	15	15
			Omit Initial Conditioning	Ì		
4	High Temp. Storage	1008	Test Cond. C	7	7	7
	Critical Post Tests - Note 3		1000 hours	Ì		ļ
5	Operating Life	1005	T _Δ = 125°C, 1000 hrs.	5	5	5 .
l .	Critical Post Tests – Notes 2		Test Circuit (Note 2)	1		
		l		,	1	
6	Steady State bias	1015	Test Cond. A, 72 hrs.	7	_	_
	Critical Post Tests — Note 3		At T _A = 150°C (Note 3)	<u> </u>		

Note 1: Group C tests are performed at 3-month intervals for

reliability history.

Note 2: Operating life circuits are included in specific type high-

reliability data bulletins.

Note 3: Static parameters and limits are shown in High-Reliability Devices DATABOOK SSD-207, and in specific type highreliability data bulletins. Linear Integrated Circuits—Table 5-9 is a general guide to parameters that are tested for broad classifications of RCA high-reliability linear integrated circuits.

For RCA levels 1 and 2 (Class A) devices, the Table indicates the typical parameters that are recorded before and after burn-in. A device is rejected for failure to comply with these limits. The column headed MAX Δ shows the maximum change permitted in selected device parameters during burn-in. In installations where re-

placement is difficult or impossible, any readjustment to components for drifting is equally difficult or impossible

For RCA level 3 (Class B) devices, only the minimum and/or maximum limits apply for burn-in. No values are recorded, and the tests are go/no-go.

RCA level 4 (Class C) devices are not subjected to burn-in.

Table 5-9— Pre- and Post-Burn-In Electrical-Test and Delta Limits for RCA High-Reliability Linear Integrated Circuits* (Typical Parameters)

OPERATIONAL AMPLIFIERS

			Limits					
		Test	St	andard		Premium		
Characteristics	Symbol	Conditions	Min.	Max.	Min.	Max.	Max∆	Units
Operational Transconductance Amplifiers (Example: CA3080A)								
Input Offset Voltage	V _{IO}	I _{ABC} = 500 mA**	_	5	_	2	±2	mV
Input Offset Current	10	I _{ABC} = 500 mA**	_	0.5	-	0.5	±0.05	μΑ
Input Bias Current	l ₁	I _{ABC} = 500 mA**	_	5	_	5	±0.25	μΑ
Transconductance	gm	I _{ABC} = 500 mA**	6700	13000	7700	12000	±3000	μmho
Operational Voltage Ampli	fiers (Examp	le: CA3015A)						
Input Offset Voltage	v _{io}	_	_	5	-	2	±1	mV
Input Offset Current	110	_		5	_	1.6	±1	μΑ
Input Bias Current	l ₁	-	_	24	_	6	±1	- μΑ
Device Dissipation	PD	No Load	110	240	110	240	±25	mW
		Output Shorted	320	600	320	600	±50	11100

DIFFERENTIAL AMPLIFIERS (Example: CA3028B)

			Limits		
Characteristics	Symbol	Min.	Max.	Max∆	Units
Input Bias Current	1	_	80	±8	μΑ
Input Offset Voltage	v _{IO}	_	5	±2	mV
Quiescent Operating Current (I _Q)	I ₆ or I ₈	2.5	4	±0.4	mA
Input Current (term. 7)	I ₇	1	2.1	±0.2	mA
Device Dissipation	P _D	120	220	±24	mW

Table 4-9 — Pre- and Post-Burn-in Electrical-Test and Delta Limits for RCA High-Reliability Linear Integrated Circuits* (Typical Parameters) (Continued)

DEVICE ARRAYS

		Test		Limits		
Characteristics	Symbol	Conditions	Min.	Max.	Max∆	Units
Diode Arrays (Example: CA	3039)					
Forward Voltage Drop	V _F (Any Diode)	I _F = 0.2 ma		720	±10	mV
Forward Voltage Drop	V _F (Any Diode)	I _F = 1 ma		780	±10	mV
Forward Voltage Drop	V _F (Any Diode)	I _F = 20 ma		950	±10	mV
Transistor Arrays (Example:	CA3018A)					
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	ι _E = 10 μa ι _C = 0	5		±0.5	٧
Collector-Cutoff Current	I _{CEO}	V _{CE} = 10 V, I _B = 0		0.5	±0.15	μΑ
Input Current	l _l	I _C = 1 ma, V _{CE} = 3 V	5	25	±3	μΑ
Base-to-Emitter Voltage	V _{BE}	I _C = 1 ma, V _{CE} = 3 V	0.6	0.8	±0.10	V

^{*} Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests and delta limits. Level %3 requires pre-burn-in electrical tests only.

MIL-M-38510 Requirements for High-Reliability COS/MOS Integrated Circuits

Since 1970, RCA has been working closely with various aerospace and military agencies to qualify and provide COS/MOS devices to MIL-M-38510 specifications. Among these agencies are the NASA Goddard Space Flight Center, NASA Marshall Space Flight Center, NASA Headquarters Center in Washington, Rome Air Development Center, and the Defense Electronic Supply Center (DESC) at Dayton, a branch of the Defense Supply Agency.

MIL-M-38510 is the general specification for integrated circuits and the top document for MIL-STD-883. This general specification, introduced a year after MIL-STD-883 was in existence, adds a number of quality constraints not included in MIL-STD-883, which is a specification of test methods, procedures, and screening tests. Parts are provided to MIL-M-38510 under a series of /050 numbers of which nine are in existence. These nine numbers cover twenty-seven COS/MOS types. Parts meet requirements similar to those of Classes A, B, and C of MIL-STD-883, Method 5004 screening, except that additional requirements, including more test conditions and tightened limits, are imposed. The additional criteria for each class of product are designated by an X in Table 5-10. Also provided

in MIL-M-38510 tests are PDA's (Per-Cent Defective Allowed) of 10 per cent for the three burn-in operations performed on Class-A product, and 10 per cent for the one burn-in of Class-B product. Table 5-11 provides a list of the COS/MOS devices for which MIL-M-38510 /050-number specification sheets have been written.

Table 5-10 — MIL-M-38510 requirements in addition to those of MIL-STD-883

Requirements	Class A	Class B	Class C	
Product assurance plan	×	х	х	
Manufacturing	ĺ			
Certification	×	×	x	
Line certification	х			
SEM inspection GSFC-S-311-P-12	×			
Radiographic NHB5300.4(3E)	×			
Two bias burn-in 36 hrs	×		_	
Tighter DC electrical	x	×	×	
Tighter AC electrical	x	х	×	

^{**} Programming Current

Table 5-11 - COS/MOS devices for which specification sheets have been written.

Detailed Electrical Specification, MIL-M-38510	Device Covered
MIL-M-38510/050	
01	CD4011A
02	CD4012A
03	CD4023A
MIL-M-38510/051	
01	CD4013A
02	CD4027A
MIL-M-38510/052	
01	CD4000A
02	CD4001A
03	CD4002A
04	CD4025A
MIL-M-38510/053	.
01	CD4007A
02	CD4019A
MIL-M-38510/054	
01	CD4008A

Detailed Electrical Specification, MIL-M-38510	Device Covered
MIL-M-38510/055	
01	CD4009A
02	CD4010A
03	CD4049A
04	CD4050A
MIL-M-38510/056	0540507
01	CD4017A
02	CD4018A
03	CD4020A
04	CD4022A
05	CD4024A
MIL-M-38510/057	
01	CD4006A
02	CD4014A
03	CD4015A
04	CD4021A
05	CD4031A
MIL-M-38510/058	
01	CD4016A

Fig. 5-5 shows a product-flow diagram for RCA COS/MOS integrated circuits processed in accordance with MIL-M-38510.

Table 5-12 compares the general processing requirements for COS/MOS integrated circuits of MIL-STD -883 and MIL-M-38510, and Table 5-13 compares




Fig. 5-5- Product flow diagram for RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-M-38510.

Table 5-12 — Comparison of MIL-STD-883 and MIL-M-38510 Processing and Screening Requirements for RCA High-Reliability COS/MOS Integrated Circuits.

	MIL-STD-883 METHOD								MIL-M-38510 CLASS			
		1N	1R	1	2	3	4	Α	В	С		
Wafer												
SEM Inspection	GSFC-S-311-P-12*	X	Х	-	-	-	-	Х	-	-		
Assembly			1		İ							
Precap Visual (Cond. A)	2010.1A	x	l –	l –	l –	l –	-	×	_	l –		
Precap Visual (Cond. B)	2010.1B	-	x	Х	X	x	x	_	x	х		
Preconditioning								,				
Thermal Shock	1011C	x	Ιx	×	x	l _	l _	x	_	l _		
Temperature Cycle	1010C	×	Ιx	l x	x	Ιx	l x	x	x	x		
Mechanical Shock	2002B	X	x	x	x	_	_	x	_	_		
Centrifuge Y1	2001E	_	_	_	_	l x	Ιx	_	l x	x		
Centrifuge Y1 & Y2	2001E	×	x	×	х	_	-	×	-	-		
Fine Leak	1014A	x	x	х	x	Ιx	x	x	x	×		
Gross Leak	1014C	х	x	х	х	x	X.	Х	X	X		
Test and Burn-In					l					İ		
Initial Test	,	l x	Ιx	х	x	x		x	x	l _		
Serialize		l x	x	l x	x	1 _	_	x	^	l _		
Bias Burn-In,		_	1 -			l _	_	x	l _	_		
Two 36-Hr, Deltas		ı	i		Ì	İ		'	l	l		
Operating Burn-In,	1015D, E	x	l x	x	Ιx	l _	l	×	_	-,		
240-Hr. Deltas					1							
Operating Burn-In 168 Hrs.	1015D, E	_	_	_	_	×	l –	_	×	_		
Final Electrical DC 25°C		×	x	×	Х	×	x	×	х	×		
Final Electrical AC 25°C		×	×	×	x	×	s	×	×	s		
Final Electrical DC -55°C		X	×	×	x	×	s	×	×	s		
Final Electrical AC -55°C		-	_	_	-	-	-	s	s	s		
Final Electrical DC +125°C		×	×	×	X	×	s	Х	×	S		
Final Electrical AC +125°C		-	-	-	-	-	-	S	S	S		
X-ray Inspection												
One View	2012	Х	х	х	-	-	_	-	-	-		
Two Views	NHB53004(3E)*	-	-	_	l –	-	-	х	-	-		

S = Sample

the detailed screening requirements of these specifications for Class A COS/MOS integrated circuits.

In the processing of high-reliability COS/MOS integrated circuits, the wafer processing and metallization steps, the wafer finishing operations, and the wafer testing are the same as for standard-product COS/MOS devices. The major difference is that, for Class A parts,

an SEM inspection step is inserted after the wafer processing and metallization, as shown in Fig. 5-6. After these four basic operations are completed, the tested wafer is subjected to the special high-reliability processing. As shown in Fig. 5-7, thirty-five additional processing and screening operations are required for Class A COS/MOS parts.

X = 100% Testing

^{— =} Not Performed

^{*}These specifications, developed by NASA, are required by MIL-M-38510.




Fig. 5-7- COS/MOS High-Reliability Flow Chart for Flat Pack MIL-M-38510 Class A Devices.

Table 5-13— Comparison of MIL-STD-883 and MIL-M-38510 Detailed Screening Requirements for RCA Level /1N COS/MOS Devices

SCREENING PROCEDURES	RCA LEVEL /1N (PER MIL-STD-883)	CLASS A MIL-M-38510			
1. SEM Inspection	Yes	Yes			
2. Visual, Precap	2010.1 Cond. A	2010.1 Cond. A			
3. Pre-conditioning	MIL-STD-883	MIL-STD-883			
4. Bias Burn-in High	None	36 hrs @ 150°C, ∆ ⁽²⁾ PDA ⁽¹⁾			
5. Bias Burn-in Low	None	36 hrs @ 150°C, ∆ ⁽²⁾ 5%			
6. Operating Burn-in 240 hrs @ 125°C	Cirteria 10% Lot Reject Max; If Exceeded, Repeat Allowed	PDA 5% Max; if over 5% Reject Entire Lot $\Delta^{(2)}$			
7. DC Elect. Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs			
8. DC Test-Limit Resolution	50 nA Minimum; 10 mV Minimum	1 nA Minimum; 1 mV Minimum			
9. AC Dynamic Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs			
10. AC Test Limits	At 15-pF Load	AT 50-pF Load			
11. Radiographic	View in One Dimension	View in Two Dimensions			
12. Parts Qualification Requirement		9 Detailed Electrical Specifications			
13. Group B and C Qualification Conformance	10 Generic Families for 50 COS/MOS Types	9 Generic Families for 27 COS/MOS Types			

⁽¹⁾PDA = Per-Cent Defective Allowable

COS/MOS Life-Test Data

Table 5-14 provides a summary of Group B 125°C operating-life data for 1972 on RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-STD-883. These high-reliability COS/MOS devices were processed to meet RCA level /2 require-

Table 5-14— Operating-Life Data on RCA High-Reliability COS/MOS Integrated Circuits.

Device Tested:	1,122 from the CD4000A Family					
Specification:	High-reliability per RCA COS/MOS Reliability Report RIC-102 (MIL-STD-883, METHOD 5004)					
Test Hours: Total Device Hours: Inoperable Failures:	1,000 hours each device** 1,055,372 hours Zero					
125°C Failure Rate = MTTF =	0.086%/1000 hours					
55°C Failure Rate* = MTTF =	0.0126%/1000 hours					
25°C Failure Rate = MTTF =	0.0037%/1000 hours At 60% 26,800,000 hours confidence					

^{*}Actual tests conducted at 125°C. Failure rates derived for a 55°C operating temperature were obtained using acceleration factors of 6.8 and 23 for the 25°C operating temperature.

(2) = Delta Variables, Data Required

Table 5-15 shows long-life reliability data for RCA of the life capability of 1972 shipments of RCA highreliability COS/MOS integrated circuits.

Table 4-15 shows long-life reliability data for RCA high-reliability COS/MOS integrated circuits that have Table 5-15- Long Life Reliability Data on RCA COS/MOS Integrated Circuits (Data obtained from 75 CD4001A integrated circuits tested at 125°C in a ring-counter application.)

Specification:	RCA commercial, full military- temperature range (-55°C to +125°C) per RCA COS/MOS Reliability Report RIC-101A					
Test Hours: Total Device Hours: Inoperable Failures:	24,000 hours (AS OF MAY 1973) 1,784,000 hours** Zero					
125°C Failure Rate = MTTF =	0.051%/1000 hours					
55°C Failure Rate* = MTTF =	0.0075%/1000 hours At 60% 13,300,000 hours confidence					
25°C Failure Rate* = MTTF =	0.0022%/1000 hours At 60% confidence					

Acceleration factors were obtained from Report AD 614103, "Reliability of Integrated Circuits used in Missile Systems", Clearing House for Federal Scientific and Technical Information.

^{**231} units had less than 1000 hours.

^{*}Actual tests conducted at 125°C. Failure rates derived for a 55°C operating temperature were obtained using acceleration factors of 6.8 and 23 for the 25°C operating temperature.

Acceleration factors were obtained from Report AD 614103, "Reliability of Integrated Circuits used in Missile Systems", Clearing House for Federal Scientific and Technical Information.

^{**}Two parts were destroyed at the 16,000-hour point as a result of operator error. Only 73 parts, therefore, were operated to 24,000 hours.

been operating continuously since 1970 in a ring-counter application that exercises the circuits in a functional mode. The data obtained from this test, which is still underway, indicate the long-term reliability of RCA COS/MOS integrated circuits.

High-Reliability Terms and Definitions

MIL-STD-883

Military Standard for Test Methods, Microelectronics. This standard defines the best methods used to achieve three classes of reliability: Class A, Class B, and Class C. This specification defines standard test methods and procedures for high-reliability testing and processing.

Class A (MIL-STD-883) The highest reliability category or level. RCA levels /1 and /2 follow MIL-STD-883 Class A; level /2 is the same as level /1 with the exception that X-ray inspection is omitted.

Class B (MIL-STD-883) The intermediate reliability category or level. This class is the most widely used. RCA level /3 corresponds to MIL-STD-883, Class B.

Class C (MIL-STD-883) The lowest reliability category or level. RCA level /4 follows MIL-STD-883, Class C. Level /4 or Class C parts have no burn-in.

MIL-M-38510

Military Standard for Microelectronics or Integrated Circuits, first issued in 1969. MIL-M-38510 also defines three classes of reliability, Class A, Class B, and Class C, which are patterned after the MIL-STD-883 format. The MIL-M-38510 requirements differ from the MIL-STD-883 requirements in two significant ways.

MIL-M-38510 has detailed electrical specifications, or "slash sheets".

MIL-M-38510 requires Manufacturer's Certification for Class B and C devices and both Manufacturer's and Line Certification for Class A devices. Although the general specification has been available since 1969, the detailed electrical specifications have just recently been issued for various technologies, including COS/MOS.

The general specification includes basic material, such as definition of classes and general requirements common to all slash sheets.

Slash Sheets

Detailed electrical specifications that define exact test conditions and limits. Approved parts are shipped against exact nomenclature specified in the specification. The term slash sheet is derived from the fact that the part number is MIL-M-38510/XXXXX, or "MIL-M-38510 SLASH XXXXX".

Slash sheets must have a governmental sponsor. The COS/MOS sponsor is NASA, who has developed the detailed specifications for nine generic families that include 27 COS/MOS circuits.

Manufacturing Certification (Appendix A) MIL-M-38510 specification requires that the supplier's Product-Assurance Program Requirements are being addressed to. This certification is conducted by DESC (Defense Electronic Supply Center) and is one of the prerequisites for qualification approval.

Line Certification This certification is conducted by NASA to insure that the requirements of NHB 5300.4 (3C) "Line Certification Requirements for Microcircuits" are being adhered to. Line certification is one of the prerequisites for obtaining Class A qualification approval.

QPL (General Definition) Qualified Parts List. High-reliability users often develop a QPL which tells designers within the company which parts are qualified and can be used.

Interim Qualification or Part-II Qual for MIL-M-38510

Before any supplier is fully qualified to supply a part, it is possible to obtain Interim Qualifications. Interim, or Part-II, Qualification is obtained by receiving Manufacturing Certification (and Line Certification for Class A parts) and submitting a sample of tested parts with data. It is not necessary to go through the entire processing and burn-in cycle to obtain Interim Qualification. (RCA has received Part II Qualification for a number of COS/MOS circuits.) When supplier receives Qualification (i.e., submits approved parts that have received the complete processing and testing per the slash sheet), Interim, Part II, Qualification

for that part is withdrawn, and only fully qualified parts can be supplied against the specification.

Final Qualification or QPL I for MIL-M-38510

Final Qualification is obtained when all requirements of both the general and detailed specifications are met.

SEM

Scanning Electron Microscope. SEM inspection is a requirement for MIL-M-38510 Class A parts. (RCA has SEM facilities at both the Somerville, N.J., and Findlay, Ohio, locations.)

SEM Specification GSFC-S-311-P12 SEM inspection procedure including accept-reject criteria. This specification was written by NASA Goddard Space Flight Center and is the industry standard.

PDA

Per-Cent Defective Allowed. If this per cent is exceeded, a lot fails. This term usually applies to burn-in.

Condition B Visual Refers to MIL-STD-883, Method 2010.1, Precap Inspection. Used for RCA 883/1, 2, 3, 4 and MIL-M-38510 Class B and C parts.

Condition A Visual Used for MIL-M-38510, Class A parts. The criteria for metallization, foreign matter, oxide and diffusion faults, and bonding is considerably tighter than Condition B. Condition A

Visual is a requirement fo MIL-M-38510 Class A parts.

Group A Tests Quality audit of test parameters prior to shipment to the warehouse, in accordance with MIL-STD-883, Method 5005.

Group B Tests These tests are designed to test the mechanical quality of the packaged devices in accordance with

MIL-STD-883, Method 5005. The tests include:

Physical dimensions Marking permanency Visual and mechanical Bond strength Solderability Lead fatigue Hermeticity

Group C Tests

These tests are designed to test both the mechanical and electrical characteristics of the packaged device as an indicator of long-term stability. The tests, which are conducted in accordance with MIL-STD-883, Method 5005, include:

Thermal shock
Temperature cycling
Moisture resistance
Mechanical shock
Vibration, variable-frequency
Constant acceleration
Salt atmosphere
High-temperature storage
Operating life test
Steady-state reverse bias

Delta Tests or Limits Refers to specifications that define the maximum shift of key parameters during burn-in.

MTTF or MTBF

MTTF — Mean Time to Failure
MTBF — Mean Time between Fail-

ure

Both terms are interchangeable and define reliability. Reciprocal of failure rate. Expressed in hours.

LTPD


Lot Tolerance Per Cent Defective—sampling-plan term. An LTPD of 5 means that a lot 5-per-cent bad will pass incoming inspection only 10% of the time.



Linear Integrated Circuits

Monolithic Silicon

High-Reliability Slash (/) Series CA101/..., CA101A/...



High-Reliability Operational Amplifiers

For Applications in Aerospace, Military and Critical Industrial Equipment

Features:

- Short-circuit protection and latch-free operation
- Unity-gain phase compensation with a single 30-pF capacitor

	CA101	CA101A	
Max. V _{IO} T _A = Max. I _{IO} 25°C	5 200 50	2 10 50	mV nA V/mV
T _A Range (Operating)	-55 to +125	-55 to +125	°C
Slew Rate (Summing ampl.)	_	10	V/μs

The RCA-CA101, CA101A, "Slash" (/) Series are highreliability general-purpose, high-gain operational amplifiers intended for applications in aerospace, military and industrial equipment. They are electrically and mechanically identical with the standard types CA101, CA101A described in Data Bulletin File No. 786 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

These types, which are externally phase compensated, permit a choice of operation for optimum high-frequency performance at a selected gain; unity-gain compensation can be obtained with a single 30-pF capacitor.

Type CA101A has all the desirable features and characteristics of the CA101 plus superior input-offset characteristics, and improved noise performance

The packaged types can be supplied to screening levels - /1N, /1R, /1, /2, /3, and /4 — which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels — /M, /N, and /R.

These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA101 and CA101A are supplied in either the standard 8-lead TO-5 package (T suffix), in the 8-lead TO-5 dual-in-line formed-lead "DIL-CAN" package (S suffix), or in chip form (H suffix).

The CA101T, S, and CA101AT, AS are direct replacements for industry types 101 and 101A in packages with similar terminal arrangements.

Applications:

- Long-interval integrator
- Timers
- Sample and hold circuits
- Summing amplifiers
- □ Multivibrators
- Comparators
- Instrumentation
- AC/DC converters
- Inverting amplifiers
- Sine- & square-wave generators
- Capacitance multipliers & simulated inductors




Fig. 1-Functional diagram.

Maximum Ratings, Absolute-Maximum Values at TA = 25°C

DC SUPPLY VOLTAGE (between V ⁺ and V ⁻ terminals):		
CA101, CA101A	44	V
DC INPUT VOLTAGE	±15 '	V
(For supply voltage less than ± 15 V, the		
Input Voltage rating is equal to the DC Supply Voltage)		
DIFFERENTIAL INPUT VOLTAGE	±30 '	V
OUTPUT SHORT-CIRCUIT DURATION	nite*	
DEVICE DISSIPATION:		
Up to T _A = 75°C	500 m\	
Above T _A = 75°C derate linearly	at 6.67 mW/°	С
AMBIENT TEMPERATURE RANGE:		
Operating—		
CA101, CA101A	-55 to +125°	С
Storage (All types)	-65 to +150	'C
LEAD TEMPERATURE (During Soldering):		
At a distance 1/16" ±1/32 (1.59 ±0.79 mm)		
from case for 10 seconds max.	+265	С

^{*} At $T_A \le 70^{\circ}$ C and $T_C \le 125^{\circ}$ C (CA101); $T_A \le 75^{\circ}$ C and $T_C \le 125^{\circ}$ C (CA101A)




Fig. 2-Schematic diagram.

ELECTRICAL CHARACTERISTICS

For Design Guidance Only

		TEST CON	DITIONS	LIN	1ITS	
		Supply Vo		CA101	CA101A	
CHARACTERISTIC	SYMBOL	= 5 to	15 V	Тур.	Тур.	UNITS
Input Offset Voltage	VIO	T _A = 25°C	$T_A = 25^{\circ}C$ $R_S \leq 10k\Omega$		_	mV
			R _S ≤ 50kΩ	-	0.7	IIIV
Average Temperature		$T_{\Delta} = -55 \text{ to } -$	$R_S \leq 10k\Omega$	6		
Coefficient of Input	α۷ιο		$R_S \leq 50\Omega$	3		μV/°C
Offset Voltage					3	
Average Temperature	αΙΙΟ	–55°C to-	+25°C		0.02	nA/°C
Coefficient of Input Offset Current		+25°C to -	+125°C	_	0.01	IIA/°C
Input Offset Current	110	T _A = 25°C	;	40	1.5	nA
Input Bias Current	IIB	T _A = 25°0	;	0.12	0.03	μΑ
Supply Current	Ι±	T _A = 25°C	V [±] = 20V	1.8	1.8	mA
		T _A = 125°C	V [±] = 20V	1.2	1.2	
Open-Loop Differen- tial Voltage Gain	AOL	T _A = 25°C V _O = ±10V	$V^{\pm} = 15V$ $R_{L} \ge 2k\Omega$	160	160	V/mV
Input Resistance	RI	T _A = 25°C		0.8	4	МΩ
Output Voltage	VOPP	V [±] = 15V	R _L = 10kΩ	±14	±14	V
Swing	TOFF	V [±] = 15V	$R_L = 2k\Omega$	±13	±13	
Common-Mode	CMRR	T _A = -55 to	Rs _≤ 10kΩ	90	_	dB
Rejection Ratio		+125°C	R _S ≤50kΩ	_	96	
Supply-Voltage	PSRR	$T_A = -55 \text{ to}$	Rs≤10kΩ	90	-	dB
Rejection Ratio		+125°C	$R_S \leq 50k\Omega$	-	96	

Table I. Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

ELECTRICAL CHARACTERISTICS, At $T_A = 25^{\circ}C$, $V^+ = +15V$, $V^- = -15V$

				LIMITS			
CHARACTERISTIC	SYMBOL	TEST CON	MIN.	MAX.	MAX.∆	UNITS	
Input Offset Voltage		$R_S \leq 10k\Omega$	CA101	_	5	±1	
	VIO	$R_S \leq 50 k\Omega$	CA101A	_	2	±0.5	mV
Input Offset Current			CA101	_	200	±20	- 0
	10		CA101A	_	10	±2	nA
Input Bias Current			CA101		500	±50	
	11		CA101A	_	75	±8	nA

Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits
 Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 19.

Table II. Final Electrical Tests and Group A Sampling Inspection

CHARACTERISTIC	SYMBOL	TEST CON	Itage (V [±])		MINII	CA MUM	101 MA	XIMI	LIM		NIMU	CA10 JM	+	хімі	JM	UNITS
GHANAGTENIGTIG	OT WIDOL	wise specifi		-55	+25	+125	-55	+25	+125	-55	+25	+125	-55	+25	+125	OWITS
Input Offset Voltage	VIO		R _S ≤10kΩ R _S ≤50kΩ	-	-	_	6	5	6	_	-		-	- 2	- 3	mV
Average Temperature Coefficient of Input Offset Voltage	αVIO		R _S ≪50Ω	-	-	-	-	-	_	_	_	-	-	15	-	μV/°C
Average Temperature Coefficient of Input Offset Current	αΙΙΟ	-55°C to + +25°C to +		-	-	-	-	-	=	_	_	-	-	0.2	-	nA/°C
Input Offset Current	110			-	-	-	500	200	200	_	_	-	20	10	20	nA
Input Bias Current	IIB			-	-	-	1500	500	500	_	-	-	100	75	100	nA
Supply Current	Ι±		$V^{\pm} = 20V$	-	-	_	4	3	2.5	_	-	_	4	3.0	2.5	mA
Open-Loop Differential Voltage Gain	AOL	V _O = ±10V	RL≤2kΩ	25	50	25	-	-	-	25	50	25	-	-	-	V/mV
Input Resistance	Rį			-	0.3	-	_	-	-	_	1.5	_	-	-	-	МΩ
Output Voltage Swing	VOPP		$R_L = 10k\Omega$ $R_L = 2k\Omega$		±12 ±10	±12 ±10	-	=	=	±12 ±10	±12 ±10	±12 ±10	-	=	_	٧
Common-Mode	VICR	V [±] = 15V	L	±12	±12	±12	-	-	_	_	-	-	_	-	-	V
Input-Voltage Range		V [±] = 20V	-	-	-	-	-	-	-	±15	±15	±15	-	-	-	
Common-Mode	CMRR		Rg≤10kΩ	70	70	70	-	-	-	-	_	_	_	_	_	dB
Rejection Ratio			R _S ≤50kΩ	_	_	_	_	-	Ξ	80	80	80	_	-		
Supply-Voltage	PSRR		R _S ≤10kΩ		70	70	_	_	_	-	-	-		_		dB
Rejection Ratio			R _S ≪50kΩ	L	_	_				80	80	80				

 $^{^{}lack}$ Ambient temperature range T $_{A}$ = -55 to +125 $^{\rm o}$ C unless otherwise specified.

Table III. Group C Electrical Characteristics Sampling Tests

	1	SPECIA	AL.	LIM	IITS	
CHARACTERISTIC	SYMBOL	TEST CONE	DITIONS	MIN.	MAX.	UNITS
Input Offset Voltage	\ ,,	R _S ≤ 10kΩ	CA101	_	5	
	VIO	$R_S \leq 50 k\Omega$	CA101A	_	2	mV
Input Offset Current			CA101	_	200	0
	lio		CA101A		10	nA
Input Bias Current	1 .		CA101		500	nA
	11		CA101A	-	75	ПА
Large-Signal Voltage Gain	AOL	$V_O = \pm 10V$ $R_L = \ge 2k\Omega$		50	-	V/mV

TYPICAL STATIC CHARACTERISTICS




Fig. 3-Input bias current vs. supply voltage for CA101.




Fig. 4-Output characteristics for CA101, CA101A.




Fig. 5-Test circuit employing feedforward compensation.




Fig. 6-Voltage gain and phase lag vs. frequency.




Fig. 7-Inverter pulse response.




Fig. 8-Output voltage swing vs. frequency.

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA101A Single-Pole Compensation




Fig. 9-Common-mode rejection ratio vs. frequency for CA101A.




Fig. 10-Voltage gain and phase lag vs. frequency.




Fig. 11-Test circuit employing single-pole compensation.




Fig. 12-Output voltage swing vs. frequency.




Fig. 13-Voltage follower (V_I, V_O) pulse response.




Fig. 14-Supply voltage rejection ratio vs. frequency.

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA101A Two-Pole Compensation




Fig. 15-Test circuit employing two-pole compensation.




Fig. 16-Voltage gain and phase lag vs. frequency.




Fig. 17-Voltage follower pulse response.




Fig. 18-Output voltage swing vs. frequency.




Fig. 19-Burn-in and operating life test circuit for CA101 and CA101A.

TYPICAL DYNAMIC CHARACTERISTICS




Fig. 20-Voltage gain vs. frequency.




Fig. 21-Output voltage swing vs. frequency,




Fig. 22-Voltage follower pulse response.

Lead Finish:


In accordance with MIL-M-38510, paragraph 3.6.2.5, lead finish "A".



Linear Integrated Circuits

Monolithic Silicon

High-Reliability Slash (/) Series CA107/ . . .



High-Reliability Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment

- Low input current over temperature range (100 mA max)
- 30-pF on-chip capacitor provides internal frequency compensation

Feature Type	Max. V _{IO} (mV)	Max. I _{IO} (nA)	Max. I _{IB}	Temp. Range (T _A) °C
CA107	3	20	100	-55 to +125

The RCA-CA107 "Slash" (/) Series type is a high-reliability linear integrated circuit operational amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA107A described in Data Bulletin File No. 785 but specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The CA107 features a 30-pF on-chip capacitor to provide internal frequency compensation. Low input current over temperature range (100 nA max.) for the CA107 make this type especially well suited for applications such as long interval timers and sample-and-hold circuits.


The packaged type can be supplied to six screening levels - /1N, /1R, /1, /2, /3, and /4 - which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels - /M, /N, and /R.

These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA107 is supplied in the standard 8-lead TO-5 style package ("T" suffix), the 8-lead TO-5 style with dual-in-line formed leads ("S" suffix), and in chip form ("H" suffix). It is a direct replacement for industry type 107 in packages with similar terminal arrangements.

Applications:

- Long-interval integrators
- Timers
- Sample-and-hold circuits
- Summing amplifiers
- Multivibrators



NOTE: PIN 4 IS CONNECTED TO CASE TOP VIEW

9205-23982

Functional diagram for TO-5 style packages

Maximum Ratings, Absolute-Maximum Values at $T_A = 25^{\circ}C$:

DC SUPPLY VOLTAGE (Between V ⁺ and V Terminals):	
CA107	44 V
DC INPUT VOLTAGE	±15 V
(For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage)	
DIFFERENTIAL INPUT VOLTAGE	±30 V
OUTPUT SHORT-CIRCUIT DURATION	Indefinite
DEVICE DISSIPATION UP TO TA = 70°C	500 mW
Above $T_A = 70^{\circ}$ C Derate linearly at	6.67 mW/°C
AMBIENT TEMPERATURE RANGE:	
Operating	-55°C to +125°C
Storage	-65°C to +150°C
LEAD TEMPERATURE (During Soldering):	
At distance 1/16 ±1/32 inch (1.59 ±0.79 mm) from case for 10 seconds max.	+265°C




Fig. 1-Schematic diagram of CA107.

ELECTRICAL CHARACTERISTICS For Design Guidance Only

CHARACTERISTIC	SYMBOL	TEST CONDITIONS Supply Voltage (V [±]) = 5 V to 15 V	TYPICAL VALUES	UNITS
Input Offset Voltage	Vio	T _A = 25°C, R _S \leq 50 k Ω	0.7	mV
Average Temperature Coefficient of Input Offset Voltage	V _{IO}	-55 to +125°C	3	μV/ºC
Input Offset Current	110	T _A = 25°C	1.5	nA
Average Temperature Coefficient of Input Offset Current	110	+25 to +125°C -55 to +25°C	0.01 0.02	nA/ºC
Input Bias Current	IIB	T _A = 25°C	30	nA
Supply Current	1±	T _A = +125°C, V [±] = 20 V	1.2	mA
заррту саттепс	,-	$T_A = 25^{\circ}C$, $V^{\pm} = 20 \text{ V}$,	1.8	l IIIA
Open-Loop Differential Voltage Gain	AOL	$V^{\pm} = 15 \text{ V}, V_{O} = \pm 10 \text{ V}$ $R_{L} \ge 2 \text{ k}\Omega, T_{A} = 25^{\circ}\text{C}$	160	V/mV
Input Resistance	Rį	T _A = 25°C	4	МΩ
Output Voltage Swing	VOPP	V [±] = 15 V, R _L = 10 kΩ	±14	V
	VOPP	V^{\pm} = 15 V, R _L = 2 k Ω	±13	,
Common-Mode Rejection Ratio	CMRR	R _S ≤ 50 kΩ	96	dB
Supply-Voltage Rejection Ratio	PSRR	R _S ≤ 50 kΩ	96	dB

Table I. Pre Burn-in Electrical and Post Burn-in Electrical Tests, and Delta Limits *

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $V^+ = +15~V$, $V^- = -15~V$

CHARACTERISTIC	CHARACTERISTIC SYMBOL			UNITS		
	011111000	/MBOL TEST CONDITIONS		MAX.	MAX.△	0
Input Offset Voltage	VIO		_	2	±0.5	mV
Input Offset Current	10		_	10	±2	nA
Input Bias Current	I _I -		-	75	±8	nA

Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.
 Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 4.

Table II Final Electrical Tests and Group A Sampling Inspection

		TEST CONDITIONS			LIM	ITS			
CHARACTERISTIC SYMB		Supply Voltage (V±) = 5 V to 15 V	N	UMININ	М	MA	UNITS		
		- 5 V to 15 V	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	v _{io}	$T_A = 25^{\circ}C$, $R_S \leq 50 \text{ k}\Omega$	-	-	_	3	2	3	mV
Average Temperature Coefficient of Input Offset Voltage	^{aV} IO		-	_	_	15	15	15	μV/°C
Input Offset Current	110		_	_	_	20	10	20	nA
Average Temperature Coefficient of Input Offset Current	^{al} 10		-	-	_	0.2	_	0.1	nA/°C
Input Bias Current	I _{IB}		-	-	_	100	75	100	nA
Supply Current	1±		_	_	-	4	3	2.5	mA
Open-Loop Differential Voltage Gain	A _{OL}	$V^{\pm} = 15 \text{ V}, V_{O} = \pm 10 \text{V}$ $R_{L} \ge 2 \text{ k}\Omega, T_{A} = 25^{\circ}\text{C}$	25	50	25	-	_	_	V/mV
Input Resistance	R _j	1		1.5	-	_	_	_	МΩ
Output Voltage Swing	V _{OPP}	$V^{\pm} = 15 \text{ V, R}_{L} = 10 \text{ k}\Omega$	±12	±12	±12	_	_	_	V
		$V^{\pm} = 15 \text{ V, R}_{L} = 2 \text{ k}\Omega$	±10	±10	±10	-	_	_	
Input Voltage Range	V _{ICR}	V [±] = 20 V	±15	±15	±15	-	_	-	٧
Common-Mode Rejection Ratio	CMRR	R _S ≤50 kΩ	80	80	80	_	_	-	dB
Supply-Voltage Rejection Ratio	PSRR	R _S ≤50 kΩ	80	80	80	-	_	_	dB

Table III. Group C Electrical Characteristics Sampling Tests

$T_A = +25^{\circ}C$ $V^+ = +15 \text{ V}$	V − = −15 V			· · · · · · · · · · · · · · · · · · ·	
CHARACTERISTIC	SYMBOL	SPECIAL TEST CONDITIONS	LIN MIN.	MAX.	UNITS
Input Offset Voltage	VIO	_	_	3	mV
Input Offset Current	110	-	_	15	nA.
Input Bias Current	11	-	_	85	nA
Large-Signal Voltage Gain	AOL	$V_O = \pm 10 \text{ V}$ $R_L = \ge 2k\Omega$	40	_	V/mV

TYPICAL CHARACTERISTICS




Fig. 2-Open-loop differential voltage gain vs. frequency.




Fig. 3-Output voltage swing vs. frequency.




Fig. 3-Output voltage swing vs. output current.





Fig. 4-Burn-in and operating life test circuit.



Linear Integrated Circuits Monolithic Silicon

High-Reliability Slash (/) Series CA108/ . . ., CA108A/ . . .



High-Reliability Precision Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Maximum input bias current 2 nA
- Maximum input offset current 0.2 nA
- Supply current of only 300 µA, even in saturation
- Maximum input offset voltage of 0.5 mV for "A" suffix types


The RCA-CA108 and CA108A Slash (/) Series types are uncompensated precision operational amplifiers using superbeta transistors and feature very low offset parameters, high input impedance, and defined drift rates with temperature change. They are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard type CA108 Series described in Data Bulletin File No. 621 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged type can be supplied to six screening levels -/1N, /1R, /1, /2, /3, and /4 — which correspond to MIL-STD-883 Classes A, B, and C. the chip version can be supplied to three screening levels - /M, /N, and /R. These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The "A" versions have all the desirable features and characteristics of their prototypes plus exceptionally low input offset voltage characteristics. The CA108, CA108A, are direct replacements for industry types 108 and 108A in packages with similar terminal arrangements. The CA108 and CA108A are supplied in standard 8-lead TO-5 packages, 8-lead TO-5 packages with dual-in-line formed leads ("DIL-CAN"), or in chip form (H suffix).

Applications:

- Instrumentation
 - Summing amplifier
- Comparator
- Multivibrators
- Band-pass filters
- Sample and hold



9205-22020 Fig. 1-Functional Diagram

ELECTRICAL CHARACTERISTICS, MAXIMUM VALUES AT T _A = 25°C	CA108T CA108S	CA108AT CA108AS		
Input Offset Voltage (V _{IO})	2 mV	0.5 mV		
Input Offset Current (I _{IO})	0.2 nA			
Input Bias Current (I _{IB})	2 nA			
Average Temperature Coefficient of Input Offset Voltage $(\Delta V_{10}/\Delta T)$	15 μV/°C	5 μV/°C		
Ambient Operating- Temperature Range	–55 to	+125°C		

Maximum Ratings, Absolute-Maximum Values at $T_{\Delta} = 25^{\circ}C$		
DC SUPPLY VOLTAGE (Between V ⁺ and V ⁻ Terminals):		
CA108, CA108A	40	v
DC INPUT VOLTAGE	±15.	V
(For supply voltages less than ±15 V, the absolute maximum		
input voltage is equal to the supply voltage)		
DIFFERENTIAL INPUT CURRENT	±10	mA
OUTPUT SHORT-CIRCUIT DURATION	Indefinite	
DEVICE DISSIPATION	500	mW
AMBIENT TEMPERATURE RANGE:		
Operating	-55° to +125	°C
Storage	-65° to +150	°C
LEAD TEMPERATURE (During Soldering):		
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 seconds max	+300	°C




Fig. 2-Schematic diagram for CA108 and CA108A.

ELECTRICAL CHARACTERISTICS For Design Guidance Only

		TEST CONDITIONS			
CHARACTERISTIC	SYMBOL	Supply Voltage (V) = ± 5 V to ± 15 V Ambient Temperature T _A = 25° C	CA108	CA108A	UNITS
			Тур.	Тур.	
Input Offset Voltage	V _{IO}		0.7	0.7	mV
Average Temperature Coefficient of Input Offset Voltage	△V _{IO}		3	1	μV/°C
Input Offset Current	110		0.05	0.05	nA
Average Temperature Coefficient of Input Offset Current	△I0 △T		0.5	0.5	pA/°C
Input Bias_Current	I _{IB}		0.8	0.8	nA
Supply Current	۱a	$T_A = +125^{\circ}C$ $T_A = 25^{\circ}C$	0.15 0.3	0.15 0.3	mA
Large-Signal Voltage Gain	A _V	$V = \pm 15 \text{ V},$ $V_0 = \pm 10 \text{ V}, \text{ R}_L \ge 10 \text{ k}\Omega$	300	300	V/mV
Input Resistance R			70	70	МΩ
Output Voltage	v _o	$V = \pm 15 \text{ V, R}_{L} = 10 \text{ k}\Omega$	±14	±14	V
Common-Mode Rejection Ratio	CMRR		100	110	dB
Supply-Voltage Rejection Ratio	V _{RR}		96	110	dB

TABLE I Pre Burn-In Electrical and Post Burn-In Electrical Tests and Delta Limits*

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $V^{+} = +15$ V, $V^{-} = -15$ V

CHARACTERISTIC SYMBO		TEST CONDITIONS		UNITS		
CHARACTERISTIC	STWBOL	1E31 CONDITIONS	MIN.	MAX.	MAX.∆	UNITS
Input Offset Voltage	v _{io}	CA108	_	2	±1	mV
		CA108A	_	0.5	±0.25	
Input Offset Current	110		_	0.2	±0.05	пA
Input Bias Current	l _i		-	2	±0.2	nA

^{*} Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests and delta limits. Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 8.

Table II Final Electrical Tests and Group A Sampling Inspection

		Test Conditions						LIM	ITS						
CHARACTERISTIC	SYMBOL	Supply Voltage (V)			CA1)8					CA108	BA			UNITS
		±15 Volts	М	INIMU	М	M.	MIXA	UM	М	INIMU	M	MA	XIM	UM	
			-55	+25	+125	-55	+25	+125	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	v _{io}		-	-	-	3	2	3	-	-	-	1	0.5	1	mV
Average Temperature	△Vıo														0
Coefficient of Input Offset Voltage	ΔT		-	-	-	15	15	15	_	-	-	5	5	5	μV/°C
Input Offset Current	110		-	_	-	0.4	0.2	0.4	-	-	-	0.4	0.2	0.4	nA
Average Temperature Coefficient of Input Offset Current	△I 10 △T		-	_	_	2.5	2.5	2.5	_	_	_	2.5	2.5	2.5	pA/°C
Input Bias Current	I _{IB}		-	-	-	3	2	3	_	-	-	3	2	3	nA
Supply Current	Iα		-	_	-	0.8	0.6	0.4	-	-	-	0.8	0.6	0.4	mA
Large-Signal Voltage Gain	A _V	$V = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V},$ $R_{L} \ge 10 \text{ k}\Omega$	25	50	25	_	-	-	48	80	40	-	_	-	V/mV
Input Resistance	R		_	30	-	-	-	-	-	30	-	_	-	_	МΩ
Output Voltage	v _o	V = ±15 V, R _L = 10 kΩ	±13	±13	±13	-	-	-	±13	±13	±13	-	-	-	٧
Input Voltage Range	V _I	V = ±15 V	±13.5	±13.5	±13.5	_	-		±13.5	±13.5	±13.5	-	-	-	٧
Common-Mode Rejection Ratio	CMRR		85	85	85	-	_		96	96	96	_	-	-	dB
Supply-Voltage Rejection Ratio	v _{rr}		80	80	80	_	-	_	96	96	96	-	-	_	dB

Table III Group C Electrical Characteristics Sampling Tests

CHARACTERISTIC	SYMBOL	SPEC TEST CON	CIAL IDITIONS	LI	MITS	UNITS
				MIN.	MAX.	
Input Offset Voltage	v _{i0}		CA108 CA108A	=	3	mV
Input Offset Current	¹ IO			_	0.4	nA
Output Voltage	v _o	R _L = 10 kΩ		-	±13	٧
Large-Signal Voltage Gain	A _{OL}	$V_O = 10 \text{ V}$ $R_L \ge 10 \text{ k}\Omega$	CA108 CA108A	40 70	= -	V/mV

TYPICAL CHARACTERISTICS FOR TYPES CA108 AND CA108A




Fig. 3-Input offset voltage vs. input resistance.




Fig. 4-Voltage gain vs. supply voltage.




Fig. 5—Output voltage vs. output current for CA108 and CA108A.




Fig. 6-Open-loop frequency response.




Fig. 7-Large-signal frequency response.




Fig. 8-Burn-in and operating life test circuit.



Linear Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CA111/ . .



High-Reliability Voltage Comparators

For Applications In Aerospace, Military and Critical Industrial Equipment

Features:


- Single- or dual-supply operation
- Power consumption 135 mW at ±15 V Positive and negative peak detectors
- Strobe capability
- Low input-offset current 4 nA (typ.)
- Differential input-voltage range ±30 V Solenoid, relay, and lamp drivers

Applications:

- Multivibrators
- Crystal oscillators
- Zero-crossing detectors

The RCA-CA111 "Slash" (/) Series type is a high-reliability linear-integrated-circuit voltage comparator intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA111 described in Data Bulletin File No. 797 but is specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M,/N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."



Functional Diagram

The CA111 Slash (/) Series types are supplied in 8-lead TO-5 style packages ("T" suffix), and in "DIL-CAN" packages, 8-lead TO-5 style packages with dual-in-line formed leads ("S" suffix). The CA111 is also supplied in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values at T = 25°C

DC SUPPLY VOLTAGE (Between V and V terminals) 36
DC INPUT VOLTAGE*± 15
DIFFERENTIAL INPUT VOLTAGE±30
OUTPUT TO NEGATIVE SUPPLY VOLTAGE (V7-4)50
GROUND TO NEGATIVE SUPPLY VOLTAGE (V1-4) 30
OUTPUT SHORT-CIRCUIT DURATION
DEVICE DISSIPATION:
Up to T _A = 25°C
Above T _A = 25°C derate linearly at 6.67 mW/°
AMBIENT TEMPERATURE RANGE:
Operating55 to +125 ^O
Storage
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)
from case for 10 seconds max

*This rating applies for ± 15 V supplies. The positive input-voltage limit is 30 V above the negative supply. The negative input-voltage limit is equal to the negative supply voltage or 30 V below the positive supply. The negative input-voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.

ELECTRICAL CHARACTERISTICS For Design Guidance Only

CHARACTERISTIC	SYMBOL	TEST CONDITIONS SUPPLY VOLTAGE (V [±]) = 15 V AMBIENT TEMPERATURE (T _A) = 25°C Unless Otherwise Specified	TYPICAL VALUES	UNITS
Input Offset Voltage*	V _{IO}	$R_S \leq 5 k\Omega$	0.7	mV
Saturation Voltage		V _I = -5 mV, I _O = 50 mA	0.75	V
Input Voltage Range	V _{IPP}	T _A = -55 to +125°C	±14	V
Input Offset Current*	10		4	nA
Input Bias Current*	1 _{IB}		60	nA
Positive Supply Current	1+		5.1	mA
Negative Supply Current	1		4.1	mA
Output Leakage Current		$V_I \ge 5 \text{ mV}, V_O = 35 \text{ V}$	0.2	nA
Strobe On Current			3	mA
Voltage Gain	Α		200	V/mV
Response Time		100 mV Input Step with 5 mV Overdrive Voltage	200	ns

Final Electrical Tests and Group A Sampling Inspection

CHARACTERISTIC	1	TEST CONDITIONS		AXIM		
	SYMBOL	SUPPLY VOLTAGE (V^{\pm}) = 15 V		LIMIT	s	UNITS
		Unless Otherwise Specified	-55	+25	+125	
Input Offset Voltage*	V _{IO}	$R_{S} \leq 5 k\Omega$	4	3	4	mV
0		$V_1 = -5 \text{ mV}, I_0 = 50 \text{ mA}$	-	1.5	- 1	·V
Saturation Voltage		$V^{+} \ge 4.5 \text{ V, V}^{-} = 0, V_{\parallel} \le -6 \text{ mV,}$ $I_{SINK} \le 8 \text{ mA}$	0.4	0.4	0.4	. V
Input Offset Current*	110		20	10	20	nA
Input Bias Current*	IIB		150	100	150	nA
Positive Supply Current	1+		T -	6	-	. mA
Negative Supply Current	1-		-	5	_	mA
Output Leakage Current		$V_{\parallel} \ge 5 \text{ mV}, V_{0} = 35 \text{ V}$	500	10	500	nA

^{*} The input offset characteristics given are the values required to drive the output to within 1 V of either supply with a 1-mA load. These characteristics define an error band which takes into account the worst-case effects of voltage gain and input impedance. The input offset voltage, input offset current, and input bias current specifications apply for any supply voltage from a 5 V single supply up to a ±15 V dual supply.

Table III. Pre Burn-in Electrical and Post Burn-in Electrical Tests, and Delta Limits* For All Types

ELECTRICAL CHARACTERISTICS AT $T_A = 25^{\circ}C$, $V^+ = +15$ V, $V^- = -15$ V


				LIMITS	3	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX.∆	UNITS
Input Offset Voltage	V _{IO}	$R_S \leq 5 k\Omega$	-	3	±1	mV
Input Offset Current	110		T -	10	±2	nA
Input Bias Current	11		T -	100	±10	nA


^{*} Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 9.

Table IV. Group C Electrical Characteristics Sampling Tests

$T_A = +25^{\circ}C, V^{\pm} = 15 V$					
CHARACTERISTIC	CHARACTERISTIC SYMBOL SPECIAL TEST CONDITIONS	SPECIAL	LIN	IITS	UNITS
L		TEST CONDITIONS	MIN.	MAX.	- Olivina
Input Offset Voltage	V _{IO}	$R_S \leq 5 k\Omega$	_	3	mV
Input Offset Current	lio		_	14	nA
Input Bias Current	l ₁		_	110	nA











Fig. 2-Input characteristics.










Fig. 5-Input offset current vs. ambient temperature.




Fig. 6-Transfer function.




Fig. 7-Output saturation voltage vs. output current.




Fig. 8-Offset error.





Fig. 9-Burn-in and operating life test circuit.



Linear Integrated Circuits Monolithic Silicon High-Reliability Slash (/) Series CA723T/ . . .



High-Reliability Voltage Regulators

For Regulated Output Voltages Adjustable from 2 V to 37 V at Currents up to 150 mA Without External Pass Transistors In Aerospace, Military, and Critical Industrial Equipment

Features:

- Up to 150 mA output current
- Positive and negative voltage regulation
- Regulation in excess of 10 A with suitable pass transistors
- Input and output short-circuit protection
- Load and line regulation: 0.03%
- Direct replacement for 723 industry types
- Adjustable output voltage: 2 to 37 V

The RCA-CA723 Slash (/) Series types are high-reliability silicon monolithic integrated circuits designed for service as voltage regulators at output voltages ranging from 2 to 37 volts at currents up to 150 milliamperes. These devices are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard type CA723 described in Data Bulletin File No. 788 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

Each type includes a temperature-compensated reference amplifier, an error amplifier, a power series pass transistor, and a current-limiting circuit. They also provide independently accessible inputs for adjustable current limiting and remote shutdown and, in addition, feature low standby current drain, low temperature drift, and high ripple rejection.

The CA723 may be used with positive and negative power supplies in a wide variety of series, shunt, switching, and floating regulator applications. They can provide regulation at load currents greater than 150 milliamperes and in excess of 10 amperes with the use of suitable n-p-n or p-n-p external pass transistors.

The packaged type can be supplied to six screening levels — /1N, /1R, /1, /2, /3, and /4 — which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels — /M, /N, /R.

These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA723 is supplied in the 10-Lead TO-5 style ceramic package (T suffix), and is a direct replacement for industry type 723 in packages with similar terminal arrangements. It is also available in chip form (H suffix).

Applications

- Series and shunt voltage regulator
- Floating regulator
- Switching voltage regulator
- High-current voltage regulator
- Temperature controller




Fig. 1-Functional diagram of the CA723,

MAXIMUM RATINGS, Absolute Maximum Values		DEVICE DISSIPATION:
DC SUPPLY VOLTAGE (Between V ⁺ and V ⁻ Terminals) 40	v	Up to T _A = 25°C CA723T 800 mW
PULSE VOLTAGE FOR 50-ms PULSE WIDTH		Above T _A = 25°C
(Between V ⁺ and V ⁻ Terminals) 50	V	CA723T Derate linearly 6.3 mW/°C
DIF FERENTIAL INPUT-OUTPUT VOLTAGE 40	V	
DIFFERENTIAL INPUT VOLTAGE:		AMBIENT TEMPERATURE RANGE:
Between Inverting and Non-Inverting Inputs ±5	V	Operating
Between Non-Inverting Input and V 8	V	Storage
CURRENT FROM VOLTAGE REFERENCE TERMINAL (VREF)	mA	LEAD TEMPERATURE (During Soldering): At a distance 1/16" ±1/32" (1.59 ±0.79 mm) from case for 10 seconds max




Fig. 2—Terminal arrangement of the CA723T in the TO-5 style package.




Fig. 3-Equivalent schematic diagram of the CA723.

ELECTRICAL CHARACTERISTICS For Design Guidance Only

		TEST CONDITIONS (See Note)	CA723	
CHARACTERISTIC	SYMBOL	$T_A = 25^{\circ}C$, $V_1 = V^+ = V_C = 12V$, $V^- = 0$, $V_O = 5V$, $I_L = 1$ mA, $C_I = 100$ pF, $Z_{DIVIDER} \le 10$ k Ω (into error amplifier as shown in Fig. 14) unless otherwise indicated	Тур.	UNITS
Quiescent Regulator Current	Ια	IL = 0, VI = 30 V	2.3	mA
Reference Voltage	VREF		7.15	٧
Line Regulation		V _I = 12 to 40 V	0.02	%Vo
Line negulation		V _I = 12 to 15 V	0.01	,,,,
Load Regulation		IL = 1 to 50 mA	0.03	%Vo
Output-Voltage Tem- perature Coefficient	Δνο	T _A = -55 to +125°C	0.002	%/°C
		f = 50 Hz to 10 kHz	74	
Ripple Rejection	1	f = 50 Hz to 10 kHz, CREF = 5 μF	86	dB
Short-Circuit Limiting Current	ILIM	$R_{SCP} = 10 \Omega V_O = 0$	65	mA
Equivalent Noise	V21010	BW = 100 to 10 kHz, CREF = 0	20	
Output Voltage	VNOISE	BW = 100 to 10 kHz, C _{REF} = 5 μF	2.5	μVRMS

Note: Line and load regulation specifications are given for condition of a constant chip temperature for high dissipation conditions, temperature drifts must be separately taken into account.

Table I. Pre Burn-In Electrical Post Burn-In Electrical Tests, and Delta Limits*

ELECTRICAL CHARACTERISTICS, at TA = 25°C

CHARACTERISTICS	ERISTICS SYMBOL TEST CONDITION			UNITS		
ONANAO IEMO 1103	STWIDGE	1231 CONDITIONS	MIN.	MAX.	MAX.Δ	UNITS
Reference Voltage	VREF		6.95	7.35	±0.05	٧
Quiescent Regulator Current	١a	IL = 0 VI=30V	-	3.5	±0.5	mA

Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits
Level 3 requires pre burn-in test only. The burn-in and operating life test circuit is shown in Fig. 13

Table II. Final Electrical Tests and Group A Sampling Inspection


CHARACTERISTIC	SYMBOL	TEST CONDITIONS (See Note) TA = 25°C, V _I = V ⁺ = V _C = 12V, V ⁻ = 0, V _O = 5V, I _L = 1 mA, C _I = 1 00 pF, ZD _I V _I DER ≤ 10 kΩ (into error amplifier as shown in Fig. 14) un-		NIMU	LIM M	_	XIMU	M	UNITS
		less otherwise indicated	-55	+25	+125	-55	+25	+125	l
Quiescent Regulator Current	Iα	I _L = 0, V _I = 30 V	_	_	_	-	3.5	_	mA
Input Voltage Range	VI		-	9.5	_	-	40	-	٧
Output Voltage Range	v _o		_	2.0	-	_	37	-	٧
Differential Input- Output Voltage	V _I –V _O		-	3.0	_	_	38	-	v
Reference Voltage	VREF		_	6.95		_	7.35	_	٧
Li. B. L.:		V _I = 12 to 40 V		_	-	_	0.2	_	
Line Regulation		V _I = 12 to 15 V	-	_	-	0.3	0.1	0.3	%VO
Load Regulation		IL = 1 to 50 mA	_	-	-	0.6	0.15	0.6	%Vo

Note: Line and load regulation specifications are given for condition of a constant chip temperature: for high dissipation conditions, temperature drifts must be separately taken into account.

Table III. Group C Electrical Characteristics Sampling Tests $(T_A=25^{\circ}C,\ V_{CC}=+6\ V,\ V_{EE}=-6\ V)$

OUADA OTERIOTIO	0./140.01	TEST COMPLETIONS	LIM		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNITS
Reference Voltage	VREF		6.95	7.35	٧
Line Regulation		V _I = 12 to 15 V	_	0.15	%VO
Load Regulation		Iլ = 1 to 50 mA	-	0.2	%Vo
Quiescent Regulator Current	IΩ	IL = 0 VI = 30 V	_	3.5	mA

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723



92CS-24I60

Fig. 4—Max. load current vs. differential input-output voltage.




Fig. 5-Load regulation without current limiting.




Fig. 6-Load regulation with current limiting.




Fig. 7-Load regulation with current limiting.




Fig. 8-Current limiting characteristics.




Fig. 9-Line transient response.

TYPICAL CHARACTERISTICS CURVES (Cont'd)




Fig. 10-Current limiting characteristics vs. junction temperature.




Fig. 11-Output impedance vs. frequency.




Fig. 12-Load transient response.




Fig. 13-Burn-in and operating life test circuit.





Fig. 14-Low-voltage regulator circuit (VO = 2 to 7 volts).



Linear Integrated Circuits Monolithic Silicon High-Reliability Slash(/) Series CA741/..., CA747/...,

CA741/..., CA747/..., CA748/..., CA1558/...



High-Reliability Operational Amplifiers

High-Gain Single and Dual Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Input bias current (all types): 500 nA max.
- Input offset current (all types): 200 nA max.

RCA-CA741, CA747, CA748, and CA1558 "Slash" (/) Series types are high-reliability linear integrated circuit High-Gain Single and Dual Operational Amplifiers intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard types described in Data Bulletin File No. 531 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

Applications:

- Comparator
- DC amplifier
- Integrator or differentiator
- Multivibrator
- Narrow-band or band-pass filter
- Summing amplifier

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA741, CA748, and CA1558 Slash (/) Series types are supplied in the 8-lead TO-5 style package ("T" suffix) and in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN ("S" suffix). The CA747 is supplied in the 10-lead TO-5 style package ("T" suffix). All the types are also available in chip form ("H" suffix).

RCA TYPE NO.	NO. OF AMPLI.	PHASE COMP.	PACKAGE TYPE	OFFSET VOLT. NULL	AOL (MIN.)	VIO (NAX.)	T _A OPERATING RANGE	COMPATIBLE WITH INDUSTRY TYPE(S)
CA1558T	dual	internal	8-lead TO-5	no	50,000	5 mV	-55 to 125°C	MC1558, S5558
CA741	single	internal	8-lead TO-5	yes	50,000	5 mV	-55 to 125°C	μΑ741
CA747	dual	internal	10-lead TO-5	no	50,000	5 mV	-55 to 125°C	μΑ747
CA748	single	external	8-lead TO-5	yes	50,000	5 mV	-55 to 125°C	μΑ748

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

DC SUPPLY VOLTAGE (between V ⁺ and V ⁻ terminals):
CA741T, CA747T, CA748T, CA1558T
Differential Input Voltage
DC Input Voltage*
Output Short-Circuit Duration
DEVICE DISSIPATION:
Up to 75°C (CA741T, CA748T) 500 mW Up to 30°C (CA747T) 800 mW Up to 30°C (CA1558T) 680 mW
Above Indicated Temperatures
Voltage between Offset Null and V ⁻ CA741T±0.5 V
TEMPERATURE RANGE:
Operating -55 to +125°C Storage -65 to +150 °C
LEAD TEMPERATURE (During Soldering)
At distance 1/16±1/31 inch (1.59±0.79 mm) from case for 10 seconds max

^{*}If Supply voltage is less than ± 15 volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.





Fig. 1 - Schematic diagram of operational amplifier with external phase compensation for CA748T.

[▲]Voltage values apply for each of the dual operational amplifiers.

ELECTRICAL CHARACTERISTICS at TA = 25°C


CHARACTERISTICS	SYMBOLS	SUPPLY VOLTS V+ = +15 V V- = -15 V		UNITS
			TYP.	
Input Offset Voltage	v _{iO}	R _S ≤ 10 kΩ	1	m∨
Input Offset Current	I _{IO}		20	nA
Input Bias Current	Iв		80	nA
Input Resistance	RI		2	MΩ
Open-Loop Differential Voltage Gain	AOL	$R_L \ge 2 k\Omega$ $V_O = \pm 10 V$	200,000	
Common-Mode Input Voltage Range	V _{ICR}		±13	V
Common-Mode Rejection Ratio	CMRR	R _S ≤ 10 kΩ	90	dB
Supply Voltage Rejection Ratio	VRR	$R_{S} \le 10 \text{ k}\Omega$	30	μV/V
Output Voltage	V _O (P-P)	$R_{L} \ge 10 \text{ k}\Omega$	±14	V
Swing	VO((-17)	R _L ≥ 2 kΩ	±13	
Supply Current			1.7	mA
Device Dissipation	PD		50	mW
Input Capacitance	Cı		1.4	pF
Offset Voltage Adjust- ment Range			±15	mV
Output Resistance	Ro		75	Ω
Output Short-Circuit Current			25	mA
Transient Response Risetime	t _r	Unity Gain V _I = 20 mV	0.3	μs
Overshoot		$R_L = 2 k\Omega$ $C_L \le 100 pF$	5.0	%
Slew Rate: Closed Loop	$R_{L} \ge 2 k\Omega$		0.5	V/μs
Open Loop [▲]			40	

^{*}Values apply for each of the dual operational amplifiers.




92CS-19430

 (a) — Functional diagram of CA1558T with internal phase compensation.




NOTE: PIN 4 IS CONNECTED TO CASE

92CS-19426 (b) — Functional diagram of CA741T with internal phase compensation.



9205-19427

(c) - Functional diagram of CA747T with internal phase compensation.



NOTE : PIN 4 IS CONNECTED TO CASE

(d) - Functional diagram of CA748T with external phase compensation

Fig. 2—Functional diagrams of operational amplifiers.




Fig. 3 — Schematic diagram of operational amplifiers with internal phase compensation for CA741T and for each amplifier of the CA748T and CA1558T.

Table I - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits* For All Types

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $V^+ = +15V$, $V^- = -15V$

				LIMITS		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX. Δ	UNITS
Input Offset Voltage	VIO		_	5	±1	mV
Input Offset Current	110		_	200	±24	nA
Input Bias Current	i ₁		-	500	±60	nA
Device Dissipation	PD			85	±18	mW

^{*}Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 5.

Table II - Final Electrical and Group A. Electrical Sampling Inspection for All Types

		TEST CONDITIONS		FOR IN	DICATED		NATURES		UNITS	
CHARACTERISTIC	SYMBOL	V+ = +15 V, V- = -15 V	MINIMUM -55 +25 +125			-55	+25	+125		
			-33	120						
STATIC										
Input Offset Voltage	v _{IO}	-	_	-	-	6	5	6	mV	
Input Offset Current	10	-	-	_	_	500	200	200	nA	
Input Bias Current	ij	_	_	_	_	1500	500	500	nA	
Supply Current		-	-	-	-	3.8	3.3	2.8	mA	
Device Dissipation	PD	-	-	-	-	100	85	75	mW	
DYNAMIC										
Open-Loop Differen- tial Voltage Gain	AOL	R _L = 2k, V _O = ±10 V	25000	50000	25000		-	-		
Common-Mode Rejection Ratio	CMRR	_	70	70	70	-	-	-	dB	
Maximum Output- Voltage Swing	V _O (P-P)	R∟ ≥ 10 kΩ R∟ ≥ 2 kΩ	±12 ±10	±12 ±10	±12 ±10	-	-	-	v	
Input Resistance	RI	-	-	0.3	-	-	-	-	МΩ	
Common-Mode Input- Voltage Range	V _{ICR} .	R _S ≤ 10 kΩ	±12	±12	±12	-	_	_	v	
Supply Voltage Rejection Ratio	V _{RR}	$R_{S} \leqslant 10 k\Omega$				150	150	150	μV/V	

Table III - Group C. Electrical Characteristics Sampling Tests

$T_A = +25^{\circ}C$ $V^+ = +15 \text{ V}, V^- = -15 \text{ V}$							
CHARACTERISTIC	SYMBOL	SPECIAL TEST CONDITIONS	LIA	AITS	UNITS		
			MIN.	MAX.			
Input Offset Voltage	V ₁₀	-	-	8	mV		
Input Offset Current	110	_	-	240	μΑ		
Input Bias Current	l ₁	-	-	800	μA		
Open-Loop Differential Voltage Gain	A _{OL}	$R_L = 2 k$, $V_0 = \pm 10 V$	33000	-			
Supply Current			-	3	mA		




Fig.4 — Open-loop voltage gain vs. frequency for all types.




Fig.5 - Burn-in and operating life test circuit for CA741, CA747, CA748, CA1558.



Linear Integrated Circuits

Monolithic Silicon

High-Reliability Slash(/) Series CA3000/. . .



High-Reliability DC Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment

Features:

	Input Impedance	195 K Ω typ.
	Voltage Gain	37 dB typ.
=	Common-Mode Rejection Ratio	98 dB typ.
	Input Offset Voltage	1.4 mV typ.

- Push-Pull Input and Output
- Frequency Capability

DC to 30 MHz (with external C and R)

Wide AGC Range 90 dB typ.

RCA-CA3000 "Slash" (/) Series type is a high-reliability linear integrated circuit DC Amplifier intended for applications in aerospace, militarry, and industrial equipment. It is electrically and mechanically identical with the standard type CA3000 described in Data Bulletin File No. 121 but is specially processed and tested to meet the electrical,

mechanical and environmental test methods and procedures

established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3000 Slash (/) Series type is supplied in the 10-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Applications

- Schmitt Trigger
- RC-Coupled Feedback Amplifier
- Mixer
- Comparator
- Modulator
- Crystal Oscillator
- Sense Amplifier
- See Companion Application Note ICAN-5030

"Applications of RCA-CA3000 IC DC Amplifier."




Fig. 1 - Schematic diagram

Maximum Ratings, Absolute-Maximum Values

OPERATING TEMPERATURE RANGE55°C to +125°C STORAGE-TEMPERATURE RANGE65°C to +150°C
LEAD TEMPERATURE (During Soldering):
At distance 1/16" ±1/32" (1.59 mm ±0.79 mm)
from case for 10 s max
MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE $\ \ .\ \ .\ \ \pm 2\ V$
MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE $\pm 2\ V$
MAXIMUM DEVICE DISSIPATION 300 mW

Absolute Maximum Voltage and Current Limits at $T_A = 25^{\circ}$ C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 9 is 0 to -12 volts.

Term- in al No.	1	2	3	4	5	6	7	8	9	10					
1		*	+16▲ 0	*	*	+4 -4	Internal Connection Do not use	*	0 -12	+1 -12					
2			+16 -5	*	*	*			*	0 -16	*				
3				+5 -5	+5 -10	0 -16							*	0 -16	*
4					*	*			*	0 -16	*				
5						*			tion	* .	0 -16	*			
6								+1 -12	0 -12	*					
7				ernal C not us	Connect e	ion									
8									0 -16	*					
9										+16 0					
10															
Case	Connected to Terminal #3 - Do Not Ground														

Maximum Current

I _{IN} mA	I _{OUT}
1	0.1
-	-
	-
-	-
1	0.1
-	-
-	-
-	-
-	-
-	-
	mA 1

^{*}Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

[▲] This rating applies to the more positive of Terminals #1 or #6.

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $V^+ = +6 \text{ V}$, $V^- = -6 \text{V}$, unless otherwise specified

CHARACTERISTICS	SYMBOLS SYMBOLS Terminals No.4 & No.5 No. Connected Unless Specific			1 -	/PE 3000
			Тур.	Units	
STATIC CHARACTERISTICS					
Input Offset Voltage	A10			1.4	mV
Input Offset Current	I 10			1.2	μA
Input Bias Current	ΙΙ			23	μΑ
		TERM	INALS		
		4	5		
Quiescent Operating	V8	NC	NC	2.6	٧
Voltage	or	NC	V-	4.2	٧
	۸I0	٧٠	NC	-1.5	٧
		٧-	V-	0.6	٧
Device Dissipation	PŢ	NC	NC	30	m₩
DYNAMIC CHARACTERISTICS					
Differential Voltage Gain	ADIFF	Single-Ended Ou	tput f = kHz	32	dB
Single-Ended Input	יווערי	Double-Ended Ou	tput f = I kHz	37	dB
Bandwidth at -3 dB Point	BW		,	650	∖kHz
Maximum Output Voltage Swing	Vour(P-P)	f = 1	kHz	6.4	V(P-P)
Common-Mode Rejection Ratio	CMRR	f = 1	kHz	98	dB
Single-Ended Input Impedance	ZIN	f = 1	kHz	195K	Ω
Single-Ended Output Impedance	Z _{OUT}	f = 1	kHz	8K	Ω
Total Harmonic Distortion	THD	f = 1	kHz	0.2	%
AGC Range (Maximum Voltage Gain to Complete Cutoff)	AGC	f = 1	kHz	90	dB

Table I - Group A Electrical Sampling Inspection

Characteristics		Tost C	onditions	Li	mits fo	r Indica	ited Te	emp.(° (D)	
	Sym- bol	V+ =	= +6 V, = -6 V	٨	1inimum	1		Maximu	m	Units
		V		-55	+25	+125	-55	+25	+125	
STATIC										
Input Offset Voltage	v ₁₀		-	_	-	-	6.5	5	6.5	m∨
Input Offset Current	lio		-	-	-	-	20	10	20	μА
Input Bias Current	ΙĮ		_	_	-	-	70	36	25	μА
Quiescent Operating	₈ V	Terminal 4	Terminal 5							
Voltage	v ₁₀	NC	NC	1.5	1.5 -	1.5	3.2	3.2	3.2	v
		Terminal 4	Terminal 5							
		NC	NC	30	25	20	60	60	50	mW
Device Dissipation	P _T	NC	-V	25	20	15	55	55	50	mW
		-V	NC	55	50	45	105	105	90	mW
		-v	-v	35	35	25	70	70	65	mW
DYNAMIC AII	tests	at 1 kHz,	except BW							
Differential Voltage Gain	A _{Diff}		Single- Ended Output	-	28	-	_	_	-	dB
Maximum Output Voltage	V _{OUT}	f=1 kHz		1	5	ı	_	_	ı	V _{p-p}
Bandwidth at -3 dB Point	BW	V _I = 10 m ³	V, R _S = 1 kΩ	_	600	_	_	-	_	kHz
Common-Mode Rejection Ratio	CMR	f=1 kHz		-	70	-	_	-	-	dB
Single-Ended Input Impedance	ZìN			_	70 k	-	_	-	-	Ω
Single-Ended Output Impedance	Z _{OUT}			-	5.5 k	-	_	10 . 5 k	_	Ω
Total Haimonic Distortion	THD			_	_	-	_	5	-	%
AGC Range (Maximum Voltage Gain to Complete Cutoff)	AGC	f= 1 kHz		_	80	_	_	_	_	dB

Table II - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits*

Electrical Characteristics, at	T _A = 25° C, V ⁺ = +6	V, V~ = -6 V				-
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS		UNITS
	01111002	7207 00/00/17/0/10	MIN.	MAX.	MAX. ∆	
Input Offset Current	i,	_	-	36	±4	μΑ
Quiescent Operating Voltage	V ₈ or V ₁₀	Terminal 4: NC Terminal 5: NC	1.5	3.2	±0.3	v
Device Dissipation	РТ	Terminal 4: NC Terminal 5: NC	25	60	±6	mW

^{*}Levels 1 and 2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level 3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 7.

Table III - Final Electrical Tests

		TEST CONDITIONS				NDICATE				_
CH	ARACTERISTIC	SYMBOL	V ⁺ = +6 V,		NUMININ			MAXIMU		UNITS
			V = -6 V	-55	+25	+125	-55	+25	+125	+125
	Input Offset Voltage	٧ı٥	_	-	-	-	6.5	5	6.5	mV
<u>:</u>	Input Offset Current	lio	_	-	-	_	20	10	20	μА
Static	Input Bias Current	1,	-	_	-	-	70	36	25	μА
	Quiescent Operat- ing Voltage	V ₈ or V ₁₀	Terminals 4 and 5 No connection	1.5	1.5	1.5	3.2	3.2	3.2	v
	Device Dissipation	РТ	Terminals 4 and 5 No Connection	30	25	20	60	60	50	mW
Dynamic	Differential Volt- age Gain Single Ended Output	A _{Diff}	f = 1 kHz	-	28	-	_	-	_	dB

Table IV – Group C Electrical Characteristics Sampling Tests $(T_A = 25^{\circ}C)$

Characteristic	Sbal	TEST CONDITIONS	Lin	Units	
Characteristic	Symbol	V ⁺ = +6 V, V = -6 V	Min.	Max.	Units
Input Offset Voltage	V ₁₀		-	5	mV
Input Offset Current	10		_	10	μА
Input Bias Current	1,		_	36	μA
Quiescent Operating Voltage	V ₈ or V ₁₀		1.5	3.2	٧
Device Dissipation	PT		25	60	mW
Differential Voltage Gain Single-Ended Input	A _{DIFF}	Single Ended Output f = 1 kHz	28	-	dB

STATIC CHARACTERISTICS




Fig.2- Differential voltage gain vs temperature




Fig.3 - Bandwidth at -3 dB point vs temperature




Fig.4 - Common-mode rejection ratio vs temperature




Fig.5-Single-ended input impedance vs temperature




Fig.6- Single-ended output impedance vs temperature





Fig.7— Burn-in and operating life test circuit



Linear Integrated Circuits

Monolithic Silicon

High-Reliability Slash(/) Series CA3001/...



High - Reliability **Video Amplifier**

For Applications In Aerospace, Military and Critical Industrial Equipment

■ Push-Pull Input & Output

■ AGC Range	60 dB typ.
■ Bandwidth	29 MHz
■ Input Resistance	150 k Ω typ.
Output Resistance	45 Ω typ.
■ Voltage Gain	19 dB typ.
■ Input Offset Voltage	1.5 mV typ:

RCA-CA3001 "Slash" (/) Series type is a high-reliability linear integrated circuit Video Amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3001 described in Data Bulletin File No. 122 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3001 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Applications

- DC, IF, & Video Amplifier
- Schmitt Trigger
- Mixer
- Modulator
- See Companion Application Note ICAN-5038

"Applications of the RCA-CA3001 IC Video Amplifier"




Fig. 1 - Schematic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values

OPERATING TEMPERATURE RANGE STORAGE TEMPERATURE RANGE	-55°C to +125°C -65°C to +150°C
LEAD TEMPERATURE (During Soldering):	
At distance 1/16" ±1/32" (1.59 mm ±0.79 mm)	
from case for 10 s max	265°C
MAXIMUM SINGLE-ENDED INPUT-	
SIGNAL VOLTAGE	±2.5 V
MAXIMUM COMMON-MODE INPUT-	
SIGNAL VOLTAGE	±2.5 V
MAXIMUM DEVICE DISSIPATION	300 mW

ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS at $T_A = 25^{\circ}C$

Indicated voltage or current limits for each terminal can be applied under the specified conditions for other terminals. All Voltages are with respect to ground (common terminal of Positive and Negative DC Supplies).

TERMINAL	VOLTA CURREN		CONDI	TIONS		
	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
1	-2.5	+2.5	2, 6 3, 10 9	0 -6 +6		
2	-8.5	0	1, 6 3, 10 9	0 -8.5 +6		
3	-10	0	1, 2, 6 9 10	0 +6 -6		
4	-8.5	0	1, 2, 6 9 10	0 +6 -6		
5	-6	0	1, 2, 6 3, 10 9	0 -6 +6		
6	-2.5	+2.5	1, 2 3, 10 9	0 -6 +6		
7	INTERNAL CONNECTION DO NOT USE					

	VOLTA CURRENT		CONDIT	IONS		
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
			1, 2, 6, 10	0		
			3	-6		
8	25 1	πA	9	+6		
			200-Ω R	ESISTOR		
ĺ			CONNECTE	DBETWEEN		
			TERMINALS	No.8 & No.10		
			1, 2, 6, 10	0		
9	0	+10	3	-6		
			1, 2, 6	0		
10	-10	0	3	-6		
			9	+6		
			1, 2, 6, 10	. 0		
			3	-6		
11	25 г	nΔ	9	+6		
	20.		200-Ω RE	SISTOR		
			CONNECTE	D BETWEEN		
	TERMINALS No. 10& No.					
		NTERNAL	CONNECTION	i .		
12		DO N	OT USE			
0.405	INTERNALL	Y CONNEC	TED TO TER	MINAL No.3		
CASE	(SUB	STRATE)	DO NOT GRO	UND		

ELECTRICAL CHARACTERISTICS, AT T_A = 25°C, V_{CC} = +6V, V_{EE} = -6V

		SPECIAL TEST CONDITIONS			LIN	NITS				
CHARACTERISTICS	SYMBOLS	Termina No	Terminals No.4 and No.5 Not Connected Unless Specified			Not Connected C.		erminals No.4 and No.5 Not Connected TYPE CA300		—
		Oiii			Тур.	Units				
STATIC CHARACTERISTICS:										
Input Offset Voltage	٧١٥				1.5	mV				
Input Offset Current	110				1	μ A				
Input Bias Current	l _l				16	μ A				
Output Offset Voltage	V ₀₀				54	mV				
		Т	ERMINA	\LS						
		MODE	4	5						
Quiescent Operating	V ₈	Α	NC	NC	4.4	ν.				
Voltage	v ₁₁	В	NC	VEE	4.8	٧				
		С	VEE	NC	2.7	٧				
		D	VEE	VEE	4	٧				
		Α	NC	NC	78	mW				
Device Dissipation	D-	В	NC	VEE	71	mW				
	PT	С	VEE	NC	110	mW				
		D	VEE	VEE	86	mW				
DYNAMIC CHARACTERISTICS:										
Differential Voltage Gain (Single-ended input and output)	ADIFF	1	= 1.75 f = 20 MF		19 14	dB dB				
Bandwidth at -3 dB Point	BW				29	MHz				
Maximum Output Voltage Swing	V _{OUT} (P-P)	f	= 1.75	MHz	5	Vp-p				
Noise Figure	NE	f = 1.75	MHZ, F	$R_S = 1 \text{ K}\Omega$	5	dB				
Noise Figure	NF	f = 11.7	MHz, F	Rs = 1 KΩ	7.7	dB				
Common-Mode Rejection Ratio	CMR	f = 1 KHz		88	dB					
Input Impedance Components:										
Parallel Input Resistance	R _{IN}	f = 1.75 MHz		140	ĸΩ					
Parallel Input Capacitance	CIN	f = 1.75 MHz		3.4	pF					
Output Resistance	ROUT	f	= 1.75 N	ИНZ	45	Ω				
AGC Range (Maximum voltage gain to complete cutoff)	AGC	f	= 1.75 N	ИНZ	60	dB				

Table I. Group A Electrical Sampling Inspection

Characteristics		Test Conditions			Limits for Indi					ated 7	
	Symbol	VCC = +6V, VEE = -6V		N	/lin i mu	m	М	aximu	m	Units	
		EE	-55	+25	+125	-55	+25	+125			
Static											
Input Unbalance Current	l _{IU}	-	-	-	-	-	23	10	5	μA	
Input Bias Current	l,	-	-	1	1	1	66	36	22	μ A	
Output Offset Voltage	V _{oo}		-	1	1	1	420	300	260	mV	
Quiescent		Terminal 4	Terminal 5								
Operating Voltage	V ₈ or 11	NC	NC	3.8	3.8	3.8	4.8	4.8	4.8	٧	
		Terminal 4	Terminal 5								
		NC	NC	60	60	50	125	115	110	mW	
Device Dissipation	P _T	NC	-V _{EE}	55	55	45	120	105	105	mW	
		-V _{EE}	NC	80	80	70	175	160	155	mW	
		-V _{EE}	1 1		60	50	135	125	125	mW	
Dynamic											
Differential Voltage		f = 1.7	5 MHz	-	16	_	-	-	_	dB	
Gain (single-ended input and output)	ADiff	f = 2	0 MHz	-	10	1	-	-	-	dB	
Bandwidth at -3 dB Point	BW			-	16	-	1	-	-	MHz	
Maximum Output Voltage Swing	V _{OUT}	f = 1.	75 MHz	1	4	-	1	-	_	V _{р-р}	
Noise Figure	NF	f = 1.75 MH	Iz, R _s = 1kΩ	-	-	-	-	8	-	dB	
Common-Mode Rejection Ratio	CMR	f =	1 kHz	_	70	-	-	-	-	dB	
Common Mode Input Voltage Range	V _{CMR}	f =	f = 1 kHz		35 to +2.5	-	-	-	-	v	
Parallel Input R	R _{IN}	f = 1.75 MHz		-	50	-	-	-	-	kΩ	
Parallel Input C	CIN	f = 1.75 MHz		-	_	-	_	7	_	pF	
Output Resistance	R _{OUT}	f = 1.75 MHz		-	-	1	1	70	-	Ω	
AGC Range (max. voltage gain to complete cutoff)	AGC	f = 1.	75 MHz	-	55	-	-	_	-	dB	

Table II. Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits*

Characteristic	Symbol	nbol Test Conditions		Units		
Characteristic	Symbol	rest Conditions	Min.	Max.	Max.∆	Units
nput Offset Current	10	-	-	10	±2	μΑ
Input-Bias Current	1,	-	<u> </u>	36	±4	μΑ
Output Offset Voltage	V _{oo}	-	-	300	±100	mV.
Quiescent Operating Voltage	V ₈ or V ₁₁	Terminal 4: NC Terminal 5: NC	3.8	4.8	±0.5	٧
Device Dissipation	P _T	Terminal 4: NC Terminal 5: NC	60	115	±12	mW

^{*}Level /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 5.


Table III. Final Electrical Tests


			Test Conditions Limits for Indicated Temp. (°C)					np. (⁰ C)			
	Characteristic		Symbol $V^+ = +6 V$,	bol V+ = +6 V,		Minimum	1		Maximum		Units
			V-=-6V	-55	+25	+125	-55	+25	+125		
Г	Input Offset Current	110	-	-	-	_	-	10	-	μΑ	
	Input Bias Current	11		-	-	-	66	36	22	μΑ	
Static	Output Offset Voltage	V ₀₀	-	-	-	-	420	300	260	mV	
SI	Quiescent Operating Voltage	V ₈ or V ₁₁	Terminal 4: NC Terminal 5: NC	3.8	3.8	3.8	4.8	4.8	4.8	v	
.91	Device Dissipation	PT	Terminal 4: NC Terminal 5: NC	_	60	-	-	115	-	m W	
Dynamic	Differential Voltage Gain (single-ended input & output)	A _{Diff}	f= 1.75 MHz	-	16	-	-	_	-	dB	

Table IV. Group C Electrical Characteristics Sampling Tests ($T_A = 25^{\circ}C$, $V_C = +6V$, $V_{EE} = -6V$)

		Test Conditions	Lim	Units	
Characteristic	Characteristic Symbol		Min.	Max.	Units
Input Bias Current	t _l	-	-	36	μΑ
Output Offset Voltage	V ₀₀	-	-	300	mV
Quiescent Operating Voltage	V8 or V11	Terminal 4 5 NC NC	3.8	4.8	٧
Device Dissipation	PT	Terminal 4 5 NC NC	60	115	mW
Voltage Gain	ADiff	f = 1.75 MHz	16	_	dB

TYPICAL DYNAMIC CHARACTERISTICS








Fig. 3 — Differential voltage gain vs. frequency.




Fig. 4 - Noise figure vs. source resistance and frequency.





Fig. 5 - Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CA3002/. . .



High-Reliability IF Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment

Features:

- Input Resistance − 100 kΩ typ.
- Output Resistance 70 Ω typ.
- Voltage Gain 24 dB typ. @ 1.75 MHz
- Push-Pull Input, Single-Ended Output
- -3 dB Bandwidth 11 MHz typ.
- AGC Range 80 dB typ.
- Useful Frequency Range DC to 15 MHz

RCA-CA3002 Slash (/) Series type is a high-reliability integrated-circuit IF Amplifier intended for applications in aerospace, military, and critical industrial equipment. It is electrically and mechanically identical with the standard type CA3002 described in Data Bulletin File No. 123 but is specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3002 Slash (/) Series type is supplied in the 10-lead TO-5 style package ("T" suffix), or in chip form ("H" suffix).

- Product Detector
- AM Detector
- IF & Video Amplifier
- Schmitt Trigger
- See Companion Application Note ICAN-5038
 "Application of RCA-3002 IC IF Amplifier"




Fig. 1 Schematic Diagram

MAXIMUM RATINGS, Absolute-Maximum Values:

OPERATING TEMPERATURE RANGE55°C to +125°C	LEAD TEMPERATURE (During Soldering):
STORAGE-TEMPERATURE RANGE65°C to +150°C	At distance 1/16" ± 1/32"
MAXIMUM INPUT-SIGNAL VOLTAGE ±3.5 V	(1.59 mm ± 0.79 mm)
MAXIMUM DEVICE DISSIPATION	from case for 10 s max

ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, at $T_A = 25^{\circ}\text{C}$

Indicated voltage or current limits for each terminal can be applied under the specified operating conditions for other terminals.

All voltages are with respect to ground (- V_{CC} , + V_{EE}) or common terminal of Positive and Negative DC supplies).

TERMINAL	VOLTAGE O		CONI	OITIONS		
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
1	-8 V	0 V-	2, 7 5, 10 9	-8 0 +6		
2	-10 V	0 V	1, 5, 10 9	0 +6		
3	-8.5 V	0 V	1, 5, 10 7 9	0 -6 +6		
4	-8 V	0 V	1, 5, 10 2, 7 9	0 -8 +6		
5	-3.5 V	+3.5 V	1, 10 2, 7 9	0 -6 +6		
CASE	INTERNALLY CONNECTED TO TERMINAL No.2 (SUBSTRATE) DO NOT GROUND					

	VOLTAGE OR CURRENT CONDITIONS							
TERMINAL	LIM	112	CONDI	110110				
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE				
6	INTERNAL CONNECTION DO NOT USE							
			1, 5, 10	0				
7	-12 V	-12 V 0 V		-6 +6				
			1, 5, 7, 10	0				
8	20	mA	2	-6				
			9	+6				
			200 Ω Res	istor Between				
			Termi	nals 7 & 8				
			1, 5, 10	0				
9	0 V	+10 V	2, 3, 7	-6				
				0				
10	-3.5 V	+3.5 V	2, 7	-6				
1			9	+6				

Table 1 - Pre-Burn-In and Post Burn-In Electrical Tests and Delta Limits*

		TEST CONDITIONS				
CHARACTERISTIC	SYMBOL	SYMBOL AT TA = 25°C, V+ = +6 V,		LIMITS		UNITS
UIAMAO (EMO) (31111001	v.=-ev	MIN.	MAX.	MAX.∆	OMITO
Input Bias Current	t _i	V ⁺ = +6 V, Terminal No. 2 = -6 V, Terminal No. 1 to ground	-	31	±10	μА
Total Drain Current	١ _T	12 = 19 = 1T	5.0	15.8	±1.5	mA

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 7.

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $V^+ = +6 \text{ V}$, $V^- = -6 \text{ V}$

					LIN	IITS
CHARACTERISTICS	SYMBOLS	TERN NO	MINALS OT CO	T CONDITIONS S No.3 & No.4 NNECTED ERWISE NOTED	CAS	3002
		UNLLS	3 0 1 111	INVISE NOTED	Тур.	Units
STATIC CHARACTERISTICS:						
Input Unbalance Voltage	V _{IU}				2.2	mV
Input Unbalance Current	IIO				2.2	μ A
Input Bias Current	ΙΙ				20	μ A
		MODE		TERMINAL		
Quiescent Operating			2	4		
Voltage		Α	VEE	NC	2.8	٧
•		В	VEE	VEE	3.9	٧
Device Dissipation	PT				55	mW
DYNAMIC CHARACTERISTICS:						
Differential Voltage Gain (Single-Ended Input and Output)	ADIFF		f = 1.	75 MHz	24	dB
Bandwidth at -3 dB Point	BW			•	11	MHz
Maximum Output Voltage Swing	VouT(P-P)			•	5.5	V _{P-P}
Noise Figure	NF	f = 1	.75 MH	$Iz R_S = 1 k\Omega$	4	dB
Input Impedance Components: Parallel Input Resistance	RIN		f = 1.	75 MHz	100k	Ω
Parallel Input Capacitance	CIN	f = 1.75 MHz			4	pF
Output Resistance	ROUT	f = 1.75 MHz .			70	Ω
3rd Harmonic Inter- modulation Distortion	IMD			-	-40	dB
AGC Range (Maximum Voltage Gain to Complete Cutoff	AGC		f = 1.	75 MHz	80	dB

Table II - Final Electrical Tests

		TEST CONDITIONS	LIMIT	S FOR IN	DICATED				
CHARACTERISTIC	SYMBOL			MUMININ	<u> </u>		NAXIMU		UNITS
		V ⁺ = +6 V, V ⁻ = -6 V	-55	+25	+125	55	+25	+125	_
Input Unbalance Current	ı _{ıu}	10 - 15 = 11U	-	-	-	35	10	10	μА
Input Bias Current	1,		_	-	-	85	35	30	μΑ
Total Drain Current	l _T	1 ₂ + 1 ₉ = 1 _T	-	-	-	167	15.8	15.0	mA

Table III - Group A Electrical Sampling Inspection

		TEST CONDITIONS	LIMIT	S FOR IN	DICATED		RATURES		UNITS
CHARACTERISTIC	SYMBOL V ⁺ = +6 V, V ⁻ = -6 V		MINIMUM			MAXIMUM			
			-55	+25	+125	-55	+25	+125	
Static									
Input Unbalance Current	l _{IU}	1 ₁₀ - 1 ₅ = 1 _{1U}	-	_	-	35	10	10	μА
Input Bias Current	ц		-	-	-	85	35	30	μА
Total Drain Current	'т	1 ₂ + 1 ₉ = 1 _T	-	_	-	16.7	15.8	15.0	mA
Max Output Voltage	+Уом		-	4.6		-	5.4	-	V
Min. Output Voltage	^{+V} ом	Terminal No. 1 Ground	-	-	-	_	0.05	_	v
Dynamic									
Noise Figure	NF	f = 1.75 MHz, R _S = 1 kΩ	-	-	_	_	8	-	dB
Voltage Gain	Α	f = 1.75 MHz, single-ended input and output	-	19	_	-	_	-	dB
AGC Range (Maximum Voltage gain to complete cutoff)	AGC	f = 1.75 MHz	-	60	_	_	_	_	dB

Table IV – Group C Electrical Characteristics Sampling Tests ($T_A = 25^{\circ}C$)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS		
	STMBUL	V ⁺ = +6 V, V ⁻ = -6 V	MIN.	MAX.	UNITS	
Input Unbalance Current	ı _{ıu}	1 ₁₀ - 1 ₅ = 1 _{1U}	_	10	μΑ	
Input Bias Current	1 ₁		_	35	μА	
Total Drain Current	l _T	¹ 2 ^{+ 1} 9 ^{= 1} T	5.0	15.8	mA	
Voltage Gain	A	f = 1.75 MHz, single- ended input and output	19	_	dB	

DYNAMIC CHARACTERISTICS





Fig.2 - Differential voltage gain vs temperature.






Fig.3 - Differential voltage gain vs frequency.




Fig. 6 - AGC range vs frequency.




Fig.4 - Bandwidth at -3 dB point vs temperature.




Fig. 7 - Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CA3004/...



High-Reliability RF Amplifier

For Aerospace, Military and Critical Industrial Equipment

Features:

- Operation from DC to 100 MHz
- RF, IF, and Video frequency capability
- Balanced differential amplifier configuration with controlled constant-current source

Applications:

- Detector
- Push-Pull Input and Output
- Wide and Narrow-Band Amplifier
- □ AGC
- Mixer
- □ Limiter
- Modulator
- Companion Application Note ICAN-5022
 "Applications of RCS-CA3004, CA3005, and CA3006 IC RF Amplifiers"

RCA-CA3004 "Slash" (/) Series type is a high-reliability linear integrated circuit RF Amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3004 described in Data Bulletin File No. 124 but is specially processed and tested to meet the electrically mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3004 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).




Fig. 1 - Schematic Diagram

ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at TA = 25°C

Voltage limits shown for each terminal can be applied under the indicated circuit conditions for other terminals. All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

TEDMINAL	VOLTAGE	LIMITS	CONDI	TIONS
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE
1		NO CON	NECTION	
			6 12	0
2	-9.5	0	3 9	-9.5 +6
			10 11	#6 #6
			2	0
			6 9	0 +6
3	12	0	10 11	+6 +6
			12	0
			2 6 9	0
4	-12	0	9 10	+6 +6
			11 12	+6 0
			2,6,12	0
5	-6	0	3 9	-6 +6
			10 11	+6 +6
			2 3 9	0 -6
6	-3.5	+3.5		+6
	3.3	.3.3	10 11	+6 +6
			12	0

	VOLTAGE	LIMITS	CONDI	TIONS				
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE				
7		NO CON	NECTION					
8		NO CON	NECTION					
9	0	+12	2 3 6 10 11	0 -6 0 +6 +6				
10	0	+12	2 3 6 9 11	0 -6 .0 +6 +6				
11	0	+12	2 3 6 10 11 12	0 -6 0 +6 +6				
12	-3.5	+3.5	2 3 6 9 10 11	0 -6 0 +6 +6 +6				
CASE								

MAXIMUM RATINGS, Absolute-Maximum Values-

MAXIMUM SINGLE-ENDED INPUT-

SIGNAL VOLTAGE ±3.5 V MAXIMUM COMMON-MODE INPUT-

SIGNAL VOLTAGE -2.5 V, +3.5 V MAXIMUM DEVICE DISSIPATION 300 mW

OPERATING-TEMPERATURE RANGE -55°C to +125°C STORAGE-TEMPERATURE RANGE -65°C to +150°C

LEAD TEMPERATURE (During Soldering):

At distance 1/16" ±1/32"

(1.59 mm ±0.79 mm)

265°C

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $V^+ = +6V$, $V^- = -6 \ V$ unless otherwise specified

				LIM	IITS
CHARACTERISTICS	SYMBOLS	TEST CON Terminals No.4	DITIONS and No.5 Open	TY CA3	
		Unless Other	Тур.	Units	
STATIC CHARACTERISTIC	CS				
Input Offset Voltage	٧ _{IO}			1.7	,mV
Input Offset Current	IIO			0.125	μ A
Input Bias Current	IĮ			21	μΑ
		TEŖM	INALS		
		4	5		
Quiescent	I ₉	NC	NC	1	mA
Operating Current	or I ₁₁	V ⁻	NC	2.7	mA
·	-11	NC	V ⁻	0.45	mA
		V ⁻	V-	1.25	mA
Quiescent Operating Current Ratio	.I ₉ /I ₁₁			1.1	_
Device Dissipation	PT			26	mW
DYNAMIC CHARACTERIST	TICS				
Power Gain	Gp	f = 100 MHz		12	dB
Noise Figure	NF	f = 100 MHz		6.3	dB
Common Mode Rejection Ratio	CMRR	f = 1 kHz	98	dB	
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	f = 1.75 MH z		-	dB

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS TA = 25°C, V+ = +6 V, V- = -6 V	LIMITS MIN. MAX. MAX. Δ		UNITS	
Input Offset Voltage	v _{io}	1	_	5	±2	mV
Input Bias Current	t ₁		-	40	±4	μА
Device Dissipation	P _D		-	45	±5	mW

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 4.

Table II - Final Electrical Tests

		TEST CONDITIONS	LIMIT	LIMITS FOR INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	SYMBOL		N	INIMUM			MIXAN	VI	UNITS		
		V+ = +6V, V- = -6 V	-55	+25	+125	-55	+25	+125			
STATIC											
Device Dissipation	P _D	·	-	16	-	_	45	-	· mW		
Input Offset Current	110		-	-	-	9	5	7	μА		
Input Bias Current	1,		_	-	_	60	40	40	μΑ		
DYNAMIC											
Power Gain	Gp	Diff. Amp., f = 100 MHz	_	10	_	-	-		dB		
Noise Figure	NF	Diff. Amp., f = 100 MHz	_	_	_	-	9	-	dB		


Table III - Group A Electrical Sampling Inspection


	1	TEST CONDITIONS	LIMITS FOR INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	SYMBOL	$T_A = 25^{\circ}C, V^{+} + 6V,$	N	MINIMUM			MAXIMUM			
		V~ = -6 V	-55	+25	+125	-55	+25	+125		
STATIC										
Input Offset Voltage	V _{IO}		-	-	_	5	,5	5	mV	
Input Offset Current	l _{IO}		T -	-	-	9	5	7	μΑ	
Input Bies Current	4		_	-	-	60	40	40	μА	
Device Dissipation	PD	Terminals 4 & 5 NC	16	16	14	50	45	45	mW	
DYNAMIC .										
Power Gain	G _P	f = 100 MHz	-	10		_	-	-	dB	
Noise Figure	NF	f = 100 MHz	-	-	-	-	9	-	dB	
AGC Range (Max. Voltage gain to Complete Cutoff)	AGC			-60					dB	

Table IV – Group C Electrical Characteristics Sampling Tests ($T_A = 25^{\circ}C$)

01140 4077010710		TEST CONDITIONS	LII		
CHARACTERISTIC	SYMBOL	V+ = +6 V, V- = -6 V	MIN.	MAX.	UNITS
Device Dissipation	P _D		-	45	mW
Power Gain	Gp	f = 100 MHz	10	_	dB
Input Bias Current	11		-	40	μΑ
Input Offset Voltage	V _{IO}		-	5	mV
Input Offset Current	110		-	5	μΑ

TYPICAL DYNAMIC CHARACTERISTICS FOR TYPE CA3004








Fig. 4 - Burn-In and Operating Life Test Circuit

TA =+125°C

92CS-1538IR2



Linear Integrated Circuits

Monolithic Silicon

High-Reliability Slash(/) Series CA3006/...



High-Reliability RF Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment

Features:

- Input offset voltage (VIO) = 1 mV (max.)
- AGC range = 60 dB (min.) at 1.75 MHz
- Cascode power gain = 20 dB (typ.) at 100 MHz
- Operation from dc to 100 MHz
- Sharp limiting characteristics


Balanced input and output Uncommitted bases and collectors C43006 Applications: Wide and narrow band amplifiers Detectors Burn-in and operating life test circuit. Mixers Limiters Modulators

Cascode Amplifiers

RCA-CA3006 "Slash" (/) Series types are high-reliability linear integrated circuits intended for a wide variety of applications in aerospace, military, and critical industrial equipment operating at frequencies up to 100 MHz. They are electrically and mechanically identical with the standard type CA3006 described in Data Bulletin File No.125 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3006 Slash (/) Series types are supplied in the 12-lead TO-5 style package ("T" suffix), and in chip form ("H" suffix).



NOTE: Connect Terminal No.9 to most positive dc supply voltage used for circuit.

Fig. 1 - Schematic diagram of CA3006.

MAXIMUM RATINGS, Absolute-Maximum Values at T . = 25°C :

ut A 20 0						
DEVICE DISSIPATION.					. 300	m\
SINGLE-ENDED INPUT-						-
VOLTAGE		٠	٠	٠	. ±3.5	,
COMMON-MODE INPUT	-SIGNAL					
VOLTAGE		•			-2.5 to +3.5	,

AMBIENT TEMPERATURE RANGE: -55 to +125 ٥с οс Storage -65 to +150 LEAD TEMPERATURE (During Soldering): At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for οс 10 s max. +300

9-74

Maximum Voltage Ratings at T_A = 25°C


This chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 9 with respect to terminal 5 is 0 to +18 volts.


Maximum Current Ratings

9	10	11	12	1	2	3	4	5	6	7	8	TERM- INAL No.
	*	*	+18 0	*	*	+18 0	+18 0	+18 0	+18 0	*	+18 0	9
		*	*	*	+12 0	*	*	*	*	+12 1	+18 0	10
			*	+12 -1	+12 0	*	*	*	*	*	+18 0	11
				*	*	+18 18	+18 -18	*	*	*	+18 -5	12
					+1 4	*	*	*	+10 4	+4 -4	*	1
						+12 -1	*	*	+10 0	+4 -1	*	2
							*	*	+1 4	*	+10 -5	3
								*	*	*	+10 -5	4
									*	*	*	5
										+4 -10	*	6
											*	7.
											REF. SUB- STRATE	8

Cur	rent Ratii	ngs
TERM- INAL	IN	lout
No.	mA	mA
9		-
10	+20	+0.1
11	+20	+0.1
12	-	-
1	+2	+0.1
2	+20	+20
3	-	-
4	-	1
5	_	-
6	-	-
7	+2	+0.1
8	+0.1	+20

Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.








Fig.3 - Power gain vs. frequency, differential amplifier configuration.

Table I – Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits*
ELECTRICAL CHARACTERISTICS. at To = 25°C. V = 6 V. V = 6 V.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	Max.∆	UNITS	
Input-Bias Current	Iв	_	-	40	±4	μА	
Quiescent Operating Current	1 ₁₀ or 1 ₁₁	Terminal 4: NC Terminal 5: NC	0.6	1.6	± 0.2	mA	
Device Dissipation	PD	Terminal 4: NC	16	45	± 5.4	mW	

Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits. Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown on page 298.

ELECTRICAL CHARACTERISTICS, Typical Values Intended Only For Design Guidance

CHARACTERISTIC	SYMBOL	Termina	PECIAL TES ils No.3,4,5, ted Except W		LIMITS TYPE CA3006 Typ.	UNITS
STATIC						
Input Offset Voltage	٧ıo				0.8	mV
Input Offset Current	110				1.4	μΑ
Input Bias Current	Iв				19	μА
	110		4	11NALS 		
Quiescent Operating Current	or		NC_	NC NC	1 2 2	mA
Current	l ₁₁		V-	NC V-	0.45	mA ·
			<u>v</u>	V-	1.25	mA mA
Quiescent Operating Current Ratio	110			:	1.05	
Device Dissipation	P _D				26	mW
DYNAMIC						
		f =	Cascode C	Configuration	20	dB
Power Gain	G _p ·	100 MHz	Differenti Configura		16	dB
		f =	Cascode	Configuration	7.8	dB
Noise Figure	NF	100 Differential Ampl. MHz Configuration		7.8	dB	
Common-Mode Rejection Ratio	CMRR	f = 1 kl	Нz		101	dB
AGC Range (Max. Voltage Gain to Complete Cutoff)	AGC	f = 1.75	5 MHz		-	dB

Table II - Final Electrical Tests

		TEST C	ST CONDITIONS		LIMITS FOR INDICATED TEMPERATURE (°C)						
CHARACTERISTIC	SYMBOL	V ⁺ = 6	V, V = 6 V		Vlinimur	n		/laximu	n	UNITS	
				-55	+25	+125	-55	+25	+125		
STATIC											
Input Offset Current	110			_	-	_		2	_	μА	
Input Bias Current	I _{IB}			-	-	-	60	40	30	μА	
Quiescent Operating Current	l ₁₀	Terminal 4 NC	Terminal 5 NC	0.6	0.6	0.5	1.7	1.6	1.4	mA	
Device Dissipation	PD	Terminal 4 NC	Terminal 5 NC	_	16	. –	_	45	-	mW .	
DYNAMIC											
Power Gain	GP	f = 100 MHz	Diff. Amplifier	-	14	-	-	-	-	dB	
Noise Figure	NF	f = 100 MHz	Configuration	_	-	-	_	9	-	dB	

Table III - Group A Electrical Sampling Inspection

					Limits	for Indic	ated Te	np. (^O C)		
CHARACTERISTIC	SYMBOL	1	NDITIONS /.V==6V		Minimu	n		Maximur	n	UNITS
		1	,, v = 0 v	-55	+25	+125	-55	+25	+125	
STATIC										
Input Offset Voltage	v _{i0}	İ	_	-	-	-	2	1	1.5	mV
Input Offset Current	10		_		-	_	4	2	1	μА
Input Bias Current	Iв	_		T -	-	-	60	40	30	μА
		Terminal 4	Terminal 5							
	110	NC	NC	0.6	0.6	0.5	1.7	1.6	14	mA
Quiescent Operating Current	'10 ¹ 11	NC	V-	1.6	1.6	1.4	4.5	4.4	4	mA
		V-	NC	0.25	0.25	0.25	0.8	0.75	0.85	mA
		· v-	v-	0.7	0.8	0.75	2.3	2.4	2.2	mA
		Terminal 4	Terminal 5	1						
		NC.	NC	16	16	14	50	45	45	mW
Device Dissipation	PD	NC	V-	45	45	40	125	120	110	mW
		V-	NC	10	10	9	30	30	30	mW
		V-	V-	20	25	20	70	70	70	mW
DYNAMIC										
_			Cascode Configuration	-	16	-	_	-	-	dB
Power Gain	G _p	f = 100 MHz	Differential Amplifier Configuration	_	14	-	-	_	_	dB
Naise Einus	NF	f = 100 MHz	Cascode Configuration	-	-	_	_	9	-	dB
Noise Figure	INF	1 - TOO WHZ	Differential Amplifier Configuration	-	-	-	_	9	-	dB
AGC Range (Max, Voltage Gain to Complete Cutoff)	AGC	f = 1.7!	5 MHz	-	-60	-	-		-	dB

Table IV – Group C Electrical Characteristics Sampling Tests (T_A = 25°C, V^+ = 6 V, V^- = 6 V)

011404077010710	0.44501	TEST COMPLETIONS				
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	Max.△	UNITS
Input Bias Current	I _{IB}	_	_	40	± 4	μА
Quiescent Operating Current	1 ₁₀ or 1 ₁₁	Terminal 4 5	0.6	1.6	± 0.2	mA
Device Dissipation	PD	Terminal 4 5 NC NC	16	45	± 5.4	mW
Power Gain (Differential)	Gp	f = 100 MHz	14	-	± 2	dB



Monolithic Silicon

High-Reliability Slash(/) Series CA3015A/...




High-Reliability Operational Amplifier

For Applications In Aerospace, Military and Critical Industrial Equipment Features:

■ Open-loop voltage gain	70 dB	typ.
■ Common-mode rejection ratio	103 dB	typ.
■ Input impedance	10 k Ω	typ.
■ Input offset voltage	1 mV	typ.
■ Input offset current	0.5 μΑ	typ.
■ Input bias current	4.7 μΑ	typ.
Static power drain at ± 12 V	175 mW	typ.

MAXIMUM RATINGS, Absolute-Maximum Values:

	ature Range
At distance 1/16 (1.59 mm ± 0.7	
Maximum Input-S	ignal Voltage
MAXIMUM DEVI	ICE DISSIPATION:
At Ambient	Up to 70°C 700 mW
Temperatures	Above 70°C Derate at 6.7 mW/°C
At Case	
Temperatures	Up to 125°C 830 mW



Burn-in and operating life test circuit.

Applications:

- Narrow-band and bandpass amplifier
- Operational functions
- Feedback amplifier
- DC and video amplifier
- Multivibrator

- Oscillator
- Comparator
- Servo driver
- Scaling adder
- Balanced
- modulator-driver

RCA-CA3015A "Slash" (/) Series type is a high-reliability linear integrated circuit operational amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3015A described in Data Bulletin File No. 310 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3015A Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Maximum Voltage Ratings at TA = 25°C

The following chart gives the range of voltages wnich can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 12 with respect to terminal 10 is 0 to -15 volts.

Maximum

TERM- INAL No.	12	1	2	3	4*	5	6	7	8	9	10	11
12		*	+ 15 -1	*	*	*	+5 -5	*	*	*	0 -15	+1 -15
1			*	*	+20 -5	*	*	*	*	*	*	*
2				+5 -5	+18 -5 Note 2	*	*	*	*	*	*	*
3					+18 -5 Note 2	*	+1 -15	*	*	*	*	*
4▲						0 -30 Note 3	*	*	-30	0 -30	0 -32	*
5							*	*	*	*	-30	*
6								+1 -15	*	*	0 -20	*
7									+20 -5	*	0 -20	*
8										+1 -5	0 -30	*
9											0 -32	*
10												+20
11												

Curre	Current Ratings									
TERM- INAL No.	IN mA	IOUT mA								
12	1	1								
1	1	-								
2	l	0.1								
3	1	0.1								
4*	1	1								
5	-	-								
6	1	1								
7	3	3								
8	3	3								
9	30	30								
10	-	-								
11	3	3								

[▲] CA3015A Case is internally connected to the substrate (Terminal Lead #4), DO NOT GROUND.

Note 1: For normal circuit operation, external voltages should not be applied to terminals 5,6,8, and 12.

Note 2: This rating applies only to the more positive terminal of terminals 2 or 3.

Note 3: Carefully observe maximum dissipation ratings.

^{*} Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.




Fig. 1 - Schematic diagram.




Fig. 2 - Open loop voltage gain vs. frequency





Fig. 3 - Common-mode rejection ratio vs. frequency

ELECTRICAL CHARACTERISTICS AT TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS V ⁺ = +12 V, V = -12 V TERMINAL NO. 5 NOT CONNECTED UNLESS OTHERWISE SPECIFIED	CA3015A	UNITS
STATIC CHARACTERIS	TICS:			
Input Offset Voltage	VIO		1	mV
Input Offset Current	IIO		0.5	μΑ
Input Bias Current	1		4.7	μА
Input Offset Voltage Sensitivity: Positive Negative	ΔVΙΟ/ΔVCC ΔΝΙΟ/ΔVΕΕ		0.096 0.156	mV/V
Device Dissipation	РТ	Terminal 8 shorted to Terminal 12	175 500	mV
DYNAMIC CHARACTER	ISTICS:			
Open-Loop Differential Voltage Gain	AOL		70	dB
Open-Loop Bandwidth at -3 dB Point	BWOL		320	kHz
Slew Rate	SR	R _S = 1 kΩ	7	V/μs
Common-Mode Rejection Ratio	CMRR		103	dB
Maximum Output-Voltage Swing	V _O (P-P)		14	V _{P-P}
Input Impedance	ZIN		10	kΩ
Output Impedance	ZOUT		85	Ω
Common-Mode Input-Voltage Range	VCMR		+0.65 -8	٧
Noise Figure	NF	R _S = 1 kΩ	11	dB






Fig. 4 — Maximum peak-to-peak output voltage vs. load resistance.

Table I
Pre Burn-In and Post Burn-In Electrical Tests, and Delta Limits*

ELECTRICAL CHARACTERISTICS, at TA = V+ = +12V, V = -12V										
CHARACTERISTIC	CVUDO									
	SYMBOL	TEST CONDITIONS	Min.	Max.	Max.Δ	UNITS				
Input Offset Voltage	v ₁₀		-	2	±1	mV				
Input Offset Current	110		-	1.6	±1	μA				
Input Bias Current	- 4		-	6	±1	μA				
Device Dissipation	ь		110	240	± 25	mW				
	P _T	5 shorted to 9	320	600	± 50	HIVY				

^{*}Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown on page 302.

Table II Final Electrical Tests

		TEST COMPLETIONS	LIM	l					
CHARACTERISTICS	SYMBOL	TEST CONDITIONS V+=+12V. V-=-12 V	Minimum			Maximum			UNITS
		V' = +12V, V' = -12 V		+25	+125	-55	+25	+125	
STATIC									
Input Offset Voltage	V ₁₀	-	-	-	_	3 .	2	3	mV
Input Offset Current	10	-	-	-	-	3	1.6	2	μ A
Input Bias Current	11	-	-	-	-	14	6	8	μA
Device Dissipation			115	110	95	280	240	235	mW
DOVICE DISSIPATION	PT	5 shorted to 9	330	320	-	700	600	-	mW
DYNAMIC									
Open-Loop Differential Voltage Gain	A _{OL}	f = 1 kHz	-	66	-	-	-	-	dB

Table III
Group C Electrical Sampling Tests

T _A = +25°C V ⁺ = +12 V V ⁻ = -12V										
CHARACTERISTIC	SYMBOL	SPECIAL TEST CONDITIONS	LIA	AITS	UNITS					
			MIN.	MAX.						
Input Offset Voltage	V ₁₀		-	2	mV					
Input Offset Current	110	-	-	1.6	μA					
Input Bias Current	l ₁	_	-	6	μA					
Input Offset Voltage Sensitivity: Positive	△v _{IO} /△v _{CC}	_	_	0.5	mV/V					
Negative	ΔV ₁₀ /ΔV _{EE}	-	-	0.5	mV/V					
		-	110	240	mW					
Device Dissipation	P _T	Terminal 5 shorted to 9	320	600	mW					
Open-Loop Differential Voltage Gain	A _{OL}	f = 1 kHz	66	-	dB					
Common-Mode Rejection Ratio	CMR	f = 1 kHz	80	-	dB					

Table IV **Group A Electrical Sampling Inspection**

		Test Conditions		Limits Temp	for I					
Characteristics	Symbol	V ⁺ = +12 V,	Minimum			Maximum			Units	
		V- = -12 V	-55	+25	+125	-55	+ 25	+125		
STATIC										
Input Offset Voltage	V ₁₀	-	-	-	-	3	2	3	mV	
Input Offset Current	110		-	-	_	3	1.6	2	μA	
Input Bias Current	lı	-	-	-	_	14	6	8	μA	
Input Offset Voltage Sensitivity Positive		-	1	1	-	-	0.5	_	mV/V	
Negative	∆v ₁₀ ∆v-	-	-	-	_	-	0.5	-	mV/V	
Device Dissipation	PT	_	115	110	95	280	240	235	mW	
		5 shorted to 9	330	320		700	600		mW	
DYNAMIC All test	ts are at	kHz except B	NOΓ						,	
Open-Loop Differential Voltage Gain	A _{OL}	-	-	66	-	-	-	-	dB	
Open-Loop Bandwidth at -3 dB Point	BW _{OL}	-	-	200	-	-	-	-	kHz	
Common-Mode Rejection Ratio	CMR	_	-	80	_	-	-	-	dB	
Maximum Output- Voltage Swing	V ₀ (P-P)	-	-	12	-	-	-	-	V _{P-P}	
Input Impedance	Z _{IN}	-	-	7.5	-	Ī-	-	-	kΩ	
Output Impedance	z _{out}		-	-	-	-	120	-	Ω	
Common-Mode Input- Voltage Range	V _{CMR}	-	-	+0.35 to -8	-	-	-	-	٧	
Noise Figure	NF	R _S = 1 K	-	_	_	-	16		dB	



Monolithic Silicon

High-Reliability Slash(/) Series CA3018A/ . . .



High-Reliability General-Purpose Transistor Array

For Applications in Aerospace, Military and Critical Industrial Equipment

- Matched monolithic general-purpose transistors
- H_{FE} matched ± 10%
- V_{RF} matched ± 2 mV
- Operation from DC to 120 MHz
- Wide operating current range
- CA3018A performance characteristics controlled from 10 μ A to 10 mA
- Low noise figure — 3.2 dB typical at 1 kHz

RCA-CA3018A "Slash" (/) Series types are high-reliability linear integrated circuits intended for a wide variety of applications in aerospace, military, and critical industrial equipment. It consists of four general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the four transistors are connected in the Darlington configuration, and the substrate is connected to a separate terminal for maximum flexibility. The CA3018A is electrically and mechanically identical with the standard type CA3018A described in Data Bulletin File No. 338 but is specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic device in MIL-STD-883.

The packaged types can be supplied to six screening levels—/IN,/IR,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3018A Slash (/) Series types are supplied in the 12-lead TO-5 style package ("T" suffix), and in chip form ("H" suffix).

Applications:

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers




Fig. 1 - Schematic diagram for CA3018A.

MAXIMUM RATINGS, Absolute Maximum Value.	s at T _A = 25°C
DEVICE DISSIPATION:	
Any one transistor	300 mW
Total package	450 mW
TA >85°C derate linea	rly at 5 mW/°C
AMBIENT TEMPERATURE RANGE:	_
Operating	-55 to + 125°C
Storage	-65 to + 150°C

the following ratings apply for each transistor in the device	:	
Collector-to-Emitter Voltage, V _{CEO}	15	V
Collector-to-Base Voltage, VCBO	30	V
Collector-to-Substrate Voltage, VCIO*	40	V
Emitter-to-Base Voltage, VEBO	5	V
Collector Current, IC	50	mA
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79 \text{ mm})$		
from case for 10 s max +	300	°c

^{*} The collector of each transistor of the CA3018A/ is isolated from the substrate by an integral diode. The substrate (terminal 10) must be connected to the most negative point in the external circuit to main-

tain isolation between transistors and to provide for normal transistor action.


ELECTRICAL CHARACTERISTICS (For Each Transistor) Intended For Design Guidance


CHARACTERISTICS AT T _A = 25 ⁰ C	SYMBOL	SPECIAL TE	EST CONDITIONS	CA3018A LIMITS Typ.	UNITS
STATIC CHARACTERISTICS	!			<u> </u>	
Collector-Cutoff Current	СВО	V _{CB} = 10 V, I	E = 0	0.002	nA
Collector-Cutoff Current	¹ CEO	V _{CE} = 10 V, I	B = 0	See Curve	μΑ
Collector-to-Emitter Breakdown Voltage	V _(BR) CEO	I _C = 1 mA, I _B	= 0	24	V
Collector-to-Base Breakdown Voltage	V _(BR) CBO	1 _C = 10 μA, I _E	= 0	60	٧
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10 μA, I _C	; = 0	7	٧
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	I _C = 10 μA, I _C	21 = 0	60	V
Collector-to-Emitter Saturation Voltage	V _{CES}	1 _B = 1 mA, 1 _C	= 10 mA	0.23	V
Static Forward Current Transfer Ratio	h _{FE}	V _{CE} = 3 V,	$\begin{cases} I_C = 10 \text{ mA} \\ I_C = 1 \text{ mA} \\ I_C = 10 \mu \text{A} \end{cases}$	100 100 54	- -
Magnitude of Static-Beta Ratio (Isolated Transistors Ω_1 and Ω_2)			1 = I _{C2} = 1 mA	0.97	-
Static Forward Current Transfer Ratio Darlington Pair (O_3 and O_4)	hFED	V _{CE} = 3 V	$\begin{cases} I_C = 1 \text{ mA} \\ I_C = 100 \mu \text{A} \end{cases}$	5400 2800	-
Base-to-Emitter Voltage	V _{BE}	V _{CE} = 3 V	l _E = 1 mA l _E = 10 mA	0.715 0.800	٧
Input Offset Voltage	V _{BE1}	V _{CE} = 3 V,	I _E = 1 mA	0.48	mV
Temperature Coefficient: Base-to-Emitter Voltage Q ₁ , Q ₂	ΔV _{BE}	V _{CE} = 3 V,	. I _E = 1 mA	-1.9	mV/°C
Base (Ω_3)-to Emitter (Ω_4) Voltage Darlington Pair	V _{BED} (V ₉₋₁)	V _{CE} = 3 V	I _E = 10 mA I _E = 1 mA	1.46 1.32	>
Temperature Coefficient: Base-to-Emitter Voltage Darlington Pair-Q ₃ , Q ₄	ΔV _{BED}	V _{CE} = 3 V,		4.4	mV/°C
Temperature Coefficient: Magnitude of Input-Offset Voltage	V _{BE1} -V _{BE2} ΔΤ	$V_{CC} = +6 \text{ V, V}$ $I_{C_1} = I_{C_2} = 1 \text{ r}$	r = 6 V mA	10	mV/°C

TYPICAL CHARACTERISTICS, (Cont'd)

DYNAMIC CHARACTERISTICS	SYMBOL	SPECIAL TEST CONDITIONS	CA3018A TYP.	UNITS
Low Frequency Noise Figure	NF	f = 1 kHz, V_{CE} = 3 V, I_{C} = 100 μA Source resistance = 1 KΩ	3.25	dB
Low-Frequency, Small-Signal	1			
Equivalent-Circuit Characteristics:				
Forward Current-Transfer Ratio	h _{fe}	^	110	_
Short-Circuit Input Impedance	h _{ie}	1	3.5	ΚΩ
Open-Circuit Output Impedance	h _{oe}	f = 1 kHz, V _{CE} = 3 V, I _C = 1 mA	15.6	μmho
Open-Circuit Reverse Voltage- Transfer Ratio	h _{re}	1 ↓	1.8 × 10 ⁻⁴	_
Admittance Characteristics:				
Forward Transfer Admittance	Y _{fe}	A	31-j1.5	mmho
Input Admittance	Yie	f = 1 MHz, V _{CF} = 3 V, I _C = 1 mA	0.3 + j0.04	mmho
Output Admittance	Yoe	1 - 1 MH2, VCE - 3 V, 1C - 1 MA	0.001 + j0.03	mmho
Reverse Transfer Admittance	Y _{re}	7	See Curve	mmho
Gain-Bandwidth Product	fT	V _{CE} = 3 V, I _C = 3 mA	500	MHz
Emitter-to-Base Capacitance	CEB	V _{EB} = 3 V, I _E = 0	0.6	pF
Collector-to-Base Capacitance	CCI	V _{CB} = 3 V, I _C = 0	0.58	ρF
Collector-to-Substrate Capacitance	CCI	V _{CI} = 3 V, I _C = 0	2.8	pF

STATIC CHARACTERISTICS








Fig. 3 — Typical collector-to-emitter cutoff current vs. ambient temperature for each transistor.

TABLE I -PRE BURN-IN ELECTRICAL AND POST BURN-IN ELECTRICAL TESTS, AND DELTA LIMITS* ELECTRICAL CHARACTERISTICS, at T $_\Delta$ = 25°C

	SYMBOL TEST CONDITIONS				UNITS	
CHARACTERISTIC			Min. Max.		Max.∆	
Emitter-to-Base Breakdown Volts, Q ₁ , Q ₂	V _{(BR)EBO}	ι _E = 10 μΑ, ι _C = 0	5	_	±0.5	v
Collector Cutoff Current, Q_1 , Q_2	CEO	V _{CE} = 10 V, I _B = 0	-	0.5	±0.15	μА
Collector Cutoff Current, Q ₃ , Q ₄	ICEO(D)	V _{CE} = 10 V, I _B = 0	- 1	5	±1	μА
Input Current Q ₁ , Q ₂	^I IN	I _C = 1 mA, V _{CE} = 3 V	- 1	16.7	±2	μА
Input Current Darlington Pair, Q ₃ , Q ₄	IN(D)	I _C = 1 mA, V _{CE} = 3 V	-	0.5	±0.1	μА
Base-to-Emitter Voltage, Q ₁ , Q ₂	V _{BE}	I _E = 1 mA, V _{CE} = 3 V	0.6	0.8	±0.1	٧
Base-to-Emitter Voltage, Darlington Pair, Q ₃ , Q ₄	V _{BE(D)} (V ₉₋₁)	1 _E = 1 mA, V _{CE} = 3 V	1.1	1.5	±0.1	V

^{*} Levels/1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level/3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 12.

TABLE II - FINAL ELECTRICAL TESTS

		TEST	LIMITS	FOR IN	DICAT	ED TEMP	ERATUE	RE (°C)	
CHARACTERISTIC	SYMBOL	CONDITIONS	Minimum		Maximum			UNITS	
		STATIC	55	+25	+125	-55	+25	+125	
Collector Cutoff Current, Ω_1 , Ω_2 , Ω_3 , Ω_4	СВО	V _{CB} = 10 V, I _E = 0	1	1	-	_	40	-	nA
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	^I C = 10 μA, I _E = 0	1	30	-	-	-	-	٧
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10 μA, I _C = 0	-	5	-	_	_	-	٧
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	I _C = 10 μA, I _{Cl} = 0	1	40	_	-	_	-	v
Collector-to-Emitter Breakdown Voltage	V(BR)CEO	I _C = 1 mA, I _B = 0	-	15	-	_	-	-	٧
Collector Cutoff Current	I _{CEO}	V _{CE} = 10 V, I _B = 0	-	-	-	_	0.5	100	μА
Collector Cutoff Current Q ₃ , Q ₄	CEO(D)	V _{CE} = 10 V, I _B = 0	-	-	-	-	5	2000	μΑ
Static Forward Current Transfer Ratio, Q ₁ , Q ₂	h _{FE}	$V_{CE} = 3 \text{ V.} \begin{cases} I_{C} = 1 \text{ mA} \\ I_{C} = 10 \text{ mA} \\ I_{C} = 10 \mu \text{A} \end{cases}$	29 - -	60 50 30	70 - -	- -	- -	- - -	- - -
Static Forward Current Transfer Ratio, Q ₃ , Q ₄	h _{FE(D)}	$V_{CE} = 3 \text{ V,} \begin{cases} I_{C} = 1 \text{ mA} \\ I_{C} = 100 \mu\text{A} \end{cases}$	1000	2000 1000	2300	-	-	-	-
Base-to-Emitter Voltage,	v _{BE}	$V_{CE} = 3 \text{ V}, \begin{cases} I_{E} = 1 \text{ mA} \\ I_{E} = 10 \text{ mA} \end{cases}$	0.7 -	0.6 -	0.4	1 -	0.8 0.9	0.7	v v
Input Offset Voltage	V _{BE1}	V _{CE} = 3 V, I _E = 1 mA	_	-	-	-	2	-	mV
Base-to-Emitter Voltage, Q ₃ , Q _{4.}	V _{BE(D)}	$V_{CE} = 3 \text{ V}, \begin{cases} I_{E} = 1 \text{ mA} \\ I_{E} = 10 \text{ mA} \end{cases}$	_	1.1	-	-	1.5 1.6	-	v v
Collector-to-Emitter Saturation Voltage Q ₁ , Q ₂	V _{CES}	I _B =1 mA, I _C =10 mA	_	-	_	_	0.5	_	v

TABLE III-GROUP A ELECTRICAL SAMPLING INSPECTION

					FOR INDIC			_	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		MINIMU			MIXAN		UNITS
			-55	+25	+125	-55	+25	+125	
STATIC									
Collector Cutoff Current, $\mathbf{Q}_1, \mathbf{Q}_2, \mathbf{Q}_3, \mathbf{Q}_4$	^I СВО	V _{CB} = 10 V, I _E = 0	_	_	-	-	40	-	nA
Collector-to-Base Breakdown Voltage, Q ₁ , Q ₂ , Q ₃ , Q ₄	V _{(BR)CBO}	I _C = 10 μA, I _E = 0	-	30	-	_	-	-	٧
Emitter-to-Base Breakdown Voltage, Q_1 , Q_2 , Q_3 , Q_4	V _{(BR)EBO}	I _E = 10 μA, I _C = 0	_	5	-	-	-	-	v
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_C = 10 \mu\text{A}, I_{C1} = 0$		40	-	-	-	. –	٧
Collector-to-Emitter Breakdown Voltage, Q ₁ , Q ₂ , Q ₃ , Q ₄	V _{(BR)CEO}	I _C = 1 mA, I _B = 0	-	15	-	-	-	-	٧
Collector Cutoff Current, Q ₁ , Q ₂	ICEO	V _{CE} = 10 V, I _B = 0	-	_	-	-	0.5	100	μΑ
Collector Cutoff Current, Q ₃ , Q ₄	I _{CEO(D)}	V _{CE} = 10 V, I _B = 0	-	_	_	-	5	2000	μΑ
Static Forward Current Transfer Ratio, Q ₁ , Q ₂	h _{FE}	I _C = 1 mA, V _{CE} = 3 V	29	60	70	_	-	-	-
Static Forward Current Transistor Ratio, Darlington Pair	^h FE(D)	I _C = 1 mA, V _{CE} = 3 V	1000	2000	2300	_	_	-	
Base-to-Emitter Voltage Voltage, Q ₁ , Q ₂	v _{BE}	I _E = 1 mA, V _{CE} = 3 V	0.7	0.6	0.4	1.0	0.8	0.7	v
Static Forward Current Transfer Ratio, Q_1 , Q_2	h _{FE}	$I_C = 10 \text{ mA}, V_{CE} = 3 \text{ V}$ $I_C = 10 \mu\text{A}, V_{CE} = 3 \text{ V}$	-	50 30	- -	-	. –	- -	-
Static Forward Current Transfer Ratio, Darlington Pair	^h FE(D)	I _C = 100 μA, V _{CE} = 3 V	-	1000	_	_	-	-	-
Base-to-Emitter Voltage, Q ₁ , Q ₂	v _{BE}	I _E = 10 mA, V _{CE} = 3 V		_		_	0.9	-	V
Input Offset Voltage	V _{BE1} -	I _E = 1 mA, V _{CE} = 3 V	-	-	-	-	2	-	mV
Base-to-Emitter Voltage, Darlington Pair	V _{BE(D)} { {V ₉₋₁ }	I _E = 10 mA, V _{CE} = 3 V I _E = 1 mA, V _{CE} = 3 V	_	1.1	- -	-	1.6 1.5		> >
Magnitude of Static Beta Ratio, Q ₁ , Q ₂		I _{C1} = I _{C2} = 1 mA V _{CE} = 3 V	-	0.9	-	-	1.11	-	_
Collector-to-Emitter Saturation Voltage, Q ₁ , Q ₂	V _{CES}	I _B = 1 mA, I _C = 10 mA	-	-	-	-	0.5	-	v
Static Forward Current Ratio, Darlington Pair	^h FE(D)	I _C = 10 mA, V _{CE} = 3 V	-	3000	-	_	_	-	_
DYNAMIC									
Gain Bandwidth Product	f⊤	V _{CE} = 3 V, I _C = 3 mA f = 100 MHz	-	300	_	_	-	-	MHz

TABLE IV – GROUP C ELECTRICAL CHARACTERISTICS SAMPLING TESTS (T $_{\mbox{\scriptsize A}}$ = 25°C)

CHARACTERISTIC	CVMPOL	TEST CONDITIONS	LIP	UNITS	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	UNITS
Emitter-to-Base Breakdown Volts, Ω_1 , Ω_2 , Ω_3 , Ω_4	V _{(BR)EBO}	1 _E = 10 mA, 1 _C = 0	5	-	v
Collector-to-Emitter Breakdown Volts, $\Omega_1, \Omega_2, \Omega_3, \Omega_4$	V(BR)CEO	I _C = 1 mA, I _B = 0	15	-	v
Collector Cutoff Current, Q ₁ , Q ₂	^I CEO	V _{CE} = 10 V, I _B = 0		0.5	μΑ
Collector Cutoff Current, Q ₃ , Q ₄	I _{CEO(D)}	V _{CE} = 10 V, I _B = 0	_	5	μΑ
Input Current, Q ₁ , Q ₂	^I IN	I _C = 1 mA, V _{CE} = 3 V		25	μА
Input Current, Darlington Pair, Ω_3 , Ω_4	I _{IN(D)}	I _C = 1 mA, V _{CE} = 3 V	-	1	μА
Base-to-Emitter Voltage, Q ₁ , Q ₂	∨ _{BE}	I _E = 1 mA, V _{CE} = 3 V	0.6	0.8	V
Base-to-Emitter Voltage, Darlington Pair, Ω_3 , Ω_4	V _{BE(D)}	I _E = 1 mA, V _{CE} = 3 V	1.1	1.5	v




Fig. 4 — Typical static forward-current transfer ratio and beta ratio for transistors ${\bf Q}$, and ${\bf Q}_2$ vs. emitter current.




Fig. 5 — Typical static forward-current transfer ratio for Darlington-connected transistors Q_3 and Q_4 vs. emitter current.




Fig. 6 — Typical static base-to-emitter voltage characteristic and input offset voltage for Ω_1 and Ω_2 vs. emitter current.




Fig. 7 — Typical base-to-emitter voltage characteristics for each transistor vs. ambient temperature.




Fig. 8 - Typical offset voltage characteristics vs. ambient temperature.




Fig. 9 — Typical static input voltage characteristics for Darlington pair $(O_3 \text{ and } O_4)$ vs. emitter current.




Fig. 10 – Typical static input voltage characteristics for Darlington pair (Q_3 and Q_4) vs. ambient temperature.




Fig. 11 — Typical gain-bandwidth product (f_T) vs. collector current.




Fig. 12 - Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CA3019/...



High-Reliability Diode Array Diode Quad and Two Individual Diodes

For Applications In Aerospace, Military and Critical Industrial Equipment

Features:

- Excellent diode match
- Low leakage current
- Low pedestal voltage when gating


RCA-CA3019 "Slash" (/) Series type is a high-reliability linear integrated circuit Diode Array consisting of a diode quad and two individual diodes. It is intended for telemetry, data processing, instrumentation and communications applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3019 described in Data Bulletin File No. 236 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3019 Slash (/) Series type is supplied in the 10-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Applications:

- Modulator
- Mixer
- Balanced modulator
- Analog switch
- Diode gate for choppermodulator applications
- See companion application note ICAN-52911 application of the RCA CA3019 IC Diode Array



* Connect to most negative circuit potential.

Fig. 1 - Schematic diagram.

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMIT	s	UNITS
CHARACTERISTIC	311111111		MIN.	MAX.	MAX. △	UNITS
Each Diode:		lp = 1 mA	_	0.78	±0,010	V
DC Forward Voltage Drop	٧F	IF = 0.2 mA	T	0.72	±0.010	V
		IF = 20 mA	-	0.95	±0.010	V

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 5.

TYPICAL CHARACTERISTICS




Fig. 2 – DC Forward Voltage Drop (any Diode) vs Temperature for CA3019.




Fig. 3 — Reverse (Leakage) Current (any Diode) vs Temperature for CA3019.

ABSOLUTE-MAXIMUM RATINGS:

DISSIPATION:		
Any one diode unit	20 max. 120 max.	mV mV
TEMPERATURE RANGE:		
Storage	-65 to +150 -55 to +125	°c °c
LEAD TEMPERATURE (During Soldering):		
At distance 1/16" ±1/32"		

Absolute-Maximum Voltage Limits at $T_A = 25^{\circ}C$

TERMINAL	VOLTAGE	LIMITS	CONDITIONS			
TERMINAL	NEGATIVE	POSITIVE	TERMINAL	VOLTAGE		
1	-3	+ 12	7	-6		
2	-3	+ 12	7	-6		
. 3	-3	+ 12	7	-6		
4	-3	+ 12	7	-6		
5	-3	+ 12	7	-6		
6	-3	+ 12	7	-6		
7	-18	0	1, 2, 3, 6, 8	0		
8	-3	+ 12	7	-6		
9	-3	+ 12	7	-6		
10		NO CON	NECTION			
CASE	INTERNALLY CONNECTED TO TERMINAL 7 DO NOT GROUND					

ELECTRICAL CHARACTERISTICS, at an Ambient Temperature, T_A, of 25°C CHARACTERISTICS APPLY FOR EACH DIODE UNIT, UNLESS OTHERWISE SPECIFIED.

			LII	NITS	
CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS		/PE 3019	
			Typ.	Units	
DC Forward Voltage Drop	۷F	DC Forward Current (IF) = 1 mA	0.73	٧	
DC Reverse Breakdown Voltage	V(BR)R	DC Reverse Current (IR) = -10 μ A	6	٧	
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V(BR)R	DC Reverse Current (I _R) = -10 μ A	80	v	
DC Reverse (Leakage) Current	I _R	DC Reverse Voltage (V _R) = -4 V	0.0055	μ A	
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I _R	DC Reverse Voltage (V _R) = -4 V	0.010	μ A	
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V _{F1} - V _{F2}	DC Forward Current (IF) = 1 mA	1	mV	
Single Diode Capacitance	CD	Frequency (f) = 1 MHz DC Reverse Voltage (V _R) = -2 V	1.8	pF	
Diode Quad-to-Substrate Capacitance	C _{DQ-1}	Frequency (f) = 1 MHz DC Reverse Voltage (V _R) between Terminal 2,5,6, or 8 of Diode Quad and Terminal 7 (Substrate) = -2 V			
		Terminal 2 or 6 to Terminal 7	4.4	pF	
		Terminal 5 or 8 to Terminal 7	2.7	pF	
Series Gate Switching Pedestal Voltage	٧ _S		10	mV	

TYPICAL CHARACTERISTICS




Fig. 4 - Diode capacitance (any diode) vs reverse voltage for CA3019.




Fig. 5 - Burn-In and operating life test circuit

Table II - Final Electrical Tests

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS FOR INDICATED TEMPERATURES (°C) MINIMUM MAXIMUM					
CHARACTERISTIC	SYMBUL		-55	+25	+125	-55	+25	+125	UNITS
Each Diode:									
		IF = 0.2 mA] -	_	-	-	0.72	_	٧
DC Forward Voltage Drop	VF	IF = 1 mA	0.76	-	0.41	0.97	0.79	0.60	V
		IF = 20 mA	T -			_	0.95		٧
DC Reverse Leakage Current	I _R	V _R = -4 V	Τ	_	-	-	10		μΑ
DC Reverse Leakage Current To Substrate	I _R	V _R = -4 V	-	-	-	_	10	_	μΑ
Between Any Two Diodes: Diode Offset Voltage	IVF1 - VF2	IF = 1 mA] -	_	-	-	5	-	mV
Isolation-to-Substrate Breakdown Voltage		-50 V through a 25 K Ω to terminal 7. Ground terminal 1 through 6, 8 and 9. Measure voltage at terminal 7		50	-	-25	-25	-25	٧

Table III - Group A Electrical Sampling Inspection

CHARACTERISTIC	SYMBOL	PROITIC 402 TEST		S FOR		ED TEMP	ERATUR AXIMUM +25		UNITS
Each Diode:									
		IF = 0.2 mA	-		_	-	0.72	-	V
DC Forward Voltage Drop	VF	IF = 1 mA	0.76	_	0.41	0.97	0.78	0.60	٧
		I _F = 20 mA	-	-	-	_	0.95	-	V
DC Reverse Leakage Current	¹ R	V _R = -4 V	-	_	-	-	10	_	μА
DC Reverse Leakage Current To Substrate	I _R	V _R = -4 V	-	-	-	-	10	-	μА
Between Any Two Diodes: Diode Offset Voltage	V _{F1} = V _{F2}	IF = 1 mA	-	-	1	-	5	-	mV
Isolation-to-Substrate Breakdown Voltage		-50 V through a 25 K Ω to terminal 7. Ground terminal 1 through 6, 8 and 9. Measure voltage at terminal 7	-	50	-	-25	-25	-25	v


Table IV – Group C Electrical Characteristics Sampling Tests ($T_A = 25^{\circ}C$)

01/44001	TEST CONDITIONS	LII	UNITS	
STWIBUL	SAMBOL		MAX	UNITS
	I _F = 0.2 mA	0.39	0.73	V
V _F [I _F = 1 mA	0.49	0.79	V
	I _F = 20 mA	0.59	0.96	V
I _R	V _R –4 V		10	μΑ
1 _R	V _R = -4 V	-	10	μА
V _{F1} _ V _{F2}	I _F = 1 mA	-	5	mV
	-50 V through a 25 K Ω to terminal 7.Ground terminal 1 through 6, 8 and 9. Measure voltage at terminal 7	-	25	v
	I _R	SYMBOL $I_F=0.2 \text{ mA}$ $V_F \qquad I_F=1 \text{ mA}$ $I_F=20 \text{ mA}$ $I_R \qquad V_R-4 \text{ V}$ $I_R \qquad V_R=-4 \text{ V}$ $V_{F1}-V_{F2} \qquad I_F=1 \text{ mA}$ $-50 \text{ V through a } 25 \text{ K}\Omega \text{ to terminal } 7. \text{Ground terminal 1 through } 6,8 \text{ and}$	SYMBOL MIN MIN	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



Monolithic Silicon

High-Reliability Slash (/) Series CA3020A/...



High-Reliability Multipurpose Wide-Band Power Amplifier

For Applications in Aerospace, Military and Critical Industrial Equipment

Features:

- High power output class B amplifier. . . 1.0 W typ. at V⁺ = +12 V
- Wide frequency range. . . Up to 8 MHz with resistive loads
- High power gain. . .75 dB typ.
- Single power supply for class B operation with transformer...
 3 to 12 V
- Built-in temperature-tracking voltage regulator provides stable operation over -55°C to +125°C temperature range

Applications:

- AF power amplifiers for portable and fixed sound and communications systems
- Servo-control amplifiers
- Wide-band linear mixers
- Video power amplifiers
- Transmission-line driver amplifiers (balanced and unbalanced)
- Fan-in and fan-out amplifiers for computer logic circuits
- Lamp-control amplifiers
- Motor-control amplifiers
- Power multivibrators
- Power switches
- Companion Application Note, ICAN-5766, "Application of CA3020 and CA3020A Integrated Circuit Multipurpose Wide-Band Power Amplifiers"




Fig.1 — Schematic diagram,

RCA-CA3020A "Slash" (/) Series types are high-reliability linear integrated circuits intended for a wide variety of applications in aerospace, military, and critical industrial equipment. They employ a highly versatile and stable direct-coupled circuit configuration featuring wide frequency range (dc to 8 MHz), high voltage and power gain, and high power output. These features plus inherent stability over a wide temperature range make the CA3020A extremely useful for a wide variety of applications, particularly as class B power amplifiers. It can provide a maximum power output of 1 watt from a 12-volt dc supply with a typical power gain of 75 db.

The CA3020A is electrically and mechanically identical with the standard type CA3020A described in Data Bulletin File No. 339 but is specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels adetailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3020A Slash (/) Series types are supplied in the 12-lead TO-5 style package ("T" suffix), and in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute Maximum Values

at $T_A = 25^{\circ}C$:	Without Heat Sink	1	With Heat Sink	
At $T_A = 25^{\circ}C$		1 W At T _C N/OC At T _C Above	= 25°C	2 W 2 W
Operating				–55°C to +125°C
LEAD TEMPERATURE (Dur At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case				–65°C to +150°C
10 s max				+300 °C

Maximum Voltage Ratings at T_A = 25°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 12 is 0 to +10 volts.

Maximum Current Ratings

Term- inal No.	1	2	3	4	5	6	7	8	9	10	11	12
1		*	*	*	*	*	*	*	0 -12	+3 Note 1		+10 0
2			*	*	*	*	*	*	*	*	*	+2 -2
3				*	*	*	*	*	*	*	*	+2 -2
4					+25 0	*	*	*	*	*	*	+25 0
5						*	*	*	*	*	*	+3 Note 2
6							0 -25	*	*	*	*	+3 Note 2
7								*	*	*	*	+25 0
8									Note 3	*	*	Note 3 0
9										+10 0	Note 1 0	+12 0
10											*	+10 0
11												*
12												Ref. Sub- Strate

Term- inal No.	I _{In} mA	I _{Out}		
1	_	20		
2	-	-		
3	_	_		
4	300	-		
5	-	300		
6	-	300		
7	300	-		
8	-	-		
9	20	-		
10	1	-		
11	20	_		
12	_	_		

Note 1: This voltage is established by the maximum current rating. Note 2: The emitters of Q_6 and Q_7 may be returned to a negative voltage supply through emitter resistors. Current into terminal No.9 should not be exceeded and the total device dissipation should not be exceeded.

Note 3: Terminal No.8 may be connected to terminals Nos.9, 11, or 12.

^{*} Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.




Fig.2 - Typical transfer characteristics with R₁₀ shorted out.




Fig.4 - "Minimum drive" typ. current-voltage saturation curve.




Fig.3 - Typical transfer characteristics with R₁₀ in circuit.




Fig.5 - Burn-in and operating life test circuit.

TABLE I - PRE BURN-IN ELECTRICAL AND POST BURN-IN ELECTRICAL TESTS, AND DELTA LIMITS*

CHARACTERISTIC	SYMBOL 14PK,17PK	TEST CON	IDITIONS				
CHARACTERISTIC		V+1 [▲]	V ⁺ 2 [▲]	Min.	Max.	Max.∆	UNITS
Peak Output Currents, Q ₆ & Q ₇		9 V	2 V	180	_	±15	mA
Cutoff Currents, Q ₆ & Q ₇	I4 Cutoff I7 Cutoff	9 V	2 V	_	1	±0.1	mA
Differential Amplifier Current Drain	l ⁺ 1	9 V	9 V	6.3	12.5	±1.3	mA
Total Current Drain	l ⁺ 1 + l ⁺ 2	9 V	9 V	14	30	±3	mA

^{*} Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 5.

V⁺₁ is the collector voltage applied to Q₁ through Q₅ V⁺₂ is the collector voltage applied to Q₆ and Q₇

ELECTRICAL CHARACTERISTICS AT T_A = 25°C Intended Only For Design Guidance

			NDITIONS		LIMITS		
CHARACTERISTIC	SYMBOL	DC SUPPLY	VOLTAGE		CA3020A		UNITS
		V ⁺ 1 [*]	V ⁺ 2 [▲]	MIN.	TYP.	MAX.	
Idle Currents, Q ₆ & Q ₇	I ₄ IDLE I ₇ IDLE	9	2	-	5.5	-	mA
Differential Amplifier Current Drain	l ⁺ 1	9	9	6.3	9.4	12.5	mA
Total Current Drain	I ⁺ 1 + I ⁺ 2	9	9	14	21.5	30	mA
Differential Amplifier Input Terminal Voltages	V ₂ V ₃	9	2	_	1.11	-	V
Regulator Terminal Voltage	V ₁₁	9	2	_	2.35		V
Forward Current Transfer Ratio, Q ₁ at 3 mA	hFE1	6		30	75	_	
Bandwidth at −3 dB Point	BW	6	6	_	8	-	MHz
		6	6	200	300a	_	
Maximum Power Output	PO(MAX)	9	9	400	550a		mW
		9	12	800	1000 ^b		
Sensitivity for POUT = 800 mW	eIN	9	12	-	50b	100	mV
Input Resistance – Terminal 3 to Ground	R _{IN3}	6	6	_	1000		Ω

a R_{CC} = 130 Ω

TABLE II - FINAL ELECTRICAL TESTS

		TEST CONDITIONS		LIMITS FOR INDICATED TEMP.(°C)						_
CHARACTERISTIC	SYMBOL			MINIMUM			MAXIMUM			UNITS
		V+1*	V ⁺ 2 [*]	-55	+25	+125	55	+25	+125	
STATIC										
Peak Output Currents, Q ₆ & Q ₇	14PK,17PK	9 V	2 V	-	180	-	_	-	_	mA
Cutoff Currents, Q6 & Q7	I4Cut,I7Cut	9 V	2 V		-	-	_	1	_	mA
Differential Amplifier Current Drain	I ⁺ 1	9 V	9 V	5.5	6.3	3.5	16.5	12.5	10	mA
DYNAMIC										
Total Current Drain	l ⁺ 1 + l ⁺ 2	9 V	9 V	6	14	8	51	.30	25	mA
Sensitivity for POUT = 800 mW	e _{In}	9 V	12 V	-	_	_		100		mV

 $^{^{\}blacktriangle}$ V^{+}_{1} is the collector voltage applied to Ω_{1} through Ω_{5} V^{+}_{2} is the collector voltage applied to Ω_{6} and Ω_{7}

b R_{CC} = 200 Ω

TABLE III - GROUP A ELECTRICAL SAMPLING INSPECTION

CHARACTERISTIC	SYMBOL	TEST CONDITIONS DC SUPPLY VOLTAGE					DICATE			UNITS
· ·		VOL V ⁺ 1 [*]	V ⁺ 2 ^A	-55	/INIMU	+125	_55	+25	н +125	
STATIC			V 2			1123	-33	125	1123	L
Collector-to-Emitter Breakdown Voltage.	V(BR)CER	_	_	_	25	_	_	_	_	
Q ₆ & Q ₇ at 10 mA	V(BR)CEO	_	_		21	_	_	_	_	٧
Collector-to-Emitter Breakdown Voltage, Q ₁ at 0.1 mA	V(BR)CEO	_	-	-	10	-	-	-	-	٧
Peak Output Currents, Q ₆ & Q ₇	14PK 17PK	9 V	2 V	-	180	-	-	-	-	mA
Cutoff Currents, Q ₆ & Q ₇	I4Cutoff I7Cutoff	9 V	2 V	1	_	-	-	1	_	mA
Differential Amplifier Current Drain	l ⁺ 1	9 V	9 V	5.5	6.3	3.5	16.5	12.5	10	mA
Total Current Drain	I ⁺ 1 + I ⁺ 2	9 V	9 V	6	14	8	51	30	25	mA
Q ₁ Cutoff (Leakage) Currents: Collector-to-Emitter	I _{CEO}	10 V	-	_	_	_	_	100	_	μΑ
Emitter-to-Base	I _{EBO}	3 V	-	-	-	-	-	0.1	-	μΑ
Collector-to-Base	ІСВО	3 V	-	-	-	-	-	0.1	_	μА
Forward Current Transfer Ratio, Q ₁ at 3 mA	hFE1	6 V	-	_	30	-	_	_	_	
DYNAMIC										
Maximum Power Output, R_{CC} = 200 Ω	PO(Max.)	9 V	12 V	1	800	-	-	1	ı	mW
Sensitivity for POUT = 800 mW	e _{In}	9 V	12 V	_	_	_	-	100	-	mV

TABLE IV - GROUP C ELECTRICAL CHARACTERISTICS SAMPLING TESTS at T_A = 25°C

	1	TEST CON	IDITIONS	LI		
CHARACTÉRISTIC	SYMBOL	V ⁺ 1 [▲]	V ⁺ 2 [▲]	MIN.	MAX.	UNITS
Peak Output Currents, Q6 & Q7	14PK 17PK	9 V	2 V	180	-	mA
Cutoff Currents, Q6 & Q7	I ₄ Cutoff I ₇ Cutoff	9 V	2 V	-	1	mA
Differential Amplifier Current Drain	I ⁺ 1	9 V	9 V	6.3	12.5	mA
Total Current Drain	I ⁺ 1 + I ⁺ 2	9 V	9 V	14	30	mA
Sensitivity for POUT = 800 mW	eIN	9 V	12 V	-	100	mV

 $^{^{\}blacktriangle}$ $~V^{+}_{1}$ is the collector voltage applied to ${\rm Q}_{1}$ through ${\rm Q}_{5}$ $~V^{+}_{2}$ is the collector voltage applied to ${\rm Q}_{6}$ and ${\rm Q}_{7}$



Monolithic Silicon

High-Reliability Slash(/) Series CA3026/...



High-Reliability Transistor Array Dual Independent Differential Amplifier

For Applications In Aerospace, Military and Critical Industrial Equipment

Features:

- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Maximum input offset voltage ±5 mV
- Full military temperature range capability -55°C to +125°C

RCA-CA3026 "Slash" (/) Series type is a high-reliability linear integrated circuit Dual Independent and Differential Amplifier is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3026 described in Data Bulletin File No. 388 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3026 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Applications:

- Dual sense amplifiers
- Dual Schmitt triggers
- Multifunction combinations RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Pairs of balanced mixers
- Synthesizer mixers
- Balanced (push-pull) cascode amplifiers




Fig. 1 - Schematic Diagram

CAUTION: Substrate MUST be maintained negative with respect to all collector terminals of this device. See Maximum Voltage Ratings chart.

MAXIMUM RATINGS, Absolute-Maximum Values, at $T_{\Delta} = 25^{\circ}C$

POWER DISSIPATION,	
Any one transistor	300 mW
Total package	600 mW
For T _A > 55°C	Derate at 5 mW/°C
TEMPERATURE RANGE:	
Operating	-55 to +125 °C
Storage	-65 to +200 °C

The following ratings apply for each transistor in the	device:	
Collector-to-Emitter Voltage, VCEO	15	V
Collector-to-Base Voltage, VCBO	20	V
Collector-to-Substrate Voltage, VCIO*	20	V
Emitter-to-Base Voltage, VEBO	5	V
Collector Current, IC	50	mA

^{*}The collector of each transistor of the CA3026 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide for normal transistor action. The substrate should be maintained at signal (AC) ground by means of a suitable grounding capacitor, to avoid undesired coupling between transistors.

MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 1 and horizontal terminal 3 is +15 to -5 volts.

CA3026 TERMINAL No.	10	11	12	1	2	3	4	5	6	7	8	Note 1 9
10		0 -20	*	+5 -5	*	+15 -5	*	*	*	*	*	*
11			*	*	*	+20 0	*	*	*	*	*	+20 0
12				+20 0	*	+20 0	*	*	*	*	*	+20 0
1					*	+15 -5	*	*	*	*	*	*
2						+1 -5	*	*	*	*	*	*
3							*	*	*	*	*	*
4								0 -20	*	+5 -5	*	+15 -5
5									*	*	*	+20 0
6										+20 0	*	+20 0
7											*	+15 -5
8												+1 -5
9												*
9												Ref Sub- strate

Maximum Current Ratings

Current Ratings										
CA3026 TERMINAL No.	IN mA	IOUT mA								
10	5	0.1								
11	50	0.1								
12	50	0.1								
1	5	0.1								
2	5	0.1								
3	0.1	-50								
4	5	0.1								
5	50	0.1								
6	50	0.1								
7	5	0.1								
8	5	0.1								
9	0.1	50								

Note 1: In the CA3026 terminal No. 9 is connected to the emitter of Q4, the reference substrate, and the case; therefore, should not be grounded.

^{*}Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	CA3026 LIMITS	UNITS					
			TYP.						
STATIC CHARACTERISTICS									
For Each Differential Amplifier									
Input Offset Voltage	V _{IO}		0.45	mV					
Input Offset Current	I ^{IO}		0.3	μA					
Input Bias Current	I _I	V _{CB} = 3 V	10	μA˙					
Quiescent Operating Current Ratio	$\frac{I_{C(Q_1)}}{I_{C(Q_2)}} \underbrace{I_{C(Q_5)}}_{I_{C(Q_6)}}$	$I_{E(Q3)} = I_{E(Q4)} = 2 \text{ mA}$	0.98 to 1.02	-					
Temperature Coefficient Magnitude of Input-Offset Voltage	∆V _{IO} ∆T		1.1	μ V / ⁰ C					
For Each Transistor									
DC Forward Base-to- Emitter Voltage	V _{BE}	$V_{CB} = 3 \text{ V}$ $\begin{cases} I_{C} = 50 \mu A \\ 1 \text{ mA} \\ 3 \text{ mA} \\ 10 \text{ mA} \end{cases}$	0.630 0.715 0.750 0.800	V					
Temperature Coefficient of Base- to-Emitter Voltage	ΔV _{BE} ΔΤ	V _{CB} = 3 V, I _C = 1 mA	-1.9	mV∵ ^o C					
Collector-Cutoff Current	I _{CBO}	V _{CB} = 10 V, I _E = 0	0.002	пA					
Collector-to-Emitter Breakdown Voltage	V _(BR) CEO	I _C = 1 mA, I _B = 0	24	٧					
Collector-to-Base Breakdown Voltage	V _(BR) CBO	$I_{C} = 10 \mu\text{A}, I_{E} = 0$	60	V					
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_{C} = 10 \mu\text{A}, I_{CI} = 0$	60	٧					
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10 μA, I _C = 0	7	٧					
DYNAMIC CHARACTERISTICS									
Common-Mode Rejection Ratio For Each Amplifier	CMR		100	dΒ					
AGC Range, One Stage	AGC	V _{CC} = 12 V	75	dB					
Voltage Gain, Single Stage Double-Ended Output	А	VEE = -6 V V _X = -3.3 V I f = 1 kHz	32	dB					
AGC Range, Two Stage	AGC	1 = 1 KMZ	105	dB					
Voltage Gain, Two Stage Double-Ended Output	А		60	dB					

ELECTRICAL CHARACTERISTICS at $T_A \approx 25^{\circ}C - Cont'd$.

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	CA3026 LIMITS	UNITS
			TYP.	
DYNAMIC CHARACTERISTICS (Cor	nt'd.)			
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: (For Single Transistor)				
Forward Current-Transfer Ratio	h _{fe}		110	•
Short-Circuit Input Impedance	h _{ie}		3.5	kΩ
Open-Circuit Output Impedance	h _{oe}	f = 1 kHz, V _{CE} = 3 V,	15.6	μ mho
Open-Circuit Reverse Voltage- Transfer Ratio	h _{re}	I _C = 1 mA	1.8 x 10 ⁻⁴	•
1/f Noise Figure (For Single Transistor)	NF	f = 1 kHz, V _{CE} = 3 V	3.25	dΒ
Gain-Bandwidth Product (For Single Transistor)	f _T	V _{CE} = 3 V, I _C = 3 mA	550	MHz
Admittance Characteristics; Differential Circuit Configuration: (For Each Amplifier)				
Forward Transfer Admittance	y ₂₁	V _{CB} = 3 V	-20+j0	mmho
Input Admittance	y ₁₁	Each Collector	0.22+j0.1	mmho
Output Admittance	y ₂₂	$I_C \approx 1.25 \text{ mA}$ f = 1 MHz	0.01+j0	mmho
Reverse Transfer Admittance	y ₁₂		-0.003 +j0	mmho
Admittance Characteristics; Cascode Circuit Configuration: (For Each Amplifier)				
Forward Transfer Admittance	y ₂₁	V _{CB} = 3 V	68-j0	mmho
Input Admittance	y ₁₁	Total Stage	0.55+j0	mmho
Output Admittance	y ₂₂	$\begin{cases} I_{C} \approx 2.5 \text{ mA} \\ f = 1 \text{ MHz} \end{cases}$	0+j0.02	mmho
Reverse Transfer Admittance	y ₁₂		0.004-j0.005	μ mho
Noise Figure	NF	f = 100 MHz	8	dB

Table 1. Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS MIN. MAX. MAX. Δ		UNITS	
Input Bias Current For Each Transistor Q1, Q2, Q5, and Q6	l _i	V _{CE} = 3V, I _E = 2mA	_	24	±6.0	μΑ
Base-to-Emitter Voltage For Each Transistor Q3 and Q4	V _{BE}	V _{CE} = 3V, I _E = 1mA	0.7	0.8	±0.1	v
Input Offset Voltage For Each Differential Amplifier	V _{IO}	V _{CE} = 3V, I _E = 2mA	-	5	±2	mV

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits.


Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown on page 329.

Table II. Group A Electrical Sampling Inspection Tests and Final Electrical Tests


CHARACTERISTIC	SYMBOL TEST CONDITIONS			S FOR IN	DICATED		RATURES		UNITS	
UNANAUTENIUTIO	01111100		-55	+25	+125	-55	+25	+125	1	
For Each Transistor:			•							
Collector Cutoff Current	ІСВО	V _{CB} = 10 V, I _E = 0	-		-	0.1	0.1	20	μА	
Collector To-Base Breakdown Voltage	V _{(BR)CBO}	I _C = 10μA, I _E = 0	-	20	_	-	-	-	v	
Emitter-To-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10μA, I _C = 0	-	5	-	-	_	_	v	
Collector-To-Substrate Breakdown Voltage	V _{(BR)CIO}	I _C = 10μ A, I _{C1} = 0	-	20	_	_	-	-	V	
Collector-To-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0	-	15	_	-	-	-	v	
Input Bias Current For Transistors Q3 and Q4	l _I	V _{CE} = 3 V, I _E = 2mA	-	-	_	50	25	20	μА	
Input Bias Current For Transistors Q1, Q2, Q5, and Q6	Ι _Ι	V _{CE} = 3 V, I _E = 2mA	-	_	_	50	25	20	μА	
Base-To-Emitter Volt- age For Transistors Q3 and Q4	V _{BE}	V _{CE} = 3 V, I _E = 1mA	0.7	0.7	0.4	1.05	0.8	0.75	V	
For Each Differential Ar	mplifier									
Input Offset Current	110	V _{CE} = 3 V, I _E = 2mA				_	2		μΑ	
Input Offset Voltage	V _{IO}	V _{CE} = 3 V, I _E = 2mA	<u> </u>	<u> </u>			5		mV	

Table III. Group C Electical Characteristics Sampling Tests ($T_A = 25^{\circ}C$)


CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LI		
CHARACTERISTIC	STMBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
For Each Transistor: Collector Cutoff Current	СВО	V _{CB} = 10 V, I _E = 0	-	0.2	μА
Input Bias Current For Transistors Q1, Q2, Q5, & Q6	łį	V _{CE} = 3 V, I _E = 2mA	-	28	μА
Base-to-Emitter Voltage For Transistors Q3 and Q4	V _{BE}	V _{CE} = 3 V, I _E = 1mA	0.65	0.85	V
For Each Differential Amplifier: Input Offset Voltage	v _{IO}	V _{CE} = 3 V, I _E = 2mA	_	6	mV



Burn-in and operating life test circuit.



transistor vs ambient temperature.



COLLECTOR MILLIAMPERES (Ic) Fig. 4 - Input offset current for matched differential pairs vs collector current,

80.1




Fig. 6 - Two-stage voltage gain.




Fig. 3 - Offset voltage characteristic vs ambient temperature for differential pairs.




Fig. 5 - Single-stage voltage gain




Fig. 7 — Forward current-transfer ratio (h_{fe}), short-circuit input impedance (hie), open-circuit output impedance (hoe), and open-circuit reverse voltagetransfer ratio (hre) vs collector current for each transistor.


INPUT OFFSET MICROAMPERES (I IO)

0.01



Monolithic Silicon

High-Reliability Slash(/) Series CA3028B/...



High-Reliability Differential/Cascode Amplifier

For Applications In Aerospace, Military and Critical Industrial Equipment Features:

- Controlled for input offset voltage, input offset current, and input bias current
- Balanced differential amplifier configuration with controlled constant-current source to provide unexcelled versatility
- Single- and dual-ended operation
- Operation from DC to 120 MHz
- Balanced-AGC capability
 - Wide operating-current range




Fig. 1 - Schematic diagram.




Fig. 2- Burn-in and operating life test circuit.

Applications:

- RF and IF amplifiers (differential or cascode)
- DC, audio, and sense amplifiers
- Converter in the Commercial FM Band
- Oscillator Mixer Limiter
- See Application Note, ICAN 5337 "Application of the RCA CA3028 integrated circuit amplifier in the HF and VHF ranges."

RCA-CA3028B "Slash" (/) Series type is a high-reliability linear integrated circuit Differential/Cascode Amplifier intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3028B described in Data Bulletin File No. 382 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3028B Slash (/) Series type is supplied in the 8-lead TO-5 style package ("T" suffix), in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).

ABSOLUTE-MAXIMUM RATINGS at TA = 25°C:

D	ISS	IPA	LIOI	١:

 At TA up to 85°C
 .450 mW

 At TA > 85°C derate linearly
 .5 mW/°C

AMBIENT TEMPERATURE RANGE:

LEAD TEMPERATURE (During Soldering):

At distance 1/16" ±1/32" (1.59 mm ±0.79 mm)

MAXIMUM VOLTAGE RATINGS at TA = 25°C

TERM- INAL No.	1	2	3	4	5	6	7	8
1		0 . to -15	0 to -15	0 to -15	+5 to 5	*	*	+20 to 0
2			+5 to -11	+5 to -1	+15 to 0	*	+15 to 0	*
3 [‡]				+10 to 0	+15 to 0	+30● to 0	+15 to 0	+30● to 0
4					+15 to 0	*	*	*
5						+20⊕ to 0	*	*
6							*	*
7								*
8								

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of the horizontal terminal 4 with respect to terminal 2 is -1 to +5 volts.

- Terminal #3 is connected to the substrate and case.
- * Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe, if the specified voltage limits between all other terminals are not exceeded.
- Limit is +24V

MAXIMUM CURRENT PATINGS

•	CURRENT RATINGS									
	TERM- INAL No.	I _{IN} mA	IOUT mA							
	1	0.6	0.1							
	2	4	0.1							
	3	0.1	23							
	4	20	0.1							
	5	0.6	0.1							
	6	20	0.1							
	7	4	0.1							
	8	20	0.1							

ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTIC	SYMBOL TEST CONDITIONS		DITIONS	LIMITS	UNITS			
	7.1			TYP.				
STATIC CHARACT								
		V ⁺	V-					
1 Off V-1	.,	6 V	6 V	0.98				
Input Offset Voltage	٧10	12 V	12 V	0.89	mV			
Input Offset Current	1.0	6 V	6 V	0.56	^			
	110	12 V	12 V	1.06	μΑ			
Input Bias Current	1.	6.V	6 V	16.6	^			
Input bias current	lį	12 V	12 V	36	μΑ			
Quiescent Operating	le or le	6 V	6 V	1.25	mΑ			
Current	16 01 18	12 V	12 V	3.3	IIIA			
Input Current	1-	6 V	6 V	0.85	mΛ			
(Terminal No. 7)	17	12 V	12 V	1.65	mA			
Device Dissipation	Рт	6 V	6 V	36	mW			
Device Dissibation	' (12 V	12 V	175	11100			

ELECTRICAL CHARACTERISTICS AT TA = 25°C - Cont'd.

CHARAC	CTERISTIC	SYMBOL	TE	ST	LIMITS	UNITS
			CONDI	TIONS	Тур.	UNIT
DYNAMIC	CHARACTE	RISTICS				
			f = 100 MHz	Cascode	20	dB
			VCC = +9V	DiffAmpl.	17	ub
Power Ga	ıın	GP	f = 10.7 MHz	Cascode	39	dB
			V _{CC} = +9V	DiffAmpl.	32	ub
Noise Fig	gure	NF	f = 100 MHz	Cascode	7.2	dB
•	-		VCC = +9V	DiffAmpl.	6.7	
Input Adn	nittance	Y ₁₁		Cascode	0.6 + j 1.6	mmho
				DiffAmpl.	0.5 + j 0.5	
Reverse 7		Y ₁₂	1	Cascode	0.0003 - j0	mmho
Admitta	nce	- 12	f = 10.7 MHz	DiffAmpl.	0.01 - j0.0002	
Forward 7		Y ₂₁	VCC = +9V	Cascode	99 - j18	mmho
Admitta	nce	21	1	DiffAmpl.	-37 + j0.5	
Output		Y ₂₂	l	Cascode	0. + j0.08	mmho
Admitta	nce .			DiffAmpl.	0.04 + j0.23	
Power Ou (Untune		P _o	f = 10.7 MHz	DiffAmpl. 50 \(\Omega\) Input- Output	5.7	μW
	ge wer Gain Cutoff)	AGC	V _{CC} = +9V	DiffAmpl.	62	dB
	at		f = 10.7 MHz	Cascode	40	
	f = 10.7 MHz	А	VCC = +0V	DiffAmpl.	30	dB
			$R_L = 1 \text{ k}\Omega$, ,p.,	30	
Voltage .Gain	Differential at		VCC = +6V, RL = 2 kΩ	V _{EE} = -6V,	38	
	f = 1 kHz		V_{CC} = +12V, R _L = 1.6 k Ω	V _{EE} = -12V	42.5	dB
Max. Peak Output V		V (D D)	V _{CC} = +6V, R _L = 2 kΩ	V _{EE} = -6V,	11.5	۸ ^{Ь-} Ъ
at f = 1		V _o (P-P)	V_{CC} = +12 V_{c} R_{L} = 1.6 $k\Omega$	V _{EE} = -12V	23	
			$V_{CC} = +6V$, $R_L = 2 \text{ k}\Omega$	V _{EE} = -6V,	7.3	
Bandwidth at -3 dB		BW	V_{CC} = +12 V , R_L = 1.6 $k\Omega$	V _{EE} = -12V,	8	MHz
Common-N Input-Vo	lode Itage Range	V _{CMR}	V _{CC} = +6V, V _{CC} = +12V,	V _{EE} = -6V V _{EE} = -12V	(-3.2 - 4.5) (-7 - 9)	٧
Common-N Rejectio	lode n Ratio	CMR	V _{CC} = +6V, V _{CC} = +12V,	V _{EE} = -6V V _{EE} = -12V	110 90	dΒ
Input Impe at f = 1 i		Z _{IN}	V _{CC.} = +6V, V _{CC} = +12V,	V _{EE} = -6V V _{EE} = -12V	5.5 3	kΩ
Peak-to-P	eak		V _{CC} = +9V	f = 10.7 MHz	4	. mA
Output Current		I _{P-P}	V _{CC} = +12V	e _{in} = 400 mV DiffAmpl.	6	

TABLE I. GROUP A ELECTRICAL SAMPLING INSPECTION

ABLE I. GROUP A														
		7	est Co	nditions	,		its for							
Characteristics	Symbol			T		. N	Minimum		Maximum			Units		
		V	СС	٧Ę	E	-55	+25	+125	-55	+25	+125			
Static														
Input Offset	v _{I0}	+1	6	-6		-	-	-	7	5	7.5	mV		
Voltage	10	+	12	-1	2	_	_	_	5	5	6			
Input Offset	110	+	6	-6		_	_	_	10	5	7.5	μΑ		
Current	L.	+	12	-1	2	_	_	_	12	6	9			
Input Bias	1,	+1	5	-6		-	-	-	70	40	35	μΑ		
Current	'	+	12	-12	2	-	-	-	130	80	55			
Quiescent Oper.	l ₆	+(6	-6		0.5	1.0	0.5	2.0	1.5	2.0	mA		
Current	I ₈	+	12	-13	2	2.0	2.5	1.5	4.5	4.0	4.0	IIIA		
Input Current		+	6	-6		0.5	0.5	0.35	1.5	1.0	1.2			
(terminal 7)	7	+ 12		+ 12		-1	2	1.0	1.0	0.75	2.5	2.1	2.0	mA
Device	Ь	+ 6	ŝ	-6		20	24	20	45	42	45			
Dissipation	РТ	+]	12	-1	2	120	120	105	230	220	210	mW		
Dynamic							-	L		L	-			
		v _{cc}	= +9V	Cas	code	_	35	_	<u> </u>	_	_			
		f = 10	.7 MH2	Diff-	Ampl		28	_		-	_			
Power Gain	GP	V _{CC} = +9V		(Cas	code	_	16	_	-	_	_	dΒ		
			0 MHz	₹			14		<u> </u>	-	_	l		
			= +9V	· ·	code		-	_	-	9	-	<u> </u>		
Noise Figure	NF			Diff-	Amnl	_	-	-	-	9	<u> </u>	dB		
	<u> </u>			Freq.	R		L	L	I		I	l		
Voltage Gain		v _{cc}	VEE	kHz	kΩ			γ			1			
(Differential)	Α	+6	-6	1	2	-	35	_	_	42	<u> </u>	dB		
		+ 12	-12		1.6	•	40	_	<u> </u>	45	_			
Max. Peak-to- Peak Output	V _{0(P-P)}	+6	-6	. 1	2	L-	7	L-	L-			V _{(P-P}		
Voltage	0(1-4-)	+ 12	-12	•	1.6	_	15	_	_	-	_	L'''		
Common-Mode Input-Voltage	V	+6	-6			L-	-2.5 to _{+ 4}	_	_	L-	_	v		
Range	V _{CMR}	+ 12	-12			_	to -5	_	-	_	_	Ľ		
Common-Mode	CMRR	+6	-6			_	60	-	-	_	_	dB		
Rejection Ratio		+ 12	-12		<u> </u>	_	60	<u> </u>	<u> </u>	<u> </u>	<u> -</u>			

Table II. PRE BURN-IN ELECTRICAL AND POST BURN-IN ELECTRICAL TESTS, AND DELTA LIMITS*

CHARACTERISTIC	SYMBOL TEST CONDI	TEST CONDITIONS		LIMITS	UNITS	
OII/III/IO I EIIIO I IO	011111111111111111111111111111111111111	TEST COMBITTORS	Min.	Max.	ax. Max⊿	0.1113
Input Bias Current	I _I		T -	80	± 8	μΑ
Input Offset Voltage	V ₁₀		-	5	± 2	m V
Quiescent Oper. Current	I ₆ or I ₈		2.5	4	± 0.4	mΑ
Input Current (term. 7)	17		1.0	2.1	± 0.2	m A
Device Dissipation	P _T		120	220	± 24	mW

^{*}Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 2.

Table III FINAL ELECTRICAL TESTS

able III. FINAL ELE	CTRICAL	TESTS						,		
	SYM-	TEST CO	NDITIONS		LIMITS FOR INDICATED TEMPERATURE (°C)					
CHARACTERISTICS	BOLS	V ⁺	V-		Minimum	105		Maxim		UNITS
		1		-55	+25	+125	-55	+ 25	+125	L
STATIC										
Input Offset	V	+6	-6	T -	·			5		m V
Voltage	V ₁₀	+12	-12	Ŀ	<u> </u>		5	5	6	111 V
Input Offset Current	10	+6 +12	-6 -12	1 :			12	5 6	9	μΑ
	10			 	<u> </u>		12			<u> </u>
Input Bias Current	l ₁	+6 +12	-6 -12				130	40 80	55	μΑ
Quiescent Oper.	or 16	+6	-6		1	·		1.5	-	mΑ
Current	or 18	+12	-12	2.0	2.5	1.5	4.5	4.0	4.0	
Input Current (terminal 7)	17	+6 +12	-6 -12	1.0	0.5 1.0	- 0.75	2.5	1.0 2.1	2.0	mΑ
Device	<u></u>	+6	-6	 	24			42		
Dissipation	PT	+12	-12	120	120	105	230	220	210	m₩
DYNAMIC										
Power Gain		V _{CC} = +9V. DiffAmpl. (f = 10.7 MHz Config.	Ţ.	28	-				dB
1 Ower dam	GP	V _{CC} = +9V, f = 100 MHz Cascode Ampl. Config.		-	16					dB
Noise Figure	NF		V _{CC} = +9V, f = 100 MHz Cascode Ampl. Config.				-	9		₫B
Voltage Gain (Diff.)	А	V _{CC} = +12V R _L = 1.6 kΩ	f = 1 kHz		40	-	-	45	-	dB


Table IV. GROUP C ELECTRICAL CHARACTERISTICS SAMPLING TESTS (TA = 25°C, V+ = + 12V, V- = -12V)

					, -
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		ИITS	UNITS
			Min.	Max.	
Input Offset Voltage	v ₁₀		•	5	mV
Input Bias Current	l ₁			80	μΑ
Quiescent Oper. Current	I ₆ or I ₈		2.5	4.0	mΑ
Input Current (term. 7)	17		1.0	2.1	mΑ
Device Dissipation	P _T		120	220	mW
Power Gain	GP	V _{CC} = +9V, f = 10.7 MHz DiffAmpl. Config.	28	-	dB



Monolithic Silicon

High-Reliability Slash(/) Series CA3039/. . .



High-Reliability Diode Array Six Ultra - Fast Low Capacitance Matched Diodes

For Applications in Communications and Switching Systems of Aerospace, Military and Critical Industrial Equipment

RCA-CA3039 "Slash" (/) Series type is a high-reliability linear integrated circuit Diode Array intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3039 described in Data Bulletin File No. 343 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3039 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Features:

- Excellent reverse recovery time 1 ns typ.
- Matched monolithic construction —
 V_F matched within 5 m V
- Low diode capacitance —

 C_D = 0.65 pF typical at V_B ≈ 2 V

Applications:

- Balanced modulators or demodulators
- Ring modulators
- High speed diode gates
- Analog switches




Fig. 1 - Schematic Diagram

ABSOLUTE MAXIMUM RATINGS at T_A = 25 $^{\circ}C$

DISSIPATION:			
Any one diode unit	Peak Inverse Voltage, PIV for: D ₁ -D ₅		5 V
Total for device	D ₆		0.5 V
Total for device	Peak Diode-to-Substrate Voltage, VDI		
TEMPERATURE RANGE	for D ₁ -D ₅ (term. 1,4,5,8 or 12 to term. 10)	+20,	- 1 V
Operating	DC Forward Current, Ip		
Storage	Peak Recurrent Forward Current, If	100	mA
	Peak Forward Surge Current, If (surge)	100	mΑ
LEAD TEMPERATURE (During Soldering): At distance 1/6" ± 1/32" (1	.59 mm \pm 0.79 mm) from case for 10 s max		265°C

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}$ C

Characteristics apply for each diode unit, unless otherwise specified.

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	LIMITS TYP.	UNITS
DC Forward Voltage Drop	V _F	I _F = 50 μA 1 mA 3 mA 10 mA	· 0.65 0.73 0.76 0.81	V V V
DC Reverse Breakdown Voltage	V _{(BR)R}	Ι _R = 40μΑ	7	٧
DC Reverse Breakdown Voltage Between any Diode Unit and Substrate	V _{(BR)R}	I _R = -10 μA	_	٧
DC Reverse (Leakage) Current	IR	V _R = -4 V	0.016	nA
DC Reverse (Leakage) Current Between any Diode Unit and Substrate	I _R	V _R = -10 V	0.022	nA
Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units)	V _{F1} - V _{F2}	IF = 1 mA	0.5	mV
Temperature Coefficient of $ V_{F_1} - V_{F_2} $	$\frac{\triangle V_{F_1} - V_{F_2} }{\triangle T}$	IF = 1 mA	1	μV/ ⁰ C
Temperature Coefficient of Forward Drop	<u>△ V_F</u> △T	IF = 1 mA	-1.9	mV/°C
DC Forward Voltage Drop for Anode-to-Substrate Diode (D _S)	V _F	I _F = 1 mA	0.65	V
Reverse Recovery Time	t _{rr}	$I_F = 10 \text{ mA}, I_R = 10 \text{ mA}$	1	ns
Diode Resistance	R _D	f = 1 kHz, I _F = 1 mA	30	Ω
Diode Capacitance	C _D	V _R = -2 V, I _F = 0	0.65	pF
Diode-to-Substrate Capacitance	C _{DI}	V _{DI} = +4 V, I _F = 0	3.2	pF

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

011404075010710		TEST CONDITIONS		LIMITS		
CHARACTERISTIC	SYMBOL	AT T _A = 25° C	MIN.	MAX.	MAX. Δ	UNITS
Each Diode DC Forward Voltage Drop	VF	le = 3 mA	0.69	0.81	±0.010	v

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits
Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 7.

Table II — Final Electrical Tests and Group A Electrical Sampling Inspection

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS FOR INDICATED TEMPERATURE					UNITS
CHARACTERISTIC	STWIBUL		-55	+25	+125	-55	+25	+125	0
Each Diode: DC Forward Volt- age Drop	۷ _F	I _F = 3 mA	0.82	0.69	0.47	1.0	0.86	0.63	v
DC Reverse Leak- age Current	IR	V _R = -4 V	-	-	-	-	100	_	nA
DC Reverse Break- down Voltage	V _{(BR)R}	I _R = 40 μA	-	5	-	_	_	_	v
Between Any Two Diodes: Diode Offset Voltage	v _{F1} - v _{F2}	IF = 1 mA	_	_	_	_	8	_	m∨
Breakdown Voltage Isolation-to-Substrate		—50 V through a 25 kΩ resistor to terminal 10. Ground terminals 1 through 9, 11 and 12. Measure voltage at terminal 10.	_	-	_	-25	-25	25	٧

Table III.— Group C Electrical Characteristics Sampling Tests ($T_A = 25^{\circ}$ C)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	L	IMITS	
CHARACTERISTIC	SYMBUL	TEST CONDITIONS	MIN.	MAX.	UNITS
Each Diode: DC Forward Voltage Drop	VF	IF = 3 mA	0.69	0.81	V
DC Reverse Leakage Current	I _R	V _R ≈ -4 V	_	100	nA
DC Reverse Breakdown Voltage	V _{(BR)R}	I _B = 40 μA	5		V
Between Any Two Diodes: Diode Offset Voltage	V _{F1} - V _{F2}	IF = 1 mA	_	8	mV




Fig. 2 — DC forward voltage drop (any diode) and diode offset voltage vs DC forward current.




Fig. 3 - DC reverse (leakage) current (diodes 1,2,3,4,5) vs temperature.




Fig. 4 — DC reverse (leakage) current between diodes (1,2,3,4,5) and substrate vs temperature.




Fig. 5 - Diode offset voltage (any diode) vs temperature.




Fig. 6 - Diode resistance (any diode) vs DC forward current.





Fig. 7 - Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CA3045/...



High-Reliability General-Purpose Transistor Array

Three Isolated Transistors and One Differentially-Connected Transistor Pair

For Low-Power Applications at Frequencies Through the VHF Range In Aerospace, Military, and Critical Industrial Equipment

Features:

- Two matched pairs of transistors
 V_{BE} matched ±5 mV
 Input offset current 2 μA max. at I_C = 1 mA
- 5 general purpose monolithic transistors
 - Operation from DC to 120 MHz
 - Wide operating current range
 - Low noise figure 3.2 dB typ. at 1 kHz
 - Full military temperature range for CA3045 -55 to +125°C

RCA-CA-3045 "Slash" (/) Series type is a high-reliability linear integrated circuit general-purpose transistor array intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3045 described in Data Bulletin File No. 341 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3045 Slash (/) Series type is supplied in the 14-lead dual-in-line ceramic package ("D" suffix) or in chip form ("H" suffix).

Applications:

- General use in all types of signal processing systems operating anywhere in the frequency range from DC to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.




Fig. 1 - Schematic diagram.

ABSOLUTE MAXIMUM RATINGS AT $T_A = 25^{\circ}C$:

	EACH	TOTAL	
	TRANSISTOR	PACKAGE	
POWER DISSIPATION:			
At T _A up to 75°C	300	750	mW
At T _A > 75°C	Dera	ate at 8 mW/°C	
Collector-to-Emitter Voltage, VCEO	15	-	V
Collector-to-Base Voltage, VCBO	20	_	V
Collector-to-Substrate Voltage, VCIO*	20	-	V
Emitter-to-Base Voltage, VEBO	5	_	V
Collector Current, IC	50	_	mA
TEMPERATURE RANGE:			
Operating	-55	to +125	°C
Storage	-65	to +150	°c
LEAD TEMPERATURE (During Soldering):			
At distance 1/16" ± 1/32" (1.59 mm ±0.79 mm) from	case for 10 s max.		265° C

^{*}The collector of each transistor of the CA3045 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

ELECTRICAL CHARACTERISTICS, of TA = 25°C

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS Type CA3045	UNITS	CHARAC- TERISTIC CURVES
			TYP.	L	FIG.
STATIC CHARACTERISTICS		,	,		
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	I _C = 10 µA, I _E = 0	60	V	
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1 mA, I _B = 0	24	V	-
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_{C} = 10 \mu A, I_{CI} = 0$	60	٧	
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	$I_E = 10 \mu\text{A}, I_C = 0$	7	٧	-
Collector-Cutoff Current	СВО	V _{CB} = 10 V, I _E = 0	0.002	nΑ	2
Collector-Cutoff Current	I _{CE0}	V _{CE} = 10 V, I _B = 0	See curve	μ A	3
Static Forward Current-Transfer Ratio (Static Beta)	h _{FE}	$V_{CE} = 3 \text{ V} \begin{cases} I_{C} = 10 \text{ mA} \\ I_{C} = 1 \text{ mA} \\ I_{C} = 10 \mu\text{A} \end{cases}$	100 100 54		4
Input Offset Current for Matched Pair Q_1 and Q_2 . $ I_{1O_1} - I_{1O_2} $		V _{CE} = 3 V, I _C = 1 mA	0.3	μA	5
Base-to-Emitter Voltage	v _{BE}	$V_{CE} = 3 V \begin{cases} I_{E} = 1 \text{ mA} \\ I_{E} = 10 \text{ mA} \end{cases}$	0.715 0.800	٧	6
Magnitude of Input Offset Voltage for Differential Pair V _{BE1} - V _{BE2}		V _{CE} = 3 V, I _C = 1 mA	0.45	mV	6,8
Magnitude of Input Offset Voltage for Isolated Transistors V _{BE3} · V _{BE4} , V _{BE4} · V _{BE5} , V _{BE5} · V _{BE3}		V _{CE} = 3 V, I _C = 1 mA	0.45	mV	6,8
Temperature Coefficient of Base-to-Emitter Voltage	ΔV _{BE} ΔΤ	V _{CE} = 3 V, I _C = 1 mA	-1.9	mV/ºC	7
Collector-to-Emitter Saturation Voltage	V _{CES}	I _B = 1 mA, I _C = 10 mA	0.23	٧	•
Temperature Coefficient: Magnitude of Input-Offset Voltage	<u> Δ ν₁₀ </u> ΔΤ	V _{CE} = 3 V, I _C = 1 mA	1.1	μ V , º C	8

ELECTRICAL CHARACTERISTICS (Cont'd)

CHARACTERISTICS	SYMBOLS	SPECIAL TEST CONDITIONS	LIMITS Type CA3045	UNITS	CHARAC- TERISTIC CURVES
	1	ļ	TYP.		FIG.
DYNAMIC CHARACTERISTICS					
Low-Frequency Noise Figure	NF	$f = 1 \text{ kHz}, V_{CE} = 3 \text{ V}, I_{C} = 100 \mu\text{A}$ Source Resistance = 1 kΩ	3.25	dB	10(ь)
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics:					
Forward Current-Transfer Ratio	h _{fe}	1	110		
Short-Circuit Input Impedance	h _{ie}		3.5	kΩ	
Open-Circuit Output Impedance	h _{oe}	f = 1 kHz, V _{CE} = 3 V, I _C = 1 mA	15.6	μ mho	11
Open-Circuit Reverse Voltage-Transfer Ratio	h _{re}		1.8x10 ⁻⁴	-	
Admittance Characteristics:					
Forward Transfer Admittance	Y _{fe}	1	31-j1.5		
Input Admittance	Y _{ie}	- 1 MU2 V - 2 V 1 - 1 mA	0.3+j0.04		
Output Admittance	Y _{oe}	f = 1 MHz, V _{CE} = 3 V, I _C = 1 mA	0.001+j0.03	•	
Reverse Transfer Admittance	Y _{re}		See curve	•	
Gain-Bandwidth Product	fT	V _{CE} = 3 V, I _C = 3 mA	550		9
Emitter-to-Base Capacitance	CEB	V _{EB} = 3 V, I _E = 0	0.6	pF	
Collector-to-Base Capacitance	C _{CB}	V _{CB} = 3 V, I _C = 0	0.58	pF	•
Collector-to-Substrate Capacitance	CCI	V _{CS} = 3 V, I _C = 0	2.8	pF	•

Table I - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits*

Electrical Characteri	stics, at TA = 1	25 ⁰ C For Each Transistor	(Except	where of	therwise in	dicated)
Characteristics	0	Test Conditions		Units		
Characteristics	Symbol	Test Conditions	Min.	Max.	Max.△	Units
Emitter-to-Base Breakdown Voltage	V _{(BR)EB0}	$I_E = 10\mu A, I_C = 0$ (Except Q ₅)	5		±0.5	٧
Collector-Cutoff Current	^I CE0	V _{CE} = 10V, I _B = 0	•	0.5	±0.15	μΑ
Input Current	l ₁	I _C = 1mA, V _{CE} = 3V	5	25	±3	μ Α
Base-to-Emitter Voltage	V _{BE}	I _C = 1mA, V _{CE} = 3V	0.6	0.8	±0.10	٧

^{*}Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.

Level 3 requires pre burn-in test only. The burn-in and operating life test circuit is shown in Fig. 6.




Fig. 2—Typical static base-to-emitter voltage characteristic and input offset voltage for differential pair and paired isolated transistors vs emitter current.




Fig. 3—Typical input offset voltage characteristics for differential pair and paired isolated transistors vs ambient temperature.

Table II - Final Electrical Tests (For each transistor unless otherwise indicated)

			Li		Indicate	d Temp			
Characteristics	Symbol	Test Conditions		Minimum			Maximu		Units
			-55	+25	+125	-55	+25	+125	
STATIC									
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	$I_{C} = 10\mu A, I_{E} = 0$		20	-		-		٧
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0		15	-	•		-	٧
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_{C} = 10\mu A$, $I_{CI} = 0$		20	-	•	-	-	٧
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10μA, I _C = 0 (Except 05)		5	-	-	-	-	٧
Collector-Cutoff Current	I _{CBO}	V _{CB} = 10V, I _E = 0	·	-	-	-	40	-	nΑ
Collector-Cutoff Current	^I CE0	V _{CE} = 10V, I _B = 0	-		-	-	0.5	100	μΑ
Static Forward		$\Gamma_{\rm C} = 10 \text{mA}$		30			-	-	
Current-Transfer Ratio	h _{FE}	$V_{CE} = 3V \begin{cases} I_{C} = 10mA \\ I_{C} = 1mA \\ I_{C} = 10\mu A \end{cases}$	18	40 15	45	-	-	-	-
Input Offset Current for Differential Pair	101-	V _{CE} = 3V, I _C = 1mA			-	-	2	-	μ Α
Base-to-Emitter Voltage	V _{BE}	$V_{CE} = 3V \begin{cases} I_{C} = 10mA \\ I_{C} = 1mA \end{cases}$	0.7	0.6	0.4	1.0	1.0	0.7	٧
Input Offset Voltage for Differential Pair	V _{BE1} -	V _{CE} = 3V, I _C = 1mA	-	-	•	•	5	-	mV
Input Offset Voltage for Isolated Transistors	v ₁₀	V _{CE} = 3V, I _C = 1mA	-	-	-	-	5		mV
Collector-to-Emitter Saturation Voltage	V _{CES}	I _B = 1mA, I _C = 10mA				-	0.5		٧




Fig. 4 — Typical gain-bandwidth product vs collector current.




Fig. 5 — Typical normalized forward current-transfer ratio, short-circuit input impedance, opencircuit output impedance, and open-circuit reverse voltage-transfer ratio vs collector current.

Table III - Group A Electrical Sampling Inspection

Characteristics	Symbol	Test Conditions		ts for I	ndicate	•	peratur Maximi		Units
	-		-55	+25	+125	-55	+25	+125	
STATIC								l	
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	I _C = 10,:A, I _E = 0	-	20		-	-	-	٧
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0	-	15		-	-	-	٧
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	IC = 10/4A, ICI = 0	-	20	-	-	-	-	٧
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10µA, I _C = 0 (Except Q ₅)		5	-	-	-	-	v
Collector-Cutoff Current	СВО	V _{CB} = 10V, I _E = 0			-	-	40	-	пA
Collector-Cutoff Current	I _{CEO}	V _{CE} = 10V, I _B = 0	-		-	-	0.5	100	μA
		(C = 10mA		30	•	-	-	-	-
Static Forward Current-Transfer Ratio	h _{FE}	V _{CE} = 3V- I _C = 1mA	18	40	45		-	200	_
		(I _C = 10µA	-	15	-	-	-	-	_
Input Offset Current for Differential Pair, (Q $_1$, Q $_2$)	10 ₁ -10 ₂	V _{CE} = 3V, I _C = 1mA	-	-	-		-	2	μA
Part Frillian Mallana	,,	V _{CE} = 3V, I _C = 1mA	0.7	0.6	0.4	1.0	0.8	0.70	٧
Base-to-Emitter Voltage	V _{BE}	V _{CE} = 3V, I _C = 10mA			-	-	1.0	-	٧
Input Offset Voltage for Differential Pair, (Q $_1$, Q $_2$)	VBE1-VBE2	V _{CE} = 3V, I _C = 1mA		-		-	5	-	mV
Input Offset Voltage for Isolated Transistors $Q_3 - Q_4 , Q_4 - Q_5 , Q_5 - Q_3 $	V ₁₀	V _{CE} = 3V, I _C = 1mA		-			5		mV
Collector-to-Emitter Saturation Voltage	V _{CES}	IB = 1mA, IC = 10mA	-		-	-	0.5	-	٧
DYNAMIC									
Gain-Bandwidth Product (Q ₃)	f _T	V _{CE} = 3V, I _C = 3mA, f = 100 MHz	-	300	-	-	-	-	MHz

Table IV - Group C Electrical Characteristics Sampling Tests $(T_A = 25^{\circ}C, V_{CC} = +6 V, V_{EE} = -6 V)$

Characteristic	Chal	Took Oundiking	Li	11	
CHAIACLEFISLIC	Symbol	Test Conditions	Min.	Max.	Units
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	EBO $\begin{array}{c} I_{\text{E}} = 10 \ \mu \text{ A} \\ I_{\text{C}} = 0 \\ (\text{Except Q5}) \end{array}$		-	V
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1 mA I _B = 0	15	-	٧
Collector-Cutoff Current	ICEO	V _{CE} = 10 V I _B = 0		0.5	μΑ
Input Current	-11	V _{CE} = 3 V I _C = 1 mA	5	25	μ A
Base-to-Emitter Voltage	V _{BE}	V _{CE} = 3 V I _C = 1 mA	0.6	0.8	٧





Fig. 6 — Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CA3049/. . .



High-Reliability Dual High-Frequency Differential Amplifier

For Low-Power Applications at Frequencies up to 500 MHz in Aerospace, Military and Critical Industrial Equipment

Features:

- Power Gain 23 dB (typ.) at 200 MHz
- Noise Figure 4.6 dB (typ.) at 200 MHz
- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs


RCA-CA3049 "Slash" (/) Series type is a high-reliability linear integrated circuit dual high-frequency differential amplifier intended for low-power applications at frequencies up to 500 MHz in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3049 described in Data Bulletin File No. 611 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3049 Slash (/) Series type is supplied in the 12-lead TO-5 style package ("T" suffix) or in chip form ("H" suffix).

Applications

- VHF amplifers
- VHF mixers
- Multifunction combinations RF/Mixer/Oscillator;
 Converter/IF
- IF amplifiers (differential and/or cascode)
 - Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Balanced mixers
- Synthesizers
- Balanced (push-pull) cascode amplifiers
- Sense amplifiers



9 6 5 4 9 04 SUBSTRATE 9

9205-15245

Fig. 1 - Schematic Diagram

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

DUMED	DISSIPATION, P.	

Any one transistor	300
Total package	600
For T _A > 55°C Derate at: 5 n	ıW/ ^o c
TEMPERATURE RANGE:	,
Operating	-125°C
Storage	-150°C

LEAD TEMPERATURE (During Soldering):

At distance 1/16 ±1/32" (1.59 mm ±0.79 mm)

The following ratings apply for each transistor in the devices

Collector-to-Emitter Voltage, VCEO	15	V
Collector-to-Base Voltage, VCBO	20	V
Collector-to-Substrate Voltage, VCIO*	20	V
Emitter-to-Base Voltage, VEBO	5	V
Collector Current, IC	50	mA

*The collector of each transistor of the CA3049T is

isolated from the substrate Ly an integral diode. The substrate (terminal 9) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.





Fig. 2 - Static characteristics test circuit



L₁, L₂ — Approx. 1/2 Turn #18 Tinned Copper Wire, 5/8" Dia. C₁, C₂ — 15 pF Variable Capacitors (Hammarlund, MAC-15; or Equivalent)

All Capacitors in µF Unless Otherwise Indicated
All Resistors in Ohms Unless Otherwise Indicated
Fig. 3 – 200 MHz cascode power gain and noise figure test circuit.

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

011404075010710		7557 001151510110		UNITS			
CHARACTERISTIC	SYMBOL	TEST CONDITIONS at T _A = 25°C	MIN.	MAX.	MAX. ∆	UNITS	
Input Bias Current Q1, Q2, Q5, Q6	i _t	I ₃ = I ₉ = 2mA V ⁺ = +6 V	-	25.2	±6	μΑ	
Input Bias Current Q3, Q4	1,	I I ₃ = I ₉ = 2mA V ⁺ = +6 V	_	50.4	±12	μΑ	
Emitter-to Base Breakdown Voltage Q3, Q4	v _{EBO}	ι _Ε = 10μΑ ι _C = 0	-5.3	-	±1.0	٧	
Collector Cutoff Current Q1 to Q6	СВО	V _{CB} = 10 V I _E = 0	-	95	±50	nA	

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 9.

ELECTRICAL CHARACTERISTICS at TA = 25°C

CHARACTERISTICS	SYMBOLS	TEST COND	ITIONS	LIMITS CA3049T TYP.	UNITS
STATIC CHARACTERISTICS					
For Each Differential Amplifier	· · · · · · · · · · · · · · · · · · ·	·			
Input Offset Voltage	VIO			0.25	mV
Input Offset Current	10	13 = 19 = 2 mA		0.3	μА
Input Bias Current	¹ IB			13.5	μΑ
Temperature Coefficient Mag- nitude of Input-Offset Voltage	ΔV _{IO} ΔΤ		-,	1.1	μV/°C
For Each Transistor					
DC Forward Base-to- Emitter Voltage	V _{BE}	V _{CE} = 6 V I _C = 1 mA		774	m∨
Temperature Coefficient of Base-to-Emitter Voltage	ΔV _{BE} ΔΤ	V _{CE} = 6 V, 1 _C =	= 1 mA	-0.9	mV/°C
Collector-Cutoff Current	¹ СВО	V _{CB} = 10 V, I _E	= 0	0.0013	nA
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1 mA, I _B =		24	V
Collector-to-Base Breakdown Voltage	V(BR)CBO	I _C = 10 μA, I _E	= 0	60	v
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I _C = 10 μA, I _B	= 0, I _E = 0	60	V
Emitter-to-Base Breakdown Voltage	V(BR)EBO	l _E = 10 μA, l _C	= 0	7	v
DYNAMIC					
CHARACTERISTICS		(4001(II B	- 500 O	T	
1/f Noise Figure (For Single Transistor)	NF	f = 100 K Hz, R I _C = 1 mA	S - 200 22	1.5	dB
Gain-Bandwidth Product	,			1.05	CU
(For Single Transistor)	fT	V _{CE} = 6 V, I _C =	= 5 MA	1.35	GHz
Collector-Base Capacitance	ССВ	I _C = 0	V _{CB} = 5V	0.28 0.28	pF pF
Collector-Substrate Capacitance	CCI	I _C = 0	V _{Cl} = 5V	1.65	pF
For Each Differential Amplifier			1		
Common-Mode Rejection Ratio	CMR	$l_3 = l_9 = 2 \text{ mA}$		100	dB.
AGC Range, One Stage	AGC	Bias Voltage = -		75	dB
Voltage Gain, Single-Ended Output	Α	Bias Voltage = - f = 10 MHz		22	dB
Insertion Power Gain	G _p	f = 200 MHz	Cascode	23	dB
Noise Figure	NF	V _{CC} = 12V	Cascode	4.6	dB
Input Admittance	Y ₁₁	For Cascode Configuration	Cascode	1.5 + j 2.45	mmho
		$1_3 = 1_9 = 2 \text{ mA}$	Diff.Amp.	0.878 + j 1.3	
Reverse Transfer Admittance	Y ₁₂	For Diff. Amplifier Configuration	Cascode	0 - j 0.008	mmho
		13 = 19 = 4mA	Diff.Amp.	0 - j 0.013	
Forward Transfer Admittance	Y ₂₁	(each collector	Cascode	17.9 - j 30.7	mmho
Output Admittance	Y ₂₂	I _C ≃ 2mA)	Diff. Amp. Cascode	- 10.5 + j 13 - 0.503 - j 15	mmho
Catput Admittance	. 22		Diff.Amp.	0.071 + j 0.62	1,

Table II - Final Electrical Tests

		TEST CONDITIONS		S FOR IN	IDICATE				UNITS
CHARACTERISTIC	SYMBOL				+125	-55	HAXIMUI +25		
STATIC (Each Differential Amplifer)									
Input Offset Voltage	v _{io}		-	-	-	7	5	7.5	mV
Input Offset Current	110	I ₃ = I ₉ = 2mA V ⁺ = +6 V	-	-	-	9	3	3	μА
Input Bias Current	11	I ₃ = I ₉ = 2mA V ⁺ = +6 V	-	-	-	41	25.2	18	μА
Collector Cutoff Current	СВО	V _{CB} = 10 V, I _E = 0	-	-	-	-	100	-	nA
Forward Base-to- Emitter Voltage	V _{BE}	V _{CE} = 6V, I _C = 1mA	-	-	-	-	874	-	mV
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0	-	15	-	-	_	-	v
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	I _C = 10μA, I _E = 0	-	20	-	-	-	_	v
Collector-to-Sub- strate Breakdown Voltage	V _(BR) CIO	I _C = 10μΑ, I _B = I _E = 0	-	20	_	-	-	-	v
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	I _E = 10μΑ, I _C = 0	-	5	-	_	_	-	v

		TEST CONDITIONS	LIMITS FOR INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	SYMBOL			MINIMUN	1		MAXIMU		UNITS	
			-55	+25	+125	-55	+25	+125	j	
Dynamic]	T		

Table IV – Group C Electrical Characteristics Sampling Tests ($T_{\Delta} = 25^{\circ}$ C)

		TEST CONDITIONS	LI	MITS	
CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNITS	
Input Offset Voltage	VIO		_	5	mV
Input Bias Current Q ₁ , Q ₂ , Q ₅ , Q ₆	lį	I3 = I9 = 2 mA, V+ = +6 V	-	25.2	μΑ
Input Bias Current Q3, Q4	ij	I3 = I9 = 2 mA, V+ = +6 V	_	50.4	μΑ
Power Gain	PG		19	26	dB




Fig. 4 - Input offset voltage vs. emitter current.




Fig. 5 - Input bias current vs. emitter current.




Fig. 6 - Voltage gain vs. dc bias voltage.




Fig. 7 - Voltage gain vs. frequency.




Fig. 8 — Gain-bandwidth product vs. collector current.





Fig. 9 — Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CA3058/...



High-Reliability Zero - Voltage Switch

For 50/60 and 400-Hz Thyristor Control Applications
In Aerospace, Military and Critical Industrial Equipment

Features:

- 24 V, 120 V, 208/230 V, 277 V at
 50 60, or 400 Hz operation
- Differential input
- Low balance input current (max.)1µA
- Built-in protection circuit for opened or shorted sensor (term. 14)
- Sensor range (R_X) 2 to 100 kΩ
- DC mode (term 12)
- External trigger (term. 6)
- External inhibit (term. 1)
- DC supply volts (max.) 14

Applications

- Relay control
 Heater control
 Photosensitive control
- Valve control Lamp control Power one-shot control
- Synchronous switching of flashing lights
- On-off motor switching
- Differential comparator with self-contained power supply for industrial applications
- For detailed application information, see application note 1CAN-6182 "Applications of RCA Integrated Circuit Zero-Votlage Switches (CA3058, CA3059, CA3079)"

RCA-CA3058 "Slash" (/) Series type is a high-reliability linear integrated circuit Zero-Voltage Switch designed to control a thyristor in a variety of ac power switching applications for ac input voltages of 24 V, 120 V, 208/230 V, and 277 V at 50/60 and 400 Hz. It is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3058 described in Data Bulletin File No. 490 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3058 Slash (/) Series type is supplied in the 14-Lead dual-in-line ceramic package ("D" suffix), or in chip form ("H" Suffix).

AC Input Voltage	Input Series	Dissipation Rating
(50/60 to 400 Hz)	Resistor (R _S)	for R _S
V AC	k Ω	W
24	2	0.5
120	10	2
208/230	20	4
277	25	5




Fig. 1-Functional block diagram.

MAXIMUM RATINGS, Absolute Maximum Values, at $T_A = 25^{\circ}C$	Ambient Temperature Range:
DC Supply Voltage (between Terms. 2 and 7) 14 V	Operating55 to +125°C
DC Supply Voltage (between Terms. 2 and 8) \dots 14 \vee	Storage65 to +150°C
Peak Supply Current (Terms. 5 and 7)	Lead Temperature (During soldering) At distance 1/16 ±1/32 inch (1.59 ±0.79 mm)
Power Dissipation: Up to $T_A = 75^{\circ}C - \cdots - 700 \text{ mW}$ Above $T_A = 75^{\circ}C - \cdots - 100 \text{ Derate Linearly 8 mW/°C}$	from case for 10 seconds max. 265
MAXIMUM VOLTAGE RATINGS of TA = 25°C	MAXIMUM CURRENT RATINGS
TERM- INAL 1 2 3 4 5 6 7 8 9 10 11 12 13 NO. Note Note 3	This chart gives the range of voltages which can be applied to the terminals mA mA

		-				05 4	А	-								KAI	INGS
TERM- INAL NO.	1 Note 3	2	3	4	5 Note	6 Note	7	8	9	10	11	12 Note	13	14 Note. 2,3	This chart gives the range of voltages which can be applied to the terminals	I _{IN} mA	I _{OUT}
1 Note 3		٢	*	*	*	15 0	10 -2	*	*	٠	*	,	*	*	listed horizontally with respect to the terminals listed vertically. For example,	10	0.1
2			0 -15	0 -15	2 -14	0 -14	0 -14	0 -14	0 -14	0 -14	0 -14	*	0 -14	0 -14	the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2 to -10 volts.	150	10
3				0 -15	*	*	*	*	*	*	*	*	*	*	Note 1 — Resistance should be inserted between Term, 5 and external supply or	*	*
4					*	2 -10	*	*	*	*	*	*	*	*	line voltage for limiting current into Term. 5 to less than 50 mA.	0.1	150
5 Note 1						<u> </u>	7 -7	*	*	*	*	*	*	*	Note 2 – Resistance should be inserted	50	10
6 Note 3							14 0	*	*	*	*	*	*	*	between Term. 14 and external supply for limiting current into Term. 14 to	*	*
7								*	14 0	*	20 0	2.5 -2.5	14 0	6 -6	less than 2mA.	*	*
8									10 0	*	*	*	*	*	NOTE 3: For the CA3079 indicated terminal is internally connected and therefore,	0.1	2
9										*	*	*	*	*	should not be used.	*	*.
10											*	٠	*	*		*	*
11												ŀ	*	*		*	*
12 Note 3													*	*	Voltages are not normally applied between these terminals; however, voltages appear –	30	50
13														*	ing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.	*	*
14 Note 3															terminais are not exceeded.	2	2

Table I - Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

		TEST CONDITIONS				
CHARACTERISTIC	SYMBOL	at T _A = 25°C	MIN.	MAX.	MAX. Δ	UNITS
DC Supply Voltage	Vs	R _s = 10 kΩ, I _L = 0	6.0	7.0	±0.2	v
Output Leakage Current (Inhibit Mode)	14		-	10	±0.5	μА
Peak Output Current (Pulsed) With Internal Power Supply	I _{OM} (4)	Terminal 3 Open, V _{GT} =0	50	-	±10	mA
Input Bias Current	l _l		-	1.0	±0.2	μА

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits Level /3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 8.

ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise) All voltages are measured with respect to Terminal 7.

		TEST CONDITIONS		
		T _A = 25°C	1	
		(Unless Indicated Otherwise)	LIMITS	UNITS
CHARACTERISTIC	SYMBOL			
			<u> </u>	
			Тур.	
For Operating at 120V rms, 50-6	0 Hz (AC L	ine Voltage)		
DC Supply Voltage:			l i	
Inhibit Mode At 50/60 Hz		R _S = 10 k Ω, I _L = 0	6.5	٧
At 400 Hz		R _S = 10 k Ω, I _L = 0	6.8	${v}$
At 50/60 Hz		R _S = 5 k Ω, I _L = 2 mA	6.4	$\frac{1}{\sqrt{v}}$
Pulse Mode	i i	115 3 K 12, 1 L 2111/1	H	<u>`</u>
At 50/60 Hz	٧s	R _S = 10 k Ω, IL = 0	6.4	V
At 400 Hz	'3	R _S = 10 k Ω, I _L = 0	6.7	v
At 50/60 Hz		Rs = $5 k \Omega$, $I_L = 2 mA$	6.3	V
Gate Trigger Current	IGT(4)	Terms 3 and 2 connected, VGT=1V	105	mA
Peak Output Current (Pulsed):		rame and 2 commence, rg r		
With Internal Power Supply	[Term. 3 open, Gate Trigger Voltage		
		(V _{GT}) = 0	84	mΑ
	lom(4)	Terms.3 and 2 connected, Gate Trigger		
		Voltage (VGT) = 0	124	mΑ
With External Power Supply		Term. 3 open, V + = 12V, V _{GT} = 0	170	mA
	IOM(4)	Terms 3 and 2 connected $V^+ = 12V$,		
		V _{GT} = 0	240	mA
			0.485	-
Inhibit Input Ratio:	V9/V2	Voltage Ratio of Term. 9 to 2	0.485	
	 			
Total Gate Pulse Duration: For positive dv/dt	ĺ			
50-60 Hz	tp	C _{EXT} = 0	100	μs
400 Hz	tp	CEXT = 0, REXT = ∞	12	μs
For negative dv/dt		-LAT -/LAT		
50-60 Hz	tN	C _{EXT} = 0	100	μs
400 Hz	tN	C _{EXT} = 0, R _{EXT} = ∞	10	μs
Pulse Duration After Zero				
Crossing (50-60Hz):		0=11==0		
For positive dv/dt For negative dv/dt	tp1	C _{EXT} = 0 R _{EXT} = ∞	50 60	μs
	tN1	"[[]	00	μs
Output Leakage Current Inhibit Mode:	14		0.001	μA _
Input Bias Current:]		T	
	11		220	nΑ
Common-Mode Input				
Voltage Range	VCMR	Terms. 9 and 13 connected	1.5 to 5	V
	ı]	,	

[#]Required voltage change at Term.13 to either turn OFF the triac when ON or turn ON the triac when OFF.

The values given in the Electrical Characteristics Chart at 120V also apply for operation at input voltages of 24V, 208/230V, and 277V accept for Pulse Duration. However, the series reistor (Rg) must have the indicated value, shown in the chart in Fig. 1, for the specified input voltage.




Fig. 2—Schematic diagram of CA3058 zero-voltage switch. For functional block diagram see Fig. 1.

Table II — Final Electrical Tests and Group A Electrical Sampling Inspection

CHARACTERISTIC	SYMBOL	TEST CONDITIONS f = 50/60 Hz	LIMITS	UNITS					
CHAHACTEMOTIC	STINDOL		-55	+25	+125	-55	+25	+125	1
DC Supply Voltage	Vs	R _s = 10 kΩ, I _L = 0	5.5	6.0	5.5	7.5	7.0	7.5	v
Output Leakage Current (Inhibit Mode)	14		-	_	_	20	10	20	μА
Input Bias Current	11		-	_	_	1.0	1.0	1.0	μА
Inhibit Input Ratio	V _G /V _Z	Voltage ratio of terminal 9 to terminal 2.	0.450	0.465	0,450	0.520	0.520	0.520	
Peak Output Current		Terminal 3 open, V _{GT} = 0	T -	50	_	_	_	_	mA
(Pulsed) With Internal Power Supply	¹ ОМ (4)	Terminals 2 and 3 shorted, VGT = 0	-	90	_	-	_	_	mA

Table III - Group C Electrical Characteristics Sampling Tests (TA = 25°C)

CHARACTERISTIC	0,445	TEST CONDITIONS	Li		
	SYMBOL	f = 50/60 Hz	MIN.	MAX.	UNITS
DC Supply Voltage	V _s	$R_s = 10 k\Omega, I_L = 0$	5.9	7.1	V
Output Leakage Current (Inhibit Mode)	14		_	11	μА
Peak Output Current (Pulsed) With Internal Power Supply	^I OM (4)	Terminal 3 Open, V _{GT} = 0	. 45	-	mA
Input Bias Current	l _l		-	1.2	μΑ




Fig. 3a-DC supply voltage test circuit




Fig. 3c-DC supply voltage vs. external load current




Fig. 5a—Peak output (pulsed) and gate trigger current with internal power supply test circuit




Fig. 3b-DC supply voltage vs. TA




Fig. 4-Gate trigger current vs. gate trigger voltage




Fig. 5b-IOM vs. TA




Fig. 6a—Peak output current (pulsed) with external power supply test circuit




Fig. 6b-IOM vs. external power supply voltage




Fig. 6c-IOM with external power supply vs. TA




Fig. 7-Operating regions for built-in protection circuit





Fig. 8-Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash (/) Series CA3078A/ . . .



High-Reliability Micropower Operational Amplifier

For Applications in Aerospace, Military, and Critical Industrial Equipment

- Low standby power: as low as 700 nW
- Wide supply voltage range: ±0.75 to ±15 V
- High peak output current: 6.5 mA min.
- Adjustable quiescent current
- Output short-circuit protection

Applications:


- Portable electronics
- Medical electronics
- Instrumentation
- Telemetry

The CA3078A "Slash" (/) Series types are high-reliability linear integrated circuit operational amplifiers intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type CA3078A described in Data Bulletin File No. 535 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, and /4 — which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels — /M, /N, and /R. These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3078AS and CA3078AT can deliver milliamperes of current yet only consume microwatts of standby power. Their operating points are externally adjustable and frequency compensation may be accomplished with one external capacitor. The CA3078AS and CA3078AT provide the designer with the opportunity to tailor the frequency response and improve the slew rate without sacrificing power. Operation with a single 1.5-volt battery is a practical reality with these devices.

The CA3078A is supplied in the standard 8-lead TO-5 package ("T" suffix), the 8-lead dual-in-line formed-lead "DIL-CAN" package ("S" suffix), or in chip form ("H" suffix).



NOTE: PIN 8 IS INDICATED BY THE CASE INDEX TAB 92CS-17552RI

Fig. 1—Functional diagram of the CA3078AS and CA3078AT,

MAXIMUM RATINGS,

Absolute Maximum Values at $T_A = 25^{\circ}C$

 Operating
 -55 to +125°C

 Storage
 -65 to +150°C

 LEAD TEMPERATURE (During Soldering):

At distance 1/16 ± 1/32 in.
(1.59 ± 0.79 mm) from case

*Short circuit may be applied to ground or to either supply.

+300°C

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$ Typical Values Intended Only for Design Guidance

	TYPICAL	. VALUES		
	CA3	078A		
CHARACTERISTIC SYMBOLS	$V^{+} = +1.3V,$ $V^{-} = -1.3V$ $R_{SET} = 2 M\Omega$ $I_{Q} = 10 \mu A$	V^{+} = +0.75 V, V^{-} = -0.75 V R_{SET} = 10 MΩ I_{Q} = 1 μ A	CHARACTERISTICS CURVES Fig.	UNITS
VIO	0.7	0.9		mV
110	0.3	0.054	_	nΑ
IIB	3.7	0.45	4, 10	nA
AOL	84	65	_	dB
Ia	10	1	-	μΑ
PD	26	1.5	_	μW
VOPP	1.4	0.3		V
VICR	-0.8 to +1.1	-0.2 to +0.5	_	v
CMRR	100	90	-	dB
I _{OM} ±	12	0.5	7	mA
△V _{IO} /△V [±]	20	50	-	μV/V

Typical Values Intended Only for Design Guidance, at $T_A = 25^{\circ}C$ and $V^+ = +6$ V, $V^- = -6$ V

CHARACTERISTIC	SYMBOLS		CA30			
		TEST CONDITIONS	$R_{SET} = 5.1 \text{ M}\Omega$ $I_Q = 20 \mu\text{A}$	$R_{SET} = 1 M\Omega$ $I_{Q} = 100 \mu A$	UNITS	
Input Offset Voltage Drift	△V _{IO} /△T _A	R _S ≤ 10 KΩ	5	6	μV/oC	
Input Offset Current Drift	Δν _{ΙΟ} /Δτ _Α	R _S ≤ 10 KΩ	6.3	70	pA/ºC	
Open-Loop Bandwidth	BWOL	3dB pt.	0.3	2	kHz	
Slew Rate:						
Unity Gain	SR	See Fig. 11	0.027	0.04	V/μs	
Comparator	Sn		0.5	1.5	γ/μς	
		10% to 90%				
Transient Response		Rise Time	3	2.5	μs	
Input Resistance	RĮ		7.4	1.7	MΩ	
Output Resistance	RO		1	0.8	ΚΩ	
Equiv. Input Noise Voltage	eN(10 Hz)	R _S = 0	40	_	nV/√H	
Equiv. Input Noise Current	i _N (10 Hz)	$R_S = 1 M\Omega$	0.25	_	pA/√H	

Table I. Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits-ELECTRICAL CHARACTERISTICS, at $T_A=25^{o}C$, $V^{+}=+6~V$, $V^{-}=-6~V$

		TEST				
CHARACTERISTIC	SYMBOL	CONDITIONS	MIN.	MAX.	MAX.△	UNITS
Input Offset Voltage	VIO	R _S = ≤ 10K	_	3.5	±1	mV
Input Offset Current	110		-	2.5	±0.4	nA
Input Bias Current	I _I		-	12	±1.5	nA
Maximum Output Current	IOM+ or IOM-		6.5	-	±1	mA

Levels /1 and /2 require pre burn-in electrical post burn-in electrical tests, and delta limits.
 Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 18.

Table II Final Electrical Tests and Group A Sampling Inspection

		TEST CONDITIONS			LIMITS Rest = 5.1 $M\Omega$ $I_Q = 20 \mu A$					-	
CHARACTERISTIC	SYMBOL	V+			MINIMUM		MAXIMUM			UNITS	
		& V-	R _S KΩ	R _L	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	v _{io}	A	≤10	-	_	_	-	4.5	3.5	4.5	mV
Input Offset Current	lio		_	-	_	_	-	5	2.5	5	nA
Input Bias Current	I _{IB}		_	_	-	_	-	50	12	50	nA
Open-Loop Diff. Voltage Gain	A _{OL}		_	≥10	90	92	90	_	-	_	dB
Total Quiescent Current	lα		_	-	-	-	_	45	25	45	μΑ
Device Dissipation	P _D		_	-	_	-	-	540	300	540	μW
Maximum Output Voltage	V _{OM}	6	-	≥10	±5	±5.1	±5	_	-	-	٧
Common-Mode Input Voltage Range	V _{ICR}		≤10	_	-5 to +5	-5 to +5	-5 to +5	-	_	-	٧
Common-Mode Rejection Ratio	CMRR		≤10	_	_	80	_	_	_	_	dB
Maximum Output Current	IOM+ or IOM-		_	_	6.5	6.5	6.5	30	30	30	mA
Input Offset Voltage Sensitivity: Positive	$\Delta V_{1O}/\Delta V^{+}$		≤10	_	_	76	_		_	_	///
Negative	ΔV _{IO} /ΔV ⁻	V	~10	_	_	76	_	-	_	1	μV/V
					$R_{SET} = 13M\Omega$, $I_{Q} = 20 \mu A$						
Input Offset Voltage	V _{IO}	A	≤10	_	_	-	_	4.5	3.5	4.5	mV
Open-Loop Diff. Voltage Gain	A _{OL}		_	≥10	88	92	88				dB
Total Quiescent Current	Ια	15	_	_	-	_	-	50	30	50	μΑ
Device Dissipation	P _D			_	_	_		1350	750	1350	μW
Maximum Output Voltage	V _{OM}			≥10	±13.5	±14.1	±13.5	_	_	_	٧
Common-Mode Rejection Ratio	CMRR		≤10	_	_	80	_	_	_	_	dB
Input Bias Current	I _{IB}		_	_	_	-	_	55	14	55	nA
Input Offset Current	110] ♥	_	_	-	-	-	5.5	2.7	5.5	nA




Table III. Group C Electrical Characteristics Sampling Tests at TA = +25°C

		cc	TEST INDITIONS			MITS	
		V+ and				= 5.1 MΩ 20 μA	
CHARACTERISTIC	SYMBOL	V-	RS	RL	MIN.	MAX.	UNITS
Input Offset Voltage	VIO	A	≤ 10 KΩ		_	4.5	mV
Input Offset Current	110	7			-	4	nA
Input Bias Current	l _l	6			_	28	nA
Open-Loop Differential Voltage Gain	AOL			≥ 10 KΩ	84	_	dB
Maximum Output Voltage	V _{OM}	₩		≥ 10 KΩ	±4.0	_	V
			RSET	= 13 mΩ I	Q = 20 μΑ		
Input Offset Voltage	VIO	A	≤ 10 KΩ		-	4.5	mV
Large-Signal Voltage Gain	AOL	15		≥ 10 KΩ	84	_	dB
Maximum Output Voltage	VoM	V		≥ 10 KΩ	±10	_	V




Fig. 3—Input offset voltage vs. total quiescent current.




Fig. 4—Input bias current vs. total quiescent current.

0.001

92CS-19637

TYPICAL CHARACTERISTICS (Cont'd)

1000





Fig. 5—Open-loop voltage gain vs. total quiescent current,



AMBIENT TEMPERATURE (TA)=25 °C

RSET CONNECTED BETWEEN TERMINAL




Fig. 7-Maximum output current vs. total quiescent current.




Fig. 8—Output voltage swing vs. total quiescent current.




Fig. 9—Open-loop voltage gain vs. frequency for $I_Q = 20 \mu A - CA3078A$.




Fig. 10-Input bias current vs. temperature.

TYPICAL CHARACTERISTICS (Cont'd)




Fig. 11—Slew rate vs. closed-loop gain for $I_Q = 20 \mu A - CA3078A$.

IOOC 3 PHASE-COMPENSATION CAPACITOR CAPACITOR COMPENSATION CIBETWEEN TERMINALS I & 8) CAPACITOR-RESISTOR COMPENSATION SUPPLY VOLTS: $V^+ = +6$, $V^- = -6$ QUIESCENT CURRENT $I(Q) = 20 \mu A$ AMBIENT TEMPERATURE $I(\Delta) = 25^{\circ} C$ LOAD IMPEDANCE: $R_{L} = 10 \text{ KI}$, $C_{L} = 100 \mu F$ FEEDBACK RESISTANCE $(R_{P}) = 0.1 \text{ M}\Omega$ QUIPUT VOLTAGE $(V_{QPP}) = 100 \text{ m}V$ R1-C1 BETWEEN TÉRMÍNALS I 8.8) R₁ DETERMINED FOR TRANSIENT RESPONSE WITH 10% OVERSHOOT ON A 100 mV OUTPUT SIGNAL (R1 x C1 = 2 x 10.6) 70 20 30 40 50 60 CLOSED-LOOP NONINVERTING VOLTAGE GAINdB 19.1 29.7 40 50 60 70 CLOSED-LOOP INVERTING VOLTAGE -- dB 92CS-19590

Fig. 12—Phase compensation capacitance vs. closed-loop gain — CA3078AT.


OPERATING CONSIDERATIONS

Compensation Techniques

The CA3078A can be phase-compensated with one or two external components depending upon the closed-loop gain, power consumption, and speed desired. The recommended compensation is a resistor in series with a capacitor connected from terminal 1 to terminal 8. Values of the resistor and capacitor required for compensation as a function of closed loop gain are shown in Fig. 12. These curves represent the compensation necessary at quiescent NON-INVERTING

currents of 20 μ A and 100 μ A, respectively, for a transient response with 10% overshoot. Fig. 11 shows the slew rates that can be obtained with the two different compensation techniques. Higher speeds can be achieved with input compensation, but this increases noise output.

Compensation can also be accomplished with a single capacitor connected from terminal 1 to terminal 8, with speed being sacrificed for simplicity. Table 4 gives an indication of slew rates that can be obtained with various compensation techniques at quiescent currents of 20 μA and 100 μA .



Value of RB required to have a null adjustment range of ±7.5 mV $R_B \approx \frac{R_T V^4}{7.5 \times 10^{-3}}$ assuming $R_B >> R_T$

Fig. 14—Inverting 20-dB amplifier circuit.




Fig. 15-Non inverting 20-dB amplifier circuit.

9203-25165

Fig. 13-Offset voltage null circuits,




Fig. 16—Transient response and slew-rate, unity gain (inverting) test circuit.

Fig. 17—Slew-rate, unity gain (non-inverting) test circuit.

≶_{RSET}

Table IV. Unity-gain slew rate vs. compensation — CA3078A

SUPPLY VOLTS: $V^+ = 6$, $V^- = -6$

OUTPUT VOLTAGE (V_O) = ± 5 V LOAD RESISTANCE (R_L) = $10 \text{ k}\Omega$

TRANSIENT RESPONSE: 10% OVERSHOOT FOR AN OUTPUT VOLTAGE OF 100 mV

AMBIENT TEMPERATURE (T_A) = 25°C

	UNI	TY GAIN	I (INVER	TING) Fi	g. 16	UNITY GAIN (NON-INVERTING) Fig. 17				
COMPENSATION TECHNIQUE	R1	C1	R2	C2	SLEW RATE	R1	C1	R2	C2	SLEW RATE
CA3078AT - IQ = 20 μA	kΩ	рF	kΩ	μF	V/μs	kΩ	pF	kΩ	μF	V/μs
Single Capacitor	0	300	∞	0	0.0095	0	800	∞	0	0.003
Resistor & Capacitor	14	100	∞	0	0.027	34	125	∞	0	0.02
Input	∞	0	0.644	0.156	0.29	∞	0	0.77	0.4	0.4





Fig. 18-Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CA3080/..., CA3080A/...



High-Reliability Operational Transconductance Amplifiers Gateable-Gain Blocks

For Applications In Aerospace, Military and Critical Industrial Equipment Features:

- Slew rate (unity gain, compensated): 50 V/μs
- Adjustable power consumption: 10 μW to 30 mW
- Flexible supply voltage range: ±2 V to ±15 V
- Fully adjustable gain: 0 to gmRL limit
- Tight gm spread: CA3080 (2:1), CA3080A (1.6:1)
- Extended gm linearity: 3 decades
- Hermetic package: 8-lead TO-5 style

RCA-CA3080 and CA3080A "Slash" (/) Series types are high-reliability linear integrated circuit Operational Transconductance Amplifiers. These gateable-gain blocks, which utilize the same unique OTA (Operational Transconductance Amplifier) concept first introduced in the RCA-CA3060, are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard types CA3080 and CA3080A described in Data Bulletin File No. 475 but are specially processed and tested to meet the electrical. mechanical and environmental test methods and procedures

established for microelectronic devices in MIL-STD-883. The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and

detailed information on test methods, procedures, and test

Applications: Voltage follower

- Sample and hold
- Multiplier

STD-883."

■ Comparator

■ Multiplex

sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-

The CA3080 and CA3080A Slash (/) Series types are supplied in the 8-lead TO-5 style package ("T" suffix), in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values at TA = 25°C

DC Supply Voltage (between V ⁺ and V ⁻ terminals) 36 V
Differential Input Voltage
DC Input Voltage
Input Signal Current
Amplifier Bias Current
Output Short-Circuit Duration Indefinite
Device Dissipation
Temperature Range:
Operating
CA3080
CA3080A
Storage
Lead Temperature (During Soldering):
At distance 1/16 +1/32 in (1.59 ±0.79 mm)

from case for 10s max. + 300 °C




Fig. 1 - Schematic diagram for CA3080 and CA3080A.

ELECTRICAL CHARACTERISTICS For Equipment Design

CA3080

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS $V^+ = 15V, V^- = -15V$ $I_{ABC} = 500 \mu A$ $T_A = 25^{\circ}C$ (unless indicated otherwise)	LIMITS TYP.	UNITS
Input Offset Voltage	v _{io}		0.4	mV
Input Offset Current	110		0.12	μА
Input Bias Current	I _I		2	μΑ
Forward Transconductance (large signal)	9m		9600	μ mho
Peak Output Current	ГомГ	R _L = 0	500	μΑ
Peak Output Voltage:				
Positive	V ⁺ OM	R ₁ = ∞	13.5	
Negative	v _{OM}	"L = 33	-14.4	V
Amplifier Supply Current	I _A		1	mA
Device Dissipation	P _D		30	mW
Common-Mode Rejection Ratio	CMRR		110	dB
Common-Mode Input-Voltage Range	V _{CMR}		13.6 to -14.6	V
Input Resistance	R ₁		26	kΩ

ELECTRICAL CHARACTERISTICS

Typical Values Intended Only For Design Guidance

CA3080

Input Offset Voltage	V _{IO}	IABC = 5 µ A	0.3	mV
Input Offset Voltage Change	AV 10	Change in V_{1O} between $I_{ABC} = 500 \mu$ A and $I_{ABC} = 5 \mu$ A	0.2	mV
Peak Output Current	I _{OM}	I _{ABC} = 5 μ A	5	μА
Peak Output Voltage: Positive	V ⁺ _{OM}	'ABC = 5 μ A	13.8 -14.5	v
Negative	V _{OM}			
Magnitude of Leakage Current		$I_{ABC} = 0, V_{TP} = 0$ $I_{ABC} = 0, V_{TP} = 36V$	0.08	nΑ
Differential Input Current		I _{ABC} = 0, V _{DIFF} = 4V	0.008	nΑ
Amplifier Bias Voltage	V _{ABC}		0.71	V
Slew Rate: Maximum (uncompensated) Unity Gain (compensated)	SR SR	-	75 50	V/μs
Open-Loop Bandwidth	BWOL	-	2	MHz
Input Capacitance	C ₁	f = 1 MHz	3.6	pF
Output Capacitance	c _o	f = 1 MHz	5.6	pF
Qutput Resistance	R ₀		15	МΩ
Input-to-Output Capacitance	C ₁₋₀	f ≈ 1 MHz	0.024	pF

ELECTRICAL CHARACTERISTICS

For Equipment Design

CA3080A

For Equipment Design		CA3080A					
01140 4075010715		TEST CONDITIONS V ⁺ = 15 V, V ⁻ = -15 V I _{ABC} = 500 μ A		INUTO			
CHARACTERISTICS	SYMBOLS	T _A = 25 ^o C (unless indicated	LIMITS	DNIIS			
		otherwise)	Тур.				
Input Offset Voltage	v _{io}	I _{ABC} = 5 μ A	0.3	mv			
	10	ABC - P	0.4				
Input Offset Voltage Change	Δνιο	Change in V_{IO} between $I_{ABC} = 500 \mu A$ and $I_{ABC} = 5 \mu A$	0.1	mV			
Input Offset Current	¹ 10		0.12	μА			
Input Bias Current	i,		2	μА			
Forward Transconductance (large signal)	9m		9600	μ mho			
Peak Output Current	l'ом	I _{ABC} = 5 μ A, R _L = O	5	μА			
		R _L = O	500	1			
Peak Output Voltage:	, ,						
Positive	v _{OM}	I _{ABC} = 5 μ A R _L = ∞	13.8	<u> </u>			
Negative	V _{OM}	RL≃∞	-14.5	l v			
Positive	v ⁺ _{OM}	R ₁ = ∞	13.5				
Negative	VOM	,,,F ₌₌₌	-14.4				
Amplifier Supply Current	1 _A		1	mA			
Device Dissipation	P _D		30	mW			
Input Offset Voltage Sensitivity:							
Positive	Δν ₁₀ /Δν ⁺		-	μ V/V			
Negative	Δν ₁₀ /Δν-						
Magnitude of Leakage Current		I _{ABC} = 0, V _{TP} = 0	0.08	nA			
gav or Evenage verrom		I _{ABC} = 0, V _{TP} = 36 V	0.3				
Differential Input Current		I _{ABC} = 0, V _{DIFF} = 4 V	0.008	nA			
Common-Mode Rejection Ratio	CMRR		110	dB			
Common-Mode Input-Voltage Range	V _{CMR}		13.6 to - 14.6	٧			
Input Resistance	R		26	kΩ			

ELECTRICAL CHARACTERISTICS

Typical Values Intended Ony For Design Guidance

CA3080A

Amplifier Bias Voltage	V _{ABC}		0.71	V
Slew Rate: Maximum (uncompensated)	SR		75	
Unity Gain (compensated) Open-Loop Bandwidth	BWOL		50	MHz
Input Capacitance	C _I	f = 1 MHz	3.6	pF
Output Capacitance	co	f = 1 MHz	5.6	pF
Output Resistance	RO		15	МΩ
Input-to-Output Capacitance	C _{I-O}	f = 1 MHz	0.024	pF

Table I - Final Electrical Tests

			TEST CONDIT				DICATED				
CHARACTERISTIC SYMBOL		SYMBOL			MINIMUM			MAXIMUM			UNITS
			V- ≈ -15	V	-55	+25	+125	-55	+25	+125	
									_		
Input Offse	et Voltage	VIO		CA3080 CA3080A	- -	 - -	 -	5	5 2	5	m∨
				CA3080A	- -	 	 _	1.2	0.6	0.7	
Input Offse	et Current	110		CA3080A	- -	 - -	 - -	1.2	0.6	0.7	μА
				CA3080		+	+	8	5	8	
Input Bias	Current	t ₁		CA3080A		 	 	8	5	8	μА
Forward Ti	ranscon-			CA3080	5400	6700	5400	13000	13000	20000	
ductance gm	gm		CA3080A	4000	7700	4000	9000	12000	18000	umho	
Peak	Positive	+VoM		CA3080	11.6	12	12	_			
Output	- Ositive	. VOM	RL≡∞	CA3080A	11.0	12	'2				v
Voltage	Negative	−V _{OM}		CA3080 CA3080A	11.8	12	12	-	-	-	Ť
Darli Ocean		11 1	2 - 0	CA3080	350	350	320	750	650	750	
Peak Outpu	of Current	ом	R _L = 0	CA3080A	350	350	320	750	650	750	μΑ
Amplifier S	Supply	1.		CA3080	0.7	8.0	0.7	1.4	1.2	1.4	mA
Current	1	I _A		CA3080A	0.7	0.8	0.7	1.4	1.2	1.4	mA
Common-N		Cupo		CA3080	80	80	80	_	_	_	dB
Rejection	Ratio	CMRR		CA3080A	80	80	80	<u> </u>	1	_	uв
Supply Vol		VRR		CA3080				150	150	150	μV/V
Rejection	Ratio	* KR	CA3080A			T -		150	150	150	μν/ν

Table II - Group A Electrical Sampling Inspection

CHARACTERISTIC	SYMBOL	TEST CONDIT			S FOR IN	DICATED		ATURES		UNITS
CHARACTERISTIC	SYMBOL	I _{ABC} = 0.5		-55			-55	+25	+125	1 011113
	·	ABC 0.5		- 33	1					
Input Offset Voltage	VIO		CA3080				6	5	6	m∨
input Offset Voltage	V10		CA3080A	-	_	-	5	2	5	
Input Offset Current	110		CA3080 CA3080A			<u> </u>	1.2	0.6	0.7 0.7	μΑ
			CA3080A	ļ	 -	 	8	5	8	
Input Bias Current	Ц		CA3080 CA3080A	<u> </u>	+=-	 - -	8	5	8	μΑ
Forward Transcon-			CA3080	5400	6700	5400	13000	13000	20000	umho
ductance	9m	l	CA3080A	4000	7700	4000	9000	12000	18000	umno
Peak Positive	+V _{OM}		CA3080 CA3080A	11.6	12	12	_	-	-	V
Output Voltage Negative	-V _{OM}	RL=∞	CA3080 CA3080A	11.8	12	12	-	-	-	
Peak Output Current	l'om	R _L = 0	CA3080 CA3080A	350 350	350 350	320 320	750 750	650 650	750 750	μА
Amplifier Supply Current	I _A		CA3080 CA3080A	0.7	0.8	0.7	1.4	1.2	1.4	mA
Common-Mode Rejection Ratio	CMRR		CA3080 CA3080A	80 80	80 80	80 80	-		-	dB
Supply Voltage Rejection Ratio	VRR		CA3080 CA3080A	=			150 150	150 150	150 150	μV/V
Differential Input Current		I _{ABC} = 10 mA, V _{DIFF} = 4 V	CA3080 CA3080A	=	<u> </u>	=	=	7		пА
			C 4 2000		 - -	-		7		nA
Magnitude of Leakage		I _{ABC} = 0, V _{TP} ≈ 0	CASUSUA					5	-	nA.
Current		1 _{ABC} = 0, V _{TP} = 36	CA3080 CA3080A	_	=		=	7		пA

Table III- Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits*

CHARACTERISTIC	SYMBOL	TEST CONDITIONS AT TA = 25° C		LIMITS		UNITS
	STMBOL	V ⁺ = +15 V, V ⁻ = -15 V I _{ABC} = 0.5 mA	MIN.	MAX.	MAX. ∆	ONTS
Input Offset Voltage	V	CA3080		5	±0.2	mV .
input Offset Voltage	VIO	CA3080A		2	±0.15	inv .
Input Offset Current	110	CA3080		0.6	±0.05	μА
	'10	CA3080A		0.6	±0.05	, mr
Input Bias Current	1 .	CA3080		5	±0.25	<u></u>
input bias current	1 11	CA3080A	-	5	±0.25	μA
Forward Transconductance		CA3080	6700	13000	±3000	
Torward Transconductance	gm	CA3080A	7700	12000	±3000	umho

^{*}Levels /1N, /1R, /1, and /2 require pre and post burn-in electrical tests and delta limits

Table IV- Group C Electrical Characteristics Sampling Tests (TA = 25°C)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	L	IMITS	UNITS
CHARACTERISTIC	STMBOL	V ⁺ = +15 V, V ⁻ = -15 V	MIN.	MAX.	UNITS
Input Offset Voltage	.,	CA3080	_	6.5	
	Vio	CA3080A		5.5	mV
Input Offset Current	1	CA3080	-	1.2	
	10	CA3080A		1.2	μΑ
1	lı	CA3080	_	10	μА
Input Bias Current		CA3080A		10	
Forward Transconductance to		CA3080	6500	14000	umho
Terminal No. 1	g _m	CA3080A	7000	13000	7 umno
Peak Output Current	1 11 1	CA3080	300	700	μА
reak Output Current	I low I	CA3080A	300	700	μ^
	+1/	CA3080	11	T -	
Peak Output Voltage	^{+V} om	CA3080A	11] _v
	.,	CA3080	-11	_	1 °
	-v _{om}	CA3080A	-11		1




Fig. 2 – Functional diagram of CA3080 and CA3080A.

92CS-17660

Typical Characteristics Curves for the CA3080 and CA3080A




Fig. 3 - Input offset voltage vs. amplifier bias current.

Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 12.

Typical Characteristics Curves for the CA3080 and CA3080A (Cont'd.)




Fig. 4 - Input offset current vs. amplifier bias current.




Fig. 5 - Input bias current vs. amplifier bias current.




Fig. 6 - Peak output current vs. amplifier bias current.




Fig. 7 - Peak output voltage vs. amplifier bias current.




Fig. 8 - Amplifier supply current vs. amplifier bias current.






Fig. 9 - Total power dissipation vs. amplifier bias current.

Typical Characteristics Curves for CA3080 and CA3080A - Cont'd.








Fig. 11 - Transconductance vs. amplifier bias current.





Fig. 12 - Burn-in and operating life test circuit.



High-Reliability Slash(/) Series CA3085/..., CA3085A/.... CA3085B/...



High-Reliability Positive Voltage Regulators

For Regulated Voltages from 1.7 V to 46 V at Currents up to 100 mA

For Application in Aerospace, Military and Critical Industrial Equipment

Features

- Up to 100 mA output current
- Input and output short-circuit protection
- Load and line regulation: 0.025%
- Pin compatible with LM100 Series
- Adjustable output voltage

Applications

- Shunt voltage regulator
- **Current regulator**
- Switching voltage regulator
- High-current voltage regulator
 - Combination positive and negative voltage regulator
- **Dual tracking regulator**

RCA-CA3085, CA3085A, and CA3085B "Slash" (/) Series types are high-reliability linear integrated circuits designed specifically for voltage service as voltage regulators at output voltages ranging from 17 to 46 volts at currents up to 100 milliamperes. They are intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard types CA3085, CA3085A and CA3085B described in Data Bulletin File No. 491 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels-/M. /N. and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3085, CA3085A, and CA3085B Slash (/) Series type are supplied in the 8-lead TO-5 style package ("T" suffix) in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).

Туре	VIN Range V	VOUT Range V	Max. IOUT mA	Max. Load Regulation % VOUT
CA3085	7.5 to 30	1.8 to 26	12*	0.1
CA3085A	7.5 to 40	1.7 to 36	100	0.15
CA3085B	7.5 to 50	1.7 to 46	100	0.15

^{*} This value may be extended to 100 mA; however, regulation is not specified beyond 12mA. COMPENSATION AND




Fig.1-Block diagram of CA3085 Series. For schematic diagram see Fig.2.

MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES at TA = 25°C

Power Dissipation: Without Heat Sink	With Heat Sink	
up to T _A = 55°C630 mW	up to T _C = 55°C 1.6 W	TEMPERATURE RANGE
above T _A = 55°C derate linearly @6.67 mW/°C		Operating55 to +125°C
Unregulated Input Voltage:	16.7 mW/°C	Storage65 to +150°C
CA3085 30 V		LEAD TEMPERATURE (During Soldering):
CA3085A 40 V		At distance 1/16" ± 1/32"
CA3085B 50 V		(1.59 mm ± 0.79 mm)
Maximum Voltage Ratings		from case for 10 s max265°C

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical Terminal No. 7 and horizontal Terminal No. 1 is +3 to -10 volts.

MAXIMUM VOLTAGE RATINGS

IVIAXIIVI	J								
TERM- INAL No.	5	6	7	8	1	2	3	4	
5	_	+5 –5	•		•	•	•	+10 0	*Voltages are not normally applied between these
6	-	-	•	٠	•	•	•	•	terminals; however, voltages appearing between these
7	ı	-	-	+3 -10	+3 -10	•	•	+‡ 0_	terminals are safe, if the specified voltage limits
8	-	-	-	-	+5 1	٠	•	•	between all other terminals are not exceeded.
1	-	_	-	-	-	+10 -‡	0 -‡	+‡ 0	‡30 V for CA3085 40 V for CA3085A
2	+	_	-	_	1	-	0 -	+‡ 0	50 V for CA3085B
3	-	-	-	-	-	-	_	+‡ 0	
4	-	-	_	-	_	-	_	Substrate & Case	

MAXIMUM

CURR	ENTRA	ATINGS
TERM- INAL No.	IIN mA	IOUT mA
5	10	1.0
6	1.0	-0.1
7	1.0	-1.0
8	0.1	10
1	20	150
2	150	60
3	150	60
4	-	-




Fig.2-Schematic diagram of CA3085 Series.

ELECTRICAL CHARACTERISTICS

		TEST (CONDITIONS		LIMITS			
		T _A = 25°C		CA3085				
CHARACTERISTICS	SYMBOL	[Unless indicated otherwise]			TYP.	TYP.	UNITS	
Reference Voltage	VREF	V ⁺ IN = 15V		1.6	1.6	1.6	٧	
Quiescent Regulator		V ⁺ IN = 30 V		3.3	_			
Current	Iquiescent	v ⁺ IN = 40V		_	3.65	_	mA	
		V ⁺ IN = 50V		-	-	4.05		
Input Voltage Range	VIN (range)		_	_	-	_	>	
Maximum Output Voltage	V _O (max.)	V ⁺ IN = 30,40 Term. No. 6 to	,50 V#; R_L = 365 Ω; Gnd.	27	37	47	٧	
Minimum Output Voltage	VO(min.)	V ⁺ IN = 30 V		1.6	1.6	1.6	٧	
Input-Output Voltage Differential	V _{IN} -V _{OUT}		-	-	-	_	٧	
Limiting Current	ILIM	$V^{+}IN = 16V$, $R_{SCP}^{*} = 6\Omega$	V ⁺ OUT = 10 V	96	96	96	mA	
			IL = 1 to 100mA, RSCP = 0		0.025	0.025		
Load Regulation ─ _		IL = 1 to 100 r T _A = 0 ⁰ C	-	0.035	0.035	%∨о∪т		
		Iլ = 1 to 12m	A, R _{SCP} = 0	0.003	-	-		
		IL = 1 mA, Rs	CP = 0	0.025	0.025	0.025		
Line Regulation [▲]	_	I _L = 1 mA, R _S T _A = 0 ^O C to +		0.04	0.04	0.04	%/V	
Equivalent Noise	1	V ⁺ IN = 25V	CREF ≈ 0	0.5	0.5	0.5		
Output Voltage	VNOISE			0.3	0.3	0.3	mV p-p	
Ripple Rejection		V ⁺ IN = 25 V	CREF = 0	50	50	50	d₿	
			CREF≈ 2µF	56	56	56		
Output Resistance	ro	V ⁺ IN = 25V,	f = 1kHz	0.075	0.075	0.075	Ω	
Temperature Coef- ficient of Reference and Output Voltages	ΔVREF. ΔV _o	IL = O, VREF	= 1.6V	0.0035	0.0035	0.0035	%/ ^o C	
Load Transient Recovery Time: Turn On	tON	V ⁺ IN = 25V,	+50mA Step	1	1	1	μs	
Turn Off	tOFF	V ⁺ IN = 25 V,		3	3	3	μs	
Line Transient	UFF	114 =307					 	
Recovery Time:						.*		
Turn On	tON	V ⁺ IN = 25V	f = 1kHz, 2V Step	0.8	0.8	8.0	μs	
Turn Off	tOFF	110 230,		0.4	0.4	0.4	μs	

#30 (CA3085), 40V(CA3085A), 50V(CA3085B)

* R_{SCP}: Short-circuit protection resistance

▲ Line Regulation = $\frac{(\Delta V_{OUT})}{[V_{OUT(initial)}]} \times 100\%$

Table I - Pre Burn-In and Post Burn-In Electrical Test and Delta Limits*

		TEST CONDITIONS		LIMITS		
CHARACTERISTIC	SYMBOL	$T_A = 25^{\circ}C$	MIN.	MAX.	MAX.	UNITS
Reference Voltage	V _{REF}	CA3085A, B	1.5	1.7	±0.05	V
	, NEF	CA3085	1.4	1.8	±0.05	V
		V _{IN} +7.5 V or +50 CA3085B	_	1.7	±0.1	V
Output Voltage V _{O(i}	V _{O(min.)}	V _{IN} +7.5 V or +40 V CA3085A	-	1.7	±0.1	V
		V _{IN} +7.5 V or +30 V CA3085	_	1.8	±0.1	V
		V _{IN} = 50 V CA3085/B	46	_	±0.5	V
	V _{O(max.)}	V _{IN} = 40 V CA3085/A	36		±0.5	V
		V _{IN} = 30 V CA3085	26	_	±0.5	V
Limiting Current	ILIM	V_{IN} =7.5V R _{SCP} =7 Ω , R _L =10 Ω	_	115	±10	mA

Levels/1N,/1R,/1, and/2 require pre and post burn-in electrical tests and delta limits Level/3 requires pre burn-in electrical test only. The burn-in circuit is shown in Fig. 7.

Table II - Final Floatrical Tosts and Group A Floatrical Compline Inspection

Table II — Fillal Elec	tricar rests	and Group A Electric	car Sampling	Inspect	on					
			LIMITS FOR INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	SYMBOL	TEST CONDITION	IS		NINIMUN	VI.	MAXIMUM			UNITS
				-55	+25	+125	55	+25	+125	
Reference Voltage	V _{REF}			1.4	1.4	1.3	1.9	1.8	1.8	V
Output Voltage		V _{IN} = 7.5V or 50V	CA3085/B	_		_	1.8	1.7	1.7	V
Minimum Value	V _{O(min.)}	V _{IN} = 7.5V or 40V	CA3085/A	_	-	-	1.8	1.7	1.7	٧
		V _{IN} = 7.5 V or 30\	/ CA3085	-	-	_	1.9	1.8	1.8	V
		V ⁺ IN = 30V, CA3085		25	26	24	_	_	_	
Maximum Value	V _{O(max.)}	V ⁺ IN = 40V, CA3085A		35	36	34	_	_	_	V
		V ⁺ IN = 50V, CA3085B		45	46	44	_	_	_	
		I _L = 1 to 100 mA	CA3085A	_	_	_	0.75	0.15	0.75	%/V _{OUT}
Load Regulation		R _{SCP} = 0	CA3085B	-	-	-	0.75	0.15	0.75	%/V _{OUT}
		I _L = 1 to 12 mA	CA3085	-	-	-	0.15	0.10	0.15	%/V _{OUT}
Line Devlation		1 _L = 1 mA	CA3085		-	_	0.2	0.1	0.2	%/V
Line Rgulation		R _{SCP} = 0	CA3085A	_	_	_	0.15	0.075	0.15	%/V
-			CA3085B	_	_		0.12	0.04	0.12	%/V

Table III — Group C Electrical Characteristics Sampling Tests ($T_A = 25^{\circ}$ C)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	L	UNITS		
CHARACTERISTIC	STWBOL	TEST CONDITIONS	MIN.	MAX.	UNITS	
Reference Voltage	VREF		1.4	1.8	v	
		V+IN = 30 V, CA3085	_	1.9	V	
Minimum Output Voltage	VO(min)	V+IN = 40 V, CA3085A		1.9	V	
		V ⁺ IN = 50 V, CA3085B	_	2.0		
		IL = 1 to 100 mA CA3085A	_	0.3		
		RSCP = 0 CA3085B		0.75		
Load Regulation		I _L = 1 to 12 mA CA3085	-	0.15	%/Vout	
		IL = 1 mA CA3085	_	0.25		
Line Regulation		CA3085A	_	0.1	%/∨	
		R _{SCP} = 0 CA3085B		0.05	1	




Fig. 3- ILIM vs. TA.




Fig. 4- Load regulation characteristics.




Fig. 5- Line regulation temperature characteristics.




Fig. 6- Temperature coefficient of VREF and VOUT.





Fig. 7- Burn-in and operating life test circuit.



Monolithic Silicon

High-Reliability Slash (/) Series CA3094/... CA3094A/... CA3094B/...



High-Reliability Programmable Power Switch/Amplifiers

For Control & General-Purpose Applications
In Aerospace, Military, and Critical Industrial Equipment

Features:

- Designed for single or dual power supply
- Programmable: strobing, gating, squelching, AGC capabilities
- Can deliver 3 watts (avg.) or 10 W (peak) to external load (in switching mode)
- High-power, single-ended class A amplifier will deliver power output of 0.6 watt (1.6 W device dissipation)
- Total harmonic distortion (THD) @ 0.6 W in class A operation 1.4% typ.
- High current-handling capability 100 mA (avg.), 300 mA (peak)

RCA-CA3094, CA3094A, and CA3094B "Slash" (/) Series are high-reliability linear integrated circuit differential-input power-control switch amplifiers with auxiliary circuit features for ease of programmability. They are intended for use in a variety of control and general-purpose applications for aerospace, military and industrial equipment. These devices are electrically and mechanically identical with standard types CA3094, CA3094A and CA3094B described in Data Bulletin File No. 598, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 24 volts. The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 36 and 44 volts, respectively (single or dual supply).


The packaged types can be supplied to six screening levels—/1N,/1R,/1,/2,/3, and /4—which correspond to MIL-STD-88-3 Classes A, B, and C. The chip version can be supplied to three screening levels—/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The CA3094, CA3094A, and CA3094B "Slash" (/) Series types are supplied in the 8-lead TO-5 style ceramic package ("T" Suffix), in 8-lead TO-5 style ceramic package with dual-in-line formed leads — ("S" Suffix DIL-CAN) — or in chip form ("H" Suffix).

- Sensitivity controlled by varying bias current
- Output: "sink" or "drive" capability

Applications:

- Error-signal detector: temperature control with thermistor sensor; speed control for shunt wound dc motor
- Over-current, over-voltage, over-temperature protectors
- Dual-tracking power supply with RCA-CA3085
- Wide-frequency-range oscillator Analog timer
- Level detector
 Alarm systems
 Voltage follower
- Ramp-voltage generator High-power comparator
- Ground-fault interrupter (GFI) circuits



Terminal Connections (Bottom View, Terminal End)




Fig.1 – Schematic diagram of CA3094, CA3094A, and CA3094B Slash (/) Series Types.

MAXIMUM RATINGS, Absolute-Maximum Values:

	CA3094/Series	CA3094A/Series	CA3094B/Series	
DC Supply Voltage:				
Dual Supply	± 12 V	± 18 V	± 22 V	V
Single Supply	24 V	36 V	44 V	٧
DC Differential Input Voltage			•	
(Terminals 2 and 3)		± 5*	 	- V
DC Common-Mode Input Voltage	Pi	n $4 \le Pins 2 & 3 \le P$	in 7	
Peak Input Signal Current				
(Terminals 2 and 3)		± 1		- mA
Peak Amplifier Bias Current				
(Terminal 5)		 2		- mA
Output Current:				
Peak		300		
Average		100 		– mA
Device Dissipation:				
Up to $T_A = 55^{\circ}C$:				
Without heat sink		 630 		– mW
With heat sink		 1.6 		- W
Above $T_A = 55^{\circ}C$:				
Without heat sink derate linearly		6.67		
With heat sink derate linearly		16.7		mW/oC
Thermal Resistance				
(Junction to Air)		 140 		- oC/W
Ambient Temperature Range:				
Operating				
Storage		— -65 to +150		- oC
Lead Temperature (During Soldering):				
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm)				
from case for 10 s max.		+ 300		- oC

^{*}Exceeding this voltage rating will not damage the device unless the peak input signal current (1 mA) is also exceeded.

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ Typical Values Intended Only for Design Guidance

		TEST CONDITIONS	LIMITS	
CHARACTERISTIC	SYMBOL	Single Supply V ⁺ = 30 V Dual Supply V ⁺ = 15 V, V ⁻ = 15 V I _{ABC} = 100 µA Unless Otherwise Specified	Тур.	UNITS
INPUT PARAMETERS				
Input Offset Voltage	۷ıo		0.4	mV
Input-Offset-Voltage Change	Δνιο	Change in V _{IO} Between I _{ABC} = 100 μ A and I _{ABC} = 5 μ A	1	mV
Input Offset Current	110		0.02	μΑ
Input Bias Current	Ц		0.2	μΑ
Device Dissipation	PD	I _{out} = 0	10	mW
Common-Mode Rejection Ratio	CMRR		110	dB
Common-Mode Input— Voltage Range		V+ = 30 V High Low	28.8 0.5	V V
	V _{CMR}	V ⁺ = 15 V	+13.8	V
Voltage Hange		V-= 15 V	-14.5	v
Unity Gain-Bandwidth		I _C = 7.5 mA V _{CE} = 15 V I _{ABC} = 500 μA	30	MHz
Open-Loop Bandwidth At –3 dB Point	BWOL	I _C = 7.5 mA V _{CE} = 15 V I _{ABC} = 500 μA	4	kHz
Total Harmonic Distortion (Class A Operation)	THD	P _D = 220 mW P _D = 600 mW	0.4 1.4	%
Amplifier Bias Voltage (Terminal (No.5 to Terminal No.4)	VABC		0.68	\ \ \
Input Offset Voltage Temperature Coefficient	Δνιο/Δτ		4	μ ν/ •c
Power-Supply Rejection	Δνιο/Δν		15	μν/ν
1/F Noise Voltage	EN	f = 10 Hz I _{ABC} = 50 μA	18	nV//Hz
1/F Noise Current	IN	f = 10 Hz I _{ABC} = 50 μA	1.8	pA // Hz
Differential Input Resistance	Ri	I _{ABC} = 20 μA	1	MΩ
Differential Input Capacitance	CI	f = 1 MHz V ⁺ = 30 V	2.6	pF

ELECTRICAL CHARACTERISTICS T_A = 25°C Typical Values Intended Only for Design Guidance

	Γ	TEST CONDITIONS	LIMITS	
CHARACTERISTIC	SYMBOL	Single Supply V ⁺ = 30 V Dual Supply V ⁺ = 15 V, V ⁻ = 15 V I _{ABC} = 100 μ A Unless Otherwise Specified	Тур.	UNITS
OUTPUT PARAMETERS (Dif	ferential Inp	out Voltage = 1V)		
Peak Output Voltage:	ł			
(Terminal No. 6)		V+ = 30 V		
With Q13 "ON"	+VOM	$R_L = 2 k\Omega$ to ground	27	V
With Q13 "OFF"	-√OW		0.01	. V
Peak Output Voltage:	}	V+ = +15 V, V = -15 V		
(Terminal No. 6)	+V _{OM}	·		
Positive	3	$R_L = 2 k\Omega$ to $-15 V$	+12	V
Negative	−VOM		-14.99	V
Peak Output Voltage:				
(Terminal No. 8)	+VOM	V ⁺ = 30 V		
With Q13 "ON"	-Vom	R _L = 2 kΩ to 30 V	29.99	V
With Q13 "OFF"	V OIVI		0.040	V
Peak Output Voltage: (Terminal No. 8)		V+ = 15 V, V- = - 15 V		
Positive	+VOM	$R_1 = 2 \text{ k}\Omega \text{ to } + 15 \text{ V}$	+14.99	V
Negative	-v _{om}	NE - 2 K32 10 + 15 V	14.99	v
Collector-to-Emitter		V ⁺ = 30 V	14.90	v
Saturation Voltage	VCE(sat)	IC = 50 mA	0.17	V
(Terminal No. 8)	· CE (Sat)	Terminal No.6 grounded	0.17	V
Output Leakage Current	t	Tommer trans grantes		
(Terminal No. 6 to	ļ	V+ = 30 V	2	μΑ
Terminal No. 4)	ł	, 50 ,	2	μΛ
Composite Small-Signal		V:+ = 30 V		
Current Transfer Ratio (Beta)	h _{fe}	V _{CF} = 5 V	100,000	
(Q ₁₂ and Q ₁₃)	16	IC = 50 mA	100,000	
Output Capacitance:		f = 1 MHz		
Terminal No. 6	co	All Remaining	5.5	pF
Terminal No. 8	"	Terminals Tied to	17	pF
		Terminal No. 4		ρ.
TRANSFER PARAMETERS	<u> </u>	<u> </u>	L	
		V+ = 30 V		
	1.	I _{ABC} = 100 μA	100,000	V/V
Voltage Gain	A	ΔV _{out} = 20 V		
		$R_1 = 2 k\Omega$	100	dB
Forward Transconductance			0000	·
To Terminal No. 1	9m		2200	μmhos
Slew Rate:				
Open Loop:				
Positive Slope	SR	1 _{ABC} = 500 μA	500	V/μs
Negative Slope		R _L = 2 kΩ	50	V/μs
Unity Gain	1	1450 = E00 #A		
(Non-Inverting,		$I_{ABC} = 500 \mu A$ $R_{L} = 2 k\Omega$	0.7	V/μs
Compensated)				

Table I - Pre Burn-In Electrical and Post Burn-In Electrical Tests, and Delta Limits*

		Test Conditions		1		
Characteristic	Symbol	$V^{+} = 30 \text{ V, I}_{ABC} = 100 \mu\text{A}$ $T_{A} = 25^{\circ}\text{C}$	Min.	Max.	Max.	Units
Input Offset Voltage	۷IO		_	5	±1	mV
Input Offset Current	IIO		-	0.2	±0.02	μΑ
Input Bias Current	II		0.04	0.5	±0.1	μΑ
Forward Transconductance To Terminal No.1	9m		1650	2750	±660	μmho
Collector-to-Emitter Saturation Voltage (Terminal No.8)	V _{CE} (sat)	I _C = 50 mA Terminal No.6 grounded	_	0.8	±0.02	>

^{*} Levels /IN, /IR, /1, and /2 require pre and post burn-in electrical tests and delta limits. Level /3 requires pre-burn in electrical test only. The burn-in circuit is shown in Fig. 13.

Table II - Final Electrical Tests

Characteristic	Symbol	Test Conditions V+ = 30 V, I _{ABC} = 100 μA		ts For I Minimu +25		Tempe N	ratures laximu +25		Units
Input Offset Voltage	۷ıo	Unless Otherwise Specified	-55	725	T123	-55 7	5	7	mV
Input Offset Current	lio					0.85	0.2	0.22	μΑ
Input Bias Current	II			_	_	3.2	0.5	1.1	μΑ
Forward Transconductance To Terminal No. 1	9m		910	1650	1850	2100	2750	4000	μmho
	1	Change in V_{IO} between $I_{ABC} = 100 \mu\text{A}$ and $I_{ABC} = 5 \mu\text{A}$. –	_	-	_ '	8	_	mV
Input Offset Voltage Change	^Vio	Change in V_{IO} between $I_{ABC} = 100 \mu A$ and $I_{ABC} = 15 \mu A$	_	-	-	3.2	-	3.2	mV
Peak Output Voltage (Terminal No.6) with Q ₁₃ "ON"	V+OM	$R_L = 2 k\Omega$ to ground	26	26	26	-	_	-	٧
Common Mode Rejection Ratio	CMRR		70	70	70	_	_	_	dB
Supply Current	I ⁺ Supply		-	_	-	400	400	400	μΑ
Power Supply Rejection	^V _{IO} /^V		_	_	_	150	150	150	μV/V
Power Dissipation	PD	I _{OM} = 0	_	8		_	12	_	mW
Collector-to-Emitter Saturation Voltage (Terminal No. 8)	VCE(sat)	IC = 50 mA Terminal No.6 Grounded		-	-	0.8	0.8	1.0	V

OPERATING CONSIDERATIONS

The "Sink" Output (terminal No. 8) and the "Drive" Output (terminal No. 6) of the CA3094T are not inherently current (or power) limited. Therefore, if a load is connected between terminal No. 6 and terminal No. 4 (V⁻ or ground), it is important to connect a current-limiting resistor between terminal 8 and terminal No. 7 (V⁺) to protect transistor Q₁₃ under shorted load conditions. Similarly, if a load is

connected between terminal No. 8 and terminal No. 7, the current-limiting resistor should be connected between terminal 6 and terminal No. 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100-ohm current-limiting resistor be inserted between terminal No. 7 and the V+ supply.

Table III - Group A Electrical Sampling Inspection

		Test Conditions	Limit	s For I	ndicated	Tempe	ratures	(oc)	
Characteristic	Symbol	$V^{+} = 30 \text{ V, } I_{ABC} = 100 \mu A$		/linimur			aximu		Units
		Unless Otherwise Specified	-55	+25	+125	-55	+25	+125	
Input Offset Voltage	ν _{IO}		-	-	-	7	5	7	mV
Input Offset Current	IIO		-	1	ı	0.85	0.2	0.22	μА
Input Bias Current	ΙΙ		_	-	-	3.2	0.5	1.1	μΑ
Forward Transconductance To Terminal No. 1	9m		910	1650	1850	2100	2750	4000	μmho
Input Offset Voltage Change		Change in V _{IO} between I_{ABC} = 100 μ A and I_{ABC} = 5 μ A	_	-	-	-	8	-	mV
	∆VIO	Change in V_{IO} between $I_{ABC} = 100 \mu A$ and $I_{ABC} = 15 \mu A$	-	1	ı	3.2	_	3.2	mV
Peak Output Voltage (Terminal No.6) with Q ₁₃ "ON"	V ⁺ OM	$R_L = 2 k\Omega$ to ground	26	26	26	-	-	-	v
Common Mode Rejection Ratio	CMRR		70	70	70	-	-	-	dB
Supply Current	I ⁺ Supply		_	-	_	400	400	400	μА
Power Supply Rejection	∆V _{IO} /∆V		-	-	-	150	150	150	μV/V
Collector-to-Emitter Saturation Voltage (Terminal No. 8)	VCE(sat)	I _C = 50 mA Terminal No.6 Grounded	_	-	-	0.8	0.8	1.0	٧
Output Leakage Current Q ₁₃ "OFF"	-IoL	V ⁺ = 25 V	-10	-10	-10	0.1	0.1	0.1	μΑ
Max. Output Current Q13 "ON"	-IOM	I _{ABC} = 15 μA	-140	-140	-140	-98	<i>–</i> :98	-98	mA

Table IV — Group C Electrical Characteristics Sampling Tests (TA = 25°C)

		TEST CONDITIONS	LIN	/ITS	
Characteristic	Symbol	$V^+ = 30 \text{ V}, \text{ I}_{ABC} = 100 \mu\text{A}$ Unless Otherwise Specified	Min.	Max.	Units
Input Offset Voltage	ν _{IO}		_	5	mV
Input Offset Current	lio		_	0.25	μΑ
Forward Transconductance to Terminal No. 1	9 _m		1420	3350	μmho
Peak Output Voltage (Terminal No.6) with Q ₁₃ "ON"	+VOM	R _L = 2 kΩ to ground	25	-	V
Supply Current	I ⁺ Supply			400	μΑ
Output Leakage Current Q13 "OFF"	-I _{OL}	V ⁺ = 25 V	-15	-	μΑ
Max. Output Current Q ₁₃ "ON"	-I _{OM}	I _{ABC} = 3 μA	-	-45	mA




Fig.2 – Input offset voltage vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.4 — Input bias current vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.6 – Amplifier supply current vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.3 — Input offset current vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig.5 – Device dissipation vs. amplifier bias current (I_{ABC} terminal No.5).




Fig.7 – Common mode input voltage vs. amplifier bias current (I_{ABC}, terminal No.5).




Fig. 8 - Open-loop voltage gain vs. frequency.




Fig. 10 - Slew rate vs. amplifier bias current.




Fig. 12 — Phase compensation capacitance and resistance vs. closed-loop voltage gain.




Fig. 9 - Forward transconductance vs. amplifier bias current.




Fig. 11 - Slew rate vs. closed-loop voltage gain.





Fig. 13 - Burn-in and life-test circuit.



Monolithic Silicon

High-Reliability Slash (/) Series CA3100 / . . .



High-Reliability Wideband Operational Amplifiers

For Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- High unity-gain crossover frequency (f_T) 38 MHz typ.
- Wide power Bandwidth V_O = 18 V p-p typ. at 1.2 MHz
- High slew rate 70 V/ μ s (typ.) in 20 dB amplifier 25 V/ μ s (typ.) in unity-gain amplifier
- Fast settling time 0.6 μs typ.
- High open-loop gain at video frequencies 42 dB typ. at 1 MHz
- High output current ±15 mA min.
- Single capacitor compensation
- LM118, 748/LM101 pin compatibility
- Offset null terminals

The RCA-CA3100S, CA3100T Slash (/) Series types are high-reliability large-signal wideband, high-speed operational amplifiers intended for applications in aerospace, military, and industrial equipment. They are electrically and mechanically identical with the standard type CA3100 described in Data Bulletin File No. 625 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged type can be supplied to six screening levels — 1N, /1R, /1, /2, /3, and /4 — which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels — /M, /N, and /R. These screening levels and detailed information on tests methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

The CA3100S and CA3100T have a unity gain crossover frequency (fT) of approximately 38 MHz and an open-loop, 3 dB corner frequency of approximately 110 kHz. They can operate at a total supply voltage of from 14 to 36 volts (±7 to ±18 volts when using split supplies) and can provide at least 18 V p-p and 30 mA p-p at the output when operating from ±15 volt supplies. The CA3100 can be compensated with a single external capacitor and has dc offset adjust terminals for those applications requiring offset null.

The CA3100 circuit contains both bipolar and P-MOS transistors on a single monolithic chip.

The CA3100 is supplied in either the standard 8-lead TO-5 package (T suffix), in the 8-lead TO-5 dual-in-line formed-lead "DIL-CAN" package (S suffix), or in chip form (H suffix).

Applications:

- Video amplifiers
- Fast peak detectors
- Meter-driver amplifiers
- Video pre-drivers
- □ Oscillators
- Multivibrators
- High-frequency feedback amplifiers




Fig. 1-Functional diagram of CA3100S, CA3100T.

Maximum Ratings, Absolute-Maximum Values at	$T_A =$	25°C:	Ambient Temperature Range:
			Operating
Supply Voltage (between V ⁺ and V ⁻ terminals)	36	V	Storage
Differential Input Voltage	±12	V	Lead Temperature (During Soldering):
Input Voltage to Ground*	±15	V	At distance 1/16 ±1/32 inch (1.59 ±0.79 mm)
Offset Terminal to V ⁻ Terminal Voltage	±0.5	V	from case for 10 s max
Output Current	50	mA [●]	* If supply voltage is less than ±15 volts, the maximum input voltage
Device Dissipation:			to ground is equal to the supply voltage
Up to T _A = 55°C	630	mW	CA3100S, CA3100T does not contain circuitry to protect against
Above T _A = 55°C Derate Linearly at	6.67	mW/°C	short circuits in the output.

ELECTRICAL CHARACTERISTICS, At TA = 25°C: For Design Guidance

CHARACTERISTIC	SYMBOL	TEST CONDITIONS SUPPLY VOLTAGE (V+,V-)=15V UNLESS OTHERWISE SPECIFIED	TYP.	UNITS	
STATIC					
Input Offset Voltage	Vio	V _O = 0 ±0.1 V	±1	mV	
Input Bias Current	IIB	V- 0.14.V	0.7	μΑ	
Input Offset Current	110	$V_0 = 0 \pm 1 \text{ V}$	±0.05	μΑ	
Low-Frequency Open-Loop Voltage Gain	AOL	V _O = ± 1 V Peak, f = 1 kHz	61	dB	
Common-Mode Input Voltage Range	VICR	CMRR ≥ 76 dB	+14 -13	V	
Common-Mode Rejection Ratio	CMRR	V _I Common Mode = ±12 V	90	dB	
Maximum Output Voltage Positive	V _{OM} +	/OM ⁺ Differential Input Voltage = 0 ±0.1 V			
Negative	V _{OM} -	R _L = 2 KΩ	-11	V	
Maximum Output Current Positive	um Output Current		+30	mA.	
Negative	IOM-	R _L = 250 Ω	-30	7 ""	
Supply Current	I+ ·	$V_0 = 0 \pm 0.1 \text{ V, R}_L \ge 10 \text{ K}\Omega$	8.5	mA	
Power-Supply Rejection Ratio	PSRR	$\Delta V^+ = \pm 1 V, \Delta V^- = \pm 1 V$	70	dB	
DYNAMIC					
Unit-Gain Crossover Frequency	fΤ	C _C = 0, V _O = 0.3 V (P-P)	38	MHz	
1-MHz Open-Loop Voltage Gain	AOL	f = 1 MHz, C _C = 0, V _O = 10 V (P-P)	42	dB	
Slew Rate: 20-dB Amplifier	SR	A _V = 10, C _C = 0, V _I = 1 V (Pulse)	70	- V/μs	
Follower Mode		$A_V = 1$, $C_C = 10 \text{ pF}$, $V_I = 10 \text{ V (Pulse)}$	25	ν/μ3	
Pdwer Bandwidth≜: 20-dB Amplifier	PBW	A _V = 10, C _C = 0, V _O = 18 V (P-P)	1.2	MHz	
Follower Mode		$A_V = 1$, $C_C = 10 \text{ pF}$, $V_O = 18 \text{ V (P-P)}$	0.4		
Open-Loop Differential Input Impedance	Zį	f = 1 MHz	30	ΚΩ	
Open-Loop Output Impedance	z _O	f = 1 MHz	110	Ω	
Wideband Noise Voltage Referred to Input	e _N (Total)	BW = 1 MHz, R _S = 1 K Ω	8	μVRMS	
Settling Time To Within ±50 mV of 9 V Output Swing	t _S	R _L = 2 KΩ, C _L = 20 pF	0.6	μs	

A Power Bandwidth = $\frac{\text{Slew Rate}}{\pi V_0}$ (P-P)

Low-frequency dynamic characteristic




Fig. 2-Schematic diagram for CA3100.

Table I. Pre Burn-in Electrical and Post Burn-in Electrical Tests, and Delta Limits. $^{\mathbf{O}}$ ELECTRICAL CHARACTERISTICS, at $T_{\mathcal{A}}=25^{\circ}C$, $V^{+}=15V$, $V^{-}=-15V$

CHARACTERISTIC	avano.	TEST CONDITIONS		LIMITS		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX.∆	UNITS
Input Offset Voltage	Vio	V _O = 0 ±0.1 V	_	5	±1	mV
Input Offset Current	110	V _O = 0 ±1V	-	400	±40	nA
Input Bias Current	IIB	V _O = 0 ±1V	-	2	±0.5	μΑ
Supply Current	1+	V _O = 0 ±1V	_	10.5	±1.5	mA

Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests and delta limits.
 Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 9

Table II. Final Electrical Tests and Group A Sampling Inspection

		TEST CONDITIONS				IITS			UNITS
CHARACTERISTIC	SYMBOL	SUPPLY VOLTAGE (V+,V-)=15V	MI	NIMU	JΜ	MA	XIMI	JM	UNITS
		UNLESS OTHERWISE SPECIFIED	-55	+25	+125	-55	+25	+125	
STATIC									
Input Offset Voltage	۷ıo	V _O = 0 ±0.1 V		_	_	6	5	6	mV
Input Bias Current	IIB	V _O = 0 ±1 V	-	_	_	4	2	2	μΑ
Input Offset Current	110		_	-	_	1000	400	600	nA
Low-Frequency Open-Loop Voltage Gain●	AOL	V _O = ±1 V Peak	50	56	50	_	_	_	dB
Common-Mode Input Voltage Range	VICR	CMRR ≥ 76 dB	_	±12	_	_	_	_	v
Common-Mode Rejection Radio	CMRR	V _I Common Mode = ±12 V	-	76	_	_	_	_	dB
Maximum Output Voltage Positive	Vom+	Differential Input Voltage =0 ± 0.1V		+9	+9	_	_	_	v
Negative	Vow-	R _L = 2 KΩ	-9	-9	-9		_	-	1 1
Maximum Output Current Positive	low+	Differential Input Voltage = 0 ±0.1V	+15	+15	+12	-	_	_	mA
Negative	IOM-	R _L = 250 Ω	-15	-15	-12	_	-	-	1
Supply Current	1+	$V_0 = 0 \pm 0.1 \text{ V, R}_L \ge 10 \text{ K}\Omega$	-	-	_	10.5	10.5	10.5	mA
Power Supply Rejection Ratio	PSRR	$\Delta V^{+} = \pm 1 \text{ V}, \Delta V^{-} = \pm 1 \text{ V}$	60	60	60	-	_	_	dB
DYNAMIC			·	•		l			
1-MHz Open-Loop Voltage Gain	AOL	f = 1 MHz, C _C = 0, V _O = 10 V (P-P)	_	36	_	_	_	_	dB
Slew Rate: 20-dB Amplifier	SR	A _V = 10, C _C =0, V _I = 1 V (Pulse)	-	50	-	_	-	_	V/μs
Power Bandwidth ▲: 20-dB Amplifier	PBW	A _V = 10, C _C = 0, V _O = 18 V (P-P)	_	0.8	-	_	-	_	MHz

A Power Bandwidth = $\frac{\text{Slew Rate}}{\pi V_{\text{O}} \text{ (P-P)}}$

Table III. Group C Electrical Characteristics Sampling Tests

 $T_A = +25^{\circ}C$ $V^+ = +15 V$ $V^- = -15 V$

CHARACTERISTIC	SYMBOL	SPECIAL	UNITS					
GIIAIIAGTEIIIGTIG	01502	TEST CONDITIONS	IVIII. IVIAX.					
Input Offset Voltage	VIO	V _O = 0 ±0.1 V	_	5	mV			
Input Offset Current	Iю	V _O = 0 ±0.1 V	-	400	nA			
Input Bias Current	l j	V _O = 0 ±0.1 V	_	2	μΑ			
Large-Signal Voltage Gain	AOL	VO = ±1V Peak	56	-	dB			
Supply Current	1+	V _O = 0 ±0.1 V	-	10.5	mA			

Low-frequency dynamic characteristic

TYPICAL CHARACTERISTICS CURVES




Fig. 3—Open-loop gain, open-loop phase shift vs. frequency.




Fig. 5—Open-loop gain vs. frequency and temperature,




Fig. 7—Slew rate vs. compensation capacitance.




Fig. 4—Open-loop gain vs. frequency and supply voltage.




Fig. 6-Required compensation capacitance vs. closed-loop gain.




Fig. 8-Maximum output voltage swing vs. frequency.




Fig. 9-Life test and burn-in circuit.



Monolithic Silicon

High-Reliability Slash (/) Series CA3118/ . . ., CA3118A/ . . .



High-Reliability High-Voltage Transistor Arrays

For Applications in Aerospace, Military, and Critical Industrial Equipment *Applications:*

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers

Features:

- Matched general-purpose transistors
- VRF matched ±5 mV max.
- Operation from DC to 120 MHz (CA3118AT, T).
- Low-noise figure: 3.2 dB typ. at 1 kHz (CA3118AT, T).


The CA3118T and CA3118AT Slash (/) Series types are high-reliability, general-purpose silicon n-p-n transistor arrays on a common monolithic substrate. They are intended for applications in aerospace, military and industrial equipment. They are electrically and mechanically identical with the standard type CA3118 described in Data Bulletin File No. 532 but are specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged type can be supplied to six screening levels — /1N, /1R, /1, /2, /3, and /4 — which correspond to MIL-STD-883 Classes A, B, and C. The chip version can be supplied to three screening levels — /M, /N, and /R. These screening levels and detailed information on test methods, procedures and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883".

Types CA3118AT and CA3118T consist of four transistors with two of the transistors connected in a Darlington configuration. These types are well suited for a wide variety of applications in low-power systems in the DC through VHF range. Both types are supplied in a hermetically sealed 12-lead TO-5 type package, ("T" suffix), and in chip form ("H" suffix), and operate over the full military temperature range. (CA3118AT and CA3118T are high-voltage versions of the popular predecessor type CA3018.)

The types with an "A" suffix are premium versions of their non-"A" counterparts and feature tighter control of breakdown voltages making them more suitable for higher voltage applications.

For detailed application information, see companion Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated Circuit Transistor Array."



CA3118AT, CA3118T

Fig. 1-Schematic diagram,

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}C$

POWER DISSIPATION:		
Any one transistor —		
CA3118AT, CA3118T	 300	mW
Total package —		
Up to 85°C (CA3118AT, CA3118T)	 450	mW
Above 85°C (CA3118AT, CA3118T)	 derate linearly 5	mW/ ^o C
AMBIENT TEMPERATURE RANGE:	•	
Operating —		
CA3118AT, CA3118T	-55 to +125	°c
Storage (all types)	-65 to +150	°C
THE FOLLOWING RATINGS APPLY FOR EACH TRANSISTOR IN THE DEVICE:		•
Collector-to-Emitter Voltage (VCEO):		
CA3118AT	40	v
CA3118T	30	v
Collector-to-Base Voltage (VCRO):	 50	•
	50	v
CA3118AT		•
CA3118T	 40	V
Collector-to-Substrate Voltage (VCIO):		
CA3118AT	 50	V
CA3118T	40	V
EMITTER-TO-BASE VOLTAGE (VERO) all types	5	V
Collector Current –		
CA3118AT, CA3118T	 50	mA

[■]The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

STATIC ELECTRICAL CHARACTERISTICS For Design Guidance Only

		TES	T CONDITIONS			
CHARACTERISTIC	SYMBOL	т.	_A = 25°C	Typ. Char. Curve Fig. No.	Typ. Values	UNITS
For Each Transistor:						
Collector-to-Base Breakdown Voltage	V(BR)CBO	I _C = 10 μA,	IE = 0	-	72	V
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	IC = 1mA, I	B = 0	_	56	v
Collector-to-Substrate Breakdown Voltage	V(BR)CIO	I _{CI} = 10 μA I _E = 0	, I _B = 0	_	72	V
Emitter-to-Base Breakdown Voltage	V(BR)EBO	I _E = 10 μA,	IC = 0	_	7	٧
Collector-Cutoff Current	ICEO	V _{CE} = 10 V	, I _B = 0	2	see	μΑ
Collector-Cutoff Current	СВО	V _{CB} = 10 V	, IE = 0	3	0.002	nA
DC Forward-Current Transfer Ratio	hFE	V _{CE} = 5V		4 4	85 100 90	
Base-to-Emitter Voltage	V _{BE}	V _{CE} = 3 _V , I		_	0.73	V
Collector-to-Emitter Saturation Voltage	VCEsat	I _C = 10mA,		5	0.33	V
For transistors Q3 and Q4 (Da	rlington Configuration	on):				
Collector-Cutoff Current	ICEO	V _{CE} = 10 V	, I _B = 0	_	_	μА
DC Forward-Current Transfer Ratio	hFE	V _{CE} = 5V, I	C = 1 mA	6	9000	
Base-to-Emitter (Q3 to Q4)	VBE	V _{CE} = 5V	I _E = 10 mA	.7	1.46 1.32	v
Magnitude of Base-to- Emitter Temperature Coefficient	∆VBE ∆T	V _{CE} = 5V, I	E = 1 mA	-	4.4	mV/ºC
For transistors Q1 and Q2 (As	a Differential Ampli	fier):				
Magnitude of Input Offset Voltage VBE1 - VBE2	Iviol	V _{CE} = 5V, I	E = 1 mA	-	0.48	mV
Magnitude of hFE		V _{CE} = 5V, I _{C1} = I _{C2} = 1mA		_	1	
Magnitude of Base-to- Emitter Temprature Coefficient	∆V _{BE} ∆T	V _{CE} = 5V, I _E = 1mA		_	1.9	mV/ºC
Magnitude of V _{IO} (VBE1- VBE2) Temperature Coefficient	∆VIO	V _{CE} = 5V, I _{C1} = I _{C2} =	1mA	_	1.1	μV/°C

DYNAMIC ELECTRICAL CHARACTERISTICS For Design Guidance Only

		TEST CONDITIO	NS			
CHARACTERISTIC	SYMBOL	T _A = 25°C	Typ. Char. Curve	CA3118T	CA3118AT	UNITS
			Fig. No.	Тур.	Тур.	
Low Frequency Noise Figure	NF	$f = 1kHz$, $V_{CE} = 5V$, $I_{C} = 100 \mu A$, Source resistance = $k\Omega$		3.25	3.25	dB
Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: Forward-Current Transfer Ratio	h _{fe}	f = 1kHz, VCF = 5V,	8	100	100	
Short-Circuit Input Impedance	h _{ie}	IC = 1mA	8	3.5	2.7	kΩ
Open-circuit Output Impedance	h _{oe}		8	15.6 15.6		μmho
Open-Circuit Reverse Voltage Transfer Ratio	h _{re}		8	1.8 × 10 ⁻⁴	1.8 × 10 ⁻⁴	
Admittance Characteristics: Forward Transfer Admittance	Y _{fe}		9	31-j1.5	31-j1.5	mmho
Input Admittance	Yie	f = 1MHz, VCE = 5V,	10	0.3 + j0.04	0.35 + j0.04	mmho
Output Admittance	Yoe	IC = 1mA	11	0.001 + j0.03	0.001 + j0.03	mmhó
Reverse Transfer Admittance	Y _{re}		12	See curve	See curve	mmho
Gain-Bandwidth Product	fT	V _{CE} = 5V, I _C = 3mA	13	500	500	MHz
Emitter-to-Base Capacitance	CEB	V _{EB} = 5V, I _E = 0	14	0.70	0.70	pF
Collector-to-Base Capacitance	ССВ	V _{CB} = 5V, I _C = 0	14	0.37	0.37	pF
Collector-to-Substrate Capacitance	CCI	V _{CI} = 5V, I _C = 0	14	2.2	2.2	pF

Table I. Pre Burn-In Electrical and Post Burn-In Electrical Tests and Delta Limits*

ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$

				LIMITS		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	MIN.	MAX.	MAX△	UNITS
Emitter-to-Base Breakdown Volts Q1, Q2	V(BR)EBO	I _E = 10 μA, I _C = 0	5	_	±0.5	V
Collector Cutoff Current Q1, Q2	ICEO	V _{CE} = 10 V, I _B = 0	_	5	.±1	μА
Collector Cutoff Current Q3, Q4	ICEO(D)	V _{CE} = 10 V, I _B = 0	_	5	±1	μΑ
Input Current Q1, Q2	11	IC = 1 mA, VCE = 5 V	_	33	±3	μΑ
Input Current Q3, Q4	l(D)	IC = 1 mA, VCE = 5 V	-	0.66	±0.1	μΑ
Base to Emitter Voltage Q1, Q2	V _{BE}	IE = 1 mA, VCE = 3 V	0.63	0.83	±0.1	V

Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.
 Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 15.

Table II Final Electrical Tests and Group A Sampling Inspection

		TEST COND NOTE – Unl				LIN	IITS			
CHARACTERISTIC	SYMBOL	specified, lim to both CA3			/INIMU	М	M	AXIML	IM	V V V μA mA
		CA3118A	. To unu	-55	+25	+125	-55	+25	+125	
For Each Transistor:										
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	$I_C = 10 \mu\text{A}$ $I_E = 0$	CA3118 CA3118A	_	40 50	-	<u>-</u>	=		V
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1 mA I _B = 0	CA3118 CA3118A		30 40	-				٧
Collector-to-Substrate	V _{(BR)CIO}	I _{CI} = 10 μA	CA3118	_	40		_	_	-	٧
Breakdown Voltage	}	I _B = 0	CA3118A	-	50	-	_	_	_	
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	l _E = 10 μA, I	c = 0	-	5	-	-	_	-	٧
Collector-Cutoff Current	I _{CEO}	V _{CE} = 10 V,	1 _B = 0	-	-	_	-	5	100	μΑ
Collector-Cutoff Current	СВО	V _{CB} = 10 V,	I _E = 0	-	-	_	_	100	_	mA
DC Forward-Current Transfer Ratio	h _{FE}	V _{CE} = 5 V, I ₀	C = 1 mA	15	30	40	-	_	_	
Base-to-Emitter Voltage	v _{BE}	V _{CE} = 3 V, I	C = 1 mA	.7	0.63	0.43	1.3	0.83	0.73	٧
For transistors Q3 and Q4 (Darlington Co	nfiguration):								
Collector-Cutoff Current	CEO	V _{CE} = 10 V,	I _B = 0	-	-	-	_	5	2000	μΑ
DC Forward-Current Transfer Ratio	hFE	V _{CE} = 5 V, I	C = 1 mA	750	1500	2000	-	-	_	
For transistors Q1 and Q2 (As a Different	ial Amplifier):								
Magnitude of Input Offset Voltage V _{BE1}	[V ₁₀]	V _{CE} = 5 V, I	_E = 1 mA	_	_	-	_	5	_	mV
Magnitude of h _{FE}		V _{CE} = 5 V, I _{C1} = I _{C2} = 1	mA	_	0.9	-		1.1	_	
Dynamic Characteristics:										
Gain Bandwidth Product	f _T	V _{CE} = 5 V, I	C = 3 mA	-	300	_	-	_	_	MHz

Table III. Group C Electrical Characteristics Sampling Tests (T_A = 25°C)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS		
			MIN.	MAX.	UNITS
Emitter-to-Base Breakdown Volts, Q ₁ , Q ₂ , Q ₃ , Q ₄	V(BR)EBO	$I_E = 10 \mu\text{A}, I_C = 0$	4	_	v
Collector-to-Emitter Breakdown Volts, Q ₁ , Q ₂ , Q ₃ , Q ₄	V(BR)CEO	I _C = 1 mA, I _B = 0	28	_	v
Input Current, Q ₁ , Q ₂	IN	IC = 1 mA, VCE = 5V	-	50	μΑ
Input Current, Darlington Pair, Q3, Q4	IIN(D)	I _C = 1 mA, V _{CE} = 5V	_	1	μΑ
Base-to-Emitter Voltage, Q ₁ , Q ₂	V _{BE}	IE = 1 mA, VCE = 3V	0.63	0.83	V

STATIC CHARACTERISTICS CURVES




Fig. 2-ICEO vs. TA for any transistor.




Fig. 3-ICBO vs. TA for any transistor.




Fig. 4-hFE vs. IC for any transistor.




Fig. 5-V_{CE} sat vs. I_C for any transistor.

STATIC CHARACTERISTICS CURVES (Cont'd)




Fig. 6-hFE vs. I_C for Darlington pair (Q3 and Q4) for types CA3118AT and CA3118T,




Fig. 7—VBE vs. IE for Darlington pair (Q3 and Q4).

TYPICAL DYNAMIC CHARACTERISTICS CURVES (For Any Transistor)




Fig. 8-hfe, hie, hoe, hre vs. IC.




Fig. 9- yfe vs. f.




Fig. 10-y ie vs. f.




Fig. 11-yoe vs. f.

TYPICAL DYNAMIC CHARACTERISTICS CURVES (Cont'd)




Fig. 12-yre vs. f.




Fig. 14-CEB, CCB, CCI vs. bias voltage.




Fig. 13-fT vs. IC.





Fig. 15-Burn-in and operating life test circuit.



Linear Integrated Circuits

High-Reliability Slash (/) Series CA3130A/ . . ., CA3130B/ . . .



High-Reliability COS/MOS Operational Amplifiers

With MOS/FET Input

For Aerospace, Military, and Critical Industrial Applications Features:


- MOS/FET input stage provides:
 - very high $Z_1 = 1.5 \text{ T}\Omega \ (1.5 \times 10^{12} \Omega) \text{ typ.}$ very low I_I = 5 pA typ. at 15 V operation
 - 2 pA typ. at 5 V operation
- Common-mode input-voltage range includes negative supply rail; input terminals can be swung 0.5 V below negative supply rail
- COS/MOS output stage permits signal swing to either (or both) supply rails

Ideal for single-supply applications

- Low V_{IO}: 2 mV max. (CA3130B)
- Wide BW: 15 MHz typ. (unity-gain crossover)
- High SR: 10 V/μs typ. (unity-gain follower)
- High output current (I_O): 20 mA typ.
- High A_{OL}: 320,000 (110 dB) typ.
- Compensation with single external capacitor Applications:
- Ground-referenced single-supply amplifiers
- Fast sample-hold amplifiers
- Long-duration timers/monostables
- High-input-impedance comparators (ideal interface with digital COS/MOS)
- High-input-impedance wideband amplifiers
- Voltage followers

(e.g., follower for single-supply D/A converter)

- Voltage regulators
- (permits control of output voltage down to zero volts)
- Peak detectors
- Single-supply full-wave precision rectifiers
- Photo-diode sensor amplifiers



9205-24713

Fig. 1-Functional diagram of the CA3130 Series.

and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. The packaged types can be supplied to six screening levels-/1N, /1R, /1, /2, /3, and /4-which correspond to MIL-STD-883

Classes A, B, and C. The chip version can be supplied to three screening levels-/M, /N, and /R. These screening levels and detailed information on test methods, procedures, and test sequence are given in Reliability Report RIC-202A "High-Reliability CA3000 Slash (/) Series Types Screened to MIL-STD-883."

The RCA-CA3130A and CA3130B "Slash" (/) Series types are

integrated-circuit operational amplifiers that combine the

advantages of both COS/MOS and bipolar transistors on a

monolithic chip. Intended for applications in aerospace.

military, and critical industrial equipment, they are electrically

and mechanically identical with the standard types CA3130A


and CA3130B described in Data Bulletin File No. 817 but are specially processed and tested to meet the electrical, mechanical

The CA3130A and CA3130B Slash (/) Series types are supplied in the 8-lead TO-5 style package ("T" suffix), in the 8-lead TO-5 style package with dual-in-line formed leads, DIL-CAN, ("S" suffix), or in chip form ("H" suffix).

DC SUPPLY VOLTAGE	AT 125°C
DIFFERENTIAL-MODE INPUT VOLTAGE	BELOW 125°C EMPERATURE RANGE: OPERATING STORAGE UTPUT SHORT-CIRCUITED TEMPERATURE (C. AT DISTANCE 1/16 ± FROM CASE FOR 10 S

WITH HEAT SINK-
AT 125°C 418 mW
BELOW 125°C Increase linearly at 16.7 mW/°C
TEMPERATURE RANGE:
OPERATING
STORAGE
OUTPUT SHORT-CIRCUIT DURATION* INDEFINITE
LEAD TEMPERATURE (DURING SOLDERING):
AT DISTANCE 1/16 ± 1/32 INCH (1.59 ± 0.79 MM)
FROM CASE FOR 10 SECONDS MAX+265°C

*Short circuit may be applied to ground or to either supply.



NOTE:
DIODES D5 THROUGH D8 PROVIDE GATE-OXIDE PROTECTION
FOR MOS/FETS INPUT STAGE.

92CL-24714

Fig. 2-Schematic diagram of the CA3130 Series.

ELECTRICAL CHARACTERISTICS

Typical Values Intended Only for Design Guidance

CHARACTERISTIC	SYMBOL	TEST CONDITIONS V ⁺ =15 V V ⁻ =0 V T _A =25°C (Unless Specified Otherwise)	CA3130A	CA3130B	UNITS
Input Offset Voltage	l ^V iol	V [±] =±7.5 V	2	0.8	mV
Input Offset Current	liol	V [±] =±7.5 V	0.5	0.5	pΑ
Input Current	1	V [±] =±7.5 V	5	5	рΑ
Large-Signal Voltage	AOL	V _O =10 V _{p⋅p}	320 k	320 k	V/V
Gain	:	R _L =2 kΩ	110	110	dB
Common-Mode Rejection Ratio	CMRR		90	100	dB
Common-Mode Input-Voltage Range	VICR		-0.5 to 12	-0.5 to 12	٧
Power-Supply	$\Delta V_{10}/\Delta V^{+}$	V [±] =±7.5 V	32	32	μν/ν
Rejection Ratio	ΔV ₁₀ /ΔV ⁻	V -17.5 V	32	32	Ι μν/ν
	V _{OM} ⁺	R ₁ =2 kΩ	13,3	13.3	
Maximum Output	v _{om} -	W[-2 K32	0.002	0.002] ,
Voltage	V _{OM} +	R _i =∞	15	15]
	V _{OM} -	11,[0	0	
Maximum Output Current:	. +	V -0.V			
Source	I _{OM} ⁺	V _O =0 V	22	22	mA
Sink	low_	V _O =15 V	20	20	}
Supply Current	1+	V _O =7.5 V R _L =∞	10	10	mA
	·	V _O =0 V R _L =∞	2	2	
Input Offset Volt- age Temperature Drift	Δν _{ΙΟ} /ΔΤ	T _A =-55 to 125°C V [±] =±7.5 V ▲	10	5	μV/°C
Large-Signal Voltage		$V_{O} = 10 V_{p-p}^*$ $R_{L} = 2 k\Omega^*$	320 k	320 k	V/V
Gain	AOL	R _L =2 kΩ *	110	110	dB

^{*} Applies only to A_{OL}.

 $[\]blacktriangle$ Applies only to Δ V $_{10}$ / Δ T .

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

CHARACTERISTIC	SYMBOL	TEST CONDITIONS V ⁺ =+7.5 V V ⁻ =-7.5 V T _A =25°C (Unless Specified Otherwise)	CA3130A	CA3130B	UNITS
Input Offset Voltage Adjustment Range		10 k Ω across Terms. 4 and 5 or 4 and 1	±22	±22	mV
Input Resistance	R ₁		1.5	1.5	ТΩ
Input Capacitance	Cl	f = 1 MHz	4.3	4.3	pF
Equivalent Input Noise	e _n	BW=0.2 MHz R _S =1 MΩ*	23	23	μV
Unity Gain Crossover		C _C = 0	15	15	MHz
Frequency	fT	C _C = 47 pF	4	4	IVITIZ
Slew Rate: Open Loop	SR	C _C = 0	30	30	V/μs
Closed Loop] "	C _C = 56 pF	10	10	1 7/45
Transient Response: Rise Time	t _r	C _C = 56 pF C ₁ = 25 pF	0.09	0.09	μs
Overshoot		R _L = 2 kΩ	10	10	%
Settling Time (4 Vp-p Input to <0.1%)		(Voltage Follower)	1.2	1.2	μs

^{*} Although a $1-M\Omega$ source is used for this test, the equivalent input noise remains constant for sources of R_S up to $10 M\Omega$.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS V ⁺ = 5 V V ⁻ = 0 V T _A = 25°C (Unless Specified Otherwise)	CA3130A	CA3130B	UNITS
Input Offset Voltage	v _{IO}		2	1	mV
Input Offset Current	110		0.1	0.1	pА
Input Current	l ₁		2	2	pΑ
Common-Mode Rejection Ratio	CMRR		90	100	dB
Large-Signal	۸-	V _O = 4 Vp-p	100 k	100 k	V/V
Voltage Gain	A _{OL}	R _L = 5 kΩ	100	100	dB
Common-Mode Input Voltage Range	VICR		0 to 2.8	0 to 2.8	٧
Supply Current	l+	V _O = 5 V,R _L = ∞	300	300	μΑ
Supply Current	'	V _O =2.5 V,R _L = ∞	500	500	μΑ
Power Supply Rejection Ratio	ΔV _{IO} /ΔV ⁺		200	200	μV/V

Table I. Pre Burn-In and Post Burn-In Electrical Tests and Delta Limits* ELECTRICAL CHARACTERISTICS At $T_{\Delta}=25^{\circ}\text{C}$, $V^{+}=+7.5$ V, $V^{-}=-7.5$ V

CHARACTERIS	ETIC	SYMBOL TEST CONDITIONS -		LIMITS		UNITS
CHARACTERIS	511C			MAX.	MAX.∆	UNITS
Input Offset Voltage	CA3130A			5	±1	
	CA3130B	V _{IO}		2	±0.5	mV
Input Offset Current	CA3130A			20	±2	
Input Offset Current	CA3130B	10		10	±1	nA
Input Bias Current CA3130A CA3130B	CA3130A	l _l		30	±3	- ^
	CA3130B			20	±2	nA

^{*} Levels /1 and /2 require pre burn-in electrical and post burn-in electrical tests, and delta limits.


Level /3 requires pre burn-in electrical test only. The burn-in and operating life test circuit is shown in Fig. 6.

Table II. Final Electrical Tests and Group A Sampling Inspection

		TEST CONDITIONS V ⁺ = +15 V, V ⁻ = 0 V			LIMITS						
CHARACTERISTIC		SYMBOL	Unless Otherwise	MINIMUM			MAXIMUM			UNITS	
			Specified	-55	+25	+125	-55	+25	+125	1	
	CA3130A	.,	V [±] = ±7.5 V	_	-	_	7	5	7	mV	
Input Offset Voltage	CA3130B	V _{IO}	V-=±7.5 V	_		_	3.5	2	3.5	mv	
1	CA3130A		V [±] = ±7.5 V	_	_	_	30	20	30	DΑ	
Input Offset Current	CA3130B	110	V-=±7.5 V	-	-	_	20	10	20	рA	
	CA3130A		V [±] = ±7.5 V	_	_	-	15	0.03	15	nA	
Input Current	CA3130B	Ιį	V-= ±7.5 V	_	_	_	15	0.03	15	IIA I	
Large Signal	CA3130A	,	$V_0 = 10 V_{p-p}$	88	94	88	-	_	_	dB	
Voltage Gain	CA3130B	^A OL	$R_L = 2 k\Omega$	94	100	94	_	_	_	aB	
Common-Mode	CA3130A	CMRR		80	80	80	ı	ı	_	dB	
Rejection Ratio	CA3130B	CIVINN		86	86	86		-	_	ub l	
Common-Mode Input Voltage Range		V _{ICR}		0	0	0	10	10	10	٧	
Power Supply	CA3130A	PSRR	V [±] = ±7.5 V	150	150	150	-	1	_	μV/V	
Rejection Ratio	CA3130B	ronn		100	100	100	-	_	_	1 40,0	
Maximum Output Voltage		V _{OM} ⁺	$R_L = 2 k\Omega$	10	12	10	_	-	_	V	
waximum Output Vortage		v _{om} -	UL - 2 K32	_	-		0.05	0.01	0.05	1	
Maximum Output Voltage		v _{om} +	R ₁ = ∞	14.95	14.99	14.95		-	_	V	
waximum Output vortage		V _{OM} -	WE - so	_	_	-	0.05	0.01	0.05	1	
Maximum Output Current		I _{OM} ⁺	V _O = 0 V	_	12	_	_	45	_	mA	
		I _{OM} -	V _O = 15 V	-	12	-	-	45	-	III/A	
Supply Current	upply Current		V _O = 25 V, R _L = ∞	-	_	-	1	15	1	mA	
опрыу синент			V _O = 0 V, R _L = ∞	-	-	-	_	3	-		
Input Offset Voltage Temperature Coefficient		Δν _{1Ο} /ΔΤ	CA3130B Only	-	_	ı	15	15	15	μV/ºC	

OLLA DA OTERIOTIO	0.44001	TEST CONDITIONS AT T _A = 25°C	LIN	UNITS	
CHARACTERISTIC	SYMBOL	V ⁺ = +15 V, V ⁻ = -15 V	MIN.	MIN. MAX.	
	, , , , , , , , , , , , , , , , , , ,	CA3130A	_	5	
Input Offset Voltage	V _{IO}	CA3130B	_	2	mV
0" 0		CA3130A	_	20	
Input Offset Current	10	CA3130B	_	10	pΑ
I		CA3130A	_	30	
Input Bias Current	1 14	CA3130B	_	20	pΑ
Large Signal Voltage Gain	A	CA3130A	91	_	.ID
Large Signal Voltage Gain	AOL	CA3130B	97	_	dB

Table III. Group C Electrical Characteristics Sampling Tests



TOTAL SUPPLY VOLTAGE (FOR INDICATED VOLTAGE GAINS) = 15 V *WITH INPUT TERMINALS BIASED SO THAT TERM. 6 POTENTIAL IS +7.5 V ABOVE TERM. 4.

*WITH OUTPUT TERMINAL DRIVEN TO EITHER SUPPLY RAIL.

92CS-24715

Fig. 3-Block diagram of the CA3130 Series.




Fig. 5-Voltage transfer characteristics of COS/MOS output stage.




Fig. 4—Open-loop voltage gain and phase shift vs. frequency for various values of C_L , C_C , and R_L .





Fig. 6-Burn-in and life test circuit.



MOS Field-Effect Transistors

N-Channel Depletion Types

High-Reliability Type HR3N187



High-Reliability Silicon Dual Insulated-Gate Field-Effect Transistor


With Integrated Gate-Protection Circuits For Applications in Aerospace, Military, and Critical Industrial Equipment up to 300 MHz

Device Features:

- Back-to-back diodes to protect each gate against handling and in-circuit transients
- High forward transconductance g_{FS} = 12,000 μmho (typ.)
- High unneutralized RF power gain Gps = 18 dB(typ.) at 200 MHz
- Low VHF noise figure 3.5 dB(typ.) at 200 MHz

The RCA-HR3N187 is a high-reliability n-channel silicon, depletion type, dual insulated-gate field-effect transistor. It is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type 3N187 described in Data Bulletin File No. 436 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The excellent over-all performance characteristics of HR3N187 make it useful for a wide variety of rf-amplifier applications at frequencies up to 300 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element. The HR3N187 is hermetically sealed in the metal JEDEC TO-72 package.



LEAD 1-DRAIN
LEAD 2-GATE No. 2
LEAD 3-GATE No. 1
LEAD 4-SOURCE, SUBSTRATE
AND CASE

Fig. 1-Terminal diagram.

Applications

- RF amplifier amplifier, mixer, and IF amplifier in military, and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

Performance Features

- Superior cross-modulation performance and greater dynamic range than bipolar or single-gate FET's
- Wide dynamic range permits large-signal handling before overload
- Virtually no age power required
- Greatly reduces spurious responses in FM receivers

Maximum Ratings, Absolute-Maximum Values, at TA = 25°C

DRAIN-TO-SOURCE VOLTAGE, VDS	-0.2 to +20	V
GATE No. 1-TO-SOURCE VOLTAGE, VG15	:	
Continuous (dc)	-6 to +3	v
Peak ac	-6 to +6	v
GATE No. 2-TO-SOURCE VOLTAGE, VG2S	•:	
Continuous (dc)		v
Peak ac	-6 to +6	v
*DRAIN-TO-GATE VOLTAGE,		
V _{DG1} OR V _{DG2}	+20	v
*DRAIN CURRENT, ID	50	mA
*TRANSISTOR DISSIPATION PT:	•	
At ambient) up to 25°C	330	mW
temperatures above 25°C	derate linearly at	
	2.2 mW/°C	
*AMBIENT TEMPERATURE RANGE:		
Storage and Operating	-65 to +175	оc
*LEAD TEMPERATURE (During Soldering):		
At distances ≥1/32 inch from		
seating surface for 10 seconds max	265	oc.
scatting surface for TO seconds max	200	-0

^{*}In accordance with JEDEC Registration Data Format JS-9 RDF-19A

Electrical Characteristics, at T_A = 25°C Unless Otherwise Specified

				1	IMIT	\$		
	CHARACTERISTIC	SYMBOL	TEST CONDITIONS				MAX.	UNITS
*	Gate No. 1-to-Source Cutoff Voltage	VG1S(off)	V _{DS} = +15 V, I _D = 50 μA V _{G2S} = +4 V		-0.5	-2	-4	٧
*	Gate No. 2-to-Source Cutoff Voltage	VG2S(off)	V _{DS} = +15 V, I _D = V _{G1S} = 0	50 μΑ	-0.5	-2	-4	V
*	Gate No. 1-Terminal Forward Current	IG1SSF	V _{G1S} = +1 V V _{G2S} = V _{DS} = 0	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	-	=	50 5	nA μA
*	Gate No. 1-Terminal Reverse Current	IG1SSR	V _{G1S} = -6 V V _{G2S} = V _{DS} = 0	T _A = 25°C T _A = 100°C		=	50 5	nA μA
*	Gate No. 2-Terminal Forward Current	IG2SSF	V _{G2S} = +6 V V _{G1S} = V _{DS} = 0	T _A = 25°C T _A = 100°C		=	50 5	nA μA
*	Gate No. 2-Terminal Reverse Current	I _{G2SSR}	V _{G2S} = -6 V V _{G1S} = V _{DS} = 0	T _A = 25°C T _A = 100°C	=-	=	50 5	nA μA
*	Zero-Bias Drain Current	IDS	V _{DS} = +15 V V _{G2S} = +4 V V _{G1S} = 0		5	15	30	mA
	Forward Transconductance (Gate No. 1-to-Drain)	9fs	V _{DS} = +15 V, I _D = V _{G2S} = +4 V, f = 1		7000	12,000	18,000	μmho
*	Small-Signal, Short-Circuit Input Capacitance†	Ciss			4.0	6.0	8.5	рF
*	Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No. 1).	C _{rss}	V _{DS} = +15 V, I _D = V _{G2S} = +4 V, f =	0.005	0.02	80.0	pF	
*	Small-Signal, Short-Circuit Output Capacitance	Coss			_	2.0	-	pF
	Power Gain (see Fig. 1)	GPS			15	18	22	dB
	Maximum Available Power Gain	MAG			-	20	-	dB
	Maximum Usable Power Gain (unneutralized)	MUG			_	20▲	_	dB
	Noise Figure (see Fig. 1)	NF				3.5	4.5	dB
*	Magnitude of Forward Transadmittance	Yfs	V _{DS} = +15 V, I _D =		-	12,000	-	μmho
*	Phase Angle of Forward Transadmittance		VG2S = +4 V, f = 2	00 MHz	_	-35	_	Degrees
	Magnitude of Reverse Transadmittance	Yrs			-	25	-	μmho
	Angle of Reverse Transadmittance	$\theta_{ extsf{rs}}$			-	-25	-	Degrees
*	Input Resistance	riss				1,0	-	kΩ
*	Output Resistance	ross			-	2.8	-	kΩ
*	Gate-to-Source Forward Breakdown Voltage: Gate No. 1 Gate No. 2	V(BR)G1SSF V(BR)G2SSF	IG1SSF = IG2SSF	= 100 μΑ	6.5	10	-	v
*	Gate-to-Source Reverse Breakdown Voltage: Gate No. 1 Gate No. 2	V(BR)G1SSR V(BR)G2SSR	IG1SSR = IG2SSR	= –100 μΑ	-6.5	-10	_	v

Limited only by practical design considerations.

Capacitance between Gate No. 1 and all other terminals.

Three-terminal measurement with Gate No. 2 and Source return to ground terminal. In accordance with JEDEC Registration Data Format JS-9 RDF-19A.

Table I—Pre Burn-In and Post Burn-In Electrical Go/No-Go Tests, at $T_A = 25^{\circ}C$

OUAD ACTEDIOTIC	averno.	TEST COMPLETIONS	LIMITS		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	UNITS
Gate No. 1-Terminal Forward Current	I _{G1SSF}	$V_{G1S} = +6 \text{ V}, V_{G2S} = V_{DS} = 0$	_	50	nA
Gate No. 1-Terminal Reverse Current	I _{G1SSR}	V _{G1S} = -6 V, V _{G2S} = V _{DS} = 0	-	50	nA
Gate No. 2-Terminal Forward Current	I _{G2SSF}	$V_{G2S} = +6 V, V_{G1S} = V_{DS} = 0$	_	50	nA
Gate No. 2-Terminal Reverse Current	I _{G2SSR}	V _{G2S} = -6 V, V _{G1S} = V _{DS} = 0	-	50	nA
Zero-Bias Drain Current	I _{DS}	V _{DS} = +15 V, V _{G2S} = +4 V V _{G1S} = 0	5	30	mA
Gate-to-Source Forward Breakdown Voltage: Gate No. 1	V _{(BR)G1SSF}	^I G1SSF = ^I G2SSF = 100 μA	6.5	_	V
Gate No. 2	V _{(BR)G2SSF}				
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1	V _{(BR)G1SSR}	G1SSR = G2SSR = 100 μA	-6.5	_	v
Gate No. 2	V _{(BR)G2SSR}				

Table II – Final Electrical Tests, at T_A = $25^{\circ}C$


OHADAGTERICTIO	a)/MADOL	TEST SOMETIONS	LIM		
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	Min.	Max.	UNITS
Gate No. 1-to-Source Cutoff Voltage	V _{G1S(off)}	V_{DS} = +15 V, I_{D} = 50 μ A V _{G2S} = +4 V	-0.5	-4	V
Gate No. 2-to-Source Cutoff Voltage	V _{G2S(off)}	$V_{DS} = +15 \text{ V}, I_{D} = 50 \mu \text{A}$ $V_{G1S} = 0$	-0.5	-4	٧
Gate No. 1-Terminal Forward Current	I _{G1SSF}	$V_{G1S} = +6 \text{ V}, V_{G2S} = V_{DS} = 0$	_	50	nA
Gate No. 1-Terminal Reverse Current	I _{G1SSR}	V _{G1S} = -6 V, V _{G2S} = V _{DS} = 0	_	50	nA
Gate No. 2-Terminal Forward Current	I _{G2SSF}	$V_{G2S} = +6 \text{ V}, V_{G1S} = V_{DS} = 0$	-	50	nA
Gate No. 2-Terminal Reverse Current	I _{G2SSR}	$V_{G2S} = -6 \text{ V, } V_{G1S} = V_{DS} = 0$	-	50	nA
Zero-Bias Drain Current	I _{DS}	V _{DS} = +15 V, V _{G2S} = +4 V V _{G1S} = 0	5	30	mA
Gate-to-Source Forward Breakdown Voltage: Gate No. 1 Gate No. 2	V _{(BR)G1SSF} V _{(BR)G2SSF}	G1SSF = G2SSF = 100 μA	6.5	_	v
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1	V _{(BR)G1SSR}	G1SSR = G2SSR = 100 μA	-6.5	_	v
Gate No. 2	V _{(BR)G2SSR}				

Table III - Group A Electrical Sampling Inspection

			LIMITS						
CHARACTERISTIC	SYMBOL	TEST CONDITIONS	М	INIMU	м	V	MIXAN	JM	UNITS
ONANAO TEMOTIO	01111002	1201 CONDITIONS	-55	+25	+125	-55	+25	+125	οс
Gate No. 1-to-Source	V _{G1S(off)}	$V_{DS} = +15 \text{ V}, I_{D} = 50 \mu \text{A}$ $V_{G2S} = +4 \text{ V}$	-0.5	-0.5	-	-4	-4	_	v
Cutoff Voltage		V_{DS} = +15 V, I_{D} = 100 μA V_{G2S} = +4 V	-	-	0.5	_	_	-4	
Gate No. 2-to-Source	V _{G2S(off)}	$V_{DS} = +15 \text{ V}, I_{D} = 50 \mu \text{A}$ $V_{G1S} = +4 \text{ V}$	-0.5	-0.5	-	-4	-4	_	v
Cutoff Voltage		V_{DS} = +15 V, I_{D} = 100 μ A V _{G1S} = +4 V	_	-	-0.5	_	_	-4	
Gate No. 1-Terminal Forward Current	^I G1SSF	$V_{G1S} = +6 V$ $V_{G2S} = V_{DS} = 0$	-	-	-	-	50	-	nA
Gate No. 1-Terminal Reverse Current	I _{G1SSR}	V _{G1S} = -6 V V _{G2S} = V _{DS} = 0	-	_	_	-	50	-	nA
Gate No. 2-Terminal Forward Current	G2SSF	V _{G2S} = +6 V V _{G1S} = V _{DS} = 0	1	-	-	-	50	-	nA
Gate No. 2-Terminal Reverse Current	G2SSR	V _{G2S} = -6 V V _{G1S} = V _{DS} = 0	-	-	-	-	50	-	nA
Zero-Bias Drain Current	I _{DS}	V _{DS} = +15 V V _{G2S} = +4 V, V _{G1S} = 0	5	5	3.5	30	30	21	mA
Forward Transconductance (Gate No. 1-to-Drain)	g _{fs}	V_{DS} = +15 V, I_{D} = 10 mA V_{G2S} = +4 V, f = 1 kHz	1	7000	1	1	18,000	1	μmho
Small-Signal, Short-Circuit Input Capacitance	C _{iss}		1	4.0	-	-	8.5	1	pF
Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate No. 1)	C _{rss}	V_{DS} = +15 V, I_{D} = 10 mA VG2S = +4 V, f = 1 MHz	_	0.05	_	-	0.03	_	pF
Gate-to-Source Forward Breakdown Voltage: Gate No. 1		¹ G1SSF = ¹ G2SSF = 100 μA	6.5	6.5	4.5	-	_	-	v
Gate No. 2	V _{(BR)G2SSF}								
Gate-to-Source Reverse Breakdown Voltage: Gate No. 1		^I G1SSR = ^I G2SSR = 100 μA	-6.5	-6.5	-4.5	_	_	_	v
Gate No. 2	V _{(BR)G2SSR}								

TYPICAL CHARACTERISTICS For Y Parameters, see 3N187 Data Bulletin File No. 436

High-Reliability Processing Flow Chart






Fig. 2-GPS vs. VG2S.




Fig. 3-MAG vs. f.




Fig. 4-ID vs. VG1S.




Fig. 5-ID vs. VG2S.




Fig. 6-gfs and ID vs. VG2S-




Fig. 7-gfs vs. VG1S-

COMMON - SOURCE CIRCUIT
AMBIENT TEMPERATURE (T_A) = 25 ° C
FROM IN - TO - SOURCE VOLTS (V_{DS}) = 15

DAIN - TO - SOURCE VOLTS (V_{DS}) = 15

O - 2 - 2 - 1 O - 1 - 2 2 3

GATE NO. 2-TO - SOURCE VOLTS (V_{G2S})

Fig. 8-gfs2 vs. VG2S.

92CS -14787R2





Fig. 9-Burn-In and operating life-test circuit.

DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in Inches and Millimeters

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.537 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.919" (0.482 mm) at a guageng-plane-of 0.054" (1.372 mm) + 0.001" (0.025 mm) -0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.


Note 4: Measured from actual maximum diameter.



MOS Field-Effect Transistors

N-Channel Depletion Types

High-Reliability Type HR3N200



High-Reliability Silicon Dual Insulated-Gate Field-Effect Transistor

With Integrated Gate-Protection Circuits
For Applications in Aerospace, Military, and Critical Industrial
Equipment Up to 500 MHz.

Applications:

- RF amplifier, mixer, and IF amplifier in military and industrial communications equipment
- Aircraft and marine vehicular receivers
- CATV and MATV equipment
- Telemetry and multiplex equipment

RCA HR3N200 is a high-reliability n-channel silicon, depletion type, dual insulated-gate field-effect transistor. It is intended for applications in aerospace, military, and industrial equipment. It is electrically and mechanically identical with the standard type 3N200 described in Data Bulletin File No. 437 but is specially processed and tested to meet the electrical, mechanical and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The excellent over-all performance characteristics of the HR3N200 make it useful for a wide variety of rf-amplifier applications at frequencies up to 500 MHz. The two serially-connected channels with independent control gates make possible a greater dynamic range and lower cross-modulation than is normally achieved using devices having only a single control element.

The HR3N200 is hermetically sealed in the metal JEDEC TO-72 package.

Maximum Ratings, Absolute-Maximum Values, at TA = 25°C


<u> </u>		
	-0.2 to +20	V
GATE No. 1-TO-SOURCE VOLTAGE, VG1S:		
Continuous (dc)	-6 to +3	V
Peak ac	-6 to +6	V
GATE No. 2 - TO-SOURCE VOLTAGE, VG2S:		
Continuous (dc)6	to 30% of VDS	V
Peak ac	-6 to +6	V
*DRAIN-TO-GATE VOLTAGE,		
V _{DG1} OR V _{DG2}	+20	V
*DRAIN CURRENT, ID	50	mΑ
*TRANSISTOR DISSIPATION, PT:		
At ambient) up to 25°C	330	mW
	erate linearly at	
	2.2 mW/°C	
*AMBIENT TEMPERATURE RANGE:	2.2 mv/°C	
Storage and Operating	-65 to +175	oC
*LEAD TEMPERATURE (During soldering):		
At distances > 1/32 inch from		
seating surface for 10 seconds max	265	oC
*In accordance with JEDEC registration data form	at (JS-9 RDF-19	A)

Performance Features:

- Superior cross-modulation performance and greater dynamic range than bipolar and single-gate FET's
- Wide dynamic range permits large-signal handling before overload
- Dual gate permits simplified agc circuitry
- Virtually no agc power required
- Greatly reduces spurious responses in FM receivers

Device Features:

- Back-to-back diodes protect each gate against handling and in-circuit transients
- High forward transconductance gfs = 15,000 μmho (typ.)
- High unneutralized RF power gain G_{ps} = 12.5 dB (typ.) at 400 MHz = 19 dB (typ.) at 200 MHz
- Low VHF noise figure 4.5 dB (typ.) at 400 MHz 3.0 dB (typ.) at 200 MHz



LEAD 1-DRAIN LEAD 2-GATE No. 2 LEAD 3-GATE No. 1 LEAD 4-SOURCE, SUBSTRATE

Fig. 1-Terminal diagram.

AND CASE

Electrical Characteristics for Design Guidance Only

ſ	ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$	SYMBOL	TEST CON	IDITIO	NIC .	LIMITS			UNITS
	unless otherwise specified	STWBOL	TEST CON	טוווטו		Min.	Тур.	Max.	UNITS
*	Gate No. 1-to-Source Cutoff Voltage	V _{G1S(off)}	V _{DS} = +15 V _{G2S} = +4	V_{DS} = +15 V, I_{D} = 50 μ A V _{G2S} = +4 V		-0.1	-1	-3	V
*	Gate No. 2-to-Source Cutoff Voltage	V _{G2S(off)}	V _{DS} = +15 V _{G1S} = 0	۷, ۱ _Ď	= 50 μΑ	-0.1	-1	-3	V
*	Gate No. 1-Terminal Forward Current	^I G1SSF	V _{G1S} = +1 V _{G2S} = V _E	v os = 0	T _A = 25°C T _A = 100°C	-	_	50 5	nΑ μΑ
*	Gate No. 1-Terminal Reverse Current	I _{G1SSR}	V _{G1S} = -6 V _{G2S} = V _E	v os = 0	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	=	-	50 5	nΑ μΑ
*	Gate No. 2-Terminal Forward Current	I _{G2SSF}			T _A = 25°C T _A = 100°C	=	-	50 5	nΑ μΑ
*	Gate No. 2-Terminal Reverse Current	I _{G2SSR}	V _{G2S} = -6 V V _{G1S} = V _{DS} = 0 T _A = 100°C		-	=	50 5	nΑ μΑ	
*	Zero-Bias Drain Current	I _{DS}	V _{DS} = +15 V, V _{G1S} = 0 V _{G2S} = +4 V		0.5	5.0	12	mA	
*	Forward Transconductance (Gate No. 1-to-Drain)	9 _{fs}			f = 1 kHz	10,000	15,000	20,000	μmho
	Small-Signal, Short-Circuit Input Capacitance†	C _{iss}				4.0	6.0	8.5	pF
*	Small-Signal, Short-Circuit, Reverse Transfer Capacitance (Drain-to-Gate-No. 1) 	C _{rss}	V _{DS} = +15 I _D = 10 m/ V _{G2S} = +4	V A V	f = 1 MHz	0.005	0.02	0.03	pF
	Small-Signal, Short-Circuit Output Capacitance	Coss				-	2.0	-	pF
*	Power Gain (see Fig. 1)	G _{PS}				10	12.5	-	dB
	Noise Figure (see Fig. 1)	NF			f = 400 MHz	-	4.5	6.0	dB
*	Bandwidth	BW				28	-	38	MHz
*	Gate-to-Source Forward Breakdown Voltage Gate No. 1 Gate No. 2	V _{(BR)G1SSF} V _{(BR)G2SSF}	I _{G1SSF} = I _{G2SSF} = 100 μA	V _{G2S}	= V _{DS} = 0 = V _{DS} = 0	6.5	-	13	٧
*	Gate-to-Source Reverse Breakdown Voltage Gate No. 1 Gate No. 2	V _{(BR)G1SSR} V _{(BR)G2SSR}	I _{G1SSR} =	V _{G2S}	$S = V_{DS} = 0$ $S = V_{DS} = 0$	-6.5	-	-13	٧

OPERATING CONSIDERATIONS

The flexible leads of the 3N200 are usually soldered to the circuit elements. As in the case of any high-frequency semiconductor device, the tips of soldering irons MUST be grounded.

[†]Capacitance between Gate No. 1 and all other terminals. •Three-terminal measurement with Gate No. 2 and Source returned to guard terminal.

^{*}In accordance with JEDEC registration data format (JS-9 RDF-19A).

Table I - Pre Burn-In and Post Burn-In Electrical Go/No-Go Tests

ELECTRICAL CHARACTERISTICS			LIN	IITS		
at $T_A = 25^{\circ}C$ unless otherwise specified	SYMBOL	TEST CON	DITIONS	Min.	Max.	UNITS
Gate No. 1-Terminal Forward Current	I _{G1SSF}	V _{G1S} = +6 V _{G2S} = V _D		_	50	nA
Gate No. 1-Terminal Reverse Current	I _{G1SSR}	V _{G1S} = -6V V _{G2S} = V _D	/ os = 0	-	50	nA
Gate No. 2-Terminal Forward Current	I _{G2SSF}	V _{G2S} = +6 V _{G1S} = V _D		_	50	nA
Gate No. 2-Terminal Reverse Current	I _{G2SSR}	V _{G2S} = -6 V V _{G1S} = V _D	v os = 0	_	50	nA
Zero-Bias Drain Current	l _{DS}	V _{DS} = +15 V _{G2S} = +4	V, V _{G1S} = 0 V	0.5	12	mA
Gate-to-Source Forward Breakdown Voltage Gate No. 1 Gate No. 2	V _{(BR)G1SSF} V _{(BR)G2SSF}	I _{G1SSF} = I _{G2SSF} = 100 μA	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	6.5	13	V
Gate-to-Source Reverse Breakdown Voltage Gate No. 1 Gate No. 2	V _{(BR)G1SSR} V _{(BR)G2SSR}	I _{G1SSR} = I _{G2SSR} = 100 μA	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	-6.5	-13	٧

Table II - Final Electrical Tests


ELECTRICAL CHARACTERISTICS	avaraci.	TEST 661	DITIONS	LIN		
at T _A = 25°C unless otherwise specified	SYMBOL	TEST CON	DITIONS	Min.	Max.	UNITS
Gate No. 1-to-Source Cutoff Voltage	V _{G1S(off)}	V _{DS} = +15 V _{G2S} = +4	V, I _D = 50 μA V	-0.1	-3	٧
Gate No. 2-to-Source Cutoff Voltage	V _{G2S(off)}	V _{DS} = +15 V _{G1S} = 0	V, I _D = 50 μA	-0.1	-3	٧
Gate No. 1-Terminal Forward Current	^I G1SSF	V _{G1S} = +1 V _{G2S} = V _E		-	50	nA
Gate No. 1-Terminal Reverse Current	I _{G1SSR}	V _{G1S} = -6 V _{G2S} = V _E		_	50	nA
Gate No. 2-Terminal Forward Current	I _{G2SSF}	V _{G2S} = +6 V _{G1S} = V _[-	50	nA
Gate No. 2-Terminal Reverse Current	I _{G2SSR}	V _{G2S} = -6 V _{G1S} = V _[V OS = 0	-	50	nA
Zero-Bias Drain Current	I _{DS}	V _{DS} = +15 V _{G2S} = +4	V, V _{G1S} = 0 V	0.5	12	mA
Gate-to-Source Forward Breakdown Voltage Gate No. 1 Gate No. 2	V _{(BR)G1SSF}	I _{G1SSF} = I _{G2SSF} = 100 μA	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	6.5	13	v
Gate-to-Source Reverse Breakdown Voltage Gate No. 1 Gate No. 2	V _{(BR)G1SSR} V _{(BR)G2SSR}	I _{G1SSR} = I _{G2SSR} = 100 μA	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	-6.5	-13	v

Table III—
Group A Electrical Sampling Inspection


ELECTRICAL					*************	LIN	IITS			
CHARACTERISTICS	SYMBOL	TEST CON	IDITIONS	N	MINIMU	M	N	MIXAN	JM	UNITS
				-55	+25	+125	-55	+25	+125	°c
Gate No. 1-to-Source Cutoff Voltage	V _{G1S(off)}	V _{DS} = +15 V _{G2S} = +4	$V_{DS} = +15 \text{ V}, I_{D} = 50 \mu\text{A}, V_{G2S} = +4 \text{ V}$		-0.1	_	-3	-3	-	v
		V _{DS} = +15 V _{G2S} = +4	V, I _D = 100 μA, V	-	-	-0.1	-	-	-3	
Gate No. 2-to-Source Cutoff Voltage	V _{G2S(off)}	V _{DS} = +15 V _{G1S} = +4	V, I _D = 50 μA, V	-0.1	-0.1	_	-3	-3	-	٧
		V _{DS} = +15 V _{G1S} = +4	V, I _D = 100 μA, V	_	-	-0.1	-		-3	
Gate No. 1-Terminal Forward Current	G1SSF	V _{G1S} = +6 V _{G2S} = V _[s V OS = 0	_	-	_	1	50	-	nA
Gate No. 1-Terminal Reverse Current	I _{G1SSR}	V _{G1S} = -6 V _{G2S} = V _E	v os ^{= 0}	-	-		-	50	-	nA
Gate No. 2-Terminal Forward Current	I _{G2SSF}	V _{G2S} = +6 V V _{G1S} = V _{DS} = 0		-	_	-	-	50	-	nA
Gate No. 2-Terminal Reverse Current	G2SSR	V _{G2S} = -6 V V _{G1S} = V _{DS} = 0		-	-	1	-	50	_	nA
Zero-Bias Drain Current	I _{DS}	V _{DS} = +15 V _{G2S} = +4	V, V _{G1S} = 0 V	0.5	0.5	0.3	12	12	8.5	mA
Forward Transconductance Gate No. 1-to-Drain)	g _{fs}		f = 1 MHz	_	10,000	-	-	20,000	_	μmho
Small-Signal, Short-Circuit Input Capacitance [†]	C _{iss}			-	4.0	-	-	8.5	-	pF
Small-Signal, Short-Circuit Reverse Transfer Capacitance (Drain-to-Gate-No. 1)	C _{rss}	V _{DS} = +15 I _D = 10 m/ V _{G2S} = +4	f = 1 MHz	_	0.005	-	_	0.03	_	pF
Power Gain	G _{PS}			_	10	-	_	-	_	dB
Noise Figure	NF		f = 400 MHz	_	-	-	-	6.0	-	dB
Bandwidth	вw			_	28	-	-	38	-	MHz
Gate-to-Source Forward Breakdown Voltage		G1SSF =								
Gate No. 1 Gate No. 2	V _{(BR)G1SSF} V _{(BR)G2SSF}	IG2SSF = 100 μA	$V_{G2S} = V_{DS} = 0$ $V_{G1S} = V_{DS} = 0$	6.5	6.5	4.5	13	13	14.5	V
Gate-to-Source Reverse Breakdown Voltage Gate No. 1	V _{(BR)G1SSR}		V _{G2S} = V _{DS} = 0	-6.5	-6.5	-4.5	-13	-13	-14.5	V
Gate No. 2	V _(BR) G2SSR	100 μΑ	$V_{G1S} = V_{DS} = 0$		<u> </u>					


TYPICAL CHARACTERISTICS

For Y Parameters, see 3N200 Data Bulletin File No. 437



High-Reliability Processing Flow Chart








Fig. 7-gfs vs. VG1S.




Fig. 8-Noise figure vs. generator source admittance.





Fig. 9-Burn-In and operating life-test circuit.

DIMENSIONAL OUTLINE JEDEC TO-72



Dimensions in Inches and Millimeters

Lead Finish

In accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A".

Note 1: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

Note 2: The specified lead diameter applies in the zone between 0.050" (1.27 mm) and 0.250" (6.35 mm) from the seating plane. From 0.250" (6.35 mm) to the end of the lead a maximum diameter of 0.021" (0.533 mm) is held. Outside of these zones, the lead diameter is not controlled.

Note 3: Leads having a maximum diameter of 0.019" (0.482 mm) at a guaging plane of 0.054" (1.372 mm) + 0.001" (0.025 mm) -0.000" (0.000 mm) below seating plane shall be within 0.007" (0.177 mm) at their true position (location) relative to a maximum width of tab.

Note 4: Measured from actual maximum diameter.



Linear Integrated Circuits

High-Reliability CA3000 Slash[/] Series Types

Screened to MIL-STD-883

RCA linear high-reliability slash (/) series integrated circuits are available for applications in aerospace, military, and industrial equipment. These circuits are supplied to six screening levels (/1N, /1R, /1, /2, /3, /4) which meet the electrical, mechanical, and environmental test methods and procedures established for micro-electronic devices in MIL-STD-883. These six screening levels are equivalent to MIL-STD-883 Classes A, B, C and are summarized in Table 1.

RCA also offers standard commercial product with a 168-hour burn-in, designated level /5.

This bulletin defines the test procedures employed with linear IC devices to meet the reliability standards required by

MIL-STD-883. The level /1N part includes SEM (Scanning Electron Microscope) Inspection to NASA-Goddard Specification GSFC-S-311-P-12 of MIL-M-38510, and Precap Visual Inspection, Condition A, Method 2010-1, MIL-STD-883. The level /R part includes the SEM inspection in addition to the requirements of level /1 part.

The Product Flow Diagram shown in Fig. 1 lists a summary of processing, screening tests, and sampling procedures followed in the manufacture of high-reliability linear integrated circuits.

Table 2 gives detailed information for the screening tests included in the Product Flow Diagram. Tables 3 and 4 give test criteria for Final Electrical and Group A Electrical Tests. Tables 5 and 6 describe Group B and C Environmental Sampling Inspection Tests.




Fig. 1 — Product flow diagram. See Tables 2, 3, 4, 5, and 6 for details.

Table 1 — Description of RCA Integrated-Circuit Screening Levels

	Screening Levels [▲]				
RCA Levels	Equivalent to MIL-STD-883, Method 5004.1	Application	Description		
For Package	ed Devices				
/1N	Class A with SEM* Inspection and Condition A Precap Visual Inspection		For devices intended for use where maintenance and replacement are impossible and reliability is imperative		
/1R	Class A with SEM* Inspection and Condition B Precap Visual Inspection	Aerospace and Missiles	,		
/1	Class A with Condition B Precap Visual Inspection				
/2	Class A with Condition B Precap Visual Inspection. Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and reliability is imperative		
/3	Class B	Military and Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive		
/4	Class C	Military and Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished		
/5 Standard commercial plus burn-in	_	Commercial and Industrial	For devices intended for use where a higher level of reliability is required than can be provided by product without a burn-in		
For Chips■					
/N	SEM* Inspection and Condition A Precap Visual Inspection	Aerospace and	For hybrid applications where maintenance and replacement are extremely difficult and reliability is imperative		
/R	SEM* Inspection and Condition B Precap Visual Inspection	Missiles			
/M	Condition B Precap Visual Inspection	Military and Industrial	For general applications		

^{*}SEM — Scanning Electron Microscope Inspection per NASA Specification GSFC-S-311-P-12 A For details on Condition A and Condition B Precap Visual Inspection, refer to MIL-STD-883 Method 2010.1

[■] Lot acceptance testing for chips is available on a custom basis

Ordering Information

1. Packaged Device and Chip Type Number Identification

When ordering a packaged device or a chip, it is important that the desired Screening Level and Package Designation for the Packaged Device, and the desired Screening Level for the Chip Version indicated by the appropriate suffix letters be added to the Part Number as shown below. For example, a CA3094A in an 8-lead TO-5 package and

processed to meet MIL-STD-883 Class A requirements with SEM Inspection plus Condition A Precap Visual would be identified as the CA3094AT/1N. In similar manner, a CA3094 Chip having SEM inspection plus Condition A Precap Visual would be identified as the CA3094H/N.

2. Data Supplied With Order for Packaged Devices

a) Product Screening Data

For the Following RCA Screening Levels

/AI

Certificate of Compliance Signed by RCA Representative —	
Provides lot identity, customer order identity, lists and certifies tests, methods and conditions of required processing per MIL-STD-883	.All except /5
Group A Subgroup — Test Summary Attributes Data	.All except /5
Variables Data, Pre Burn-In and Post Burn-In	./1N, /1R, /1, /2
Radiographic Inspection Film and Film Inspection Record	./1N, /1R, /1
SEM Inspection Certificate of Compliance to NASA Specification GSFC-S-311-P-12	
Includes lot identification and one worst-case photograph	./1N, /1R

b) Lot Quality Conformance Data -

Group B and Group C Subgroups

Attributes Data Summary of the Latest Group B and/or Group C Subgroup can be ordered at a nominal charge.

Special Group B and/or Group C quality conformance tests on samples from the specific lot of parts ordered will be considered on a custom basis only.

/1N

Description of RCA Linear IC High-Reliability Part Numbers

Packaged Device CA3094AT/1N

CA3094A

	÷					
	Package Suffix Letter	Screening Level				
Type Designation	T = TO-5 Style Package D = Dual-in-Line Weld-Seal Ceramic F = Dual-in-Line Frit-Seal Ceramic	/1N /2 /1R /3 /1 /4 /5 For Description, See Table 1				

Chip Version, CA3094H/N

C 4 2004

<u>CA3034</u>	::	714
	Package Suffix Letter	Screening Level
Type Designation	H = Chip Version	/N /R /M For Description, See Table 1

Table 2 - Description of Total Lot Screening (X = 100% Testing)

Test	Conditions	MIL-S	STD-883	<u> </u>	RCA S	creenin	g Leve	s*	
1621	Conditions	Method	Conditions	/1N	/1R	/1	/2	/3	/4
SEM Inspection	NASA Per GSFC-S-311-P-12	-	_	х	Х	-	-	-	-
Precap Visual	~	2010.1	Α	×	-	-	-	-	-
Precap Visual	~	2010.1	В	-	×	x	х	х	×
Preseal Bake	16 to 32 hrs at 200°C	-		×	×	×	х	x	×
Seal & Lot Identification	-	-	_	×	×	х	х	х	х
Stabilization Bake	48 hrs. at 150°C	1008	С	×	×	х	х	х	х
Thermal Shock	15 cycles	1011	С	×	×	x	х	-	-
Temperature Cycling	10 cycles	1010	С	×	×	×	Х	х	х
Mechanical Shock	5 pulses, Y ₁ direction	2002	В	×	x	×	х	-	-
Centrifuge	Y ₂ , Y ₁ direction Y ₁ direction only	2001 2001	E	X -	x -	x -	X -	_ X	- X
Fine Leak	_	1014	А	×	×	×	×	×	x
Gross Leak	-	1014	С	×	x	×	х	×	х
Electrical Tests	See Note 1	-	_	×	x	×	х	x	-
Serialize	_	-	_	х	×	x	х	-	-
Pre Burn-in Electrical	See Note 2	-	-	х	×	×	х	-	-
Burn-in	240 hours	1015	B, D or E	×	×	×	х	-	-
	168 hours	1015	B, D or E	-	-	-	-	X	-
Post Burn-in Electrical	Delta Requirements (See Note 2)	-	-	×	×	×	×	-	-
Final Electrical	-	-	_	-	-	-	-	-	-
a) 25°C	see Table 4	-	-	X	X	X	X	X	X
b) -55 and +125°C	see Table 4	-	-	×	×	×	×	×	s
Radiographic Inspection	1 view	2012	-	Х	×	X	-	-	-
External Visual	-	2009		Х	Х	Х	Х	Х	Х

Note 1: See specific type Slash (/) Series type data bulletin for test conditions and limits

Note 2: For requirements, see specific Slash (/) Series type data bulletin

^{*} RCA screening level /5 consists of a 168-hour burn-in screen performed on standard commercial product. The ambient test temperature is the maximum possible without exceeding device thermal ratings. After burn-in, /5 devices meet all of the electrical requirements specified in the appropriate commercial data bulletin, Reference: RCA DATABOOK SSD-201.

Table 3 - Final Electrical Tests

		TEST CRITERIA						
TEMPERATURE (T _A)	TEST	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4				
+25°C	Selected Static Parameters	100%	100%	100%				
+125°C	Selected Static Parameters	100%	100%	-				
-55°C	Selected Static Parameters	100%	100%	-				
+25°C	Selected Dynamic Parameters	100%	100%	-				

Table 4 - Group A Electrical Sampling Inspection

			LTPD				
SUBGROUP	TEST	CONDITION	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4		
1	Selected Static Parameters	T _A = +25°C	5	5	5		
2	Selected Static Parameters	T _A = +125°C	5	7	10		
3	Selected Static Parameters	T _A = -55°C	5	7	10		
4	Selected Dynamic Parameters	T _A = +25°C	5	5	5		

Table 5 — Group B Environmental Sampling Inspection (Note 1)

		ſ	MIL-STD-883	LTPD			
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4	
1	Physical Dimensions	2003	Test Cond. A per applicable data sheet	10	15	20	
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	4 devices (no failures)			
	Visual and Mechanical	2008	Test Cond. B 10 X mag.	1 device (no failure)			
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5 15		20	
3	Solderability	2003		10	15	15	
4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15	
	Fine Leak	1014	Test Cond. A				
	Gross Leak	1014	Test Cond. C				

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510 Note 2: Operating life circuits are included in specific type high-reliability data bulletins

Table 6 - Group C Environmental Sampling Inspection (Note 1)

		N	MIL-STD-883	LTPD			
SUBGROUP	TEST	REFERENCE CONDITIONS		LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4	
1	Thermal Shock	1011	Test Cond. C	10	15	15	
1	Temperature Cycling	1010	Test Cond. C				
ł	Moisture Resistance	1004	No Voltage Applied				
	Fine Leak	1014	Test Cond. A				
	Gross Leak	1014	Test Cond. C				
	Critical Post Tests — Note 3						
2	Mechanical Shock	2002	Test Cond. B, 0.5 ms	10	15	15	
	Vibration, Var. Freq.	2007	Test Cond. A				
	Constant Acceleration	2001	Test Cond. E				
	Fine Leak	1014	Test Cond. A				
	Gross Leak Critical Post Tests — Note 3	1014	Test Cond. C				
3	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	15	
4	High Temp. Storage Critical Post Tests — Note 3	1008	Test Cond. C 1000 hours	7	7	7	
5	Operating Life Critical Post Tests — Note 3	1005	T _A - 125°C, 1000 hrs. Test Circuit (Note 2)	5	5	5	
6	Steady State Bias Critical Post Tests — Note 3	1015	Test Cond. A, 72 hrs. At T _A = 150°C (Note 3)	7	-	_	

Note 1: Group C tests are performed at 3-month intervals for reliability history.

Note 2: Operating life circuits are included in specific type high-reliability data bulletins.

Note 3: Static parameters and limits are shown in High-Reliability Devices DATABOOK SSD-207, and in specific type high-reliability data bulletins.



Linear Integrated Circuits

High-Reliability MIL-M-38510 CA3000-Series Types

RCA high-reliability linear integrated circuits are available for applications in aerospace, military, and industrial equipment where screening requirements of MIL-M-38510 are specified. Linear circuits are supplied to two screening classes of MIL-M-38510 as specified in MIL-STD-883 Method 5004 Classes B and C. Table 1 describes the screening levels.

This bulletin defines the procedures employed to manufacture linear devices to meet the reliability requirements of MIL-M-38510. These linear devices are available in TO-5 packages.

MIL-M-38510 is the general specification for integrated circuits and is more comprehensive than MIL-STD-883. This general specification was introduced a year after MIL-STD-883. It adds a number of quality constraints not included in MIL-STD-883, which is a specification of test methods, procedures, and screening tests. Linear parts are provided to MIL-M-38510 under a series of /100 numbers, of which six are in existence. Parts meet requirements similar to those of Classes B and C of MIL-STD-883 Method 5004 screening, except that additional requirements, including more test conditions and tightened limits, are imposed. The Product Flow Diagram shown in Fig. 1 summarizes the processing, screening tests, and sampling procedures followed in the manufacture of high-reliability linear integrated circuits. The

additional criteria for each class of product are indicated by an X in Table 2. Also provided in the MIL-M-38510 test is a PDA (Per-Cent Defective Allowed) of 10 per cent for the one burn-in of Class B product. Tables 3 and 4 give test criteria for Final Electrical and Group A Electrical Tests. Tables 5 and 6 describe Group B and C Environmental Sampling Inspection tests. Table 7 describes the product assurance program that RCA implements in the performance of MIL-M-38510. Table 8 provides a classification guide for linear integrated circuits.

The basic processing operations for high-reliability linear integrated circuits are shown in Fig. 2; details of the high-reliability processing are shown in Fig. 3. The wafer processing and metallization steps, the wafer finishing operations, and the wafer testing are the same as for standard-product linear integrated circuits. After these three basic operations are completed, the tested wafer is subjected to the special high-reliability processing. As shown in Fig. 3, twenty-eight additional processing and screening operations are required for Class B linear parts.

Ordering Information

Order linear MIL-M-38510 Series types by giving the appropriate reliability screen as shown in Fig. 4. For example, the CA741 processed to Class B requirements should be marked MIL-M-38510/10101BGA.

Table 1 — Description of MIL-M-38510 Screening Levels for RCA Integrated Circuits

MIL-M-38510	Application	Description
Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement are difficult and expensive.
Class C	Military & Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished.




Fig. 1 — Product flow diagram for RCA high-reliability linear integrated circuits processed in accordance with MIL-M-38510.

Table 2 - MIL-M-38510 Processing and Screening Requirements for RCA High-Reliability Linear Integrated Circuits

MIL-M-38510 Processing	MIL-STD-883 METHOD	Condition	MIL-M-38510 CLASS		
			В	С	
Assembly					
Precap Visual	2010.1	В	Х	Х	
Preconditioning					
Stabilization Bake	1008	C, 48 hours at 150°C	Х	Х	
Temperature Cycle	1010	C, 10 cycles, -65°C to +150°C	х	х	
Centrifuge Y1	2001	E, 30000 G's	х	х	
Fine Leak	1014	A	Х	Х	
Gross Leak	1014	С	Х	X	
Test and Burn-In					
Initial Test	-	M1L-M-38510/100 Series	Х	_	
Operating Burn-In 168 Hrs.	1015	В	Х	–	
Final Electrical DC +25°C		MIL-M-38510/100 Series	Х	Х	
Final Electrical AC +25°C		M1L-M-38510/100 Series	Х	S	
Final Electrical DC -55°C		MIL-M-38510/100 Series	Х	S	
Final Electrical AC -55°C		MIL-M-38510/100 Series	S	S	
Final Electrical DC +125°C		MIL-M-38510/100 Series	Х	S	
Final Electrical AC +125°C		MIL-M-38510/100 Series	S	s	

Table 3 - Final Electrical Tests

TEMPERATURE		TEST CRITERIA			
(T _A)	TESTS TO MIL-M-38510 SPECIFICATIONS	Class B	Class C		
+25°C	DC & Functional Parameters	100%	100%		
+125°C	DC & Functional Parameters	100%	_		
–55°C	DC & Functional Parameters	100%	_		
+25°C	AC Parameters	100%	• _		

Table 4 - Group A Electrical Sampling Inspection

SUBGROUP OF MIL-STD-883 5005.1	TESTS TO	CONDITION	LTPD		
	MIL-M-38510 SPECIFICATIONS	CONDITION	Class B	Class C	
1, 7	DC & Functional Parameters	T _A = +25°C	5	5	
2, 8	DC & Functional Parameters	$T_A = +25^{\circ}C$ $T_A = +125^{\circ}C$	7	10	
3, 8	DC & Functional Parameters	$T_{\Delta} = -55^{\circ}C$	7	10	
4, 9	AC Parameters	$T_{\Lambda} = +25^{\circ}C$	5	5	
10	AC Parameters	$T_{\Delta} = +125^{\circ}C$	5	-	
11	AC Parameters	$T_{\Delta} = -55^{\circ}C$	7	_	

 $Details \ of \ static, functional, and \ dynamic \ tests, \ conditions, \ and \ limits \ appear \ in \ the \ specific \ MIL-M-38510/\ specifications.$

Table 5 — Group B Environmental Sampling Inspection to MIL-M-38510 (Note 1)

SUBGROUP	TEST		MIL-STD-883	LTPD		
SOBGROOF	1231	REFERENCE	CONDITIONS	Class B	Class C	
1	Physical Dimensions	2008	Test Cond. A per applicable data sheet	15	20	
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	4 de	vices ilures)	
	Visual and Mechanical	2008	Test Cond. B, 10 X mag.	1 device(no failures)		
	Bond Strength	2011	Test Cond. D, 10 devices minimum	15	20	
3	Solderability	2003		15	15	
4	Lead Fatigue	2004	Test Cond. B2, any 5 leads	15	15	
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			

Note 1: Group B tests are performed on each inspection lot.

Note 2: Operating life circuits are included in specific type bulletins.

Table 6 — Group C Environmental Sampling Inspection to MIL-M-38510 (Note 1)

SUBGROUP	TEST		MIL-STD-883	LTPD		
SUBGROUP	1531	REFERENCE	CONDITIONS	Class B	Class C	
1	Thermal Shock	1011	Test Cond. C	15	15	
	Temperature Cycling	1010	Test Cond. C		Ī	
	Moisture Resistance	1004	No Voltage Applied		}	
	Fine Leak	1014	Test Cond. A		İ	
	Gross Leak	1014	Test Cond. C		1	
	Critical Post Tests-Note 3	ĺ				
2	Mechanical Shock	2002	Test Cond. B, 0.5 ms	15 ⁻	15	
	Vibration, Var. Freq.	2007	Test Cond. A		1	
	Constant Acceleration	2001	Test Cond. E		i	
	Fine Leak	1014	Test Cond. A		1	
	Gross Leak	1014	Test Cond. C		į	
	Critical Post Test-Note 3					
3	Salt Atmosphere	1009	Test Cond. A	15	15	
	·		Omit Initial Conditioning		}	
4	High Temp, Storage	1008	Test Cond. C	7	7	
	Critical Post Tests—Note 3	1	1000 hours			
5	Operating Life	1005	$T_{\Delta} = +125^{\circ}C$, 1000 hrs.	5	5	
	Critical Post Tests-Notes 2		Test Circuit (Note 2)			
	and 3	1				

Note 1: Group C tests performed at 3-month intervals.

Note 2: Operating life circuits are included in specific type bulletins.

Note 3: Static parameters and limits are shown in High-Reliability Devices DATABOOK SSD-207, and in specific type high-reliability integrated-circuit data bulletin.

Table 7 - MIL-M-38510 Product-Assurance Program Requirements

In-House Documentation Covering These Areas

- a. Conversion of customer requirements into manufacturer's internal instructions
- b. Personnel training and testing
- c. Inspection of incoming materials, utilities and work in process
- d. Quality-control operations
- e. Quality-assurance operations
- f. Design, processing, tool and materials standards and instructions
- g. Cleanliness and atmospheres in work areas
- h. Design, material, and process change control
- i. Tool and test equipment maintenance and calibration
- i. Failure and defect analysis and data feedback
- k. Corrective action and evaluation
- 1. Incoming, in process, and outgoing inventory control

In-House Records Covering These Areas A Program Plan Covering These Areas

- a. Personnel training and testing
- b. Inspection operations

processing

- c. Failure reports and analyses d. Changes in design, materials, or
- e. Equipment calibrations
- f. Process utility and material controls
- q. Product lot identification

- a. Functional block organization chart
- b. Manufacturing flow chart
- c. Proprietary-document listing
- d. Examples of design, material, equipment, and processing instructions
 - e. Examples of records
- f. Examples of design, material and process change control documents
- g. Examples of failure and defect analysis and feedback documents
- h. Examples of corrective action and evaluation documents

Table 8 — Product Classification Guide

Linear Types (MIL-STD-883 Slash Sheets and MIL-M-38510 Series)							
0. 1.10 1.7 1	5 ·	MIL-M-38510/100 Series Type					
Standard Product Type No.	Descriptive Title	Detailed Electrical Specification No.					
CA101A	Operational Amplifier	MIL-M-38510/10103					
CA108A	Operational Amplifier	MIL-M-38510/10104					
CA741	Operational Amplifier	MIL-M-38510/10101					
CA747	Operational Amplifier	MIL-M-38510/10102					
CA723	Voltage Regulator	MIL-M-38510/10201					
CA111	Voltage Comparator	MIL-M-38510/10304					
CA3018A	Transistar Arraya	In Process					
CA3045	Transistor Arrays	III Flocess					




Fig. 2 — Basic processing operations for high-reliability linear integrated circuits as described in MIL-M-38510.





Fig. 3 - Flow Chart for Linear High-Reliability TO-5 MIL-M-38510 Class B Integrated Circuits.



92CM-24953


Fig. 4 — Guide to the reliability, class, package, and lead finish of RCA high-reliability linear integrated circuits processed in accordance with MIL-M-38510.



Digital Integrated Circuits

Monolithic Silicon

High-Reliability Slash(/) Series CD4000A/..., CD4001A/... CD4002A/..., CD4025A/...



High-Reliability COS/MOS NOR Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

 Dual 3 Input plus Inverter
 --- CD4000A/···

 Quad 2 Input
 ---- CD4001A/···

 Dual 4 Input
 ---- CD4002A/···

 Triple 3 Input
 ---- CD4025A/···

Special Features:

- Medium speed operation . . . tpHL = tpLH = 25 ns (typ.) at C₁ = 15 pF
- Low "high"- and "low" -level output impedance . . . 500 Ω and 200 Ω (typ.), respectively, at $V_{DD} V_{SS} = 10 \text{ V}$
- Low power —

10 nW typ. for gates

- Logic compatibility T²L and DTL interfacing (see ICAN-6602)
- High fanout
- Excellent temperature stability ±1.5% shift in transfer characteristics over -55 to +125°C
- Inputs fully protected

RCA CD4000A, CD4001A, CD4002A, and CD4025A "Slash" (/) Series are high-reliability COS/MOS integrated circuit NOR Gates (Positive Logic). They are intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The combination of these devices and the RCA NAND Positive Logic Gate Series CD4011A, CD4012A, and CD4023A can contribute to appreciable package count savings in many of these logic function configurations. These devices are electrically and mechanically identical with standard COS/MOS types CD4000A, CD4001A, CD4002A, and CD4025A described in data Bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA highreliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

 RCA Designation
 MIL-M-38510 Designation

 CD4000A
 MIL-M-38510/05201

 CD4001A
 MIL-M-38510/05202

 CD4002A
 MIL-M-38510/05203

 CD4025A
 MIL-M-38510/05204

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4000A, CD4001A, CD4002A, and CD4025A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS. Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	•
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	$V_{ m DD}$ to $V_{ m SS}$
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_1 \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V


					LIMITS								N
CHARACTERISTIC	SYMBOL	TEST CONDITIO		ONS		CD4000AD, CD4001AD, CD4002AD, CD4025, CD4000AK, CD4001AK, CD4002AK, CD4025,							O T E
			v _o	V _{DD}	-55°C		25°C				125 ⁰ C		S
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device				5		0.05	-	0.001	0.05	-	3	μА	1
Current	.г			10	-	0.1	-	0.001	0.1°	-	2.		
Quiescent Device	PD			5	-	0.25	-	0.005	0.25	-	15	μW	
Dissipation/Package	רס			10	_	1	-	0.01	1	-	20	μνν	-
Output Voltage	V _{OL}	v _I =v _D	D	5	_	0.01	-	0	0.01	-	0.05		
Low-Level	*OL	1 ₀ =0		10	-	0.01	_	0	0.01	_	0.05	V	1
				15		_	-	_	0.6●	-	0.7°		
High-Level	V _{ОН}	V _I =V _{SS}	3	5	4.99		4.99	5	_	4.95	-		
riigii-Levei		10=0		10	9.99	_	9.99	10	-	9.95	-] v	
		Ů		15	_	-	14.4°	_	_	14.3°	-		1
Threshold Voltage: N-Channel	v _{TH} N	I _D =10 μA		-0.7 [●]	-3 •	-0.7●	-1.5	-3 •	-0.3 °	-3 °	_	2	
P-Channel	V _{TH} P	ID=10	uΑ		0.7°	3•	0.7	1.5	3.	0.3	3 •	ľ	2
Noise Immunity	V		3.6	5	1.5	-	1.5	2.25	-	1.4	-	V	2
	V _{NL}		7.2	10	3 •	_	3•	4.5	-	2.9°	-	7 °	
For Definition,	V	10=0	0.95	5	1.4		1.5 °	2,25	_	1,5	-	V	
See Appendix SSD-207	V _{NH}		2.9	10	2,9°	-	3•	4.5	-	3 •	-		
Output Drive Current:			0	3	0.02°	-	0.025	-	-	-	-		
N-Channel	IDN	VI=VDI	0.4	5	0.5	_	0.40°	1	-	υ.28	-	mA	2
			0.5	10	1.1	-	0.9	2.5	_	0.65	-	1	
			3	3	-0.02°	-	-0.025 °	_	_	_			
P-Channel	I _D P	V _I =V _{SS}	2.5	5	-0.62	-	-0.5°	-2	-	-0.35	_	mA	2
			9.5	10	-0.62	_	-0.5 [●]	-1	_	-0.35	_	1	
Diode Test	V _{DF}				_	1.5 °	-	-	1.5 °		1.5 °	٧	3
Input Current	l ₁		T		-		-	10	-	-	-	pA	


Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.


Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

^AMaximum noise-free saturated Bipolar output voltage. [†]Minimum noise-free saturated Bipolar output voltage. For Noise Immunity Test Circuits, Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits,

Output Drive Current Test Circuits, and for Operating Considerations see Appendix.







CD4001A

CD4002A

CD4025A

Note 2: Test is either a one input or a one output only.




Fig. 1- Schematic diagram for type CD4000A.




Fig. 2- Schematic diagram for type CD4001A.




Fig. 3- Schematic diagram for type CD4002A.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25° C, C_L = 15 pF, and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of V_{DD} = $0.3\%/^{\circ}$ C

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS CD4000AD,CD4000AK CD4001AD,CD4001AK CD4002AD,CD4002AK CD4025AD,CD4025AK			UNITS	N O T E S
			V _{DD} (Volts)	Min.	Тур.	Max.]	
Propagation Delay Time:	t _{PHL}		5	_	35	50	ns	-
High-to-Low Level			10	-	25	40°		
Low-to-High Level	^t PLH		5		35	95	ns	-
			10	-	25	45 [•]		
Transition Time:	^t THL		5	_	65	125	ns	-
High-to-Low Level			10	-	35	70 °		
Low-to-High Level	^t TLH		5	_	65	175	ns	
			10		35	75 [•]		-
Input Capacitance	Cl	Any Input		-	5	_	pF	1

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.




Fig. 5- Min. and max. voltage transfer characteristics.




Fig. 6— Typ. voltage transfer characteristics as a function of temperature.





Fig. 7— Typ. current and voltage transfer characteristics.



 $^{92CS-22743RI}$ Fig. 9- Min. p-channel drain characteristics.




Fig. 11 -Typ. propagation delay time vs.C_L.




Fig. 8 - Min. n-channel drain characteristics.




Fig. 10 – Typ. propagation delay time vs. V_{DD} .




Fig. 12 - Typ. transition time vs. C_L.




Fig. 13 - Typ. dissipation characteristics.

TEST CIRCUITS




Fig. 14 — Quiescent device current test circuit for CD4000A.

Fig. 15 — Quiescent device current test circuit for CD4001A.




Fig. 16 — Quiescent device current test circuit for CD4002A.




Fig. 17 – Quiescent device current test circuit for CD4025A.




Fig. 18 — Noise immunity test circuit for CD4000A.




Fig. 19 — Noise immunity test circuit for CD4001A.




Fig. 20 - Noise immunity test circuit for CD4002A.





Fig. 21 — Noise immunity test circuit for CD4025A,



Monolithic Silicon

High-Reliability Slash(/) Series CD4006A/...



High-Reliability COS/MOS 18-Stage Static Shift Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment Special Features:

- Fully static operation
- Up to 5 MHz shifting rates
- Permanent register storage with clock line "high" or "low" no information recirculation required

Applications:


- Serial shift registers
- Time delay circuits

Frequency division

RCA CD4006A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4006A types are comprised of 4 separate "shift register" sections; two sections of four stages and two sections of five stages with an output tap at the fourth stage. Each section has an independent "single rail" data path.

A common clock signal is used for all stages. Data is shifted to the next stage on negative-going transitions of the clock. Through appropriate connections of inputs and outputs, multiple register sections of 4, 5, 8, and 9 stages or single register sections of 10, 12, 13, 14, 16, 17, and 18 can be implemented using one CD4006A package. Longer shift register sections can be assembled by using more than one CD4006A.

These devices are electrically and mechanically identical with standard COS/MOS CD4006A types described in data bulletin 479 and DATABOOK SSD 203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.



In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as shown in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4006A MIL-M-38510 Designation

MIL-M-38510/05701

The packaged types can be supplied to siy screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4006A "Slash" Series Types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

TRUTH TABLE FOR SHIFT REGISTER STAGE

D	CL ▲	D + I
0	7	0
1	ſ	1
×	Γ	NC

NC = NO CHANGE X = DON'T CARE A = LEVEL CHANGE

9205-17887

Fig. 1- Logic diagram and truth table (one register stage) for type CD4006A.

MAXIMUM RATINGS, Absolute-Maximum Values	s:	Recommended		
		DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15	٧
Storage-Temperature Range65	to +150 °C	Recommended		
Operating-Temperature Range	to +125 °C	Input-Voltage Swing	V _{DD} to V _{SS}	
DC Supply-Voltage Range:		Lead Temperature (During Soldering)		
$(V_{DD} - V_{SS}) 0.5$	to +15 V	At distance 1/16" ± 1/32"		
Device Dissipation (Per Package)	200 mW	(1.59 ± 0.79 mm) from case		
All Inputs V _{SS}	$\leq v_i \leq v_{DD}$	for 10 s max	+265	οС

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

								IMITS					N
CHARACTERISTIC	SYMBOL	coi	TEST	ONS		CD4006AD, CD4006AK							O T E
		i	v _o	V _{DD}	- 5!	5°Ç		25°C		125	5°C		s
				Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device	I _L			5		0.5		0.01	0.5	-	30	μА	1
Current	٦.			10	-	1*	-	0.01	1*	-	20°		
Quiescent Device	PD			5		2.5	-	0.05	2.5	-	150	πM	_
Dissipation/Package	' D			10	-	10	-	0.1	10	-	200	<u></u>	
Output Voltage	VOL			3	_	0.55	_	-	0.5 °		-		
Low-Level	*OL			5	-	0.01	-	0	0.01	-	0.05	V	1
		1		10	_	0.01	-	0	0.01	-	0.05		
		<u> </u>		15	-	,-	-	-	0.5	-	0.55		
High-Level	VOH			3	2.25 °	-	2.3°	-	-	-	-		}
High-Level	∨он	1		5	4.99	-	4.99	5	-	4.95	-	v	1
				10	9 99	-	9.99	10	_	9.95		1	l
		ł		15	-	-	14.5	-	-	14.45	-		ł
Threshold Voltage: N-Channel	V _{TH} N	I _D = 2	Αμ Ο		0.7°	-3 •	-0.7°	-1.5	-3 •	-0.3°	3 •	V	2
P-Channel	VTHP	I _D = 20	μА		0.7	3*	0.7	1.5	3.	0.3°	3•	1 `	'
Noise Immunity	V _{NL}		0.5	5	1.5	-	1.5	2.25	-	1.4	-	V	
(Any Input)	VNL		0.5	10	3.	-	3 •	4.5	-	2.9°	-	Ľ	١,
For Definition,	v _{NH}	1	4.5	5	1.4		1,5	2,25	-	1.5	-	v	i '
See Appendix SSD-207	NH		9.5	10	2.9●		.3●	4.5	-	3 •	-		
Output Drive Current:	IDN		0.5	5	0.155	-	0.125°	0.25	-	0.085		mA	2
N-Channel		ļ	0.5	10	0.31		0.25°	0.5	-	0.175]	
P-Channel	IDP		4.5	5	-0.125		-0.1°	0.15		-0.07	-	mA	2
			9.5	10	-0.25	_	-0.2 [●]	0.3		-0.14			ļ
Diode Test,100 μA Test Pin	V _{DF}				_	1.5*		-	1.5		1.5*	v	3
Input Current	4					T -	-	10	-	ļ-		pA	-

Limits with black dot (e) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.




Fig. 2— Schematic diagram (one register stage) for type CD4006A.





Fig. 3- Minimum n-channel drain characteristics.



92CS-22746

Fig. 4— Minimum p-channel drain characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $C_L = 15$ pF, and input rise and fall times = 20 ns except t_rCL , t_fCL Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%/^{\circ}C$ (See Appendix for Waveforms)

			TEST CONDITIONS		LIMITS			
CHARACTERISTICS	SYMBOLS	i			06AD,CD4	006AK	UNITS	N O T
			V _{DD} (Volts)	Min.	Тур.	Max.		E
Propagation Delay Time	^t PHL [,] ^t PLH		5 10	-	250 125	400 200	ns	1
Transition Time	^t THL, ^t TLH		5 10	-	250 125	400 200	ns	1
Minimum Clock Pulse Width	tWL, tWH		5 10	=	200 100	500 200	ns	-
Clock Rise & Fall Time	t _{rCL} , tfCL*		5 10	-	-	15 5•	μs	1
Set-Up Time			5 10	-	50 25	80 40	ns	-
Maximum Clock Frequency	^f CL		5 10	1 2.5	2.5 5	- -	MHz	1
Input Capacitance	C _I		ta Input ck Input	-	5 30	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.




Fig. 5- Typical propagation delay time vs. C_L.




Fig. 6- Typical transition time vs. C_L.

^{*} If more than one unit is cascaded tfCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the output driving stage for the estimated capacitive load.




Fig. 7- Typical dissipation characteristics.





Fig. 8- Typical clock frequency vs. V_{DD}.



92CS-17899

With ${\rm S_1}$ at ground, clock unit 18 times by connecting ${\rm S_2}$ to pulse generator. Return ${\rm S_2}$ to ground and measure leakage current. Repeat with ${\rm S_2}$ at ${\rm V_{DD}}$.

Fig. 9- Quiescent device current test circuit.




Fig. 10- Noise immunity test circuit.





Fig. 11- Device dissipation test setup.



Monolithic Silicon

High-Reliability Slash(/) Series CD4007A/...



High-Reliability COS/MOS Dual Complementary Pair Plus Inverter

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation . . . $t_{PHL} = t_{PLH} = 20$ ns (typ.) at $C_L = 15$ pF
- Low "high"- and "low"-output impedance . . . 500 Ω (typ.) at $V_{DD} V_{SS} =$ 10 V

Applications:

 Extremely high-input impedance amplifiers, inverters, shapers, linear amplifiers, threshold detectors

RCA CD4007A "Slash" (/) Series high-reliability COS/MOS integrated circuits are comprised of three n-channel and three p-channel enhancement-type MOS transistors. The transistor elements are accessible through the package terminals to provide a convenient means for constructing the various typical circuits shown in Fig. 1. More complex functions are possible using multiple packages. Numbers shown in parentheses indicate terminals that are connected together to form the various configurations listed. For proper operation $V_{\mbox{\footnotesize{SS}}} \leq V_{\mbox{\footnotesize{I}}} \leq V_{\mbox{\footnotesize{DD}}}$ must be satisfied.

The CD4007A "Slash" (/) Series are electrically and mechanically identical to the standard COS/MOS CD4007A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as shown in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

 RCA Designation
 MIL-M-38510 Designation

 CD4007A
 MIL-M-38510/05301

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4007A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
$(1.59 \pm 0.79 \text{ mm}) \text{ from case}$	
for 10 s max	+265 °C




Fig. 1— Sample COS/MOS logic circuit arrangements using type CD4007A.

92CS-15328

							1	IMITS					N O
CHARACTERISTIC	SYMBOL	ľ	TEST CONDITIONS			CD4007AD, CD4007AK							T E
			٧o	V _{DD}	-55	5°C 2		25 ⁰ C		125°C			S
				Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device	ار			5	-	0.05	-	0.001	0.05	-	3	μА	1
Current	· L			10	-	0.1 [•]	_	0.001	0.1°	-	2*		
Quiescent Device	P_			5	-	0.25	-	0.005	0.25		15	μW	
Dissipation/Package	P _D ,			10		1	-	0.01	1	-	200	μ	
Output Voltage				5	-	0.01	-	0	0.01	-	0.05		
Low-Level	VOL			10	-	0.01	-	0	0.01	-	0.05	V	
				15	-	_	-		0.6	-	0.7°	1	1
High-Level	.,			5	4.99		4.99	5	-	4.95	-		,
High-Level	v _{он}			10	9.99	-	9.99	10	-	9.95	-] v	
				15		_	14.4	_	_	14.3°	-		
Threshold Voltage: N-Channel	v _{TH} N	I _D =-10	I _D =-10 μA			_3 •	-0.7●	-1.5	-3●	−0.3°	-3 •	V	2
P-Channel	V _{TH} P	I _D =10 A	ıΑ		0.7°	3●	0.7°	1.5	3●	0.3°	3●	1	2
Noise Immunity	V _{NL}		3.6	5	1.5	_	1.5	2.25	_	1.4	-	V	
(Any Input)	· NL		7.2	10	3●		3 •	4.5		2.9°			1
	V _{NH}		0.95	5	1.4		1.5 ●	2,25	-	1,5		l v	
	NH		2.9	10	2.9°	-	3°	4.5	-	3●	-		
Output Drive Current:			0	3	0.04°	_	0.05	_	-	-	_		
N-Channel	IDN	VI=VDE	0.4	5	0.75	-	0.6	1	_	0.4	_	mA	2
			0.5	10	1.6	_	1.5 •	2.5	-	0.95	-	1	
			3	3	-0.04°	_	-0.05°		_	-	-		
P-Channel	IDP	VI=VSS	2.5 [†]	5	-1.75	_	-1.4°	-4	_	1		mA	2
			9.5	10	-1.35	-	-1.1°	-2.5	_	-0.75			
Diode Test,100 μA Test Pin	V _{DF}					1.5 °		-	1.5 •		1.5 °	V	3
Input Current	I _I						-	10	-	-		pA	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

and for Operating Considerations, see Appendix.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

Amaximum noise-free saturated Bipolar output voltage.

†Minimum noise-free saturated Bipolar output voltage.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits,

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $C_L = 15$ pF, and input rise and fall times = 20 ns
Typical Temperature Coefficient for all values of V _{DD} = 0.3%/°C (See Appendix for Waveforms)

					LIMITS			N
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		CD400	7AD,CD40	UNITS	O T E S	
			V _{DD} (Volts)	Min.	Тур.	Max.		
Propagation Delay Time:			5	_	35	60		
High-to-Low Level	t _{PHL}		10	_	20	40 ●	ns	L' I
Laure III de La al			5		35	60		
Low-to-High Level	^t PLH		10	-	20	40 ●	ns	1
Transition Time:			5		50	75		
High-to-Low Level	^t THL		10	_	30	40 [•]	ns	
			5	_	50	75		
Low-to-High Level	^t TLH		10	_	30	40 [•]	ns	1
Input Capacitance	Cl	Any	Input	-	5	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.




Fig. 2- Noise immunity test circuit.




Fig. 4- Min. and max. voltage transfer characteristics for inverter.




Fig. 3— Quiescent device current test circuit.




Fig. 5- Typ. voltage transfer characteristics for NOR gate.




Fig. 6- Typ. voltage transfer characteristics for NAND gate.




Fig. 8— Typ. current and voltage transfer characteristics for inverter.




Fig. 10- Minimum p-channel drain characteristics.




Fig. 7- Typ. voltage transfer characteristics as a function of temp.




Fig. 9- Minimum n-channel drain characteristics.




Fig. 11- Typical propagation delay time vs. C_L.




Fig. 12- Typical transition time vs. C_L.




Fig. 13— Maximum propagation delay time vs. V_{DD} .





Fig. 14- Typical dissipation characteristics.



Monolithic Silicon

High-Reliability Slash(/) Series CD4008A/...



High-Reliability COS/MOS Four-Bit Full Adder With Parallel Carry-Out

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

Applications:

- MSI complexity on a single chip . . . 4 Sum Outputs plus parallel Carry Output
- High speed operation . . . Carry-In to Carry-Out delay, tpHL, tpLH = 45 ns at CL = 15 pF

■ Binary addition/arithmetic unit

RCA CD4008A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4008A types consist of four full-adder stages with fast look-ahead carry provision from stage to stage. Circuitry is included to provide a fast "parallel-carry-out" bit to permit high-speed operation in arithmetic sections using several CD4008A's. CD4008A inputs include the four sets of bits to be added, A₁ to A₄ and B₁ to B₄, in addition to the "carry-in" bit from a previous section. CD4008A outputs include the four sum bits, S₁ to S₄, in addition to the high-speed "parallel-carry-out" which may be utilized at a succeeding CD4008A section.




Fig. 1- Logic diagram for type CD4008A.

These devices are electrically and mechanically identical to the standard COS/MOS CD4008A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4008A MIL-M-38510 Designation MIL-M-38510/05401

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4008A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Ai	Bį	Cį	co	SUM	
c	0	0	0	0	
1	0	0	0	1	ı
0	1	0	0	1	ı
1		0	1	0	l
0	0	1	0) ,	l
1	0	1	1	0	ı
0	1	1	1	0	ı
1	1	1	1		l

TRUTH

MAXIMUM RATINGS, Absolute-Maximum	Values:	Recommended DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15	v
Storage-Temperature Range	-65 to +150 °C	Recommended		
Operating-Temperature Range		Input-Voltage Swing	V_{DD} to V_{SS}	
DC Supply-Voltage Range:		Lead Temperature (During Soldering)		
$(V_{DD} - V_{SS}) \dots \dots$	-0.5 to +15 V	At distance 1/16" ± 1/32"		
Device Dissipation (Per Package)		(1.59 ± 0.79 mm) from case		
All Inputs	$v_{SS}\!\leq\!v_{I}\!\leq\!v_{DD}$	for 10 s max	+265	°C

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_1 \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

		[LI	MITS				N
CHARACTERISTIC	SYMBOL		TEST	ONS			CI	4008AD	,CD400	8AK		UNITS	O T
		ſ	v _o	V _{DD}	-55	°c		25°C		12	5°c		E
				Volts	Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
Quiescent Device	IL.			5		5		0.3	5	-	300	μА	1
Current	٠,٢			10	-	10°	-	0.5	10*	-	200°		
Quiescent Device				5	-	25	-	1.5	25	-	1500	"w	
Dissipation/Package	PD			10	-	100	_	5	100	-	2000	1 ""	_
Output Voltage				3	_	0.55	_	_	0.5	_			
Low-Level	VOL	1		5		0.01		0	0.01	-	0.05	V	1
		1		10	- -	0.01	- -	0	0.01	-	0.05	1	•
		İ		15	- -	0.01		-	0.01	=	0.55	1 '	
				3	2.25°	<u> </u>	2.3	<u> </u>	-			├	
High-Level	v _{он}	ĺ		5	4.99	├	4.99	5	-	4.95		1	
		[<u> </u>			ļ <u> </u>	-	-	ł	1
		ļ		10	9 99		9.99 14.5 °	10	-	9.95 14.45	=	1 1	
Threshold Voltage:						 				├─			
N-Channel	V _{TH} N	ID=-20	μД		-0.7°	-3°	-0.7°	-1.5	-3°	-0.3°	-3•	v	2
P-Channel	V _{TH} P	ID - 20	ıΑ		0.7°	3 °	0.7°	1.5	3.	0.3°	3●	1	-
Noise Immunity	VNL		0.95	5	1.5	-	1.5	2.25	-	1.4	-	V	
(Any Input)	VNL	l	2.9	10	3 •	_	3•	4.5	_	2.9°	-	1 *	
For Definition,	.,]	3.6	5	1,4	_	1.5	2,25	-	1,5	-	V	2
See Appendix SSD-207	VNH		7.2	10	2.9°	_	3.	4.5	-	3 •	-	1	
Output Drive Current	IDN	Carry	0.5	5	0.31	-	0.25 °	0.5	_	0.175	-		
N-Channel	-	Output	0.5	10	0.93		0.75	1.5	-	0.53	_	mA	
	ĺ	Sum	3	5	0.12	-	0.1	0.2	-	0.07	_	1	
	ĺ	Output	3	10	0.31	-	0.25°	0.5	-	0.175	-	1	2
P-Channel	IDP	Carry	4.5	5	-0.31	_	-0.25°	-0.5	-	-0.175	_		-
	"	Output	9.5	10	-0.93		-0.75°	-1.5	-	-0.53	_	mA	
		Sum	2	5	-0.06●	=	-0.05	-0.06	=	-0.035		1	
]	Output	7	10	-0.185	-	-0.15 °	-0.3	-	-0.105	-	l .	
Diode Test,100 μA	VDF					1.5*			1.5*		1.5 °	V	3
Test Pin		<u> </u>					<u> </u>			ļ-	1.5	<u> </u>	-3
Input Current	4	i						10		l -		pΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% test.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.


For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{o}C$, $C_L = 15$ pF and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%/^{o}C$. (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS	1	EST DITIONS V _{DD} (Volts)	CD4008AD,CD4008AK Min. Typ. Max.			UNITS	N O T E S
Propagation Delay Time:			5	_	900	1300		
At Sum Outputs; From Sum Input			10	_	325	500●	ns	1
From Carry Input			5	-	900	1300	ns	1 ' 1
	t _{PHL} ,		10		325	500	113	
At Carry Output;	t _{PLH}	1	5		320	600	ns	l l
From Sum Input	TEN		10	- 1	120	200	115	i –
5 0 1 .	1		5	_	100	175		1
From Carry Input		ŀ	10	_	45	75 [•]	ns	'
Transition Time:			5	_	1250	2200		
At Sum Outputs	t _{THL} ,	ł	10	_	550	900	ns	-
			5	_	125	225		
At Carry Output	^t TLH		10	_	45	75	ns	-
Input Capacitance	Cl	An	y Input	_	10	=	pF	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.






Fig. 2- Typical speed characteristics of a 16-bit adder.

Fig. 3— Sum-in to carry-out propagation delay time vs. C_L .




Fig. 4— Sum-in or carry-in to sum-out propagation delay time vs. C1.




Fig. 5- Carry-in to carry-out propagation delay time vs. C_L.




Fig. 6— Max. propagation delay time vs. V_{DD} for carry-in to carry-out.




Fig. 7- Typical dissipation characteristics.




Fig. 8- Quiescent device current test circuit.




Fig. 9- Noise immunity test circuit.






Fig. 10- Schematic Diagram.





Monolithic Silicon

High-Reliability Slash(/) Series CD4009A/..., CD4010A/...



High-Reliability COS/MOS Hex Buffers/Converters

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment Inverting Type: CD4009AD, CD4009AK Non-Inverting Type: CD4010AD, CD4010AK

Special Features (Each Buffer):

High current sinking capability . . . 8 mA (min. at V_{OL} = 0.5 V and V_{DD} = +10 V

Applications:

- COS/MOS to DTL/TTL hex converter
- COS/MOS current "sink" or "source" driver
- COS/MOS logic-level converter
- COS/MOS hex inverter
- Multiplexer 1 to 6 or 6 to 1

CAUTION:

 V_{CC} VOLTAGE LEVEL MUST BE EQUAL TO OR LESS THAN V_{DD} . FOR 10.5- TO 15-VOLT SUPPLIES, C_{LOAD} MUST BE EQUAL TO OR LESS THAN 5000 pF.

RCA CD4009A and CD4010A "Slash" (/) Series are highreliability integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4009A types may be used as a hex COS/MOS inverter, a COS/MOS to DTL or TTL logiclevel converter, or a COS/MOS current driver. CD4010A types may be used as a COS/MOS to DTL or TTL hex converter or a COS/MOS current driver.

Conversion ranges are from COS/MOS logic operating at +3 V to +15 V supply levels to DTL or TTL logic operating at +3 V to +6 V supply levels. Conversion to logic output levels greater than +6 V is permitted providing $V_{CC}(DTL/TTL) \leq V_{DD}(COS/MOS)$.

These devices are electrically and mechanically identical with standard COS/MOS types CD4009A and CD4010A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" Series, RCA will offer these

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to $+150$ $^{\mathrm{o}}\mathrm{C}$
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{\Gamma}$

circuits: screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

 RCA Designation
 MIL-M-38510 Designation

 CD4009A
 MIL-M-38510/05501

 CD4010A
 MIL-M-38510/05502

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (// Series Types".

The CD4009A and CD4010A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Recommended

DC Supply-Voltage (VDD - VSS)	3 to 15
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	22 00
At distance 1/16" ± 1/32"	
$(1.59 \pm 0.79 \text{ mm}) \text{ from case}$	

for 10 s max.

+265 °C




Fig. 1- Logic diagrams for types CD4009A and CD4010A.




Fig. 2- Schematic diagram for types CD4009A (one of 6 identical stages).




Fig. 4- Min. and max. voltage transfer characteristics - CD4009A.




Fig. 3- Schematic diagram for types CD4010A (one of 6 identical stages).




Fig. 5- Typical voltage transfer characteristics as function of temp. - CD4009A.

		*	LIMITS										
CHARACTERISTIC	SYMBOL	TEST CONDITIONS			CD4009AD,CD4009AK,CD4010AD,CD4010AK								N O
			v _o	V _{DD}	-55°	c		25°C		125	°c		T
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.	l	S
Quiescent Device				5		0.3	-	0.01	0.3	_	20		1
Current:	ال			10	_	0.5 °		0.01	0.5	_	10°	μΑ	Ľ
Quiescent Device	,			5	-	1.5	1	0.05	1.5	-	100	μW	_
Dissipation/Package	P _D			10		5	-	0.1	5	-	100	μνν	L
Output Valtage				5	_	0.01	-	0	0.01	_	0.05		
Output Voltage: Low-Level	VOL			10	_	0.01	_	0	0.01	·-	0.05	V	
·				15	-	_			0.6°		0.7°		1
			ļ	5	4.99		4.99	5		4.95		j	1
High-Level	v _{он}	'		10	9.99	. –	9.99	10		9.95		V	1
				15	-	_	14.4°	-	-	14.3 [•] .			L
Threshold Voltage: N-Channel	VTHN	I _D =-10 μA			-0.7 [●]	-3°	-0.7 [●]	-1.5	_3 •	-0.3°	-3°	V	2
P-Channel	V _{TH} P	1 _D =10 μA			0.7°	3°	0.7°	1.5	3•	0.3°	3 •	1 '	_
Noise Immunity (Any Input)		V _{OH} =3.6 V		5	1	_	1.	2.25	_	0.9	-		
CD4009A	.,	V _{OH} =7.2 V		10	2●	_	2.	4.5	-	1.9°		v	l
CD4010A	V _{NL}	V _{OL} =0.95 V		5	1.5	-	1.5 °	2.25		1.4	-] `	
CD4010A		V _{OL} =2.9 V		10	3●	-	3 °	4.5		2.9°	_		1
CD4009A		V _{OL} =0.95 V		5	1.4	-	1.5 °	2.25	-	1.5	-		ľ
	v _{NH}	V _{OL} =2.0 V	<u> </u>	10	2.9 °	-	3●	4.5	-	3 •	_	v	
CD4010A	NH	V _{OH} =3.6 V		5	1.4	_	1.5 °	2.25	-	1.5			
0540107		V _{OH} =7.2 V		10	2.9°	-	3•	4.5	-	3 •			L
Output Drive Current:		CD4009A	0.4	5	3.75		3●	4		2.1			2
N-Channel	IDN	CD4010A	0.5	10	10		8*	10		5.6			_
		CD4009A	0	3	0.4		0.5 °			<u> </u>			
		CD4010A	0	3	0.02		0.025°			<u> </u>		mA	
		CD4009A &	2.5	5	-1.85		-1.25°	-1.75		-0.9			2
P-Channel	I _D P	CD4010A	9.5	10	-0.9		-0.6 [●]	-0.8		-0.4		4	
		CD4009A	3	3	-0.04°		-0.05 [●]	-	-	<u> </u>			ĺ
		CD4010A	3	3	-0.02°		−0.025 °	-					_
Diode Test	V _{DF}	100 μA	Test Pi	n	_	1.5	-	-	1.5	<u> </u>	1.5 °	V	3
Input Current	4		1		-	-	-	10	-	-	-	pΑ	-

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}\text{C}$, $C_L = 15$ pF, and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%/^{\circ}\text{C}$. (See Appendix for Waveforms)

					LIMITS			
CHARACTERISTICS	SYMBOLS	TEST CONDITI		9AD,CD 0AD,CD	UNITS	N O T		
}			v_{DD}					E
			(Volts)	Min.	Тур.	Max.		S
Propagation Delay Time:		V - V	5		15	55		
High-to-Low Level	*	V _{CC} = V _{DD}	10	-	10	30●		
	^t PHL	V _{DD} = 10 V		_	10	25	ns	1
		V _{CC} = 5 V	5					
Low-to-High Level	tpi H	t _{PLH} V _{CC} = V _{DD}			50	80	ns	
1			10		25	55 [•]		1
		$V_{DD} = 10 \text{ V}$ $V_{CC} = 5 \text{ V}$		_	15	30		
Transition Time:		V - V	5	1	20	45	ns	1
High-to-Low Level	^t THL	VCC = VDD	10	_	16	40 [•]	115	' 1
		., .,	5	_	80	125		1
Low-to-High Level	^t TLH	VCC = VDD	10	-	50	100 [•]	ns	ı
Input Capacitance	0	CD4009A		1	15	_	, r	
(Any Input)	Cl	CD4010A		1	5	_	pF	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.




Fig. 6- Min. and max. voltage transfer characteristics $(V_{DD} = 5) - CD4010A$.




Fig. 7— Min. and max. voltage transfer characteristics $(V_{DD} = 10) - CD4010A$.




Fig. 8– Min. and max. voltage transfer characteristics $(V_{DD} = 15) - CD4010A$.




Fig. 9— Typical voltage transfer characteristics as a function of temp. — CD4010A.




Fig. 10- Maximum propagation delay time vs. V_{DD} - CD4010A.




Fig. 11-Minimum n-channel drain characteristics.




Fig. 12— Typical high-to-low level propagation delay time vs. C_L — CD4009A, CD4010A.




Fig. 13— Typical low-to-high level propagation delay time vs. C_L — CD4009A, CD4010A.




Fig. 14— Typical high-to-low level transition time vs. C_L - CD4009A, CD4010A.




Fig. 15— Typical low-to-high level transition time vs. C_L – CD4009A, CD4010A.




Fig. 16— Maximum propagation delay time vs. V_{DD} — CD4009A.




Fig. 17— Typical dissipation characteristics — CD4009A, CD4010A.




Fig. 18- Quiescent device current test circuit.


Fig. 19— Noise immunity test circuit for CD4009A.

Fig. 20— Noise immunity test circuit for CD4010A.



Monolithic Silicon

High-Reliability Slash(/) Series CD4011A/..., CD4012A/.... CD4023A/...



High-Reliability COS/MOS NAND Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Quad 2 Input — — CD4011AD, CD4011AK Dual 4 Input --- CD4012AD, CD4012AK Triple 3 Input -- CD4023AD, CD4023AK

Special Features:

- Medium speed operation . . . tpHL = tpLH = 25 ns (typ.) at CL = 15 pF
- Low "high"- and "low"-level output impedance . . . 400 and 800 Ω (typ.), respectively, at $V_{DD} - V_{SS} = 10 \text{ V}$

RCA CD4011A, CD4012A, and CD4023A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. The combination of these devices and the RCA NOR positive logic gate types CD4000A, CD4001A, CD4002A, and CD4025A can account for appreciable package count savings in various logic function configurations. These devices are electrically and mechanically identical with standard COS/MOS types CD4011A, CD4012A, and CD4023A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".


RCA Designation MIL-M-38510 Designation CD4011A MIL-M-38510/05001 CD4012A MIL-M-38510/05002 CD4023A MIL-M-38510/05003


The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

For a listing of the Screening Level Options available for both packaged devices and chips, and for a description of the COS/MOS high-reliability integrated circuit part numbers, see the following page.

The CD4011A, CD4012A, and CD4023A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).





MAXIMUM RATINGS. Absolute-Maximum Values:

MAXIMOM HATTINGS, Absolute-Maximum	varues.
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	

°C +265




Fig. 1— Schematic diagram for type CD4012A.




Fig. 3- Schematic diagram for type CD4023A.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

			LIMITS TEST CD4011AD.CD4012AD.CD4023AD.										N
CHARACTERISTIC	SYMBOL		TÉST DITIO	ONS		CD401 CD401		UNITS	O T E				
			vo	v _{DD}	-55	°с	25°C			125 ⁰ C		1	s
				Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device				5	_	0.05	1	0.001	0.05		3	μΑ	1
Current	1 _L			10	-	0.1	-	0.001	0.1	-	2●		'
Quiescent Device				5	_	0.25	-	0.005	0.25	_	15	μW	
Dissipation/Package	P_{D}	ļ		10	-	1	-	0.01	1	_	20	1 "	-
Output Voltage				5	_	0.01		0	0.01	_	0.05		
Low-Lével	VOL			10		0.01		0	0.01	_	0.05	- V	1
				15		-		_	0.6		0.7	∤ `	,
				5	4.99	_	4.99	5	-	4.95	0.7	1	
High-Level	v_{OH}	j		10	9.99		9.99	10		9.95		_v	1
.				15	9.99		14.4	-	-	14.3		1	'
Threshold Voltage:					<u> </u>		17.7			14.0			
N-Channel	$v_{TH}N$	I _D =-10	μΑ		0.7 [●]	-3 •	-0.7°	-1.5	-3●	-0.3●	-3 ●	l v l	2
P-Channel	V _{TH} P	I _D =10 μ	Α		0.7°	3●	0.7°	1.5	3.	0.3°	3●	1 '	_
Noise Immunity	VNL		3.6	5	1.5		1.5°	2.25	-	1.4		V	2
Any Input	"NL		7.2	10	3 °	-	3●	4.5	-	2.9°			
For Definition,	V _{NH}		0.95	5	1,4		1.5 °	2,25	-	1,5	1	_ ^	2
See Appendix	NH		2.9	10	2,9●		3•	4.5	-	3•	-]	-
		CD4011A	0	3	0.02°	-	0.025	_	-	_	_		
Output Drive Current:		CD4023A	0.5	5	0.31	_	0.25	0.5	-	0.175	_	mA	2
N-Channel		Series	0.5	10	0.62	-	0.5 °	0.6	-	0.35	-	1 .	
N-Channel	IDN		0	3	0.02°	-	0.025		-	-	-		
		CD4012A	0.5	5	0.15	-	0.12°	0.25	-	0.085	-	mA	2
			0.5	10	3.1	-	0.25	0.6	_	0.175	-	1 1	
			3	3	-0.02°	-	-0.025°	-		-	-		
P-Channel	IDP		4.5	5	-0.31	-	-0.25°	-0.5	_	-0.175	-	mA	2
	_		9.5	10	-0.75	-	-0.6°	-1.2	-	-0.4	-	1 1	
Diode Test	V _{DF}	100 μΑ	Test	Pin	-	1.5 °		-	1.5	-	1.5°	V	3
Input Current	4				-	-	-	10	~-	-	_	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15$ pF, and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%/^{\circ}$ C (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS		EST	CI	LIMITS 04011AD, 7 04012AD, 7 04023AD, 7	UNITS	N O T	
			V _{DD} (Volts)	Min.	Тур.	Max.	'	E S
Propagation Delay Time:			5	_	50	75		1
Low-to-High Level	^t PLH		10		25	40 [•]	ns	<u>'</u>
High-to-Low Level CD4011A and			5	_	50	75		
CD4023A Series		1	10	_	25	40 ●	ns	1
OD 4040A O . :	^t PHL		5	_	100	150		1
CD4012A Series		İ	10	_	50	75 [●]	ns	1
Transition Time:			5	-	75	100		
Low-to-High Level	^t TLH	}	10	_	40	60 [®]	ns	1
High-to-Low Level CD4011A and			5	_	75	125		1
CD4023A Series			10	_	50	75●	ns	1
OD 4040A Carria	^t THL		5		250	375		1
CD4012A Series			10		125	200●	ns	
Input Capacitance	c _l	Any	Input	_	5	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.




Fig. 4- Min. and max. voltage transfer characteristics.




Fig. 5— Typical voltage transfer characteristics as a function of temperature.




Fig. 6— Typical multiple input switching transfer characteristics for CD4012A.




Fig. 8— Minimum n-channel drain characteristics — CD4011A and CD4023A.




Fig. 10- Minimum p-channel drain characteristics.




Fig. 7- Typical current and voltage transfer characteristics.




Fig. 9- Minimum n-channel drain characteristics - CD4012A.




Fig. 11-Typical low-to-high level propagation delay time vs. C_L.




Fig. 12— Typical high-to-low level propagation delay time vs. C_L — CD4011A and CD4023A.




Fig. 14- Typical low-to-high transition time vs. CL.




Fig. 16— Typical high-to-low level transition time vs. C_L — CD4012A.




Fig. 13—Typical high-to-low level propagation delay time vs. C_L —




Fig. 15— Typical high-to-low level transition time vs. C_L — CD4011A and CD4023A.




Fig. 17— Minimum propagation delay time vs. V_{DD}.




Fig. 18- Typical dissipation characteristics.




Fig. 19— Quiescent device current test circuit for CD4011A.




Fig. 20- Quiescent device current test circuit for CD4012A.




Fig. 21— Quiescent device current test circuit for CD4023A.




Fig. 22-Noise-immunity test circuit for CD4011A.


Fig. 23.—Noise-immunity test circuit for CD4012A

Fig. 24—Noise-immunity test circuit for CD4023A.



Monolithic Silicon

High-Reliability Slash(/) Series CD4013A/...



High-Reliability Dual "D"-Type Flip-Flop With Set-Reset Capability

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Static flip-flop operation . . . retains state indefinitely with clock level either "high" or "low"
- \blacksquare Medium speed operation . . . 10 MHz (typ.) clock toggle rate at $V_{DD} V_{SS} = 10 \text{ V}$
- \blacksquare Low "high"- and "low"-output impedance . . . 400 Ω and 200 $\Omega,$ respectively, at VDD VSS = 10 V


Applications:


Register, counters, control circuits

RCA CD4013A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4013A types consist of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and "Q" and "Q" outputs. These devices can be used for shift register applications, and, by connecting "Q" output to the data input, for counter and toggle applications. The logic level present at the "D" input is transferred to the "Q" output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

This device is electrically and mechanically identical with standard COS/MOS CD4013A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4013A MIL-M-38510 Designation MIL-M-38510/05101





. . LEVEL CHANGE

X = DON'T CARE CASE

** = FF1/FF2 TERMINAL ASSIGNMENTS

9255-4386

TERMINAL 14 = V_{DD} TERMINAL 7 = GND

Fig. 1— Logic diagram and truth table (one of two identical flip-flops).

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4013A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Storage-Temperature Range -65 to +150 °C Operating-Temperature Range -55 to +125 °C DC Supply-Voltage Range: (V_{DD} - V_{SS}) -0.5 to +15 V Device Dissipation (Per Package) 200 mW All Inputs $V_{SS} \leq V_{I} \leq V_{DD}$ Recommended DC Supply-Voltage (VDD - VSS) 3 to 15 Recommended Input-Voltage Swing V_{DD} to V_{SS} Lead Temperature (During Soldering) At distance 1/16" ± 1/32" $(1.59 \pm 0.79 \, \text{mm})$ from case for 10 s max. o_C +265

MAXIMUM RATINGS, Absolute-Maximum Values:




Fig. 2- Minimum n-channel drain characteristics.




Fig. 3- Minimum p-channel drain characteristics.




Fig. 4- Typical dissipation characteristics.




Fig. 5- Typical clock frequency vs. VDD.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_1 \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

							ı	IMITS					CHARAC-	N	
CHARACTERISTIC	SYMBOL		TEST	ONS			CD4013A		UNITS	TERISTIC CURVES & TEST	O T E				
			v _o	V _{DD}	-5!	5°C	:	25°C		12	5°C] [CIRCUITS	S	
			Valts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		Fig. No.		
Quiescent Device	ıι			5		1		0.005	1		60	μА	10	1	
Current				10		2.	-	0.005	2.	-	40°				
Quiescent Device	PD	1		5		5		0.025	5	-	300	μw.	6	_	
Dissipation/Package	. 0			10		20		0.05	20	-	400				
Output Voltage	v _{OL} .			3		0.55	-	-	0.5	-	-				
Low-Level	OL .	1		5		0.01	-	0	0.01	-	0.05	V	-	1	
		l		10	-	0.01	-	0	0.01	-	0.05	1	1		
				15			-		0.5	<u> </u>	0.55°				
High-Level	V _{ОН}		3	2.25 °		2.3°]				
			5	4 99		4.99	5		4.95		_ v	-	1		
		l		10	9 99	<u> </u>	9.99	10	<u> </u>	9.95		1			
		t		15	-	-	14.5°	-	-	14.45°	-	l	ŀ		
Threshold Voltage: N-Channel	V _{TH} N	1 _D = 21	Ο μΑ		-0.7°	-3°	-0.7°	-1.5	-3 •	-0.3°	-3°	V		2	
P-Channel	V _{TH} P	I _D = 20	μА		0.7°	3.	0.7	1.5	3.	0.3	3•	1 °	-	2	
Noise Immunity			8.0	5	1.5	-	1.5	2.25	-	1.4	-	V			
(All Inputs)	VNL	1	1	10	3•	_	3 •	4.5		2.9°	-	1 *		1	
For Definition,	V _{NH}	1	4.2	5	1,4	-	1.5	2.25		1,5	-	V	11	'	
See Appendix	NH	1	9	10	2.9°	-	3 °	4.5	-	3 •	-				
Output Drive Current:	IDN		0.5	5	0.65		0.5 °	1	-	0.35	-	mA	2, 4	2	
N-Channel			0.5	10	1.25	-	1*	2.5		0.75		<u> </u>			
P-Channel	IDP		4.5	5	-0.31		-0.25°	-0.5		-0.175		mA	3, 5	2	
			9.5	10	-0.8	↓ -	-0.65°	-1.3	<u> </u>	-0.45	<u> </u>	<u> </u>		<u> </u>	
Diode Test,100 μA Test Pin	V _{DF}				-	1.5 •	~		1.5 •		1.5 °	v		3	
Input Current	I ₁				-	-	-	10		-	-	pA	-	-	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.




Fig. 6-Typical propagation delay time vs. C_L.




Fig. 7- Typical transition time vs. C_L.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25°C, C $_{L}$ = 15 pF, and input rise an times = 20 ns except $t_{r}CL$, $t_{f}CL$

Typical Temperature Coefficient for all values of V_{DD} = 0.3%/°C

					LIMITS			
CHARACTERISTICS	SYMBOLS	CONDI	ST TIONS		D4013/	UNITS	N O T	
			V _{DD} (Volts)	Min.	Тур.	Max.		E S
CLOCKED OPERATION			(1 2 1 2 2)		7,6-		L	
Down Time	^t PHL,		5	-	150	300		4
Propagation Delay Time	^t PLH		10	-	75	110 [©]	ns	.1
Transition Time	^t THL [,]		5	_	75	125	ns	
·	^t TLH		10	-	50	70	115	
Minimum Clock Pulse	t _{WL} ,		5	-	125	200	ns	
Width	^t WH		10	-	50	80	115	-
Clock Rise &	*t _r CL,		5	_		15	μs	1
Fall Time	t _f CL		10	-	-	5●	μο	•
Set-Up Time			5		20	40	ns	
Set-Op Time			10		10	20	115	
Maximum Clock	for		5	2.5	4		MHz	1
Frequency	fCL		10	7●	10	_	101112	
Input Capacitance	Cl	Any	Input	-	5		pF	
SET & RESET OPERATION	NC							
Propagation Delay Time:	tPHL(R),		5	_	175	300	ns	
Tropagation Delay Tille	t _{PLH(R)}		10	-	75	110	115	_
Minimum Set and Reset	tWH(S),		5		125	250	ns	
Pulse Widths	^t WH(R)		10		50	100	113	

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only.

^{*} If more than one unit is cascaded in a parallel clocked operation, t_FCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the output driving stage for the estimated capacitive load.




Fig. 8- Quiescent device current test circuit.




Fig. 9-Noise immunity test circuit.





Fig. 11- Schematic diagram (one of two identical flip-flops).



Monolithic Silicon

High-Reliability Slash(/) Series CD4014A/...



High-Reliability COS/MOS 8-Stage Static Shift Register

Synchronous Parallel or Serial Input/Serial Output For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation. 5 MHz (typ.) clock rate at V_{DD} -- V_{SS} = 10 V
- **Fully static operation**
- MSI complexity on a single chip. 8 master-slave flip-flops plus output buffering and control gating Applications:
- Synchronous parallel input/serial output data queueing
 - Parallel to serial data conversion General purpose register

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4014A "Slash" (/) Series types are supplied in 16lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

control of the Parallel/Serial Control input. When the Parallel/Serial Control input is "low", data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the Parallel/Serial Control input is "high", data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive

transition of the clock line. Register expansion using

multiple CD4014A packages is permitted.

RCA CD4014A "Slash" (/) Series are high-reliability COS/

MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical

industrial equipment. CD4014A types are 8-stage parallel-

input/serial output registers having common Clock and

Parallel/Serial Control inputs, a single Serial Data input, and

individual parallel "Jam" inputs to each register stage. Each

register stage is a D-type, master-slave flip-flop. In addition

to an output from stage 8, "Q" outputs are also available

Parallel as well as serial entry is made into the register sync-

hronous with the positive clock line transition and under

These types are electrically and mechanically identical to standard COS/MOS CD4014A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104.

"MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4014A

from stages 6 and 7.

MIL-M-38510 Designation MIL-M-38510/05702

MAXIMUM RATINGS, Absolute-Maximum Values:

· ·	
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} < V_{DD}$
Recommended	_
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V_{DD} to V_{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 1-Logic block diagram and truth table.




Fig. 2-Typ. dissipation characteristics.




Fig. 3-Typ. clock frequency vs. V_{DD}

STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

								LIMITS					N
CHARACTERISTIC	SYMBOL		TEST IDITIO	NS	CD4014AD, CD4014AK								O T
	ł	1	v _o	V _{DD}	–55°	C		25°C		125	°C		E S
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device				5	_	5	-	0.5	5	-	300		
Current	16			10 .		10°	_	1	10 [®]	_	300°	μΑ	1
Quiescent Device	T .			5	-	25	-	2.5	25	_	1500	μW	_
Dissipation/Package	PD]		10		100	-	10	100	_	2000	μνν	
Output Voltage	V			3	-	0.55 [®]	_	_	0.5●	_	-	[v]	1
Low Level	VOL	1		5		0.01	_	0	0.01	_	0.05]	
				10	-	0.01	-	0	0.01	_	0.05		
		L		15		_		_	0.5°		0.55 [®]		
High-Level	V _{OH}	{		3	2.25 [®]		2.3 ^e	-			-	v	1
	V OH	ļ		5	4.99	-	4.99	5	_	4.95	-]	
				10	9.99	-	9.99	10	-	9.95	-		
		<u> </u>		15			14.5°	_	-	14.45	_		
Threshold Voltage: N-Channel	VTHN	I _D = -20) μΑ		-0.7●	_3 •	-0.7 ●	-1.5	–3 •	−0.3 [●]	_3●		2
P-Channel	VTHP	I _D = 20	иΑ		0.7●	3●	0.7●	1.5	3●	0.3	3●	1 °	2
Noise Immunity			0.8	5	1.5	_	1.5°	2.25	-	1.4	-	v	
(Any Input)	V _{NL}	ł	0.5	10	3.	-	3.	4.5	_	2.9●	-	1 °	1
For Definition,		1	4.2	5	1.4	-	1.5°	2.25	-	1.5	-	v	'
See Appendix SSD-207	V _{NH}	}	9.5	10	2.9●	-	3●	4.5	-	3●	-	1 *	
Output Drive Current:			0.5	5	0.15	-	0.12°	0.3	-	0.085	-	mA	2
N-Channel	IDN	l	0.5	10	0.31	-	0.25 ^e	0.5	_	0.175	-	1 mA	
P-Channel	InP		4.5	5	-0.1	-	-0.08 [•]	-0.16	_	-0.055	-	mA	2
r-Granner	'or		9.5	10	-0.25	-	-0.2 [●]	-0.44	_	-0.14	-	L'''^	
Diode Test, 100 μA Test Pin	V _{DF}				_	1.5 ^e	_	_	1.5 [©]	_	1.5	v	3
Input Current	11				_	-	_	10	-		-	pΑ	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.




Fig. 4-Typ. propagation delay time vs. C_L .




Fig. 5-Typ. transition time vs. C1.


DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15$ pF, and input rise and fall times = 20 ns except t_r CL, t_f CL Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%$ C (See Appendix for Waveforms)

					LIMITS			
CHARACTERISTICS	SYMBOLS	ı	TEST	CD40	14AD, CD4	014AK	UNITS	N O T
			V _{DD} (Volts)	Min.	Тур.	Max.		E S
Propagation Delay Time	t _{PHL} , t _{PLH}		5 10		300 100	750 225 [©]	ns	1
Transition Time	t _{THL} , t _{TLH}		5 10		150 75	300 125	ns	-
Minimum Clock Pulse Width	t _{WL} ,		5 10		200 100	500 175	ns	-
Clock Rise & Fall Time	t _{rCL} , t _{fCL} *		5 10		_ _	15 15 [©]	μs	1
Set-Up Time			5 10	-	100 50	350 80	ns	_
Maximum Clock Frequency	^f CL		5 10	1 3°	2.5 5		MHz	1
Input Capacitance	C _I	Aı	ny Input	-	5	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.

^{*} If more than one unit is cascaded tfCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the output driving stage for the estimated capacitive load.



Test performed with the following sequence of "1's" and "0's"

	s_1	s_2	s_3	s_4	s_5
Don't Test	0	1	1	0	0
Test	0	1	1	1	0
Test	1	0	0	0	0
Test	1	0	1	1	1
Test	1	0	0	0	1

Fig. 6-Quiescent device current test circuit.




Fig. 7-Noise immunity test circuit.





Fig. 8-Schematic diagram - CD4014A.



Ionolithic Silicon

High-Reliability Slash(/) Series CD4015A/...



High-Reliability COS/MOS Dual 4-Stage Static Shift Register

With Serial Input/Parallel Output For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features

- Medium speed operation. 5 MHz (typ.) clock rate at V_{DD} V_{SS} = 10 V
- Fully static operation
- MSI complexity on a single chip. 8 master-slave flip-flops plus output buffering

Applications

- Serial-input/parallel-output data queueing
- Serial to parallel data conversion

General purpose register

COS/ For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4015A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix)

RCA CD4015A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4015A types consist of two identical, independent, 4-stage serial input/parallel-output registers. Each register has independent "Clock" and "Reset" inputs as well as a single serial "Data" input. "O" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the data input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015A package, or to more than 8 stages using additional CD4015A packages is possible.

These devices are electrically and mechanically identical with standard COS/MOS CD4015A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA	Designation
CD40	115A

MIL-M-38510 Designation MIL-M-38510/05703

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

MAXIMUM RATINGS, Absolute-Maximum Values:

WAXINOW NATINGS, Absolute-Waximum	varues.
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	_
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
$(1.59 \pm 0.79 \text{ mm}) \text{ from case}$	
for 10 s max	+265 °C




Fig. 1-Logic diagram and truth table.




Fig. 2-Typ. clock frequency vs. V_{DD}




Fig. 3-Typ. propagation delay time vs. C_L.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

								LIMITS					N	
CHARACTERISTIC	SYMBOL		EST DITION	IS			CD4015	AD, CD4	015AK			UNITS	0 T	
		1	v _o	V _{DD}	55°	c °C		25°C		125	°C		E S	
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.			
Quiescent Device Current	١,			5		5		0.5	5		300	μΑ	1	
	<u> </u>			10	<u> </u>	0.5		1	0.5		10°			
Quiescent Device Dissipation/Package	PD		ļ	5		25		2.5	2.5		1500	μW	_	
	L 5	<u> </u>		10		5		10	5		100	L		
Output Voltage Low-Level				3		0.55			0.5					
Low-Level	VOL			5		0.01		0	0.01		0.05	V	1	
	i i	1		10		0.01		0	0.01		0.05	ļ		
	1			15			<u> </u>		0.5		0.55 [®]			
High-Level	v _{oh}	İ	1	3	2.25 [®]		2.3●	_	_	_	_]		
		1	İ	5	4.99	-	4.99	5	_	4.95	_	V	1	
			1	İ	10	9.99	_	9.99	10	-	9.95	_]	ĺ
		l		15	_		14.5°	T -	-	14.45 [®]	_	1	ł	
Threshold Voltage: N-Channel	V _{TH} N	I _D =	20 μΑ		- 0.3°	-3●	-0.7●	-1.5	-3 •	- 0.7°	-3°			
P-Channel	V _{TH} P	I _D = 20	μΑ		0.3	3●	0.7 [©]	1.5	3 °	0.7	3●	\ \	2	
Noise Immunity	V _{NL}		0.8	5	1.5	_	1.5	2.25		1.4	_			
(Any Input)	*NL	1	1	10	3●	-	3●	4.5		2.9●	_	\ \	[
For Definition,	V	Ì	4.2	5	1.4	-	1.5 [®]	2.25	_	1.5	_		1 1	
See Appendix SSD-207	V _{NH}		9	10	2.9●	-	3 °	4.5	-	3.0	-	٧		
Output Drive Current:	IDN		0.5	5	0.15	_	0.125 [®]	0.3	-	0.085	_	,		
N-Channel	'D'') ¹ 1 ⊢	0.5	10	0.31	-	0.25°	0.5	-	0.175	-	mA	2	
P-Channel	InP		4.5	5	-0.1	-	0.08®	-0.16	_	-0.055	_			
		1	9.5	10	0.25	-	-0.2●	-0.44	_	-0.14	-	mA	2	
Diode Test, 100 μA Test Pin	V _{DF}				_	1.5°	_	_	1.5°	_	1.5°	v	3	
Input Current	1				-	-	-	10	-	-	-	pA		
	Li	L			L	l	L	L	L	i	l			

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix,

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ and $C_L = 15 pF$


Typical Temperature Coefficient for all values of V_{DD} = 0.3%/°C. (See Appendix for Waveforms)


					LIMITS			N
CHARACTERISTICS	SYMBOLS	COI	TEST NDITIONS		CD4015AI CD4015AI		UNITS	O T E
	·		V _{DD} (Volts)	Min.	Тур.	Max.		s
CLOCKED OPERATION								
Propagation Delay Time	t _{PHL} ,		5	-	300	750		4
Propagation Delay Time	^t PLH		10	_	100	225●	ns	1
Transition Time	tTHL,		5		150	300	ns	
Transition Time	^t TLH		10	-	75	125	"	_
Minimum Clock Pulse Width	t _{WL} ,		5	_	200	500	ns	
	twH		10	-	100	175] ""	_
Clock Rise & Fall Time	*trCL'		5	-		15		
Clock rise & Pail Time	tfCL		10			15●	μs	1
Set-Up Time			5	-	100	350	ns	_
out op Time			10	-	50	80	'''	
Maximum Clock			5	1	2.5	_	MHz	1
Frequency	fCL		10	3●	5	_		'
Input Capacitance	C _I				5		pF	
RESET OPERATION	-							
Propagation Delay Time	t		5	-	300	750	ns	
Tropagation Delay Title	^t PHL(R)		10		100	225]	
Minimum Set and Reset			5	_	200	500		
Pulse Widths	^t WH(R)		10	-	100	175	ns	_

^{*} If more than one unit is cascaded in a parallel clocked operation, t₇CL should be made less than or equal to the sum of the fixed propagation delay time at 15pF and the transition time of the output driving stage for the estimated capacitive load.

Limits with black dot (*) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Stash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1. Test is a one input one output only.









Fig. 5-Typ. dissipation characteristics.



Test performed with the following sequence of "1's" and "0's"

Fig. 6-Quiescent device current test circuit.




Fig. 7-Noise immunity test circuit.





Fig. 8-Schematic diagram.



Digital Integrated Circuits Monolithic Silicon

High-Reliability Slash(/) Series CD4016A/...



High-Reliability COS/MOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or Digital Signals

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features

- Wide range of digital and analog signal levels Digital or analog signal to 15 V peak
 Analog signal ± 7.5 V peak
- Low "ON" resistance—
 - 300 Ω typ. over 15 V_{p-p} signal input range, for $V_{DD} V_{SS}$ = 15 V
- Matched switch characteristics –
 40 Ω typ. difference between R_{ON} values at a fixed bias point over 15 V_{p-p} signal input range V_{DD} V_{SS} = 15 V
- High "On/Off" output voltage ratio $-65~\mathrm{dB}$ type@ $\mathrm{f_{is}} = 10~\mathrm{kHz}$, R $_\mathrm{L} = 10~\mathrm{k}\Omega$
- High degree of linearity < 0.5% distortion typ. @ f_{is}^2 = 1kHz, V_{is} = 5 V_{p-p} , V_{DD} - V_{SS} \geq 10 V, R_L = 10 k Ω .

RCA CD4016A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. These devices are electrically and mechanically identical with standard COS/MOS CD4016A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4016A

MIL-M-38510 Designation MIL-M-38510/05801


The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (// Series Types".

Applications

- Analog signal switching/multiplexing
 Signal gating Modulator
 Squelch control Demodulator
 Chopper Commutating switch
- Digital signal switching/Multiplexing
- COS/MOS logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain
- Extremely low "OFF" switch leakage resulting in very low offset current and high effective "OFF" resistance — 10 pA typ. @ V_{DD} — V_{SS} = 10 V, T_A = 25° C
- Extremely high control input impedance (control circuit isolated from signal circuit) $10^{12}\,\Omega$ typ.
- Low crosstalk between switches –
 -50 dB typ. @ f_{is} = 0.9 MHz, R_L = 1 kΩ
- Matched control-input to signal-output capacitances Reduces output signal transients
- Transmits frequencies up to 10 MHz

The CD4016A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).



NOTE: All switch P-channel substrates are internally connected to terminal No. 14.
All switch N-channel substrates are internally connected to terminal No. 7.

NORMAL OPERATION: Control-Line Biasing SIGNAL-LEVEL RANGE: $V_{SS} \leq V_{IS} \leq V_{DD}$

Caution:

If V_{is} exceeds V_{DD}, input currents must not be allowed to exceed 5 mA.

Switch "ON": V_C "1" = V_{DD}
Switch "OFF": V_C "0" = V_{SS}
Fig. 1—Schematic diagram.

 MAXIMUM RATINGS, Absolute-Maximum Values:
 Recommended

 Storage-Temperature Range
 -65 to +150 °C
 OC
 OC
 Supply-Voltage (VDD - VSS)
 3 to 15 °V

 DC Supply-Voltage Range:
 -0.5 to +15 °V
 No to +15 °V
 No to +15 °V
 No to +15 °V

 CVDD - VSS)
 -0.5 to +15 °V
 No to +15 °V
 No to +15 °V
 No to +15 °V

 Device Dissipation (Per Package)
 200 °mW
 At distance 1/16" ± 1/32"
 (1.59 ± 0.79 mm) from case for 10 s max
 1265 °C

The impute $VSS^{-V}I^{-V}DD$ for 10 s max. $VSS^{-V}I^{-V}DD$ for 10 s max. $VSS^{-V}I^{-V}DD$ for 10 s max. $VSS^{-V}I^{-V}DD$ (Recommended DC Supply Voltage $(VDD^{-V}SS^{-V})$... SI to 15V)

					-	, LI	MITS				N 0
CHARACTERISTIC	SYMBOL	TEST CONDITION	ıs	-55	°C	25	°c	125°C		UNITS	T E
						Min.	Max.	Min.	Max.		s
Quiescent Dissipation per Package		TERMINALS A	VOLTS APPLIED								
All Switches "OFF"	PD		+10 GND	-	5 °	-	5	-	300	μW	,
Quiescent Device Current	۱,	V _{is} 1, 4, 8, 11 ≤	SND ≤+10 ≤+10	-	0.5°	-	0.5 [©]	~	10●	μА	·
Quiescent Dissipation per Package	PD	VDD 14 +	VOLTS APPLIED 10 GND	į	5	-	5	-	300	μW	
All Switches "ON" Quiescent Device Current	ار	V _C 5, 6, 12, 13 +	-10 < +10	-	0.5°	-	0.5°	-	10°	μΑ	1
Output Voltage	v _{OL}		V _{DD} 3		0.55°	-	0.5°				
High-Level	V _{OH}		3	2.25°		2.3°	1 • -		2 •	٧	1
Threshold Voltage			15			14 •		13 •			-
N-Channel	V _{TH} N	$I_{DS} = -10 \mu\text{A}$ Terminal 13 = $V_{DD} = 5V$, 10V	= GND	-0.7●	-3°	-0.7●	-3 °	-0.3°	-3•	v	2
P-Channel	V _{TH} P	l _{DS} = 10 μA Terminal 13 = 0 V _{DD} = 5V, 10V	GND	0.7●	3.	0.7●	3•	0.3	3•	>	2
Diode Test	VDF	100 μA Test pin		-	1.5€	-	1.5°	-	1.5°	٧	3

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs

Note 2: Test is either a one input or a one output only.

ELECTRICAL CHARACTERISTICS (Cont'd)

								L	IMITS				N
CHARACTERISTIC	SYMBOL		TEST CON	DITIONS		-55°C		25°C		125°C		UNITS	O T E
						Тур.	Max.	Тур.	Max.	Тур.	Max.		S
SIGNAL INPUTS (Vis) AND O	UTPUTS (Vo	,)											
			V _C = V _{DD}	vss	V _{is}								
					+7 5V	120	360●	200	400°	300	600•		
			•7 5V	7.5V	7.50	120	360°	200	400°	300	600°	12	2
		l		ļ	10.25V	130	775	280	850	470	1230		_
		ĺ			+5V	130	600°	250	660°	400	960°		
			+5V	-5V	-5V	130	600°	250	660°	400	960●	Ω	2
"ON" Resistance	RON	R _L = 10k Ω			±0.25V	325	1870	580	2000	900	2600		
ON Messauree	ON	uf - 10K 25			+15V	120	360€	200	400●	300	600°		
			+15V	οv	+0.25V	120	360	200	400	300	600	- 92	2
		l			9.3V	150	775	300	850	490	1230	"	ľ
					+10V	130	600°	250	660°	400	960●		
		}	+10∨	ov	+0.25V	130	600	250	660	400	960	Ω	2
					5.6V	300	1870	560	2000	880	2600		Ľ
▲ "ON" Resistance Between Any 2	▲ R _{ON}	1	+7.5V	~7.5V	±7.5V	-		10		-			
of 4 Switches	- 011	1	+5V	~5V	±5V	~	-	15	-	1	-	23	-
Sine Wave Response (Distortion)		RL = 10k Ω f _{is} = 1kHz	+5V	-5V	5V (p p)▲	-	-	0.4	-	-	-	%	_
		V _{DD}	V _C = V _{SS}	V _{is}	L		 	 		 			-
Input or Output				+7.5V		_		•100		1	1	1	
Leakage Switch "OFF" (Effective "OFF"		+7.5∨	-7.5V	-7.5V			1	100	1			pΑ	
Resistance)	1			+5V				100	500				1
		+5V		-5V				100	500			nΑ	
Frequency Response-		Tv.	C = VDD = -5V	V _{SS} = -5V									Г
Switch "ON" (Sine Wave Input)	1	1 1	v _{os}			}	l		ŀ	Ì			
,,	İ	R. = 1k0 2	0 Log ₁₀ -	-3dB		-	-	40	-	-	-	MHz	١.
	 	V ₁₅ =5V	*15			 	 	 	 	 	-		-
	1		DD = +5V, VC =	VSS = ~5V	,		1	1					
Feedthrough						1		1		}			
Switch "OFF"		2	0 Log ₁₀	-50dB		-	-	1.25	-	-	_	MHz	١.
	L	 	Vis			L		ـــــ	<u> </u>	<u> </u>			L
Crosstalk Between Any 2 of the 4 Switches	1	R _L = 1kΩ V	C(A) V _{DD} = +	5V		1	1	1	1	1			1
(Frequency at -50dB)	1					1	1	1	1	1	I		}
	1	2	0 Log ₁₀ V _{os} (B)	50dB		-	-	0.9	-	-	-	MHz	-
		 				 			├	<u> </u>	ֈ	ļ	1
Capacitance Input	CIS	V _{DD} = +5V.	VC = VSS = -51	V		- '	-	4	-	-	-	1	
Output	cos]					-	4	-		-	pF	١.
Feedthrough	CIOS	<u> </u>					<u> </u>	0.2	<u> </u>	<u> </u>	<u> </u>		L
		I Va = Vaa =	V _{DD} = +10V, V _{SS} = GND, C _L = 15pF				1						
Propagation Delay Signal Input to	tpd	V _{IS} = 10V (so		ND, C[- 13	pr	_		10	25.	1			1

Limits with black dot (*) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

•±10 x 10⁻³ Asymmetrical about 0 volts

						CD40	LIMIT	S D4016AF	,			N
CHARACTERISTIC	SYMBOL		TEST CONDITIONS	-5	5°C	25°C			125°C		UNITS	T E
					Max.	Min.	Тур.	Max.	Min.	Max.		S
CONTROL (VC)												
Switch Threshold Voltage	VTMN		V _{DD} - V _{SS} = 15V, 10V, 5V, I _{IS} = 10μA	0.7	2.9	0.5	1.5	2.7	0.2	2.4		_
Input Current	lc	v _{IS} < v _{DD}	V _{DD} - V _{SS} = 10V V _C < V _{DD} - V _{SS}	-	-	-	±10	-	-	-	pА	-
Noise Immunity (Control Inputs)	V _{NL}	V = 10V		0.5	-	0.7 [®]	-	-	0.5°	-	v	
For Definition, See Appendix SSD-207	VNH	V _{DD} ≈ 10V		-	3●	-	-	2.7	-	3●		Ι΄.
Average Input Capacitance	СС			-	-	-	-5	_	-	-	pF	-
Crosstalk — Control Input to Signal Output		V _{DD} -V _{SS} = 10V, V _C = 10V	R _L = 10 kΩ	-	-	-	50	_	-	-	mV	-
Turn "ON" Propagation Delay	t _{pd} C	(square wave) t _{rc} = t _{fc} = 20 ns	V _{is} < 10V, C _L = 15 pF	-	-	-	20	50°	-		ns	2
Maximum Allowable Control Input Repetition Rate		$V_{DD} = 10V,$ $C_{L} = 15pF$ $V_{C} = 10V (sc$ $t_{r} = t_{f} = 20 n$		-	-	-	10	_	-	-	MHz	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is all inputs

TYPICAL "ON" RESISTANCE CHARACTERISTICS

CHARAC- TERISTIC*		PLY ITIONS				AD ITIONS			
121113110	COND	IIIONS		1kΩ		= 10kΩ	D	100kΩ	
	VDD	Vss	VALUE		VALUE	Vis	VALUE	Vis	
Ì	(V)	(V)	(Ω)	(V)	(Ω)	(V)	(22)	(V)	
	+15	0	200	+15	200	+15	180	+15	
R _{ON}	113		200	0	200	0	200	0	
R _{ON} (max.)	+15	0	300	+11	300	+9.3	320	+9.2	
В	+10	0	290	+10	250	+10	240	+10	
RON	+10	U	290	0	250	0	300	0	
R _{ON} (max.)	+10	0	500	+7.4	560	+5.6	610	+5.5	
	+ 5 (+ 5	0	860	+ 5	470	+ 5	450	+ 5
RON			+ 5		600	0	580	0	800
R _{ON} (max.)	+ 5	0	1.7k	+4.2	7k	+2.9	33k	+2.7	
	+7.5	-7.5	200	+7.5	200	+7.5	180	+7.5	
RON	+7.5	-7.5	200	-7.5	200	-7.5	180	-7.5	
R _{ON} (max.)	+7.5	-7.5	290	±0.25	280	±25	400	±0.25	
R	+ 5	- 5	260	+ 5	250	+ 5	240	+ 5	
R _{ON}		_ 3	310	- 5	250	- 5	240	- 5	
R _{ON} (max.)	+ 5	- 5	600	±0.25	580	±0.25	760	±0.25	
	+2.5	-2.5	590	+2.5	450	+2.5	490	+2.5	
R _{ON}	+2.5	-2.5	720	-2.5	520	-2.5	520	-2.5	
R _{ON} (max.)	+2.5	-2.5	232k	±0.25	300k	±0.25	870k	±0.25	

^{*} Variation from a perfect switch; R_{ON} = 0Ω.




Fig. 2—Typ. "ON" characteristics for 1 of 4 switches with V_{DD} = +15V, V_{SS} = OV.




Fig. 4-Typ. "ON" characteristics for 1 of 4 switches with V_{DD} = +5V, V_{SS} = OV.




Fig. 6–Typ. "ON" characteristics for 1 of 4 switches with V_{DD} = +5V, V_{SS} = -5V.




Fig. 3–Typ. "ON" characteristics for 1 of 4 switches with V_{DD} = +10V, V_{SS} = OV.




Fig. 5-Typ. "ON" characteristics for 1 of 4 switches with V_{DD} = +7.5V, V_{SS} = -7.5V.




Fig. 7-Typ. "ON" characteristics for 1 of 4 switches with V_{DD} = +2.5V, V_{SS} = -2.5V.





Fig. 8-Typ. "ON" characteristics as a function of temp. for 1 of 4 switches with VDD = +5V, V_{SS} = -5V.



"OFF".




Fig. 10-Typ. crosstalk between switch circuits in the same package,




Fig. 11-Typ. switch frequency response -switch "ON".




Fig. 12-Turn-on propagation delay control input.





Fig. 13-Max. allowable control-input repetition rate.



Digital Integrated Circuits Monolithic Silicon

High-Reliability Slash(/) Series CD4017A/...



High-Reliability COS/MOS Decade Counter/Divider

Plus 10 Decoded Decimal Outputs
For Logic Systems Applications in Aerospace,
Military, and Critical Industrial Equipment

Special Features:


- Medium speed operation. 5 MHz (typ.) at V_{DD} V_{SS} = 10 V
- Fully static operation
- MSI complexity on a single chip..... decade counter plus 10 decoded outputs Applications:
- Decade counter/decimal decode display applications
- Frequency division

RCA CD4017A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4017A types consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson binary code to a decimal number: Inputs include a "Clock", a "Reset", and a "Clock Enable" signal.

The decade counter is advanced one count at the positive clock signal transition if the clock enable signal is "low". Counter advancement via the clock line is inhibited when the clock enable signal is "high". A "high" reset signal clears the decade counter to its zero count. Use of the

- Counter control/timers
- Divide by N counting
 - N = 2 10 with one CD4017A and one CD4001A N> 10 with multiple CD4017A's
- For further application information, see ICAN6166
 "COS/MOS MSI Counter and Register Design & Applications"

Johnson decade counter configuration permits high speed operation, 2-input decimal decode gating, and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The 10 decoded outputs are normally "low" and go "high" for one full clock cycle. A carry-out (CQIIT) signal completes one cycle every 10



clock input cycles and is used to directly clock the succeeding decade in a multi-decade counting chain.

These devices are electrically and mechanically identical with standard COS/MOS CD4017A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation CD4017A

MIL-M-38510 Designation MIL-M-38510/05601 The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD400DA "Slash" (/) Series Types".

The CD4017A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).




Fig. 2-Timing diagram.




Fig. 3— Divide by N counter (N \leq 10) with N decoded outputs.

When the Nth decoded output is reached (Nth clock pulse) the S-R flip flop (constructed from two NOR gates of the CD4001A) generates a reset pulse which clears the CD4017A to its zero count. At this time, if the Nth decoded output is greater than or equal to 6, the COUT line goes "high" to clock the next CD4017A counter section. The "O" decoded output also goes high at this time. Coincidence of the clock "low" and decoded "O" output "low" resets the S-R flip flop to enable the CD4017A. If the Nth decoded output is less than 6, the COUT line will not go "high" and, therefore, cannot be used. In this case "O" decoded output may be used to perform the clocking function for the next count-

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V $^{\circ}$

								IMITS					
CHARACTERISTIC	SYMBOL	TES CONDIT					CD4017/	AD, CD4	017AK			UNITS	N O T
			v _o	V _{DD}	-55	°c		25°C		125	°C		E
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		S
Quiescent Device				5	_	5	_ `	0.3	5	_	300		
Current	'L			10	-	10°	_	0.5	10°	_	200°	μА	1
Quiescent Device	D_			5		25	_	1.5	25	_	1500	μW	_
Dissipation/Package	PD			10		100	-	5	100		2000	μνν	
Output Voltage				3	-	0.55 [®]	-	-	0.5 ^e	_	-		
Low-Level	VOL			5	-	0.01	-	0	0.01		0.05	V	1
				10	-	0.01	-	0	0.01	-	0.05		
				15			-		0.5 [®]		0.55°		
				3	2.25 [®]	-	2.3 [®]	-			-		
High-Level	V _{OH}			5	4.99	-	4.99	5	_	4.95	-	V	1
				10	9.99	-	9.99	10	-	9.95	_]	
				15	-	-	14.5°	-	-	14.45°	-		
Threshold Voltage: N-Channel	V _{TH} N	I _D	= -20 µ	ıΑ	-0.7●	-3 •	-0.7 ●	-1.5	_3 •	-0.3●	-3 ●	v	2
P-Channel	V _{TH} P	I _D	= 20 μA		0.7●	3●	0.7°	1.5	3●	0.3	3●	1 '	2
Noise Immunity	.,		0.8	5	1.5	_	1.5°	2.25	-	1.4	-	v	
(Any Input)	V _{NL}		1	10	3 °	_	3●	4.5	_	2.9°	-	l v	
For Definition,			4.2	5	1.4	_	1.5	2.25		1.5	-	v	1
See Appendix SSD-207	V _{NH}		9	10	2.9 [®]	-	3 °	4.5	-	3●	-		
Output Drive Current		Decoded	0.5	5	0.06	_	0.05	0.1	-	0.035	_		
		Outputs	0.5	10	0.12	_	0.1	0.4	-	0.07	_	1	
N-Channel	IDN	Carry	0.5	5	0.185		0.15 [®]	0.4		0.105		1.	2
		Output	0.5	10	0.45		0.35	1		0.25		mA	2
	i	Decoded	4.5	5	-0.0375	-	-0.03°	-0.075	l -	-0.021	_		
		Outputs	9.5	10	-0.12	_	-0.1 [●]	-0.2	_	-0.07	-	١.	2
P-Channel	I _D P	Carry	4.5	5	-0.185		-0.15°	-0.4		-0.105		mA	2
		Output	9.5	10	-0.45		-0.35°	-1		-0.25]	
Diode Test, 100 μA Test Pin	v _{DF}		••••		-	1.5 [©]	-	-	1.5°	_	1.5 [®]	v	3
Input Current	11				-	-	-	10	-	-	T -	pA	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range Operating-Temperature Range DC Supply-Voltage Range:		Recommended Input-Voltage Swing	V _{DD} to V _{SS}	6
(V _{DD} - V _{SS})		At distance 1/16" ± 1/32" (1.59 ± 0.79 mm) from case		
All Inputs	$v_{SS}\!\leq\!v_{I}\!\leq\!v_{DD}$	for 10 s max	+265	°C
DC Supply-Voltage ($V_{DD} - V_{SS}$)	3 to 15 V			

DYNAMIC ELECTRICAL CHARACTERISTICS, at $T_A = 25^{\circ}C$, $C_L = 15$ pF, and input rise and fall times = 20 ns except t_rCL , t_fCL Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%^{\circ}C$.

					LIMITS			N
CHARACTERISTICS	SYMBOLS		TEST IDITIONS		D4017AD D4017AK		UNITS	O T
			V _{DD} (Volts)	Min.	Тур.	Max.		S
CLOCKED OPERATION								
Propagation Delay Time:			5	-	350	1000		
Carry Out Line	t _{PHL} ,		10	_	125	250●	ns	1
Decode Out Lines	^t PLH		5		500	1200		
Decode Out Lines			10	_	200	400●	ns	1
Transition Time:			5	_	100	300		
Carry Out Line	^t THL		10		50	150⊕	ns	1
Decode Out Lines	t _{TLH} ,		5		300	900		
Decode Out Lines			10		125	350	ns	1
Minimum Clock *	t _{WL} ,		5	_	200	500		
Pulse Width	twH		10	-	100	170	ns	-
Clock Rise & Fall Time	t _{rCL} ,		5	-	_	15		
CIOCK HISE & Pail Tillie	tfCL		10			15⊕	μs	1
Clock Enable Set-Up			5	-	175	500		
Time			10	-	75	200	ns	
Maximum Clock			5	1	2.5	_		ļ
Frequency	fCL		10	3●	5	-	MHz	_
Input Capacitance	c _l	Any Input	t	_	5	_	pF	1
RESET OPERATION								
Propagation Delay Time:			5	-	350	1000		
To Carry Out Line	1 .		10	_	125	250	ns	_
To Decode Out Lines	t _{PHL(R)}		5		450	1200	ns	_
			10		200	400	115	
Reset Pulse Width	t		5	_	200	500		
	^t WH(R)		10	_	100	165	ns	_
Reset Removal Time			5		300	750		
Transcription Tillig	1		10	_	100	225	ns	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.

• Measured with respect to carry output line




Fig. 4 -Quiescent device current test circuit.

Fig. 5 - Noise immunity test circuit.




Fig. 6 - Typ. propagation delay time vs. C_L for decoded outputs.




Fig. 8 — Typ. transition time vs. C_L for decoded outputs.




Fig. 10 - Typ. clock frequency vs. V_{DD}




Fig. 7 — Typ. propagation delay time vs. C_L for carry output.




Fig. 9 – Typ. transition time vs. C_L for carry output.





Fig. 11 - Typ. dissipation characteristics.



Monolithic Silicon

High-Reliability Slash(/) Series CD4018A/...



High-Reliabilty COS/MOS Presettable Divide-By-'N' Counter

For Logic Systems Applications in Aerospace.

Military, and Critical Industrial Equipment Special Features

- Medium speed operation. 5 MHz (typ.) at $V_{DD} V_{SS} = 10 \text{ V}$
- Fully static operation MSI complexity on a single chip
- **Applications** Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters
- Fixed and programmable counters greater than 10
- Programmable decade counters
- Divide-by-"N" counters/frequency synthesizers
- Frequency division Counter control/timers

RCA CD4018A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of uses in aerospace, military, and critical industrial equipment. CD4018A types consist of 5 Johnson-Counter stages, buffered \overline{Q} outputs from each stage, and counter preset control gating. "Clock", "Reset", "Data", "Preset Enable", and 5 individual "jam" inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding

the \$\overline{\text{Q5}}\$, \$\overline{\text{Q4}}\$, \$\overline{\text{Q3}}\$, \$\overline{\text{Q2}}\$, \$\overline{\text{Q1}}\$ signals, respectively, back to the Data input. Divide-by-9, 7, 5, or 3 counter configurations can be implemented by the use of a CD4011A gate package to properly gate the feedback connection to the Data input. Divide-by functions greater than 10 can be achieved by use of multiple CD4018A units. The counter is advanced one count at the positive clock-signal transition. A "high" Reset signal clears the counter to an "all-zero" condition. A "high"




Fig. 1-Logic Diagram.

Preset-Enable signal allows information on the Jam inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.

These devices are electrically and mechanically identical with standard CD4018A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation

MIL-M-38510 Designation

CD4018A

MIL-M-38510/05602

information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The packaged types can be supplied to six screening levels -

/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883

Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed

CD4018A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	00 - 1 - 55
DC Supply-Voltage (VDD ~ VSS)	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 2-Timing diagram.




Fig. 3—Typ. propagation delay time vs. C_L for decoded outputs.




Fig. 4–Typ. propagation delay time vs. C_L for \overline{Q}_5 output.

DYNAMIC ELECTRICAL CHARACTERISTICS, at TA = 25° C, CL = 15 pF, and input rise and fall times = 20 ns except trCL, trCL Typical Temperature Coefficient for all values of V_{DD} = 0.3%/°C (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		С	LIMITS D4018AD, D4018AK		UNITS	N O T E
			V _{DD} (Volts)	Min.	Тур.	Max.		s
CLOCKED OPERATION								
Propagation Delay Time:			5	_	350	1000	ns	1
To $\overline{\Omega}_5$ Output	t _{PHL} ,		10	-	125	250●	"	'
To Other Outputs	1 .		5	-	500	1200	ns	1
	^t PLH		10		200	400	115	<u>'</u>
Transition Time:			5	-	100	300	ns	1
To $\overline{\Omega}_5$ Output	tTHL.		10	-	50	150●	l ns	'
To Other Outputs	1 . !		5	-	300	900		1
10 Other Outputs	^t TLH		10	-	125	350●	ns	'
Minimum Clock	t _{WL} ,		. 5		200	500		
Pulse Width	twH		10	-	100	170	ns	_
Clock	t _{rCL} ,		5	-		15		<u> </u>
Rise & Fall Time	tfCL		10	-	-	15⊕	μs	1
Data Input Set-Up Time			5	-	175	500		
Data input Set-Op Time			10	-	75	200	ns	_
Maximum Clock			5	1	2.5		MHz	1
Frequency	fCL		10	3●	5	-	IVIHZ) '
Input Capacitance	c _l	Any Input		-	5	-	pF	_
PRESET* OR RESET OPERA	TION							
Propagation Delay Time:			5	_	350	1000		
To $\overline{\Omega}_5$ Output	tPLH(R)		10	-	125	250	ns	-
To Other Outputs	tPHL(PR)		5		500	1200		
10 Other Outputs	tPLH(PR)		10	-	200	400	ns	-
Preset or Reset	twH(R)		5	-	200	500		
Pulse Width	tWH(PR)		10	-	100	165	ns	-
Preset or Reset			, 5	-	300	750		
Removal Time			10	-	100	225	ns	_

Limits with black dot (•) designate 100% testing. Refer to RIC-1028 "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

At Preset Enable or Jam Inputs.




Fig. 5-Typ. transition time vs. C_L for 'decoded outputs.




Fig. 6-Typ. transition time vs. C_L for \overline{Q}_5 output.

Note 1: Test is a one input one output only

STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \leqslant V_I \leqslant V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

CHARACTERISTIC	SYMBOL	TEST CONDITIONS					CD4018/	LIMITS AD, CD40)18AK			UNITS	N O T
			v _o	V _{DD}	-5	5°C	1	25°C		125	°C	1.	E S
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		5
Quiescent Device Current	ار			5	_	5 10 [©]	_	0.3	5 10 [©]		300 200	μА	1
Quiescent Device Dissipation/Package	PD			5		25 100	_	1.5	25	-	1500	μW	- :
Output Voltage	V _{OL}			3		0.55 [•]		-	0.5	- -	-		
Low-Level	1 .05			5 10		0.01		0	0.01	_	0.05	\ \	1 ,
	ļ			15	_	-	-	_	0.5 [®]	-	0.55°	1	
				3	2.25●	-	2.3●	_	-	-	_		
High-Level	Voн			5	4.99	-	4.99	5	-	4.95	-] v	1
				10.	9.99	_	9.99	10	-	9.95	-	1	
]			15		-	14.5°	-	-	14.45 [•]	-	1	
Threshold Voltage N-Channel	V _{TH} N	I _D =	–20 μA		-0.7●	-3●	-0.7●	-1.5	-3°	−0.3 [●]	-3 •	V	2
P-Channel	V _{TH} P	1 _D = 3	20 μΑ		0.7●	3●	0.7°	1.5	3●	0.3 [•]	3●	7 '	_
Noise Immunity	VNL		0.8	5	1.5	-	1.5°	2.25	_	1.4		V	
(Any Input)	· NL		1	10	3●		3●	4.5		2.9●			1
For Definition,	V _{NH}		4.2	5	1.4		1.5 [®]	2.25		1.5		- v	
See Appendix SSD-207	TNH		9	10	2.9●	-	3●	4.5	-	3●	-	'	
Output Drive Current:	1 _D N	ō₅	0.5	5	0.18		0.15	0.4		0.105			
N-Channel	, ''O''	чь	0.5	10	0.45		0.4	1		0.25		mA	
		$\bar{a}_1 \bar{a}_2$	0.5	5	0.06		0.12 [•]	0.1		0.035	_	_	
		$\bar{a}_3 \bar{a}_4$	0.5	10	0.25	_	0.23 [•]	0.4		0.14	_		2
P-Channel	1 _D P	<u>a</u> 5	4.5	5	-0.185		-0.15°	-0.4	_	-0.105	_	<u> </u>	
	, _{'D'}		9.5	10	-0.45	<u> </u>	-0.4 [●]	-1		-0.25		mA	
		$\overline{Q}_1 \overline{Q}_2$	4.5	5	0.075		-0.065°	-0.15		-0.04		""	
		$\bar{o}_3 \bar{o}_4$	9.5	10	-0.25		-0.2°	-0.4		-0.14		<u> </u>	
Diode Test, 1000 μA]					1	
Test Pin	V _{DF}					1.5°		-	1.5 [•]		1.5 [•]	V	3
Input Current	l ₁				_	_	_	10	-	-	-	pΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.




Fig. 7-Typ. clock frequency vs. V_{DD} .




Fig. 8-Typ. dissipation characteristics.




Fig. 9-Quiescent device current test circuit.





Fig. 10-Noise immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4019A/...



High-Reliability COS/MOS Quad AND-OR Select Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

■ Medium speed operation . . . tpH = tpLH = 50 ns (typ.) at CL = 15 pF

Applications

- AND-OR select gating
- Shift-right/shift-left registers
- True/complement selection
- AND/OR/Exclusive-OR selection

RCA CD4019A "Slash" (/) Series are high-reliability COS/MOS integrated circuit Quad AND-OR Select Gates intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4019A types are comprised of four AND-OR-Select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits $\rm K_a$ and $\rm K_b$. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A+B function.

These devices are electrically and mechanically identical with standard COS/MOS CD4019A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series Types".

RCA Designation

MIL-M-38510 Designation MIL-M-38510/05302

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (// Series Types".

The CD4019A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).




Fig.1 - Schematic diagram for 1 of 4 identical stages.

							LIMITS						N
CHARACTERISTIC	SYMBOL	co	TEST	ONS	С	D4019	AD, CD	4019A	<			UNITS	O T E
			v _o	V _{DD}	-55	°c	L:	25°C		129	o°C	1	s
					Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device	I.			5	-	5	_	0.03	5		300	μА	1
Current	I.F.			10	-	10°	-	0.05	10°		200°	"	
Quiescent Device	PD			5	_	25	-	0.15	25	-	1500	щW	
Dissipation/Package	'D			10	-	100	-	0.5	100	-	2000	۳.,	_
				3	-	0.55 [®]	-		0.5	-	_		
Output Voltage	V .			5	-	0.01	-	0	0.01	-	0.05	V	1
Low-Level	VOL			10	_	0.01	_	0	0.01	-	0.05	(·
				15					0.5		0.55		
				3	2.25		2.3 [•]			4.95	-	1	
High-Level	VOH			5	4.99		4.99	5		4.95	-	V	1
		1		10	9.99		9.99	10		9.95	-		
				15		-	14.45			14.45	-	ļ	
Threshold Voltage: N-Channel	VTHN	1 _D = -	-20 µ	A	-0.7 ●	-3 ●	-0.7●	-1.5	-3°	-0.3°	-3•		2
P-Channel	V _{TH} P	1 _D = 2	0 μΑ		0.7	3.	0.7	1.5	3.	0.3	3 °] `	
Noise Immunity	V _{NL}		0.95	5	1.5		1.5°	2.25	-	1.4	_	l v	
(Any Inputs)	'NL		2.9	10	3●		3•	4.5		2.9°	1		1
For Definition,	V _{NH}		3.6	5	1.4		1.5°	2,25		1,5	-	v	
See Appendix SSD-207	NH		7.2	10	2.9°	-	3 •	4.5	-	3 °	-		
Output Drive Current	IDN		0.5	5	0.6	_	0.7	0.9	-	0.3	-	mA	2
N-Channel) "0"	1	0.5	10	0.9	_	1.2	1.5	-	0.55	-]	-
P-Channel	IDP		4.5	5	-0.31		-0.25 [●]	-0.5		-0.175	-	mA	2
			9.5	10	-0.95	_	-0.7 [●]	-1.5		-0.5			
Diode Test, 100 μA Test Pin	V _{DF}		L		-	1.5			1.5 °	-	1.5	V	3
Input Current	1,				-	-	-	10	-	-	-	pΑ	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits,

and for Operating Considerations, see Appendix

MAXIMUM RATINGS. Absolute-Maximum Values:

MAXIMUM RATINGS, Absolute-Maximum	/alues:
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V_{DD} to V_{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	

(1.59 ± 0.79 mm) from case for 10 s max. +265 °C




Fig.6-Typ. propagation delay time vs CL.

Note 2: Test is either a one input or one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, C_L = 15 pF, and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of V_{DD} = 0.3 %/°C (See Appendix for Waveforms)

					LIMIT	s		
CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		CD4019	AD, CD4	1019AK	UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.		
Propagation Delay Time:	t _{PHL} ,		5	-	100	225	ns	
Propagation Delay Time:	tPLH		10	-	50	100°	115	'
Transition Time	t _{THL} ,		5	-	100	200		1
Transition Time	^t TLH		10	-	40	65 [•]	ns	'
Innut Consider		All A and B	Inputs	_	5	_		
Input Capacitance	Cl	K _A and K _B	Inputs	_	12		pF	

Limits with black dot (e) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one input one output only.

9205-17831




Fig. 3-Typ. transition time vs C1.




Fig. 5- Typ. dissipation characteristics (per output).




Fig. 4-Max. propagation delay time vs VDD.




Fig. 6-Quiescent device current test circuit.





Fig. 7- Noise immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4020A/...



High-Reliability COS/MOS 14-Stage Ripple-Carry Binary Counter/Divider

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features

- Medium speed operation..... 7 MHz (typ.) at V_{DD} V_{SS} = 10 V
- Low "high" and "low" -level output impedance...... 1000Ω (typ.) at V_{DD} − V_{SS} = 10 V
- MSI complexity on a single chip. 14 fully static, master-slave stages

RCA CD4020A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4020A types consist of a pulse input shaping circuit, reset line driver circuitry, and 14 ripple-carry binary counter stages. Buffered outputs are externally available from stages 1, and 4 through 14. The counter is reset to its "all zeroes" state by a high level on the reset inverter input line. Each counter stage is a static master-slave flip-flop. The counter is advanced one count on the negative-going transition of each input pulse. These devices are electrically and mechanically identical with standard COS/MOS types CD4020A described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to

 COS/MOS gate-input loading at both Reset and Input-pulse lines

Applications

- Frequency-dividing circuits
- Time-delay circuits
- Counter control
- Counting functions

 RCA Designation
 MIL-M-38510 Designation

 CD4020A
 MIL-M-38510/05603

meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.




Fig. 1-Logic diagram for 1 to 4 binary stages.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4020A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_I \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V_{DD} to V_{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 2-Schematic diagram of pulse shapers and 1 of 14 binary stages.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} < V_1 < V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

		1					L	IMITS					N
CHARACTERISTIC	SYMBOL		EST				CD402	20 AD, CE	94020AK			UNITS	O T E
	1		V _O	V _{DD}	-55°	C	25°C		12		5°C		S
	L			Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device Current	١,			5 10		15 25 [®]		0.5 1	15 25 [©]		900 500	μА	1
Quiescent Device				5		75		2.5	75	<u> </u>	4500		
Dissipation/Package	PD		-	10		250		10	250	-	5000	μW	-
Output Voltage	 			3		0.55		<u> </u>	0.5●	_			
Low-Level	VOL			5	-	0.01	_	0	0.01	-	0.05	v	1
	į			10	_	0.01	_	0	0.01	-	0.05	1	
		1		15		_	_	_	0.5●	_	0.55●	İ	1
				3	2.25●	-	2.3●	_	-	_	-		
High-Level	V _{OH}	1		5	4.99	-	4.99	5	_	4.95	_	"	1
-	٠.,	1		10	9.99	_	9.99	10	_	9.95			
	l			15	-	-	14.5 ⁹	-	-	14.45°	-	1	1
Threshold Voltage: N-Channel	V _{TH} N	ι _D = -20	DμA		-0.7●	-3•	0.7●	-1.5	_3●	-0.3●	-3•	l	
P-Channel	V _{TH} P	I _D = 20	μА		0.7●	3●	0.7●	1.5	3●	0.3	3●	V	2
Noise Immunity	V _{NL}	-	8.0	5	1.5	_	1.5●	2.25	_	1.4		·	
(Any Input)	'NL		1	10	3●	-	3●	4.5	-	2.9●	_	\ \	١.
For Definition,		1	4.2	5	1.4	_	1.5●	2.25	-	1.5	_		1
See Appendix SSD-207	V _{NH}		9	10	2.9●	-	3●	4.5	-	3●	-	V	İ
Output Drive Current:			0.5	5	0.9	_	0.15 [®]	0.2	_	0.05	_		_
N-Channel	IDN		0.5	10	0.185	-	0.3●	0.4	-	0.105	_	mA	2
P-Channel	1.0		4.5	5	-0.11	-	-0.09®	-0.25		-0.065	-	mA	2
	I _D P		9.5	10	-0.25	-	0.2●	-0.5	-	-0.14	-	ım A	
Diode Test, 100 μA Test Pin	V _{DF}				_	1.5	_	-	1.5●	_	1.5 [©]	٧	3
Input Current	l ₁				_	-	-	10	-	-	_	pΑ	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15$ pF, and input rise and fall times = 20 ns except t_rCL, t_fCL Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%$ C. (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS		EST DITIONS VDD	,	LIMITS CD4020AI CD4020AI	к [*]	UNITS	N O T E S
CLOCKED OPERATION		.1	(Volts)	Min.	Тур.	Max.	I	
B D. I T'.	t _{PHL} ,	*	5	I -	450	600		_
Propagation Delay Time	^t PLH		10	I -	150	225⊕	ns	1
Transition Time	t _{THL} ,		5 .		450	600	ns	1
	tTLH		10	<u> </u>	200	300⊕		
Minimum Clock	tWL,	1	5		200	335	ns	
Pulse Width	t _{WH}		10	_	70	125	115	_
Clock	t _{rCL} ,		5		_	15		
Rise & Fall Time	4CL	ł	10	T -	_	15 [•]	μs	1
Maximum Clock	-		5	1.5	2.5	_	MHz	•
Frequency	fCL		10	4●	7	_	IVITIZ	1
Input Capacitance	c _l	Any Input		-	5	_	pF	1
RESET OPERATION								
Propagation Delay Time:			5		2000	3000	Į	
	^t PHL(R)		10		500	775	ns	_
Minimum Reset	t _{WH(R)}		5	_	1800	2500		
Pulse Width	WEIGH		10		300	475	ns	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input one output only.

^{*}Propagation Delay is from clock input to Q_1 output.




Fig. 3-Min. n-channel drain characteristics.




Fig. 4-Min. p-channel drain characteristics.




Fig. 5-Typ. propagation delay time vs. C₁.




Fig. 6-Typ. transition time vs. C_L.




Fig. 7-Typ. clock frequency vs. V_{DD}




Fig. 8-Typ. dissipation characteristics.




Fig. 9—Quiescent device dissipation test circuit.







Fig. 11-Reset noise immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4021A/...



High-Reliability COS/MOS 8-Stage Static Shift Register

Asynchronous Parallel Input/Serial Output, Synchronous Serial Input/Serial Output For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Asynchronous parallel or synchronous serial operation under control of parallel/serial control-input
- Individual "jam" inputs to each register stage
- Master-slave flip-flop register stages
- Fully static operation.....DC to 5 MHz

RCA CD4021A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4021A types are 8-stage parallel or serial-input/serial-output shift registers having common Clock and Parallel/Serial Control inputs, a single Serial Data input, and individual parallel "Jam" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. "Q" outputs are available from the sixth, seventh, and eighth stages.

When the parallel/Serial Control input is "low", data is resially shifted into the 8-stage register synchronously with the positive-going transition of the Clock pulse. When the Parallel/Serial Control input is "high", data is Jammed into the 8-stage register via the parallel input lines asychronously with the clock line. Register expansion is possible using additional CD4021A packages.

These devices are electrically and mechanically identical with standard COS/MOS CD4021A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510 as shown in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series types."

RCA Designation

MIL-M-38510 Designation MIL-M-38510/05704

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883

Applications:

- Asynchronous parallel input/serial output data queueing
- Parallel to serial data conversion
 - General purpose register

Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4021A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix)

MAXIMUM RATINGS, Absolute-Maximum Values:

•		
Storage-Temperature Range	-65 to +150	οс
Operating-Temperature Range	-55 to +125	οС
DC Supply-Voltage Range:		
(V _{DD} – V _{SS})	-0.5 to +15	٧
Device Dissipation (Per Package)	200 r	'nW
All Inputs	$V_{SS} \leq V_1 \leq V_2$	da
Recommended	-	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15	٧
Recommended		
Input-Voltage Swing	V _{DD} to V _{SS}	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		

٥С

+265




Fig. 1-Logic diagram and truth table.




Fig. 2-One typical stage and its equivalent detailed circuit.




Fig. 3-Schematic diagram-CD4021A.




Fig. 4-Typ. clock frequency vs. VDD.




Fig. 5-Typ. propagation delay time vs. CL.

STATIC ELECTRICAL CHARACTERISTICS (All inputs $V_{SS} \le V_{I} \le V_{DD}$) (Recommended DC Supply Voltage ($V_{DD} - V_{SS}$) 3 to 15 V)

									LIMIT	rs					
CHARACTERISTIC	SYMBOL		EST DITION	IS			(CD4021	AD, C	D4021	AK			UNITS	NOTES
		l	Vo	V _{DD}		-55°	С	Г	25°C			125°	С	1	
			Volts		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	ļ	
Quiescent Device	IL.			5	-	-	5		0.5	5			300	μА	1
Current				10	_	-	10•		1	10.			200.		
Quiescent Deivce	PD			5	-	-	25		2.5	25			1500	μν	_
Dissipation/Package	. 0			10	-		100	<u> </u>	10	100	_		2000		
				3		_	0.55.		-	0.5•			<u> </u>	l	
Output Voltage:	VOL	ł		5			0.01	L=_	0	0.01			0.05	l v	1
Low-Level	.02	1	1	10	<u> - </u>		0.01		0	0.01		<u> </u>	0.05	l	
				15		_				0.5.		<u> </u>	0.55•		
		l		3	2.25			2.3			4.05		<u> </u>	•	1
High-Level VOH	Voн	ì		10	4.99 9.99			4.99 9.99	5 10	-	4.95 9.95		 -	V	1
				15	9.99	-		14.5	-	-	14.45	=	╞═╌	1	}
Threshold Voltage:							 		_			-			
N-Channel	VTHN	 I _D = .	-20 µA		-0.7.	-1.7	-3.	-0.7	-1.5	-3.	-0.3	-1.3	-3•	v	2
P-Channel	V _{TH} P	I _D = :	20 μΑ		0.7.	1.7	3.	0.7•	1.5	3.	0.3.	1.3	3.	V	
Noise Immunity	V		0.8	5	1.5		_	1.5.	2.25	-	1.4	-	_	V	
(All Inputs)	VNL	i	1.0	10	3.	-	=	3.	4.5	_	2.9	-	_	ľ	1
For Definition,	.,	1	4.2	5	1.4	-		1.5.	2.25	_	1.5		-	v	'
See Appendix in SSD-207	V _{NH}		9.0	10	2.9.	-	_	3.	4.5	-	3.	-	-	V	
Output Drive Current:			0.5	5	0.15	-	_	0.15.	0.3	_	0.085	_	_		
N-Channel	IDN		0.5	10	0.31	-	-	0.25.	0.5	-	0.175	-	-	mA	2
P-Channel	IDP		4.5	5	-0.1			-0.08			-0.055	=		mA	2
	יטי	L	9.5	10	-0.25	-	_	-0.20	-0.44	1	-0.14	_	_		
Diode Test 100 μA Test Pin	v _{DF}			-	-	-	1.5•	-	-	1.5•	-	-	1.5•	٧	3
Input Current	l _l				-	-	-	-	10	-	_	-	-	pΑ	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.




Fig. 6-Typ. transition time vs. CL.




Fig. 7-Typ. dissipation characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $C_L = 15$ pF and input rise and fall times = 20 ns except trCL, tfCL Typical Temperature Coefficient for all values of VDD = 0.3%/°C. (See Appendix for Waveforms

					LIMITS	3			
CHARACTERISTICS	SYMBOL	TEST CON		CD40	021AD, CE	04021AK	UNITS	NOTES	
			V _{DD} (Volts)	Min.	Тур.	Max.			
Propagation Delay Time**	tPHL,		- 5	_	300	750		1	
Propagation Delay Time	^t PLH		10	_	100	225.	ns	_ '	
Tisi Ti	tTHL,		5	_	150	300			
Transition Time	^t TLH		10	_	75	125.	ns	-	
Minimum Clock Pulse	twL =		5		200	500			
Width	tWH		10	_	100	175	ns		
Minimum High-Level			5	_	200	500	'''		
Parallel/Serial Control Pulse Width	^t WH(P/S)		10	_	100	175	•		
Clock Rise &	*trCL =		5	_	_	15			
Fall Time	tfCL		10	_	_	15.	μs	1 1	
			5	_	100	350	ns		
Set-Up Time			10	-	50	80	115		
Maximum Clock	for		5	1	2.5	_	MHz	1	
Frequency	fCL		10	3∙	5		I IVITZ		
Input Capacitance	CI	Any Input		-	5	_	pF	-	

Limits with black dot (e) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is a one input one output only

* If more than one unit is cascaded in a parallel clocked operation trCL should be made less than or equal to the sum of the fixed propagation delay time at 15pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 9-Noise immunity test circuit.

^{**}From Clock or Parallel/Serial Control Input



Ionolithic Silic

High-Reliability Slash(/) Series CD4022A/...



High Reliability COS/MOS Divide-By-8 Counter/Divider with 8 Decoded Outputs

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation. 5 MHz (typ.) at VDD-VSS = 10 V
- MSI complexity on a single chip
- Divide by N counting; N = 2 to 8 with one CD4022A plus one CD4001A, package

Applications:

- Binary counting/decoding
- Binary frequency division
- Binary counter control/timers

RCA CD4022A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. CD4022A types consist of a 4-stage divide-by-8 Johnson counter, associated decode output gating, and a carry-out bit. The counter is cleared to its zero count by a "high" reset signal. The counter is advanced on the positive clock-signal transition provided the clock enable signal is "low".

Use of the Johnson divide-by-8 counter configuration permits high-speed operation, 2-input decode gating, and spike-free decoder outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The 8 decode gating outputs are normally "low" and go "high" only at their

respective decoded time slot. Each decode gate output remains "high" for one full clock cycle. The carry-out signal completes one cycle every 8 clock-input cycles and is used as a ripple-carry signal to directly clock a succeeding counter package in a multi-package counting system. These devices are electrically and mechanically identical to standard COS/MOS CD4022A types described in data bulletin 479 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.

RCA Designation CD4022A MIL-M-38510 Designation MIL-M-38510/05604




Fig. 1-Logic diagram.




Fig. 2-Timing diagram.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The .CD4022A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	–0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_I \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 3-Typ. propagation delay time vs. CL for decoded outputs.




Fig. 4-Typ. propagation delay time vs. CL for carry output.




Fig. 5-Typ. transition time vs. CL for decoded outputs.

CHARACTERISTIC	SYMBOL		ST				CD40	LIMI 22AD.		22AK		UNITS	NOTES
CHAHACTEMOTIC		COND	VO VDD		55	00	.25°C				oC .		
	1			V _{DD} Volts		Max.	Min.		Max.	Min.	Max.		
Quiescent Device Current	, IL			5 10		5 10.		0.5	5 10.	-	300 200.	μΑ	2
Quiescent Device Dissipation/Package	PD			5 10		25 100	-	2.5	25 100	-	1500 2000	μW	
Dissipation/ delage				3		0.55.			0.5.	_		 	ļ
0				5		0.55.		0	0.01		0.05	ł	Ì
Output Voltage: Low-Level	VOL			10		0.01		0	0.01		0.05	\	1
COM-Feder				15	_	-			0.5	-	0.55.		1
				3	2.25.		2.3.		_		_		
				5	4.99		4.99	5		4.95			١.
High-Level \	VOH			10	9.99		9.99	10	_	9.95	_	v	1
				15	-		14.5.	_	_	14.45.	-	t	
Threshold Voltage: N-Channel	V _{TH} N	ID = -:	20 μΑ	!	-0.7.	-3.	-0.7•	-1.5	-3.	-0.3.	-3.	v	2
P-Channel	VTHP	Ip = 2	0 μΑ		0.7.	3.	0.7.	1.5	3.	0.3.	3.	1	2
Noise Immunity			0.8	5	1.5		1.5.	2.25	_	1.4	_	-	
(All Inputs)	VNL		1.0	10	3.		3	4.5	-	2.9		\ \	1
, ,			4.2	5	1.4		1.5.	2.25	-	1.5		1	' '
	VNH		9.0	10	2.9.	_	3.	4.5	-	3.		\ \	
Output Drive		Decoded	0.5	5	0.062		0.05.	0.15	_	0.035		 	
Current		Outputs	0.5	10	0.12	_	0.1.	0.3	_	0.07	_	mA	
N-Channel	IDN	Carry	0.5	5	0.185		0.15.	0.5	-	0.105	-	1	1
N-Channel		Outputs	0.5	10	0.375		0.3.	1	-	0.21	_	1	2
		Decoded	4.5	5	-0.038	-	-0.03	-0.075	_	-0.021	-	T	7 ′
P-Channel	l - D	Outputs	9.5	10-	-0.12	-	-0.1.	-0.15	-	-0.035	-	m _A	Ì
F-Chamilei	1 _D P	Carry	4.5	5	-0.185	-	-0.15	-0.4	-	-0.105] '''^	1
		Outputs	9.5	10	-0.375	-	-0.3.	-0.8	-	-0.21	_		
Diode Test 100 μA Test Pin	-			-	_	1.5.	_	-	1.5.	-	1.5.	V	3
Input Current	l ₁					_	-	10	-	-	-	pΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD400CA Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, C_L = 15 pF, and input rise and fall times 20 ns except t_fCL , t_fCL

Typical Temperature Coefficient for all values of VDD = 0.3%/°C.

						1		
CHARACTERISTICS	SYMBOL	TEST CON	DITIONS	CD402	2AD, CD4	022AK	UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.		
CLOCKED OPERATION								
Propagation Delay Time:			5	_	325	1000	ns	
Carry-Out Line	tPHL =		10	-	125	250.	115	1
Decode Out Lines	tPLH		5		400	1200	ns] '
Decode Out Lines	ΨLH		10		200	400		ļ
Transition Time:			5	-	85	300	ns	
Carry-Out Line	tTHL =		10		50	100	115	
	[†] TLH		5	=	300	900	ns	1
Decode-Out Lines			10		125	250		
Minimum Clock	tWL =		5		250	500	ns	
Pulse Width	tWH		10	-	85	170	113	
Clock	trCL =		5	_	_	15		
Rise & Fall Time	tfCL		10	-		15.	μs	1
01- 1 5- 11- 0 11- T			5	350	175	_		
Clock Enable Set-Up Time			10	150	75	_	ns	l
Maximum Clock			5	1	2.5	-	MHz	1
Frequency	fCL		10	3.	5	_	IVITIZ	
Input Capacitance	CI	Any Input		-	5	-	pF	
RESET OPERATION								
Propagation Delay Time:	tPHL =		5	_	300	900		
Carry-Out Line	tPLH .		10	-	125	250	ns	
Decade-Out Line	1		5	_	500	1250	ns	
Decade-Out Line	į		10		200	400	ns ns	
Minimum Reset Pulse	tWL =		5		150	300		1
Width	tWH		10	-	75	150	ns	1

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is a one-input, one-output only.




Fig. 6-Typ. transition time vs. CL for carry output.




Fig. 7-Typical clock frequency vs. VDD.




Fig. 8-Typical dissipation characteristics.




Fig. 9-Quiescent device current test circuit.




Fig. 10-Noise immunity test circuit.




Fig. 11-Clock line test set-up.




Fig. 12-Clock enable and set-up time test circuit.





Fig. 13—Reset propagation delay time and minimum reset pulse



Monolithic Silicon

High-Reliability Slash(/) Series CD4024A/...



High-Reliability COS/MOS 7-Stage Binary Counter

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation.....7MHz (typ.) input pulse rate at VDD-VSS = 10 V
- Low "high" and "low" level output impedance......700Ω and 500Ω (typ.), respectively at VDD-VSS = 10 V
- Logic block complexity on a single chip.....each output accessible and resettable
- Static counter operation—counter retains state indefinitely with input pulse level "low" or "high"
- COS/MOS gate input loading on both reset and input-pulse lines

RCA CD4024A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4024A types consist of an input-pulse-shaping circuit, reset-line driver circuitry, and seven binary counter stages. The counter is reset to "zero" by a high level on the reset input. Each counter stage is a static master-slave flip-flop. The counter state is advanced one count on the negative-going transition of each input pulse. These devices are electrically and mechanically identical to standard COS/MOS CD4024A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical. mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.

RCA Designation CD4024A

MIL-M-38510 Designation MIL-M-38510/05605

Applications:

- Frequency-dividing circuits.
- Time-delay circuits
- Counter control
- D/A counter and switch on one chip

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4024A "Slash (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).




Fig. 1-Functional diagram for CD4024AD, AK.

MAXIMUM RATINGS, Absolute-Maximum	Values:
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$

Recommended		
DC Supply-Voltage (VDD - VSS)	3 to 15	٧
Recommended		
Input-Voltage Swing	V _{DD} to V _{SS}	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		
for 10 s max	+265	oc.




Fig. 2-Schematic diagram (pulse shaper and 1 binary stage).




Fig. 3-Min. N-channel drain characteristics.




Fig. 4-Min. P-channel drain characteristics.




Fig.5- Logic block diagram (pulse shaper and 1 binary stage).




Fig. 6- propagation delay time vs. CL.




Fig. 7- Typ. transition time vs. CL.




Fig. 8- Typ. dissipation characteristics.




Fig. 9-Typ. input pulse frequency vs. VDD.

STATIC ELECTRICAL CHARACTERISTICS (All inputs $V_{SS} \le V_I \le V_{DD}$) (Recommended DC Supply Voltage ($V_{DD} - V_{SS}$) 3 to 15 V)

CHARACTERISTIC	SYMBOL		EST	ıs				CD40	LIN 24AD,	IITS CD40	24AK			UNITS	NOTES
		00	Vo	V _{DD} Volts	Min.	-55° Typ.	Max.	Min.	25°C Typ.	Max.	Min.	125° Typ.			
Quiescent Device Current	IL.			5 10	_	-	5 10.	=-	0.5	5 10.	-	=	300 200	μА	2
Quiescent Device Dissipation/Package	PD			5 10	-	-	25 100	-	2.5 10	25 100	=	=	1500 2000	μw	
Output Voltage:	VOL		0	3 5	-	-	0.55.	-	- 0	0.5.	_		- 0.05	v	1
Low-Level			0	10 15	=	_	0.01	=	0	0.01	=	-	0.05		
High-Level	h-Level VOH		3	5	2.25 . 4.99	=	=	2.3. 4.99	5	=	4.95	-	-	l v	,
			15	10 15	9.99	-	=	9.99 14.5•	10	-	9.95 14.45	=	=	Ľ	
Threshold Voltage: N-Channel	V _{TH} N		-20 μA		-0.7 •		-3 •		-1.5	-3 •	-0.3 •		-3 •	v	2
P-Channel	V _{TH} P	ID=	20 μΑ		0.7 •	1.7	3•	0.7 •	1,5	3•	0.3 •	1.3	3 •	V	
Noise Immunity (All Inputs)	V _{NL}		0.8 1.0		1.5 3.	_	=	1.5.	2.25 4.5	=	1.4.	=	=-	v	
	∨ _{NH}		4.2 9.0		1.4 2.9•	=	-	1.5.	2.25 4.5	-	1.5 . 3 .	=	=	٧	1
Output Drive Current: N-Channel	IDN		0.5 0.5	5 10	0.31	-	=	0.25.	0.5	=	0.175 0.35	_	=	mA	
P-Channel	I _D P		4.5 9.5	5 10	-0.19 -0.45	=-	=	-0.15. -0.35.		=	-0.105 -0.25	=	=	mA	2
Diode Test 100 μA Test Pin	-				1	-	1.5.	-	_	1.5.	_	_	1.5.	V	3
Input Current	l _l				-	-	-	-	10	-	-	-	-	pΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.




Fig. 10- Quiescent device current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, V_{SS} = 0V, C_L = 15pF, and input rise and fall times = 20ns, except $t_r\phi$ and $t_r\phi$. Typical Temperature Coefficient for all values of V_{DD} = 0.3%/°C. (See Appendix for Waveforms)

			***************************************		LIMITS		,	
CHARACTERISTICS	SYMBOL	TEST CON		CD4024AD, CD4024AK			UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.		
ϕ INPUT OPERATION								
Propagation Delay Time*	tPHL,		5	_	175	350		
Propagation Delay Time	^t PLH		10	_	80	150 [©]	ns	1
Transition Time	tTHL,		5	_	175	225		
Transition Time	^t TLH		10		80	150°	ns	1
Minimum Input-	tWL,		5	_	200	330	ns	
Pulse Width	twH		10	_	140	125	113	
Input Pulse	t _r ø		5	_	_	15	,,,	1
Rise & Fall Time	t _f Ø		10	_	-	10.●	μs	'
Maximum Input Pulse	fΦ		5	1.5	2.5		MHz	1
Frequency	tΨ		10	4 •	7		IVITIZ	<u> </u>
Input Capacitance	CI	Any Input		_	5	-	pF	
RESET OPERATION								
_			5		500	700		
Propagation Delay Time	tPHL(R)		10	_	250	350	ns	
Minimum Reset	•		5 .	_	375	500		
Pulse Width	tWH(R)	VH(R)	10	_	200	300	ns	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is a one-input, one-output only.

* Propagation delay time is from clock input to Q1 output.




Fig. 11-Noise Immunity test circuit.





Fig. 12- Reset noise immunity test circuit.



Monolithic Silicon

High-Reliability 'Slash' (/) Series CD4026A/... CD4033A/...




High-Reliability COS/MOS Decade Counters/Dividers

With Decoded 7-Segment Display Outputs and:

Display Enable – CD4026A Ripple Blanking – CD4033A

Special Features:

- Counter and 7-segment decoding in one package
- Ideal for low-power displays
- Easily interfaced with 7-segment display types
- Fully static counter operation: DC to 2.5 MHz (typ.)
- Display Enable Output (CD4026A)
- "Ripple Blanking" and Lamp Test (CD4033A)



CD4033A

RCA CD4026A and CD4033A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4026A and CD4033A each consists of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving each stage in a numerical display.

These devices are particularly advantageous in display applications where low power dissipation and/or low package counter are important.

Inputs common to both types are Clock, Reset, and Clock Enable; common outputs are carry out and seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026A include Display Enable input and Display Enable and Ungated "C-segment" outputs. Signals peculiar to the CD4033A are Ripple-Blanking and Lamp Test inputs and a Ripple-Blanking output.

A "high" Reset signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the Clock Enable signal is "low". Counter advancement via the clock line is inhibited when the Clock Enable signal is "high". Antilock gating is provided on the Johnson counter, thus assuring proper counting sequence. The Carry-Out (Cout) Signal completes one cycle every ten clock input cycles and is used to directly clock the succeeding decade in a multidecade counting chain.

The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven segment display device used for

Applications:

- Decade counting/7-segment decimal display
- Frequency division/7-segment decimal displays
- Clock/watches/timers (e.g. ÷ 60, ÷ 60,
 - ÷ 12 counter/display)
- Counter/display driver for meter applications

representing the decimal number 0 to 9. The 7-segment outputs go "high" on selection in the CD4033A; in the CD4026A these outputs go "high" only when the Display Enable IN is "high".

CD4026A

When the Display Enable IN is "low" the seven decoded outputs are forced "low" regardless of the state of the counter. Activation of the display only when required results in significant power savings. This system also facilitates implementation of display-character multiplexing.

The Carry Out and ungated "C-segment" signals are not gated by the Display Enable and therefore are available continuously. This feature is a requirement in implementation of cettain divider functions such as divide-by-60 and divide-by-12.

CD4033A

The CD4033A has provisions for automatic blanking of the non-significant zeros in a multi-digit decimal number which results in an easily readable display, consistent with normal writing practice. For example, the number 0050.07000 in an eight digit display would be displayed as 50.07. Zero

suppression on the integer side is obtained by connecting the RB1 terminal of the CD4033A associated with the most significant digit in the display to a "low-level" voltage and connecting the RB0 terminal of that stage to the RB1 of the CD4033A in the next-lower significant position in the display. This procedure is continued for each succeeding CD4033A on the integer side of the display.

On the fraction side of the display the RB1 of the CD4033A associated with the least significant bit is connected to a "low level" voltage and the RB0 of the CD4033A is connected to the RB1 terminal of the CD4033A in the next more-significant-bit position. Again, this procedure is continued for all CD4033A's on the fraction side of the display.

In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RB1 of that stage to a "high level" voltage (instead of the RB0 of the next more-significant-stage). For Example: optional zero + 0.7346.

Likewise, the zero in a number such as 763.0 can be displayed by connecting the RB1 of the CD4033A associated with it to a "high level" voltage.

Ripple blanking of non-significant zeroes provides an appreciable savings in display power.


The CD4033A has a "Lamp Test" input which, when connected to a "high level" voltage, overrides normal decoder operation and enables a check to be made on possible display malfunctions by putting the seven outputs in the "high" state.


These devices are electrically and mechanically identical with standard COS/MOS CD4026A and CD4033A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (// Series Types".

The CD4026A and CD4033A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).








Fig. 3 - CD4026A timing diagram.




Fig. 4 — CD4033A timing diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} \leq v_I \leq v_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V_{DD} to V_{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 5— Min. & typ. P-channel segment drain characteristics @ VDD = 3.5 & 5 V.




Fig. 6- Min. & typ. P-channel segment drain characteristics @ V_{DD} = 10 & 15 V.




Fig. 7—Typ. P-channel drain characteristics at a function of temp.




Fig. 8—Typ. propagation delay time vs. C_L for decoded outputs.

STATIC ELECTRICAL CHARACTERISTICS (All inputs $V_{SS} \le V_I \le V_{DD}$) (Recommended DC Supply Voltage ($V_{DD} - V_{SS}$) 3 to 15 V)

		T							LIMI	rs					
CHARACTERISTIC	SYMBO		EST DITION	IS				CD4026 CD403						UNITS	NOTES
			Vο	VDD		-55°C			25°C	:		125°	С	1	
			Volts	Volts	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		
Quiescent Device	IL			5 10		_	5 10.	=	0.5	5		-	300	μА	1
Current		ļ		10					<u> </u>			_	200.	!	
Quiescent Device Dissipation/Package	PD			5 10	-	_	25 100	-	2.5 10	25 100	-	=	1500 2000	μw	
				3	_	_	0.55.		_	0.5.	_	-	_		
Output Voltage:		l '		5	_	1	0.01	_	0	0.01	-	-	0.05	lv	1
Low-Level	VOL	1	ł	10	-	-	0.01	_	0	0.01	_	-	0.05	1 °	'
				15	-	_	-	-	-	0.5.		-	0.55.	1	
				3	2.25.	_		2.3.	-	_	-	-	_		
				5	4.99	_	_	4.99	5	_	4.95		_	1	1
High-Level	Vон			10	9.99	-	-	9.99	10	-	9.95	-	_	\ \	i '
				15	-	-	_	145.	-	-	14.45.	-	-	1	
Threshold Voltage:															
N-Channel	VTHN	In=-	10 μΑ		-0.7.	-1.7	-3.	-0.7.	-1.5	-3.	-0.3.	-1.3	-3.	v	2
P-Channel	VTHP	I _D = 1	0 μΑ		0.7.	1.7	3.	0.7.	1.5	3.	0.3.	1.3	3.	V	1 ′
Noise Immunity		ļ ,	0.8	5	1.5	_	-	1.5.	2.25	_	1.4	-	T -	V	
(All Inputs)	V _{NL}	1	1.0	10	3.	_	-	3.	4.5	_	2.9.	-	_	1 °	}
For Definition,	V	1	4.2	5	1.4	-	-	1.5.	2.25	-	1.5	-		V	1 1
See Appendix in SSD-207	V _{NH}		9.0	10	2.9.	-	1	3.	4.5	1	3.	-	_] `	'
Output Drive		Decoded	0.5	5	0.15	_	_	0.12.	0.24	_	0.09	-	Ι	<u> </u>	2
Current:		Outputs	0.5	10	0.32	_	_	0.25.	0.5	_	0.18	_	_] _{mA}	2
N-Channel	IDN	Carry	0.5	5	0.12	_	_	0.15	0.4		0.1	-	_	l mA	ļ
		Output	0.5	10	0.45		-	0.35	1	_	0.25	-	-	1	ł
		Decoded	4.5	5	-0.21	1	1	-0.14.	0.28	-	-0.1	-	_		2
P-Channel	1-0	Outputs	9.5	10	-0.45	_	_	-0.3.	-0.6	_	-0.22	-	=	m _A	2
r-Channel	IDP	Carry	4.5	5	-0.12	-	-	-0.15	-0.4	-	-0.1	-	_	1 '''A	
		Output	9.5	10	-0.45	ı	ı	-0.35	-1	ı	-0.25	-			
Diode Test 100 μA	-			-	-	-	1.5.	-	-	1.5.	_	-	1.5.	٧	3
Input Current	=				-	_	ŀ	-	10	-	-	-		pΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.




Fig. 9-Typ. propagation delay time vs. CL for carry outputs.




Fig. 10-Typ. transition time vs. C_L for decoded outputs.

DYNAMIC ELECTRICAL CHARACTERISTICS AT $T_A = 25^{\circ}$ C, $V_{SS} = 0$ V, $C_L = 15$ pF, and input rise and fall times - 20 ns, except t_r CL and t_r CL. Typical Temperatuer Coefficient for all values of $V_{DD} = 0.3$ %°C. (See Appendix for Waveforms)

					LIMITS			
CHARACTERISTICS	SYMBOL	TEST CONE	ITIONS		6AD, CD4 3AD, CE4		UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.		
CLOCKED OPERATION								
Propagation Delay Time:			5	_	350	1000		
Carry Out Line	tPHL		10	_	125	250•	ns	١
Decode Out Lines	tPLH		5	_	600	1700	ns	1
Decode Out Lines	PLH		10	-	250	500	115	
Transition Time:	1		5	_	100	300		
Carry Out Line	tTHL.		10		50	150	ns	1
Decode Out Lines	tTLH		5		300	900	ns	Ī
Dodda Gut Emics	, ILH	l	10	-	125	350		
Minimum Clock	tWL		5	_	200	300		1
Pulse Width	twH	i	10	-	100	170	ns	
Clock Rise & Fall Time	trCL		5	_	_	15		1
CIOCK HISE & Fall Time	tfCL		10	_	-	15.	μs	<u>'</u>
Clock Enable Set-Up			5	_	175	500		
Time			10	-	75	200	ns	i
Maximum Clock	fCL	Measured with	5	1.5	2.5	_	MHz	1 1
Frequency	,cr	Respect to Carry Out Line	10	3.	5	-	IVITZ	'
Input Capacitance	CI	Any Input		_	5	-	pF	
RESET OPERATION	•							
Propagation Delay Time:			5	_	350	1000		
To Carry Out Line	1	1	10	 	125	125	ns	1
To Decode Out Lines	tPHL(R)		5		550	1400		
To Decode Out Lines			10		240	500	ns]
Reset Pulse Width	•		5	_	200	330		1
neset caise Mari	tWH(R)		10	-	100	165	ns	
Reset Removal Time			5	-	300	750		
	Ì	1	10		100	225	ns	I

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input, one output only.




Fig. 11-Typ. transition time vs. CL for carry output




Fig. 12-Max. input clock frequency vs. VDD.




Fig. 13-Typ. dissipation characteristics.




Fig. 14-Quiescent device current test circuit.





Fig. 15-Noise immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4027A/...



High-Reliability COS/MOS Dual J-K Master-Slave Flip Flop

With Set/Reset Capability
For Logic Systems Applications in Aerospace,
Military, and Critical Industrial Equipment


Special Features:

- Static flip-flop operation.....retains state indefinitely with clock level either "high" or low"
- Medium speed operation......8 MHz (typ.) clock toggle rate at VDD-VSS = 10 V
- Low "high" and "low" output impedance.....700Ω and 300Ω, respectively, at VDD—VSS = 10 V

Applications:

Registers, counters, control circuits

RCA CD4027A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4027A is a single monolithic chip integrated circuit containing two identical complementary-symmetry "J-K" master-slave flip-flops. Each flip-flop has provisions for individual "J" "K", "Set", "Reset", and "Clock" input signals. Buffered "Q" and "Q" signals are provided as outputs. This input-output arrangement provides for compatible operation with the RCA CD4013A dual "D" type flip-flop.



The CD4027A is useful in performing control, register, and toggle functions. Logic levels present at the "J" and "K" inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the positive-going transition of the "clock" pulse. Set and reset functions are independent of the clock and are initiated when a "high"-level signal is present at either the "Set" or "Reset" input.

These devices are electrically and mechanically identical to standard COS/MOS CD4027A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA High-Reliability "Slash" (/) series, RCA will offer these circuits screened to MIL-M-38510 as described in RIC-104, "MIL-M-38510 COS/MOS CD4000A Series types."

RCA Designation	MIL-M-38510 Designation
CD4027A	MIL-M-38510/05102

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4027A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	–55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	
All Inputs	$V_{SS} \leq V_I \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V_{DD} to V_{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 2—Schematic diagram for one of two identical J-K flip flops.

CHARACTERISTIC	SYMBOL		EST DITION	EST DITIONS		CI	UNITS	NOTES							
}		lí	Vο	VDD		5°C		25°C		125					
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.				
Quiescent Device				5	-	1	-	0.005	1	_	60	μА	1		
Current	ا <u>ل</u>			10	-	2•	-	0.005	2∙		40∙	, m			
Quiescent Device	D-			5		5		0.025	5		300	μW	_		
Dissipation/Package	PD			10	-	20	-	0.05	20	-	400	μνν	_		
				3	_	0.55	_	-	0.5•	_	_				
Output Voltage	V			5	_	0.01	_	0	0.01	-	0.05	V	1		
Low-Level VOL	VOL		i	10	_	0.01	_	0	0.01	-	0.05		'		
				15	1		-	-	0.5	_	0.55				
	∨он					3	2.25	-	2.3●	_		_	_		
125.6.1				5	4.99	_	4.99	5	_	4.95	_	v	1		
High-Level			i	10	9.99	-	9.99	10	-	9.95	_] "			
			İ	15	-	-	14.5	-		1445•	-	7			
Threshold Voltage:															
N-Channel	VTHN	ID = -	10 μΑ		-0.7∙	-3•	-0.7●	-1.5	-3•	-0.3∙	-3∙	V	. 2		
P-Channel	V _{TH} P	ID = .	10 μΑ		0.7●	3∙	0.7	1.5	3∙	0.3	3.	V			
Noise Immunity	V		0.8	5	1.5	-	1.5•	2.25		1.4		v			
(All Inputs)	VNL		1.0	10	3●	-	3∙	4.5	-	2.9		١ .	1		
For Definition,			4.2	5	1.4	-	1.5.	2.25	-	1.5		V	'		
See Appendix	VNH		9.0	10	2.9•	-	3∙	-	-	3.	_				
Output Drive Current:			0.5	5	0.63		0.5•	1	_	0.33	_				
N-Channel	IDN		0.5	10	1.25	-	1.0 ●	2.5	-	0.7	_	mA	2		
P-Channel			4.5	5	-0.31	_	-0.25	-0.5	_	-0.175	_	<u> </u>	-		
	1 _D P		9.5	10	-0.8	-	0.65€	-1.3	-	-0.45	-	mA			
Diode Test 100 μA Test Pin	-				-	1.5●	-	-	1.5∙	-	1.5•	٧	3		
Input Current	Ιį				Ī-	-	_	10	-	-	-	pА	_		

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. Note 2: Test is either a one input or one output only.




Fig. 3-Min. N-channel drain characteristics.





Fig. 4-Min. P-channel drain characteristics.

Dynamic Electrical Characteristics at T_A = 25°C, V_{SS} = OV, C_L = 15pF, and input rise and fall times = 20 ns, except t_rCL and t_fCL . Typical Temperature Coefficient for all values of V_{DD} = 0.3%/°C. (See Appendix for Waveforms)

			-		LIMITS			
CHARACTERISTICS	SYMBOL	TEST CONDITIONS		CD402	7AD, CD4	027AK	UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.		
Propagation Delay Time	tPHL,		5	_	150	300		1
Tropagation Delay Time	tPLH .		10	_	75	110.	ns	'
Transition Time	tTHL,		5	_	75	125		
Transition Time	tTLH		10	_	50	70	ns	
Minimum Clock Pulse	twL,		5	_	165	330		T -
Width	tWH		10		65	110	ns	
Clock	*trCL, tfCL		5		_	15		1
Rise & Fall Time			10		-	5.	μs	'·
Set-Up Time			5	_	70	150		
Set-op Time			10	_	25	50	ns	
Maximum Clock Frequency	fCL		5	1.5	3	_	MA11-	
(toggle mode)	TCL		10	4.5.	8	-	MHz	1
Input Capacitance	CI		_	_	5.	_	pF	_
SET & RESET OPERATION								
Propagation Delay Time	tPHL(R), tPLH(S)		5		175	225	ns	
Tropogation Delay Title			10	-	75	110	113	
Minimum Set and Reset	tWH(S),		5	_	125	200		-
Pulse Widths	tWL(R)		10	_	50	80	ns	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. NOTE 1: Test is a one input one output only.

If more than one unit is cascaded in a parallel clocked operation, t_rCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.






Fig. 5- Typ. propagation delay time vs. CL.

Fig. 6- Typ. transition time vs. CL.




Fig. 7-Max. clock frequency vs. supply voltage.




Fig. 9- Dissipation test circuit.




Fig. 11- Noise-immunity test circuit.





Fig. 8- Typ, dissipation characteristics.




9208-19096

Fig. 10-Quiescent device current test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4028A/...



High-Reliability COS/MOS BCD-to-Decimal Decoder

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- BCD to decimal decoding or binary to octal decoding
- High decoded output drive capability. 8 mA (typ.) sink or source
- "Positive Logic" inputs and outputs.....decoded outputs go "high" on selection
- Medium speed operation. tTHL, tTLH = 30 ns (typ.) @ VDD = 10 V

Applications:

Indicator-tube decoder


Code conversion Address decoding-memory selection control

RCA CD4028A "Slash" (/) Series are high-reliability COS/ industrial equipment. The CD4028A types are BCD-to-D, results in a "high" level at the selected one of 10 decimal

MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical decimal or binary-to-octal decoders consisting of pulse shaping circuits on all 4 inputs, decoding-logic gates, and 10 output buffers. A BCD code applied to the four inputs. A to TABLE I - TRUTH TABLE

decoded outputs. Similarly, a 3-bit binary code applied to inputs A through C is decoded in octal code at output 0 to 7. A "high"-level signal at the D input inhibits octal decoding and causes inputs 0 through 7 to go "low". If unused, the D input must be connected to Vss. High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications. All inputs and outputs are protected against electrostatic effects.

These devices are electrically and mechanically identical with standard COS/MOS CD4028A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical,



+265 °C

mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (// Series Types".

The CD4028A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C -55 to +125 °C
DC Supply-Voltage Range:	0 E 4= 11E V
(V _{DD} - V _{SS})	
All Inputs	$V_{SS} < V_I < V_{DD}$
Recommended	.22 = .1 = .00
DC Supply-Voltage (VDD - VSS)	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	

									LIMI	re				l	
CHARACTERISTIC	SYMBOL	TEST CONDITIONS			CD4028AD, CD4028AK									UNITS	NOTES
			vo	v_{DD}		–55°			25°C		125°C				
			Volts	Volts	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		
Quiescent Device Current	IL.			5 10	_		5 10.		0.5 1	5 10.	-	_	300 200	μΑ	1
Quiescent Device Dissipation/Package	PD			5 10	-	_	25 100		2.5 10	25 100		-	1500 2000	μW	
Output Voltage: Low-Level	v _{OL}			3 5 10	- 1 1	<u>-</u> -	0.55. 0.01 0.01	_ `	_ 0 0	0.5. 0.01 0.01	-		- 0.05 0.05	v	1
				15 3 5	2.25. 4.99	_	-	2.3 .	- - 5	0.5 . -	- 4.95	- - -	0.55 . 	V	
High-Level	V _{OH}			10 15	9.99		-	9.99 14.5.	10	=	9.95 14.45	=	_] "	1
Threshold Voltage: N-Channel	V _{TH} N	1D =	-20 μA		-0.7,	-1.7	-3•	-0.7•	-1.5	-3 •	-0.3	-1.3	-3.	V	2
P-Channel	VTHP	ID =	20 μΑ		0.7 .	1.7	3.	0.7 ,	1.5	3.	0.3	-1.3	3.	V	2
Noise Immunity (All Inputs)	V _{NL}		0.8	5 10	1.5		-	1.5.	2.25 4.5	-	1.4	-	-	v	
	V _{NH}		9.0	5 10	1.4 2.9.		=	1.5 . 3 .	2.25 4.5	-	1.5 3.	=	=	· ·	1
Output Drive Current N-Channel	IDN		0.5 0.5	5	0.75	_	-	0.6.	1.2	_	0.45	=	=	mA	
P-Channel	1 _D P		4.5 9.5	5 10	-0.7 -1.4	-	-	-0.37. -0.9.	-0.9 -1.9	-	-0.32 -0.65	-	-	mA	2
Diode Test 100 μA Test Pin	_			_	-	_	1.5.	_	-	1.5.	-	-	1.5.	v	3
Input Current	11			_	-	-	-	_	10	_	_	-	_	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 2: Test is either a one input or a one output only.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $V_{SS} = OV$, $C_I = 15pF$, and all input rise and fall times = 20 ns Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%$ °C (See Appendix for Waveforms)

				LIMITS	UNITS	NOTES		
CHARACTERISTICS	SYMBOL	TEST CON	CD40	28AD, CE				
			V _{DD} (Volts)	Min.	Тур.	Max.		
Propagation Delay Time	tPHL, tPLH		5 10		250 100	480 180.	ns	1
Transition Time	t _{THL} , t _{TLH}		5 10	-	60 30	150 75.	ns	1
Input Capacitance	C ₁	Any Input		-	5	Ī -	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is a one-input, one output only.




Fig. 2-Typ. N-channel drain characteristics.




Fig. 3-Typ. P-channel drain characteristics.




Fig.4-Typ. propagation delay time vs. CL.




Fig. 5-Typ. transition time vs. CL.




Fig. 6-Max. propagation delay time vs. V_{DD}.




Fig. 7-Dissipation vs. input frequency.




Fig. 8-Quiescent device current test circuit.





Fig.9 - Noise-immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4029A/...



High-Reliability COS/MOS Presettable Up/Down Counter

Binary or BCD-Decade

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation.... 5 MHz (typ.) @ C_L = 15 pF and V_{DD}-V_{SS} = 10 V
- Multi-package parallel clocking for synchronous high speed output response of ripple clocking for slow clock input rise and fall times
- "Preset Enable" and individual "Jam" inputs provided
- Binary or decade up/down counting
- BCD outputs in decade mode

Applications:

- Programmable binary and decade counting/frequency synthesizers-BCD output
 - Analog to digital and digital to analog conversion
- Up/Down decade counting
- Un/Down binary counting
 - Magnitude and sign generation Difference counting

RCA CD4029A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4029A types consist of a four-stage binary or BCD decade up/down counter with provisions for "look-ahead" carry in both counting modes. The inputs consist of a single Clock, Carry-in (Clock Enable), Binary/Decade, Up/Down, Preset Enable, and four individual Jam signals. Four separate buffered Q signals and a Carry-Out signal are provided as outputs.

A "high" Preset Enable signal allows information on the Jam inputs to preset the counter to any state asynchronously with the clock. A "low" on each Jam line, when the Preset-Enable signal is "high", resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the Carry-In and Preset-Enable signals are "low". Advancement is inhibited when the Carry-In or Preset-Enable signals are "high". The Carry-Out signal is normally "high" and goes "low" when the counter reaches its maximum count in the "Up" mode or the minimum count in the "Down" mode provided the Carry-In signal is "low". The Carry-In signal in the "low" state can thus be considered a Clock Enable. The Carry-In terminal must be connected to VSS when not in use.

Binary counting is accomplished when the Binary/Decade input is "high"; the counter counts in the Decade mode when the Binary/Decade input is "low". The counter counts "Up" when the Up/Down input is "high", and "Down" when the Up/Down input is "high", and "Down" when the Up/Down input is "low". Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Fig. 10. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

These devices are electrically and mechanically identical with standard COS/MOS CD4029A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical,


The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to high-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4029A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	
DC Supply-Voltage Range:	•
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_I \leq V_{DD}$
Recommended	
DC Supply-Voltage (VDD - VSS)	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
$(1.59 \pm 0.79 \text{ mm}) \text{ from case}$	
for 10 s max	+265 °C






Fig. 2-Timing diagram-binary mode.




Fig. 3-Timing diagram-decade mode.




Fig. 4-Typ. propagation delay time vs. C_L for Q outputs.




Fig. 5-Typ. propagation delay time vs. CL for carry output,




Fig. 6-Typ. transition time vs. CL for Q outputs.




Fig. 7-Typ. transition time vs. C_L for carry output.

CHARACTERISTIC	SYMBOL	TEST			LIMITS CD4029AD, CD4029AK							UNITS	NOTES
CHARACTERISTIC	STIMBUL	CON	NOITIC		-55		JU402:	25°C	J4028		5°C	UNITS	NOTES
			V _O Volts	V _{DD} Volts		Max.	Min.		Max.	Min.	Max.		
Quiescent Device Current	IL			5 10	-	5 10.	-	0.5 1	5 10.	-	300 200	μΑ	1
Quiescent Device Dissipation/Package	PD			5 10	1 1	25 100		2.5 10	25 100	-	1500 2000	μW	
Output Voltage: Low-Level	VOL			3 5 10 15		0.55 . 0.01 0.01 —		0 0	0.5. 0.01 0.01 0.5.	1111	- 0.05 0.05 0.55	V	1
High-Level	V _{ОН}			3 5 10. 15	2.25 . 4.99 9.99		2.3. 4.99 9.99 14.5.	5 10		- 4.95 9.95 14.45,	- - -	v	1
Threshold Voltage: N-Channel	V _{TH} N		20 μΑ		-0.7.	-3.	-0.7.	-1.5	-3.	-0.3.	-3.	v	2
P-Channel	VTHP	I _D = 2	20 μΑ		0.7.	3.	0.7.	1.5	3.	0.3.	3.	V	
Noise Immunity (All Inputs)	V _{NL}		0.8 1.0	5 10	1.5	-	1.5.	2.25 4.5	-	1.4 2.9.	-	V	
For Definition, See Appendix	V _{NH}		4.2 9.0	5 10	1.4 ·2.9•	- -	1.5 . 3 .	2.25 4.5	-	1.5 3.		V	1
Output Drive Current	IDN	Q Out- puts	0.5 0.5	5 10	0.5 0.74	-	0.4.	0.15 0.3	-	0.28 0.42	-	mA	
N-Channel		Carry Out- puts	0.5 0.5	5 10	U.1 0.4	-	0.08. 0.32.	0.5 1	-	0.06 0.22	-		1
P-Channel	I_B	Q Out- put Carry	4.5 9.5 4.5	5 10 5	-0.18 -0.3 -0.09	- -	-0.12. -0.2.	-0.15	-	-0.08 -0.14 -0.04	-	^	
	IDP	Out- put	9.5	10	-0.15	-	-0.1.	-0.8	-	-0.01	-	mA	
Diode Test 100 μA Test Pin	_				-	1.5.			1.5.	-	1.5,	V	3
Input Current	11				-	-	-	10	-	~	-	pА	1

Limits with black dot (e) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table: Note 3: Test on all inputs and outputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, VSS = OV, CL = 15 pF, and input rise and fall times = 20 ns, except trCL and trCL Typical Temperature Coefficient for all values of VDD = 0.3%/°C

				L	IMITS		UNITS	1	
CHARACTERISTICS	SYMBOL	TEST CON		CD402	9AD, CD4	1029AK		NOTES	
			V _{DD} (Volts)	Min.	Тур.	Max.			
CLOCKED OPERATION			•						
Propagation Delay Time:			5		325	650	ns	1	
Q Outputs	tPHL.		10		115	230•			
Carry Output	tPLH		5		425	850	ns	١,	
——————————————————————————————————————			10		150	300●		<u></u>	
Transition Time:			5		100	200	ns	l _	
Q Outputs	_		10		50	100	,	-	
Carry Output	tTHL,		5		200	400	ns	l _	
	tTLH		10		100	200			
Minimum Clock	t _{WL} ,		5		200	340	ns	1	
Pulse Width	twH		10	-	100	170	""	1 -	
	t _r CL, ▲		5	-	T-	15	μs		
Clock Rise & Fall Time	tfCL		10	-	-	150			
Set-Up Times *	tSHL,		5	_	325	650	ns		
oct op Times	^t SLH		10	-	115	230			
Maximum Clock	fCL		5	1.5	2.5	-	MHz	MHz	l _
Frequency	,CL		10	3₽	5	-			
Input Capacitance	C _I	Any Input		ļ. —	5	-	pF	-	
PRESET ENABLE									
Propagation Delay Time:			5	_	325	650			
Q Outputs	tPHL,		10	-	115	230	ns	-	
0 0	TPLH		5	_	425	850			
Carry Output			10		150	300	ns		
Reset Enable	twH		5	<u> </u>	115	330	ns		
Pulse Width	WH		10		80	160	113		
Preset Enable			5		325	650			
Removal Time	t _{rem}		10	-	115	230	ns	-	
CARRY INPUT			•	•					
Propagation Delay Time:	tPHL,		5	_	175	350			
Carry Output	tPLH	·	10		50	100	ns	-	

Limits with black dot (e) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*} From Up/Down, Binary/Decade or Carry Input Control Inputs to Clock Input.

• If more than one unit is cascaded in the parallel clocked application, t_rCL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimate capacitive load. NOTE 1: Test is a one-input, one-output only.




Fig. 8-Max. clock frequency vs. V_{DD}.




Fig. 9-Typ. dissipation characteristics.




Fig. 10- Quiescent device current test circuit.





Fig. 11- Noise-immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4030A/...



High-Reliability COS/MOS Quad Exclusive-OR Gate

(Positive Logic)

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Medium speed operation tpHL = tpLH = 40 ns (typ.) @ CL = 15 pF and VDD-VSS = 10 V
- Low output impedance 500Ω (typ.) @ V_{DD}-V_{SS} = 10 V Applications:
- Even and odd-parity generators and checkers
 - Logical comparators
 - Adders/subtractors
- General logic functions

RCA CD4030A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4030A types each contain four independent Exclusive-OR gates integrated on a single monolithic silicon chip. Each Exclusive-OR gate consists of four N-channel and four P-channel enhancement-type transistors. All inputs and outputs are protected against electrostatic effects.

These devices are electrically and mechanically identical with standard COS/MOS CD4030A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels — IN, IR, II

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4030A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14 lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).




Fig. 1-Schematic diagram for 1 of 4 identical exclusive-OR gates.

TRUTH TABLE FOR ONE OF FOUR IDENTICAL GATES

Α	В	٦	
0	0	0	
1	0	1	
0	1	1	
1	1	0	

WHERE "1" = HIGH LEVEL
"0" = LOW LEVEL

					I										1
									LIMIT	S				ļ	
CHARACTERISTIC	SYMBOL		TEST IDITION	ıs			(CD4030	DAD, C	D4030	AK			UNITS	NOTES
			٧o	VDD		-55°	С		25°C			125°	С	1	l
			Volts	Volts	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		
Quiescent Device				5	-	_	0.5	_	0.005	0.5	_	_	30		1
Current	լ			10	-	-	0.5 •	_	0.01	0.5 •	-	-	10.	μΑ	<u> </u>
Quiescent Device	D_			5	-	_	2.5	-	0.025	1.5	-	-	150	μW	
Dissipation/Package	PD			10	-	-	10	-	0.1	10	-	-	100	μνν	
				3	-	_	0.55•	-	-	0.5•	-	-			
Output Voltage:	VOL			5	-		0.01	_	0	0.01	_	-	0.05	l _v	1
Low-Level	VOL			10			0.01		0	0.01		-	0.05	l *	1 '
				15	-		<u> </u>	-		0.5∙	-	-	0.55		
				3	2.25•	-	-	2.3•							[
				5	4.99	_	T-	4.99	5	-	4.95	I-	_	l. <i>.</i>	1.
High-Level	Voн	1		10	9.99	_	-	9.99	10	-	9.95	-	-	V	1
			İ	15	-	-	-	14.5•	-	=	14.45	-	-	1	į
Threshold Voltage:															
N-Channel	VTHN	ID=	-10µA		-0.7●	-1.7	-3●	-0.7●	-1.5	-3 •		-1.3	-3∙	٧	2
P-Channel	V _{TH} P	ID =	10μΑ		0.7	1.7	3∙	-0.7●	1.5	3∙	0.3•	1.3	3∙	V _]
Noise Immunity	VNL		0.95	5	1.5	-	_	1.5●	2.25		1.4.	-		v	
(All inputs)	NL		2.9	10	3●	-	-	3.	4.5		2.9			L .	j
For Definition,	v_{NH}]	3.6	5	1.4	_	_	1.5●	2.25	_	1.5●	-		v	1
See Appendix in SSD-207	*NH		7.2	10	2.9∙	-	-	3.	4.5	-	3	[-	-		
Output Drive Current:			0.5	5	0.75	_	_	0.6•	1.2	_	0.45	_	_		
N-Channel	IDN	l	0.5	10	1.5	_	_		2.4	-	0.9		_	mA	١ ـ
P-Channel		-	4.5	5	-0.45		_	-0.25	-0.6	_	-0.21	_	_	T .	2
	IDP		9.5	10	-0.95	-	-	-0.6•	-1.3	-	-0.45	-	-	mA	
Diode Test 100μΑ Test Pin	-				-	-	1.5.	-	-	1.5•	-	_	1.5●	v	3
Input Current	կ	٧ı	= 0 or \	/DD	-	-	-	-	10	-	-	-	-	pА	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.


Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix

MAXIMUM RATINGS, Absolute-Maximum Values:

WIAXIWOW RATINGS, Absolute-Waximum V	varues:
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
$(1.59 \pm 0.79 \text{ mm}) \text{ from case}$	
for 10 s max	+265 °C



DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $V_{SS} = 0V$, $C_L = 15pF$, and all input rise and fall times = 20ns Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%$ °C. (See Appendix for Waveforms)

		TEST CON	TEST CONDITIONS					
CHARACTERISTICS	SYMBOL			CD403	0AD, CD4	030AK	UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.	1	
Propagation Delay Time	tPHL,		5	_	100	200		
	tPLH	i	10	-	40	100.	ns	1
Transition Time:			5	-	70	150		
High-to-Low Level	^t THL)	10	_	25	75.	ns	١.
			5	-	80	150		1 '
Low-to-High Level	^t TLH	}	10	-	30	75.	ns	1
Input Capacitance	CI	Any Input		-	5	_	pF	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is a one input one output only.




Fig. 3- Typ. P-channel drain chacteristics.




Fig. 4-Typ. propagation delay time vs. CL.




Fig. 5- Typ. transition time vs. CL.





Fig. 6-Max. propagation delay time vs. V_{DD}.



2 13 0 0 1 0 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 0 10 V 1 10 V 1 0 10 V

Fig. 7- Dissipation vs. input frequency.

Fig. 8-Quiescent device current test circuit.





Fig. 9- Noise-immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4031A/...



High-Reliability COS/MOS 64-stage Static Shift Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Applications:

For use in digital equipment where low-power dissipation, low package count, and/or high noise immunity are primary design requirements.

- Serial shift registers
- Time delay circuits

RCA CD4031A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4031A is a 64-stage static shift register in which each stage is a D-type, master-slave flip-flop.


The logic level present at the data input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 2 Megahertz can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the "low" or "high" state, the CD4031A has a mode control input that, when in the "high" state, allows operation in the recirculating mode. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements.

Data (Q) and Data (Q) outputs are provided from the 64th register stage. The Data (Q) output is capable of driving one TTL or DTL load. These devices are electrically and mechanically identical with standard COS/MOS CD4031A types described in data bulletin 569 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA High-Reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.

Features:

- Fully static operation: DC to 4 MHz @ VDD-VSS = 10V
- Operation from a single 3 to 15 V positive or negative power supply
- High noise immunity
- Microwatt quiescent power dissipation: 10 μW (typ.)
- Full military operating temperature range: -55°C to +125°C
- Single-phase clocking requirements
- Protection against electrostatic effects on all inputs
- Data compatible with TTL-DTL
- Recirculation capability
- Two cascading modes:

Direct clocking for high-speed operation
Delayed clocking for reduced clock drive requirements



92CS-19745R1

Fig. 1-Functional diagram.

RCA Designation CD4031A

MIL-M-38510 Designation MIL-M-38510/05705

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4031A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix)

MAXIMUM RATINGS, Absolute-Maximum Values:

The state of the s	
Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	00- 1- 00
DC Supply-Voltage (VDD - VSS)	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	00
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 2-CD4031A logic diagram and truth tables.




Fig. 3-Quiescent device current.

Fig. 4-Noise immunity.

(Recommended DC Supply Voltage (VDD - VSS) 3 to 15 V)

		-	EST						LIMIT						
CHARACTERISTIC	SYMBOL		OITION					CD40	31AD,		31AK			UNITS	NOTES
			Vo	VDD		-55°			25°C			125°			
			Volts	Volts	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		
Quiescent Device Current	1_			5 10	-	-	10 25•	-	0.5 1	10 25•	1 1	_	600 500	μΑ	1
Quiescent Device Dissipation/Package	PD			5 10	-	1 1	50 250		2.5 10	50 250	1 1	-	3000 5000	μW	_
Output Voltage:				3 5	-		0.55 _e	=	_ 0	0.5.		-	0.05		
Low-Level	VOL			10	=		0.01	_	0	0.01		=	0.05	V	1
			l	15	-	_	-	_	-	0.5	_	-	0.55		
				3	2.25			2.3		_		_			
High-Level	V _{ОН}			5	4.99	_		4.99	5	_	4.95	-		V	1
	On			10	9.99		_=_	9.99	10		9.95	-		-	1
		<u> </u>	J	15	_	1		14.5	- 1		14.45	-			
Threshold Voltage: N-Channel	V _{TH} N	I _D = .	20 μΑ		-0.7●	-1.7	-3•	-0.7∙	-1.5	-3•	-0.3●	-1.3	-3•	v	2
P-Channel	VTHP	ID = 3	20μΑ		0.7 •	1.7	3∙	0.7•	1.5	3 •	0.3 •	1.3	3∙	V	-
Noise Immunity	V _{NL}		0.8	5	1.5	-	_	1.5.	2.25	_	1.4	-	_	v	
(All Inputs)	VNL	[1.0	10	3.	_	_	3.	4.5	-	2.9.	_	_] ້	1
For Definition,	V _{NH}		4.2	5	1.4	_		1.5.	2.25		1.5			v	1
See Appendix in SSD-207	VNH		9.0	10	2.9•	-	-	3•	4.5	-	3.	-	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Output Drive Current:		α	0.4	4.5	1.6		_	1.3.	2.6	_	0.91	_			
N-Channel	IDN	<u> </u>	0.5	10	-	9.6			8			5.6		mA	
		ā	0.5	10	0.11		- -	0.09	0.18		0.06	-	-	1	2
		\vdash	0.5	5	0.48	=		0.4	0.4		0.14	=	- -	ł	
		CLD	0.5	10	1.5	-		1.2.	2.4	_	0.84	-	_	1	
			4.5	5	-0.4	_	_	-0.32	-0.64	_	-0.22	-			
		α	9.5	10	-0.85		_	-0.70∙	-1.4	-	-0.49	-	_	1	
		ō	4.5	5	-0.11	_	_	-0.09	-0.18	_	-0.06	_	_		2
P-Channel	IDP	Lu	9.5	10	-0.24	-		-0.20			-0.14	-	_	mA	2
	· D·	CLD	4.5	5	-0.48			-0.40	_		-0.28				
Diode Test 100 μA Test Pin	_		9.5	10	-1.0	-	1.5•	-0.80• -	-1.6	1.5.	-0.56 -	-	1.5.	V	3
Input Current	11				-	-	_	-	10	_	_	-	-	pA	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete-functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, V_{SS} = OV, C_L = 15pF (unless otherwise specified), and input rise and fall times = 20 ns, except t_rCL and t_fCL.

Typical Temperature Coefficient for all values of VDD = 0.3%/°C. (See Appendix for Waveforms)

				ı	IMITS			
CHARACTERISTICS	SYMBÓL	TEST CON	DITIONS	CD403	1AD, CD4	UNITS	NOTES	
			V _{DD} (Volts)	Min.	Тур.	Max.		
Propagation Delay Clock			5	_	400	800		
to Data Output Q & Ō*	₹PHL		10	_	200	400	ns	١.
Clock to CLD	tPLH .	C _L = 60pF	5		400	800]	1
5.55K to 52D	PLH	OL 0001	10	_	200	400	İ	l
Transition Time:			5	_	75	150		
Q Output	*		10	-	30	60	1	
Q Output	tTHL,		5		300	600]	1
	^t TLH		10	_	150	300	ns	
CLD Output		C: = 60aE	5		200	400		
CLD Output		C _L = 60pF	10	_	100	200]	
Clock Rise & Fall Time**	t _r CL,		5		_	2		
	tfCL		10		-	1	μs	1
Set-Up Time	tSHL,		5	_	200	400		
	^t SLH		10	_	50	100	ns	_
Data Overhang Time	•		5	_	0			
	tDO		10		20	50	ns	_
Maximum Clock***			5	0.8	2	_		
Frequency	^f CL		10	2.	4		MHz	1
Input Capacitance Clock	C.			_	60	_		
All Others	Cl			_	5	_	pF	

^{*}Capacitive loading on \overline{Q} output affects propagation delay of Q output. These limits apply for \overline{Q} load $C_L \le 15 pF$.

a) Using Delayed Clock Feature — f_{max} = \frac{1}{(n-1) CL_D prop. delay + Q prop. delay + set-up time} \text{ where n = number of packages} \text{b) Not Using Delayed Clock — f_{max} = \frac{1}{propagation delay + set-up time}

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.




Fig. 5—Typical & minimum N-channel drain characteristics for Q output.




Fig. 6-Typical P-channel drain characteristics for Q output.

^{••}If more than one unit is cascaded in the parallel clocked application, t_rCL should be made less than or equal to the sum of the propagation delay at 15pF and the transition time of the output driving stage.

^{***}Maximum Clock Frequency for Cascaded Units;




Fig. 7-Typical propagation delay time vs. C_L for data outputs.




Fig. 8-Typical propagation delay vs. CL for delayed clock output,




Fig. 9—Typical transition time vs. C_L for data outputs.




Fig. 10-Typical transition time vs. C_L for delayed clock output.




Fig. 11-Maximum clock frequency vs. VDD.





Fig. 12-Typical power dissipation vs. frequency.



Monolithic Silicon

High-Reliability Slash(/) Series CD4032A/... CD4038A/...



High-Reliability COS/MOS Triple Serial Adder

Positive Logic Adder — CD4032A Negative Logic Adder — CD4038A For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Invert inputs on all adders for sum complementing applications
 - Fully static operation.dc to 5 MHz (typ.)
 - Buffered outputs
- Single-phase clocking
- Microwatt quiescent power dissipation. 5 μW (typ.)

RCA CD4032A and CD4038A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4032A and CD4038A types consist of three serial-adder circuits with common clock and carry-reset inputs. Each adder has provisions for two serial-data input signals and an invert command signal which (when a logical "1") complements the sum. Data words enter the adder with the least significant bit first; the sign bit trails. The output is the MOD 2 sum of the input bits plus the carry from the previous bit position. The carry is only added at the positive-going clock transition for the CD4032A or at the negative-going clock for the CD4038A. For spike-free operation the input data transitions should occur as soon as possible after the triquering edge.

The carry is reset to a logical "0" at the end of each word by applying a logical "1" signal to a carry-reset input one bit-

Applications:

- Serial arithmetic units
- Digital correlators
- Digital datalink computers
- Flight control computers
- Digital servo control systems

position before the application of the first bit of the next word. Figs.2 and 4 show definitive waveforms for all input and output signals.

These devices are electrically and mechanically identical with standard COS/MOS CD4032A and CD4038A types described in data bulletin 503 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.




Fig. 1 - CD4032A logic diagram of one of three serial adders.




Fig.2 - CD4032A timing diagram.

9-74

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4032A and CD4038A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).




Fig.3 - CD4038A logic diagram of one of three serial adders.




Fig.5 – Typ. propagation delay time vs. C_L for A, B, or invert inputs to sum outputs.

MAXIMUM RATINGS. Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	
All Inputs	$V_{SS} \leq V_{I} \leq V_{DI}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V_{DD} to V_{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig.4 - CD4038A timing diagram.




Fig.6-Typ. transition time vs. C_L for sum outputs.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$)
Recommended DC Supply Voltage 3 to 15 V

						L	IMITS					N
CHARACTERISTIC	SYMBOL	TEST CONDITION	ONS			D4032AI				UNITS	O T E	
		v _o	V _{DD}	-55	°C		25°C		125		s	
		Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device Current	1 _L		5 10	-	5 10*	_	0.5	. 5 10 [©]		300 200°	μА	1
Quiescent Device			5		25	_	2.5	25	<u> </u>	1500		
Dissipation/Package	PD		10		100	_	10	100	_	2000	μW	
			3	_	0.55°	_	_	0.5	_	_		
Output Voltage:	-VoL		5	_	0.01	_	0	0.01	_	0.05	,	1
Low Level	VOL		10	_	0.01		0	0.01		0.05]	'
	l		15	_		-	-	0.5●	-	0.55		
			3	2.25●	_	2.3●	-	_	_	-		
High-Level	voн		5	4.99	-	4.99	5	ı	4.95	_	_v	1
riigii-Levei	VOH		10	9.99	_	9.99	10	-	9.95	-]	
			15	_	-	14.5°	-	, —	14.45	-		
Threshold Voltage: N-Channel	V _{TH} P	I _D = -2	0 дА	-0.7	-3•	-0.7	-1.5	-3 _●	-0.3	-3 •	٧	2
P-Channel	V _{TH} P	I _D = 20	μА	0.7	3.	0.7	1.5	3 ●	0.3	3 ●	V	
Noise Immunity		0.8	5	1.5	_	1.5●	2.25	_	1.4	_	v	
(All Inputs)	VNL	1.0	10	3●		3●	4.5		2.9	-		1
For Definition, See Appendix in		4.2	5	1.4	-	1.5●	2.25	-	1.5	-	v	•
SSD-207	VNH	9.0	. 10	2.9●		3●	4.5	-	3 ●	-	ľ	
Output Drive Current:	IDN	0.5	5	0.6	-	0.5●	0.9 .	-	0.3	-	mA	
N-Channel	ואוסו	0.5	10	0.75	-	0.7●	2.4		0.6	-	IIIA	2
P-Channel	IDP	4.5	5	-0.21		−0.23 •	-0.4	-	-0.075	-		
1 -Citamiei	יטי	9.5	10	-0.7	-	-0.55°	-1.2	-	-0.35	-	mA	
Diode Test 100 μA test pin	VDF				1.5*			1.5		1.5°	V	3
Input Current	1,			-	-	-	10	-	-	_	pA	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.




Fig.7 - Typ. dissipation characteristics.




Fig.8 - Quiescent device current test circuit CD4032A.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25°C, V $_{SS}$ = OV, C $_{L}$ = 15pF, and input rise and fall times = 20ns, except Typical Temperature Coefficient for all values of V $_{DD}$ = 0.3%°C. (See Appendix for Waveforms) $_{t_{p}}$ CL and $_{t_{p}}$ CL.

					LIMITS			
CHARACTERISTICS	SYMBOLS	TEST COND				4032AK 4038AK	UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.		
Propagation Delay Time:			5	-	400	1100	ns	
A, B, or Invert Inputs to Sum Outputs	t _{PHL} ,		10	-	125	250	115	1
Clock Input	t _{PLH}		5	-	800	2200	ns	1
to Sum Outputs			10	=	250	500 _•	,,,	'
Transition Time	^t THL,		5	_	125	375	ns	_
(Sum Outputs)	^t TLH		10	- ,	50	150 _o	115	1
Clock	** t _r CL,		5	-	_	15		_
Rise & Fall Time	t _f CL		10	-	-	15	μs	1
Input Set-Up Times *			5	t,CL	_		_	
mput set op Times			10	1,02				•
Maximum Clock	fciL		5	1.5	2.5	-	MHz	1
Frequency			10	3,	5	-	IVITIZ	·
Input Capacitance	c ₁	Any Input		_	5	_	pF	

* This characteristic refers to the minimum time required for the A, B, or Reset Inputs to change state following a positive clock transition (CD4032A) or negative transition (CD4038A).

** If more than one unit is cascaded t, CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one-input, one-output only.




Fig. 10 - Quiescent device current test circuit CD4038A.




Fig.9 - Noise-immunity test circuit CD4032A.





Fig.11 - Noise-immunity test circuit CD4038A.



High-Reliability Slash(/) Series CD4034A/...



High-Reliability COS/MOS MSI 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Bidirectional parallel data input
- Parallel or serial inputs/parallel outputs
- Asynchronous or synchronous parallel data loading
- Parallel data-input enable on "A" data lines



RCA CD4034A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4034A is a static eight-stage parallel- or serial-input parallel-output register. It can be used to: 1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form, Inputs that control the operations include a single phase clock (CL), "A"-data enable (AE), Asynchronous/synchronous (A/S), "A" bus to "B" bus/"B" bus to "A" bus (A/B), and parallel/serial (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight "A" data lines are inputs (outputs) and the "B" data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for serial data is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

PARALLEL OPERATION

A "high" P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is "low". If the A/S input is "high" this transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is "high" the A data lines are inputs (and B data lines are outputs); a "low" A/B signal reverses the direction of data flow.

- Data recirculation for register storage
- Multipackage register expansion
- Fully static operation DC-to-5 MHz (typ.) at V_{DD}-V_{SS} = 10 V Applications:
- Parallel Input/Parallel Output, Parallel Input/Serial Output, Serial Input/Parallel Output, Serial Input/Serial Output Register
- Shift right/shift left register
- Shift right/shift left with parallel loading
- Address register
- Buffer register
- Bus system register with enable parallel lines at bus side
- Double bus register system
- Up-Down Johnson or ring counter
- Pseudo-random code generators
- Sample and hold register (storage, counting, display)
- Frequency and phase comparator




Fig. 1-Functional diagram.

These devices are electrically and mechanically identical with standard COS/MOS CD4034A types described in data bulletin 575 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4034A "Slash" (/) Series types are supplied in 24-lead dual-in-line ceramic packages ("D" suffix), in 24-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150	οС
Operating-Temperature Range	-55 to +125	οС
DC Supply-Voltage Range:		
(V _{DD} – V _{SS}) :	-0.5 to +15	٧
Device Dissipation (Per Package)	200	mW
All Inputs	$V_{SS} \leq V_{I} \leq$	v_{DI}
Recommended		
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15	٧
Recommended		
Input-Voltage Swing	V _{DD} to V _{SS}	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		_
for 10 s max	+265	οС

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

CHARACTERISTIC	SYMBOL	coi	TEST	ons ,			L CD4034A	.IMITS D, CD40	34AK			UNITS	N O T E
			v _o	V _{DD}	55	°C	25°C 125°C		o _C		S		
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device	ı _L			5		5	-	0.3	5	_	300	μА	1
Current				10		10 ⁰	-	0.5	10°	-	200°		'
Quiescent Device	PD			5		25	-	2.5	25	_	1500	цw	_
Dissipation/Package	' Б			10	-	100		10	100	-	2000		_
Output Voltage				3	_	0.55	-	-	0.5	-	_		
Low-Level	VOL			5	-	0.01	-	0	0.01	_	0.05	V	1
				10	-	0.01	_	0	0.01	-	0.05	1	
				15	-	-	-	-	0.5	-	0.55°		
High-Level	.,			3	2.25		2.3°	_	_		-		
High-Level	v _{он}			5	4.99	-	4.99	5		4.95	-]	1
				10	9.99	_	9 99	10	-	9.95]	
				15	-	-	14.5 °		-	14.45°	-		
Threshold Voltage: N-Channel	V _{TH} N	In=-1	0Δ	•	0.7	-3 •	0.7 o	1.5	-30	-0.3 o	-3 0		
P-Channel	V _{TH} P	ι _D = 10			0.7 •	3 •	0.7	1.5	3 0	0.3	3 •	· '	2
Noise Immunity		1 _D .0	0.8	5	1.5	-	1.5	2.25		1.4	-		
(Any Input)	VNL		1,0	10	3.	<u> </u>	3.	4.5		2.9		٧	
For Definition.			4.2	5	1,4		1,5	2,25		1.5	_		1
See Appendix SSD-207	V _{NH}		9.0	10	2,9●		3•	4.5		3 ●		· V	
Output Drive Current:	IDN		0.5	5	0.124	-	0.1	0.2	-	0.07	-	mA	2
N-Channel	_		0.5	10	0.31		0.25 °	0.5		0.175	-	1	
P-Channel	I _D P		4.5	5	-0,075	_	-0.05°	0 1	-	-0.035	-	mA	2
			9.5	10	-0.188		-0.125°	-0.25		-0.088		1	
Diode Test,100 μA Test Pin	v _{DF}		•	•		1.5			1.5 •		1.5 •	v	3
Input Current	1,					-		10			-	pА	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.


Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25°C, C $_{L}$ = 15 pF Typical Temperature Coefficient for all values of V $_{DD}$ = 0.3%/°C (See Appendix for Waveforms)

CHARACTERISTICS	SYMBOLS	TEST CONDITI		CD40	34AD,C	D4034AK	UNITS	N O T
			V _{DD} Volts	Min.	Тур.	Max.		E S
Propagation	tPHL,		5	_	600	1200		
Delay Time	^t PLH		10	1	240	480 [®]	ns	1
Transition	tTHL,		5	_	250	750		
Time	^t TLH		10	_	100	300	ns	-
Minimum Clock	t _{WL} ,		5	-	200	400		
Pulse Width	^t WH		10	_	100	175	ns	_
Minimum High-Level			5	_	240	480		
AE, P/S, A/S Pulse Width	tWH		10	_	85	195	ns	-
Clock Rise	*t _r CL,		5	_	_	15		
and Fall Time	t _f CL		10	_	_	15 [•]	μs	1
C			5	-	250	500		
Set-Up Time	_		10		100	200	ns	
Maximum Clock			5	1.5	2.5		,,,,_	
Frequency	^f CL		10	3.0 [•]	5	_	MHz	1
Input Capacitance	CI	Any Input		_	5	-	pF	-

If more than one unit is cascaded, t,CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF (see chart above) and the transition time of the output driving stage for the estimated capacityie load.






Fig. 3-Timing diagram.




Fig. 4-Typical propagation delay time vs. C_L.





Fig. 5-Typical transition time vs. C₁.



IOS AMBIENT TEMPERATURE (T_A)=25°C

ALTERNATING 'O'

AND 'I' PATTERN

ON TO SHOW THE PATTERN

ON TO SHOW TO S

Fig. 6- Typical input frequency vs. VDD.

Fig. 7- Typical dissipation characteristics.




Fig. 8- Quiescent device current test circuit.





Fig. 9- Noise immunity test circuit.



* INPUT REFERS TO ANY OF THE "A"OR "B" DATA INPUTS, "A" ENABLE, SERIAL INPUT, A/B, P/S, OR A/S INPUTS

** t SLH AND t SHL ARE SET-UP TIMES

92CS-20078

Fig. 10— Synchronous operation propagation delay times, transition times, and set-up times.





Fig. 11—Asynchronous operation propagation delay time,




Monolithic Silicon

High-Reliability Slash(/) Series CD4035A/...



High-Reliability COS/MOS 4-Stage Parallel In/Parallel Out Shift Register

with J-K Serial Inputs and True/ Complement Outputs



92CS-22905

For Logic Systems Applications on Aerospace, Military, and Critical Industrial Equipment

RCA CD4035A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4035A is a four-stage clocked serial register having provisions for synchronous parallel inputs to each stage and serial inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial "D" flip-flop configuration when the register is in the serial mode (Parallel/Serial control low).

Parallel entry via the "D" line of each register stage is permitted only when the Parallel/Serial control is "high". In the parallel or serial mode information is transferred on positive clock transitions.

When the True/Complement control is "high", the True contents of the register are available at the output terminals. When the True/Complement control is "low", the outputs are the complements of the data in the register. The True/Complement control functions asynchronously with respect to the clock signal.

JK input logic is provided on the first stage serial input to minimize logic requirements particularly in counting and sequence-generation applications. With JK inputs connected together, the first stage becomes a "D" flip-flop. An asynchronous common reset is also provided.

These devices are electrically and mechanically identical with standard COS/MOS CD4035A types described in data bulletin 568 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

Applications:

- Sequence generation, control circuits, code conversion
- Counters, Registers, Arithmetic-Unit Registers, Shift
 Left Shift Right Registers, Serial-to-Parallel/Parallel-to-Serial conversions.

Features:

- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- □ JK inputs on first stage
- Asynchronous True/Complement control on all outputs
- Reset control
- Static flip-flop operation; Master-slave configuration
- Buffered outputs
- Low-Power Dissipation 5 μ W typ. (ceramic)
- High speed to 5 MHz

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MiL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4035A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:	Recommended	0 . 45	
Storage-Temperature Range65 to +150 °C	DC Supply-Voltage ($V_{DD} - V_{SS}$) Recommended	3 to 15	٧
Operating-Temperature Range	Input-Voltage Swing	V_{DD} to V_{SS}	
(V _{DD} - V _{SS})0.5 to +15 V Device Dissipation (Per Package) 200 mW	At distance 1/16" ± 1/32"		
All Inputs $V_{SS} \le V_I \le V_{DD}$	(1.59 ± 0.79 mm) from case for 10 s max	+265	οс

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \leqslant V_1 \leqslant V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

								LIMITS					
CHARACTERISTIC	SYMBOL		TEST	N.C	CD4035AD, CD4035AK								N O T
		CON	v _o	V _{DD}	-5!	5°C	Γ	25°C		12	5°C	1	E S
				Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		3
Quiescent Device				5	_	5	_	0.3	5	_	300		
Current	16			10	-	10 [®]	-	0.5	10°	 -	200●	μΑ	1 ,
Quiescent Device	PD			5	_	25	-	1.5	25	-	1500	μw	
Dissipation/Package				10		100	_	5	100	<u> </u>	2000	μΨ.	_
Output Voltage	VOL			3	-	0.55 [®]	-	-	0.5●	-	-		
Low-Level	00			5	-	0.01	_	0	0.01	_	0.05	\ \	1
		l		10	-	0.01		0	0.01	-	0.05		
	1			15			_	-	0.5°		0.55		
High-Level	v _{oH}	l		3	2.25 ^e		2.3●	-	-	-	_		
J		1		5	4.99	-	4.99	5	-	4.95	_	l v	1
				10	9.99	_	9.99	10	-	9.95	_		
				15		_	14.5 [•]	_	_	14.45 ⁶	-		
Threshold Voltage: N-Channel	v _{TH} N	I _D = -	20 μΑ		-0.7●	-3•	-0.7●	-1.5	-3●	-0.3°	-3•	>	2
P-Channel	V _{TH} P	I _D = 20			0.7●	3●	0.7●	1.5	3●	0.3	3●	٧	2
Noise Immunity	V _{NL}		0.8	5	1.5		1.5 [•]	2.25		1.4	_	v	
(Any Input)	'NL		1	10	3●	-	3●	4.5	-	2.9 [®]	-	\	1
For Definition,	v _{NH}		4.2	5	1.4	_	1.5 ^e	2.25	-	1.5	-	v	•
See Appendix	INFI		9	10	2.9 ^e	-	3.	4.5	-	3●	-		
Output Drive Current:	IDN		0.5	5	0.62	-	0.5●	1	_	0.35	_	mA	2
N-Channel		<u> </u>	0.5	10	1.55		1.25 [®]	2.5		0.87	_		
P-Channel	1 _D P		4.5	5	-0.31	_	-0.25●	-0.5	_	-0.17		mA	2
		·	9.5	10	-0.81	_	-0.65 [®]	-1.3	ı	-0.45	_		-
Diode Test, 100 μA Test Pin	v _{DF}				_	1.5 [®]	ı	-	1.5 [®]	-	1.5 [©]	v	3
Input Current	I,				-	-	-	10	_	-	-	рA	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only,

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix, 5 V OR IO V




Fig. 1-Noise immunity test circuit.





Fig. 2-Quiescent device current test circuit.






Fig. 4- Typical Propagation Delay Time vs. Load Capacitance,




Fig. 5-Typical Transition Time vs. Load Capacitance.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ and $C_L = 15 pF$

Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%$ C

					LIMITS			N
CHARACTERISTICS	SYMBOLS		TEST DITIONS		CD4035AI		UNITS	0 T
	į		V _{DD} (Volts)	Min.	Тур.	Max.		E S
CLOCKED OPERATION								
Propagation Delay Time:	t _{PLH} ,		5	-	250	500		
	^t PHL	I	10		100	200●	ns	1
Transition Time:	t _{THL} ,		5	-	100	200		
	^t TLH	<u> </u>	10	_	50	100●	ns	1
Minimum Clock	twL,		5	-	200	335		
Pulse Duration	tWH	1	10	- 1	100	165	ns	-
Clock	tfCL*,		5		_	15		
Rise & Fall Time	^t fCL		10			5	μs	1
Setup Time:			5	_	250	500		
J/K Lines	1		10	_	100	200	ns	
Parallel-In Lines			5	-	100	350	}	-
raianei-in Lines			10	_	50	80		
Maximum Clock			5	1.5	2.5	-		
Frequency	fCL		10	3 •	5	_	MHz	1
Input Capacitance	C _I	Any	nput	_	5	_	pF	_
RESET OPERATION								
Propagation Delay Time:	t _{PHL} ,		5	_	250	500		
	^t PLH	İ	10	_	100	200	ns	-
Minimum Reset Pulse	twL,		5	-	200	400		
Duration	twH		10	-	100	175	ns	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is either a one input or a one output only.

^{*}If more than one unit is cascaded trCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.




Fig. 6-Typical clock input frequency vs. V DD





Fig. 7- Typical dissipation characteristics.



Aonolithic Silicon

High-Reliability Slash(/) Series CD4036A/.... CD4039A/...



High-Reliability COS/MOS 4-Word by 8-Bit Random-Access NDRO Memory

For Logic Systems Applications on Aerospace, Military, and Critical Industrial Equipment

Binary Addressing
Direct Word-Line Addressing

CD4036AD, CD4036AK CD4039AD, CD4039AK

Special Features:

- COS/MOS logic compatibility at all input and output terminals
- Memory bit expansion
- Memory word expansion via Wire-OR capability at the 8 INPUT-BIT and 8 OUTPUT-BIT lines

RCA CD4036A and CD4039A "Slash" (/) Series are highreliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4036A is a single monolithic integrated circuit containing a 4-word x 8-bit Random Access NDRO Memory. Inputs include 8 INPUT-BIT lines, CHIP INHIBIT, WRITE, READ INHIBIT, MEMORY BYPASS, and 2 ADDRESS inputs. 8 OUTPUT-BIT lines are provided.

All input and output lines utilize standard COS/MOS inverter configurations and hence can be directly interfaced with COS/MOS logic devices.

CHIP INHIBIT allows memory word expansion by WIRE-ORing of multiple CD4036A packages at either the 8-bit input and/or output lines (See Fig. 1). With CHIP INHIBIT "high", both READ and WRITE operations are inhibited on the CD4036A. With CHIP INHIBIT "low", information can be written into and/or read continuously from one of the

- Memory bypass capability for all bits
- Buffering on all outputs
- CD4036A- on-chip binary address decoding, separate READ INHIBIT and WRITE controls
- CD4039A-Direct word-line addressing
- Access Time—200 ns(Typ) at V_{DD}=10 V

Applications

Digital equipment where low power dissipation and/or high noise immunity are primary design requirements.

- Channel Preset Memory in digital frequency-synthesizer circuits
- General-purpose and scratch-pad memory in COS/MOS and other low-power systems.




Fig. 1 - CD4036A - Logic block diagram.




Fig. 2-CD4039A -- Logic block diagram.

four words selected by the binary code on the two address lines. With CHIP INHIBIT "low", a "high" WRITE signal and a "low" READ INHIBIT signal activate WRITE and READ operations, respectively, at the addressed word location (See Fig. 9).

The MEMORY BYPASS signal, when "high", allows shunting of information from the 8 INPUT-BIT lines directly to the 8 OUTPUT-BIT lines without disturbing the state of the 4 words. During the bypass operation input information may also be written into a selected word location, provided the CHIP INHIBIT is "low" and the WRITE is "high". The READ operation is deactivated during the BYPASS operation because information is fed directly from the 8 INPUT-BIT lines to the 8 OUTPUT-BIT lines.

RCA type CD4039A is identical to the CD4036A with the exception that individual address-line inputs have been provided for each memory word in place of the binary ADDRESS, CHIP INHIBIT, and READ INHIBIT inputs. When Wire-Oring multiple CD4039A packages for memory word expansion, an individual CD4039A is selected by addressing one of its word locations. The READ operation is activated whenever a word location is addressed (via a "high" signal—see Fig. 10).

These devices are electrically and mechanically identical with standard COS/MOS CD4036A and CD4039A types described in data bulletin 613 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4036A and CD4039A "Slash" (/) Series types are supplied in 24-lead dual-in-line ceramic packages ("D" suffix), in 24-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs	$v_{SS} < v_I < v_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Lead Temperature (During Soldering)	
At distance 1/16" ± 1/32"	
(1.59 ± 0.79 mm) from case	
for 10 s max	+265 °C




Fig. 3- Quiescent current (CD4036A).

Fig. 4-Quiescent current (CD4039A).

Fig. 5-Noise immunity.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	1	TEST				CD4036		4036AI	<u> </u>		N O T
			v _o	V _{DD}	-55			25°C			5°C	E S
		<u> </u>	Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device	١.	ļ		5		5	1	0.5	5		300	
Current	l'L			10	-	10 [®]	- '	1	10●	-	200●	1
Quiescent Device	PD			5		25		2.5	25		1500	
Dissipation/Package	טי	<u> </u>		10		100		10	100		2000	
Output Voltage:	l	ļ		3		0.55			0.5		-	
Low-Level	VOL	l		5		0.01		0	0.01		0.05	1
				10	_	0.01	_	0	0.01		0.05	
				15	-	_	-	-	0.5●	_	0.5	
				3	1.45 [•]	-	1.5	-	_	_	_	
High-Level	} ,,	1		5	4.99	-	4.99	5	_	4.95	-	,
High-Level V _{OH}	1		10	9.99	-	9.99	10	_	9.95	_	,	
	1	1		15	_	_	14.5°	-	_	14.45°		
Threshold Voltage: N-Channel	V _{TH} N	ID:	= -20 μ	A	-0.7 ●	-3•	-0.7●	-1.5 ●	_3 •	-0.3●	-3°	2
P-Channel	V _{TH} P	In:	= 20 μA		0.7	3●	0.7	1.5	3●	0.3	3●	2
Noise Immunity	 		0.8	5	1.5		1.5	2.25		1.4		
(All inputs except	VNL	1	1	10	3●		3●	4.5		2.9●		
bit inputs when			4.2	5	1.4	_	1.5°	2.25	-	1.5	_	1
in memory by- pass mode.)	VNH	}	9	10	2.9	-	3●	4.5	-	3●	-	
Output Drive Current:			0.5	5	0.12	-	0.10	0.2	_	0.07		
N-Channel	IDN	Nor- mal	0.5	10	0.3	_	0.25	0.5	-	0.17	-	2
P-Channel		Read	4.5	5	-0.12	-	-0.10 [●]	-0.2	-	-0.07	_	
	IDP	Modes	9.5	10	-0.3	_	-0.25	-0.5	_	-0.17		2
Output Drive Current		Mem-	0.5	5	0.04	_	0.03	0.06	_	0.02	_	
N-Channel	IDN	ory .	0.5	10	0.09	_	0.075	0.15	-	0.05		2
P-Channel		By.	4.5	5	-0.04	-	-0.03°	-0.06	-	-0.02	-	
	1 _D P	pass Mode +	9.5	10	-0.09	-	-0.075	-0.15	-	-0.05	- 1	2
Diode Test	V _{DF}	100 μΑ	Test Pin		-	1.5 •	-	-	1.5 •	-	1.5 •	3
Input Current	11		-	-	-	-	-	10	-	-	-	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.





Fig. 6a)—CD4036AD and CD4036AK terminal assignments.



b)-CD4039AD and CD4039AK terminal assignments.

Note 2: Test is either a one input or a one output only.

[†]Bit inputs driven from low-impedance driver.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ and $C_L = 15 pF$ Typical Temperature Coefficient for all values of $V_{DD} = 0.3\%$ /°C

CHARACTERISTICS	SYMBOLS	TEST CONDITIONS		t e	•	4036AK 94039AK	UNITS	N O T
		CONDITIONS	V _{DD} Volts	Min,	Тур.	Max.		E S
Read Delay Time: (Access time) Read Inhibit (RI)		OUTPUT TIED	5 10	-	375 150	750 300 [©]	ns	4
Chip Inhibit (CI)	^t rd	THROUGH 100 kΩ TO V _{SS} FOR DATA OUTPUT "HIGH"	5	-	500 200	1000 400	ns'	4, 7
Memory Bypass (MB)		AND TO V _{DD} FOR DATA OUTPUT "LOW"	5 10	-	375 150	750 300 [©]	ns	7
Address (ADD)		LOW	5 10	1	500 200	1000 400	ns	1, 7
Write Set-up Time	tWS		5 10	250 100 [®]	125 50		μs	2, 7
Write Removal Time	tWR		5 10	0 30•	0	_	ns	3, 7
Write Pulse Duration	tW		5 10	150 60 [©]	75 30	_	ns	7
Data Set-up Time	tDS		5 10	-	0	0* 0*	ns	5
Data Overlap Time	tD0		5 10	100▲ 40▲	50 20	-	ns	6
Output Transition Time	tTHL, tTLH		5 10	-	200 100	400 200	ns	-
Input Capacitance	Cı	Any Input		_	5	-	pF	

- 1. For CD4036A only, remove 100-k Ω test condition and write all 1's in word one, and all 0's in word two, or vice-versa.
- 2. Delay from change of ADDRESS or CHIP-INHIBIT signals to application of WRITE pulse. Delay from removal of WRITE pulse to change of ADDRESS or CHIP-INHIBIT signals.
- For footnote, see Page 563.

- Values for CD4036AD & 4036AK only.
- The time that DATA signal must be present before the WRITE pulse removal.
- The time that DATA signal must remain present after the WRITE pulse removal.
- Test is a one input one output only.
- Min. indicates satisfactory operation if $t_{\mbox{\scriptsize DO}}$ equals or exceeds this value.
- $\mbox{Max.}$ indicates satisfactory operation if $\mbox{t}_{\mbox{DS}}$ equals or exceeds this value.




Fig. 7-Typical n-channel drain characteristics.





Fig. 8-Typical p-channel drain characteristics.

9205-20677






Fig. 9-Typical read delay time vs C_L .

Fig. 10-Typical transition time vs. C_L .




Fig. 11- Typical power dissipation vs. frequency.




Fig. 12-CD4036A Timing Diagram.





Fig. 13-CD4039A Timing Diagram.



High-Reliability Slash(/) Series CD4040A/...



High-Reliability COS/MOS 12-Stage Ripple-Carry **Binary Counter/Divider**

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-speed operation5-MHz (typ.) input pulse rate at $V_{DD} - V_{SS} = 10V$
- Low "high"- and "low"-level output impedance 750 Ω (typ.) at $V_{DD}-V_{SS} = 10 \text{ V}$ and $V_{DS} = 0.5 \text{ V}$
- Common reset
 - **Fully static operation**
 - All 12 buffered outputs available
 - Low-power TTL compatible

RCA CD4040A "Slash" (/) Series are high-reliability COS/ MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4040A consists of an inputpulse-shaping circuit and 12 ripple-carry binary counter stages. Resetting the counter to the all-0's state is accomplished by a high-level on the reset line. A master-slave flipflop configuration is utilized for each counter stage. The state of the counter is advanced one step in binary order on the negative-going transition of the input pulse. All inputs and outputs are fully buffered.

These devices are electrically and mechanically identical with standard COS/MOS CD4040A types described in data bulletin 624 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.


The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".


For a listing of the Screening Level Options available for both packaged devices and chips, and for a description of the CD4040A "Slash" (/) Series types are supplied in 16lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic packages ("K" suffix), or in chip form ("H" suffix).

Applications:

- Frequency-dividing circuits
- Time-delay circuits
- Control counters




92CS-22901



- REHIGH DOMINATES (RESETS ALL STAGES)
- ACTION OCCURS ON NEGATIVE GOING TRANSITION OF INPUT PULSE. COUNTER ADVANCES ONE BINARY COUNT ON EACH NEGATIVE \$ TRANSITION (4096 TOTAL BINARY COUNTS).

92CM-20748RI

Fig. 1-Logic diagram of CD4040A input pulse shaper and 1 of 12 stages.



NOTE: SUBSTRATES FOR ALL "p" UNITS ARE CONNECTED TO VDD SUBSTRATES FOR ALL "n" UNITS, UNLESS OTHERWISES SHOWN, ARE CONNECTED TO GROUND

92CM-21509

Fig. 2—Schematic diagram of input shaping, reset buffers, and one counter stage of CD4040A.

MAXIMUM RATINGS, Absolute-Maximum Values:

Lead Temperature (During Soldering)
At distance 1/16" ± 1/32"

 $(1.59 \pm 0.79 \text{ mm}) \text{ from case}$

for 10 s max. +2.65 °C




Fig. 3-Minimum n-channel drain characteristics.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

					LIMITS CD4040AD, CD4040AK								N
CHARACTERISTIC	SYMBOL		TEST DITION	is								UNITS	O T
			v _o	V _{DD}	-5	5°C		25°C		129	5°C	l l	E
			Volts		Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device Current	ار			5		15 25 [®]		0.5	15 25 [®]		900 500 [®]	μА	1
Quiescent Device Dissipation/Package	PD			5	-	75	_	2.5	75	_	4500		
Dissipation/Package	1 .0			10	-	250	_	10	250	-	5000	μW	-
Output Voltage	v			3	-	0.55°	_	_	0.5●	-	-		
Low-Level	OL		Fanout		-	0.01	_	0	0.01	-	0.05	l , l	
		Fanou			_	0.01	-	0	0.01	_	0.05		1
		of 50		15	-	-	_	-	0.5●	-	0.55	1 1	
High-Level V _{OH}	COS/N Inputs		3	2.25 [®]		2.3●	-	_	-	_			
		Inputs		5	4.99	_	4.99	5	_	4.95	-	v	1
				10	9.99	-	9.99	10	_	9.95	-]	'
				15	-	_	14.5 [©]	-	-	14.45°	-		
Threshold Voltage: N-Channel	V _{TH} N	I _D = -	-20 μA		-0.7 [®]	-3 °	-0.7●	-1.5	-3 ●	-0.3°	-3 °	_	2
P-Channel	V _{TH} P	I _D = 2	0 μΑ		0.7	3.	0.7	1.5	3.0	0.3	3●	1 °	
Noise Immunity	T.,		0.8	5	1.5	-	1.5	2.25	-	1.4	-	v	
(Any Input)	V _{NL}		1	10	3●		3●	4.5	-	2.9●		ľ	1
For Definition,	, I		4.2	5	1.4	-	1.5 ^e	2.25	_	1.5	-	v	'
See Appendix SSD-207	VNH		.9	10	2.9 [©]	-	3●	4.5	-	3●	-	•	
Output Drive Current:	IDN		0.5	5	0.22		0.145	0.36	_	0.125	-	mA	2
N-Channel			0.5	10	0.44		0.4	0.75		0.25	<u> </u>	ļ	
P-Channel	I _D P		4.5	5	-0.15		0.1	-0.25		-0.085		mA.	2
			9.5	10	-0.3	_	-0.25°	-0.5		-0.175			
Diode Test, 100 μA Test Pin	v _{DF}				-	1.5°	-	_	1.5 [©]	_	1.5°	v_	3
nput Current	11				-	-	-	10	-	-	-	pΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reli.oility COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS, At T_A = 25°C, V_{SS} = 0V, C_L = 15 pF (unless otherwise specified), and input rise and fall times = 20 ns, except t_rCL and t_rCL. Typical Temperature Coefficient for all values of V_{DD} = 0.3%°C.

CHARACTERISTIC	SYMBOL	TEST CONE	DITIONS	C	D4040AK, A	D	UNITS	NOTE
			V _{DD} ·	Min.	Тур.	Max.		
Input-Pulse Operation								
Propagation Delay	tPHL.		5	-	300	400		
Time	^t PLH		10	-	150	200●	ns	1,4
Transition Time	tTHL,		5	_	150	300		4
	t _{TLH}		10		75	150●	ns	4
Min. Input-Pulse Width	tWL,	f = 100KHz	5	-	200	400		
wiii. Input-Fuise Wiatti	twH	1 - 100KH2	10	-	75	110	ns	_
Input-Pulse	t _{rφ} ,		5	_	-	15		2.4
Rise & Fall Time	tfφ	1	10	_	-	7.5	μs	2,4
Max. Input-Pulse	4.		5	1.5	1.75	-	MHz	4
Frequency	fφ	ľ	10	5 ❤	6	-	IVIFIZ	4
Input Capacitance	CI	Any input		_	5	-	pF	
Reset Operation								
Propagation Delay			5	_	500	1000		3
Time	^t PHL		10	_	250	500	ns	3
Minimum Reset	T .		5		500	1000		
Pulse Width	twH		10	_	250	500	ns	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTES:

- Measured from the 50% level of the negative clock edge to the 50% level of either the positive or negative edge of the Q1 output (pin 9); or measured from the negative edge of Q1 through Q11 outputs to the positive or negative edge of the next higher output.
- 2. Maximum input rise or fall time for functional operation.
- Measured from the positive edge of the reset pulse to the negative edge of any output (Q1 to Q12).
- 4. Test is a one input one output only.




Fig. 4-Minimum p-channel drain characteristics.




Fig. 5- Typical propagation delay time vs. load capacitance (per stage).




Fig. 6-Typical transition time vs. load capacitance.




Fig. 8- Maximum input-pulse frequency vs. supply voltage.




Fig. 10-Input-pulse noise-immunity test circuit.




Fig. 7- Typical dissipation characteristics.




Fig. 9_ Reset-noise-immunity test circuit.





Fig. 11- Quiescent-device-current test circuit.



Ionolithic Silicon

High-Reliability Slash(/) Series CD4041A/...



High-Reliability COS/MOS Quad True/Complement Buffer

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment


Features:

True Output

High current source and sink capability
 8 mA (typ.) @ V_{DS} = 0.5 V, V_{DD} = 10 V
 3.2 mA (typ.) @ V_{DS} = 0.4 V, V_{DD} = 5 V (two TTL loads)

Complement Output

Medium current source and sink capability
 3.6 mA (typ) @ V_{DS} = 0.5 V, V_{DD} = 10 V
 1.6 mA (typ.) @ V_{DS} = 0.5 V, V_{DD} = 5 V



RCA CD4041A "Slash" (/) Series types are high-reliability COS/MOS integrated circuit Quad True/Complement Buffers designed for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4041A consists of n-and p-channel units having low channel resistance and high current (source and sink) capability. It is intended for use as a buffer, line driver, or COS/MOS-to-TTL driver. It can also be used as an ultra-low power resistornetwork driver, and in other applications where high noise immunity and low power dissipation are primary design requirements.

These devices are electrically and mechanically identical with standard COS/MOS CD4041A types described in data bulletin 572 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – $\frac{1}{1}$ N, $\frac{1}{1}$ R, $\frac{1}{2}$, $\frac{3}{4}$ – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – $\frac{1}{1}$ M, $\frac{1}{1}$ N, and $\frac{1}{1}$ R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4041A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in the 14-lead ceramic flat package ("K" suffix), or in chip form ("H" suffix).

Applications:

- High current source/sink driver
- COS/MOS-to-DTL/TTL converter
- Display driver
- MOS clock driver
- Resistor network driver (Ladder or weighted R)
- Buffer
- □ Transmission line driver




Fig.1 - CD4041A schematic diagram.

°C

265

vs Supply and Frequency

MAXIMUM RATINGS, Absolute-Maximum Values: All Inputs VSS VI VDD Storage Temperature Range -65°C to +150 oс Recommended Operating Temperature Range:..... οс -55°C to +125 DC Supply Voltage ($V_{DD} - V_{SS}$) . . 3 to 15 DC Supply Voltage Range Recommended -0.5 V to +15 v (V_{DD} - V_{SS}) Input Voltage Swing V_{DD} to V_{SS} Device Dissipation (Per Pkg.) 200 mW Lead Temperature (During soldering): 100 Average Dissipation Per Output mW Allowable Input Rise and Fall Time At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

See Fig. 17

from case for 10 seconds max. . .

		,			_	LIMITS							
							CD4041		4041AI			i	
CHARACTERISTIC	SYMBOL	TEST CO	NDITIO	ONS	-55°C 25°C					125°C		UNITS	Notes
			V _O Volts	V _{DD} Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device		Inputs		5	_	1	1	0.005	1		60		1
Current	IL.	to Ground		10	_	2●	_	0.005	2●	_	40●	μΑ	'
Quiescent Device	PD	or		5		5	_	0.025	5		300	μW	
Dissipation/Package	טי	V_{DD}		10	-	20		0.05	20		400	μνν	
Output Voltage:				3		0.55°			0.50●				1
Low-Level	VOL			5		0.01	_	0	0.01		0.05	v	
LOW-Level	VOL	Fan-out		10		0.01		0	0.01	-	0.05		
		of 50		15			·		0.50		0.55		1
		COS/MOS		3_	2,25●		2.3●						_1_
High-Level	VOH	Inputs	1	5	4.99		4.99	5		4.95	_	l _v l	
VOH	•он			10	9.99		9.99	10		9.95		·	
				15			14.40°			14.45°			1
Threshold Voltage: N-Channel	v _{TH} N	I _D =	–10 μA	A	-0.7●	-3.0●	-0.7	-1.5	-3.0●	-0.3	● -3.0	v	
P-Channel	VTHP	I _D =	10 μΑ		0.7●	3.09	0.7	1.5	3.0●	0.3	3.0●	٧	2
	,,		0.95	5	1.5	-1	1.5 ●	2.25	-	1.4	_		
Noise Immunity ⁴ (All Inputs)	V _{NL}	True	2.9	10	3●	-	3●	4.5	-	2.9●	_	٧	
(, iii iiiputo,		Output	3.6	5	1.4	_	1.5 •	2.25	_	1.5			
	VNH	1	7.2	10	2.9●	_	3●	4.5	-	3●	· -	V	
Output Drive Current:		True	0.4	5	2.1	_	1.6°	3.2	_	1.2	_		
·		Output	0.5	10	6.25"	_	. 5●	10	-	3.5	_		2
N-Channel	IDN	Comple-	0.5	5	1	_	0.8	1.6	_	0.55	-	mA .	
		ment Output	0.5	10	2.5-,	-	2●	4	-	1.4	_		
		True	4.5	5	-1.75	-	-1.4 [●]	-2.8	_	-1	_		
		Output	9.5	10	-5°	_	_4 •	-8	_	-2.8°	-	mA	
P-Channel I	IDP	Comple-	4.5	5	-0.75	_	-0.6●	-1.2	_	-0.4	_		
	1	ment Output	9.5	10	-2.25	-	-1.8●	-3.6	-	-1.25	-		
Diode Test		10 μA at ar input or ou				1.5°		:	1.5°		1.5	V	3
Input Current	11	Any Input	!		-	-	_	10	-	-	-	pA	

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs. A Values shown are for True Output, Note 2: Test is either a one input or a one output only.




Fig. 2- Minimum n-channel drain characteristics-true output.




Fig. 3- Minimum p-channel drain characteristics-true output.




Fig. 4-Minimum n-channel drain characteristics-complement output.




Fig. 5- Minimum p-channel drain characteristics-complement output.




Fig. 6- Minimum and maximum transfer characteristics-true output.




Fig. 7— Minimum and maximum transfer characteristicscomplement output.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C and C $_L$ = 15pF Typical Temperature Coefficient for all values of V $_{DD}$ = 0.3%/°C

					LIMIT	rs	
CHARACTERISTIC	SYMBOL	TEST CONDITION		1	04041 04041		UNITS
			V _{DD} (Volts)	MIN.	TYP.	MAX.	
Propagation Delay Time:		True	5	_	65	115	
High-to-Low Level	^t PHL	Output	10	-	40	75 °	ns
		Complement	5		55	100	ns
		Output	10		30	45 °	. 115
Low-to-High Level	•	True	5		75	125	ns
Low-to-riight Level	tou i	Output	10	-	45	75 °	115
		Complement	5	-	45	100	ns
		Output	10	-	25	40 •	113
Transition Time:	t	True	5	-	20	40	ns
High-to-Low Level	tTHL	Output	10	-	13	25 °	113
		Complement	5	-	40	60	ns
		Output	10	-	25	40 •	113
Lauren Brah Lauren	1	True	5	-	20	40	ns
Low-to-High Level	^t TLH	Output	10	-	13	25 °	.13
		Complement	5	-	35	55	ns
		Output	10	_	25	40 •	
Input Capacitance	Cl	Any Input		_	5	_	pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing. Note 1: Test is a one input one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS (Driving TTL,DTL) AT TA = 25° C, $V_{DD} - V_{SS} = 5V$, $C_L = 15pF$ (True Output)

		TEST CON	DITIONS	١	S		
CHARACTERISTIC	SYMBOL			AD AK	UNITS		
			Driving TTL,DTL	MIN.	TYP.	MAX.	
Propagation Delay Time:		R _L = 2kΩ	Med. Power	-	75	150	
High-To-Low Level	^t PHL	R _L = 20kΩ	Low Power	_	75	150	ns
Low-To-High Level		$R_L = 2k\Omega$	Med. Power	-	85	175	
Low-10-High Level	^t PLH	R _L = 20kΩ	Low Power	-	85	175	ns
Transition Time	tTHL=	R _L = 2kΩ	Med. Power	-	20	50	
Fransition Time	tTLH	R _L = 20kΩ	Low Power	-	20	50	ns




Fig. 8— Typical transition time vs. C_L -true output.




Fig. 9— Typical high-to-low level transition time vs. C_L -complement output.




Fig. 10— Typical low-to-high level propagation delay time vs. C_1 -true output.




Fig. 11— Typical low-to-high level propagation delay time vs. C_1 -complement output.




Fig. 12- Typical power dissipation vs. frequency per output pair




Fig. 13—Typical power dissipation vs. input rise & fall time per output pair.




Fig. 14- Quiescent device current test circuit.





Fig. 15- Noise immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4042A/...




High-Reliability COS/MOS Quad Clocked "D" Latch

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium Speed Operation . . . tpHL = tpLH = 50 ns (typ) at VDD = 10 V and C_I = 15 pF
- Clock Polarity Control
- Q and Q Outputs
- Common Clock
- Low Power TTL Compatible
- Applications:
- Buffer Storage
- Holding Register
- General Digital Logic



TERMINAL ASSIGNMENT CD4042AD CD4042AK


92CS-20756

RCA CD4042A "Slash" (/) Series are high-reliability COS/MOS integrated circuit Quad Clocked "D" Latches intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4042A types contain four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit. The impedance of the n- and p-channel output devices is balanced and all outputs are electrically identical.

Information present at the data input is transferred to outputs Q and \overline{Q} during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 0 CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) in information present at the input during the CLOCK transition is retained at the outputs until an opposite CLOCK transition occurs.

These devices are electrically and mechanically identical with standard COS/MOS CD4042A types described in data bulletin 589 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types



CLOCK	POLARITY	a
0	0	D
	0	LATCH
1	-1	D
7	1	LATCH

Fig.1 - Logic block diagram and truth table.

can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD400DA "Slash" (/) Series Types".

The CD4042A "Slash" (/) Series types are supplied in 16-lead welded-seal dual-in-line ceramic packages ("D" suffix), in the 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

								LIMITS					
							CD4042	2AD, C	D4042	AK			
CHARACTERISTIC	SYMBOL	TEST CO	NDITIO	ONS	-55°C 25°C					125	°C	UNITS	Notes
			V _O Volts	V _{DD} Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device		Inputs		5	_	1	_	0.005	1	_	60		
Current	١L	to		10	-	2 °	_	0.005	20	-	40°	μА	1
Quiescent Device		Ground or		5		5	_	0.025	5	-	300		
Dissipation/Package	PD	v_{DD}		10	_	20	_	0.05	20	-	400	μW	_
Output Voltage:				3		0.55°			0.50°				1
	.,			5	_	0.01	-	0	0.01		0.05		-
Low-Level	VOL	Fan-out		10	-	0.01	-	0	0.01	_	0.05	V	
		of 50		15					0.50°		0.55°		1
		COS/MOS		3	2.25 °		2.3						1
High-Level	Voн	Inputs		5	4.99	_	4.99	5	_	4.95	_		_
riigii-Lever	VOH			10	9.99	_	9.99	10		9.95	_		
				15			14.5°			14.45 °			1
Threshold Voltage: N-Channel	V _{TH} N	I _D ≃	–10 μ <i>F</i>	۸	-0.7°	-3.0°	-0.7°	-1.5	-3.0°	_0.3 °	-3.0°	\	
P-Channel	VTHP	I _D =	10 μΑ		0.7	3.0°	0.7	1.5	3.0°	0.30	3.00	V	2
NI 1 Lancation			0.95	5	1.5	_	1.50	2.25		1.4	_		
Noise Immunity (All Inputs)	VNL		2.9	10	30	_	30	4.5	-	2.9	-	V	1
(All Inputs)			3.6	5	1.4	_	1.5	2.25	_	1.5	_		'
	VNH		7.2	10	2.9	-	3.	4.5	-	30	_	V	
Output Drive Current:	IDN		0.5	5	0.5	-	0.40	1	-	0.27	_	mA	2
N-Grianner	ייטיי		0.5	10	1.25	-	10	2	_	0.7	-	mA	
P-Channel	I _D P		4.5	5	-0.45	-	-0.35	-1	-	-0.25	-		2
			9.5	10	-1.15	_	-0.9°	-2	-	-0.6	_		
Diode Test	V _{DF}	10 μA at an input or ou			-	1.5°	-	-	1.5°	-	1.5	-	3
Input Current	4	Any Input			-	-	-	10	_	_	_	pА	_

Limits with black dot (e) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix:

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, V_{SS} = OV, C_L = 15pF, and input rise and fall times = 20 ns, except t_fCL and t_fCL.

		TEST CONDI		LIMIT				
CHARACTERISTICS	SYMBOLS	1		CD4042	AD, CD	4042AK	UNITS	NOTES
			V _{DD} (Volts)	Min.	Тур.	Max.		110120
Propagation Delay Time	tPHL,		5	_	150	300		
Tropagation Delay Time	tPLH .		10	_	75	125 °	ns	1
Transition Time	tTHL,		5	-	100	200		
Transition Time	^t TLH		10	_	50	100 °	ns	1
Minimum Clock Pulse	tWL,		5	_	175	250		
Width	twH		10	-	50	75	ns	-
Clock	t _{rCL} ,		5		_	15		
Rise & Fall Time	tfCL		10		-	5●	μs	1
Set-Up Time			5	-	50	100		
oct-op time			10	-	25	50	ns	_
Input Capacitance	C ₁		_	-	5	_	pF	_

Limits with black dot (e) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is a one input, one output only.

MAXIMUM RATINGS. Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150	٥С
Operating-Temperature Range	-55 to +125	οс
DC Supply-Voltage Range:		
(V _{DD} – V _{SS})	-0.5 to +15	٧
Device Dissipation (Per Package)	200 1	mW
All Inputs	$v_{SS} \leq v_1 \leq v_2$	VDC
Recommended		
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15	٧
Recommended		
Input-Voltage Swing \	DD to VSS	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		
for 10 s max	+265	οс




Fig. 2- Min. n-channel drain characteristics.




Fig. 3— Min. p-channel drain characteristics.




Fig. 4— Typical propagation delay time vs. V_{DD} .




Fig. 5- Typical dissipation characteristics.






Fig. 6- Quiescent device current.





Monolithic Silicon

High-Reliability Slash(/) Series CD4043A/..., CD4044A/...



High-Reliability COS/MOS Quad 3-State R/S Latches

For Logic Systems Applications in Aerospace. Military, and Critical Industrial Equipment

Quad NOR R/S Latch - CD4043A Quad NAND R/S Latch - CD4044A

Special Features:

- Medium Speed Operation
 - 3-Level Outputs with Common Output Enable
- Separate Set and Reset Inputs for Each Latch
- Low Power TTL Compatible
- NOR and NAND Configurations

Applications:

- Holding Register in Multi-Register System
- Four Bits of Independent
- Storage with Output Enable Strobed Register
- General Digital Logic

RCA-CD4043A and CD4044A "Slash" (/) Series are highreliability COS/MOS integrated circuit Quad 3-State R/S Latches intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4043A types are guad cross-coupled 3-State NOR latches; the CD4044A types, quad cross-coupled 3-State NAND latches. Each latch has a separate Q output and individual SET and RESET inputs. The Q outputs are gated through transmission gates controlled by a common ENABLE input. A logic "1" or "high" on the ENABLE input connects the latch states to the Q outputs. A logic "O" or "low" on the ENABLE input disconnects the latch states from the Q outputs, resulting MAXIMUM RATINGS, Absolute-Maximum Values: in an open circuit condition on the Q outputs. The open circuit feature allows common busing of the outputs. The logic operation of the latches is summarized in the truth table on the following page.

These devices are electrically and mechanically identical with standard COS/MOS CD4043A and CD4044A types described in data bulletin 590 and DATABOOK SSD-203B Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4043A and CD4044A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Storage-Temperature Range	-65 to +150	٥С
Operating-Temperature Range		
DC Supply-Voltage Range:		
(V _{DD} – V _{SS})	-0.5 to +15	٧
Device Dissipation (Per Package)	200 n	nW
All Inputs	$V_{SS} \leq V_1 \leq V_2$	'DD
Recommended		
DC Supply-Voltage (VDD - VSS)	3 to 15	V
Recommended		
Input-Voltage Swing	V _{DD} to V _{SS}	
Lead Temperature (During Soldering)		
At distance 1/16" ± 1/32"		
(1.59 ± 0.79 mm) from case		

٥С

+265

STATIC ELECTRICAL CHARACTERISTICS

(All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

				CD4	043AD	CD4043	LIMI AK, CD		, CD404	4AK		
CHARACTERISTIC	SYMBOL	TEST CONDITION	ONS	-55	°С	25°C			125°	,c	UNITS	Notes
			V _{DD} Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device		Inputs	5	-	1	_	0.005	1	_	60	μА	1
Current	lr.	to Ground	10		2●	-	0.005	2•	-	40°	Ι μΑ	<u> </u>
Quiescent Device	PD	or	5	_	5		0.025	5	_	300	μW	_
Dissipation/Package	'В	V _{DD}	10	-	20	-	0.05	20	-	400	""	
Output Voltage:			3		0.55°	-	-	0.5°	_	-		
Low-Level	VOL		5		0.01	-	0	0.01		0.05	l v	1
LOW-LCVC!	1 ,05	Fan-out	10		0.01		0	0.01		0.05] '	l :
		of 50	15		_	-		0.5		0.55		
		COS/MOS Inputs	3	2.25●	_	2.3●	_	_	-	-	i	l
High-Level	VOH	inputs	5	4.99	-	4.99	5		4.95		l _v	1
High-Level VOH	1 JOH	" ·		9.99		9.99	10	_	9.95	-] '	ı .
	L		15		-	14.5	_	-	14.45°	-		
Threshold Voltage: N-Channel	v _{TH} N	l _D = -10 μΑ	4	-0.7●	-3.0●	-0.7 ●	-1.5	-3.0●	−0.3 [●]	_3.0 °	v	
P-Channel	VTHP	I _D = 10 μA		0.7	3.0●	0.7●	1.5	3.0●	0.3	3.0€	V	2
	1,,	V _O = 0.95 V	5	1.5	_	1.5●	2.25	-	1.4	-		
Noise Immunity (All Inputs)	V _{NL}	V _O = 2.9 V	10	3 •		3●	4.5		2.9	_	V	
(/ ti/ iiipats/		V _O = 3.6 V	5	1.4	_	1.5.	2.25	-	1.5	_		1
	VNH	V _O = 7.2 V	10	2.9 ●		3●	4.5		3●	=	· ·	
Output Drive Current:	1		5	0.25	-	0.2	0.5	-	0.14	-		_
N-Channel	IDN	V _O = 0.5 V	10	0.61	-	0.5	1	-	0.35	-	mA	2
P-Channel	IDP	V _O = 4.5 V	5	-0.22	_	−0.175 [●]	-0.5	-	-0.12	-	mA	2
		V _O = 9.5 V	10	-0.5	***	-0.4 [●]	-1	-	-0.28	_		
Diode Test	V _{DF}	100 μA at any input or output		-	1.5 °	-	_	1.5●	-	1.5	V	3
Input Current	1,	Any Input		-	-	_	10	-	-	-	pА	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Stash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.




Fig. 1-Quiescent current.





Fig. 2- Noise immunity.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, VSS = OV, CL = 15pF, and input rise and fall times = 20 ns, except trCL and tfCL.


CHARACTERISTICS	SYMBOLS	TEST CONDI	TIONS	CD4043 CD4044			UNITS	NOTES
			V _{DD} (Volts)	Min.				
Propagation Delay Time	tPHL,		5	_	175	350		
Tropagation Delay Time	tPLH		10	_	75	175 [•]	ns	1
Transition Time	tTHL,		5	_	100	200		
Transition Time	^t TLH		10	-	50	100°	ns	1
Minimum Set and Reset	tWH(S),		5	-	80	200		
Pulse Width	twH(R)		10	-	40	100°	ns	1
Input Capacitance	C ₁		-	-	5	-	pF	_


Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Test is one input or a one output only.



92CS-202II





+ NO CHANGE ΔΔ DOMINATED BY R=0 INPUT 92CS-20212

CD4044A Terminal Diagram

Fig. 3-Logic diagrams & truth tables.




Fig. 4-Schematic diagram-CD4043A.




Fig. 5-Schematic diagram-CD4044A.




Fig.6-Min. n-channel drain characteristics.




Fig.7-Min. p-channel drain characteristics.




Fig.8-Typ. propagation delay time vs. C_L.




Fig.9-Typ. transistion time vs. CL.





Fig. 10-Typ. dissipation characteristics.



High-Reliability Slash(/) Series CD4045A/...



High-Reliability COS/MOS 21-Stage Counter

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Applications:

- Digital equipment in which ultra-low dissipation and/or operation using a battery source are primary design requirements.
- Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile clocks, and digital timing references in any circuit requiring accurately timed outputs at various intervals in the counting sequence.
- Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.

RCA CD4045A "Slash" (/) Series types are high-reliability COS/MOS integrated circuit 21-Stage Counters intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4045A is a timing circuit consisting of 21 counter stages, two outputshaping flip-flops, two inverter output drivers, three 5.5 V zener diodes (providing transient protection at 16.5 V), and input inverters for use in a crystal oscillator. This device may be operated over a 3-to-15 V supply voltage range. The CD4045A configuration provides 21 flip-flop counting stages, and two flip-flops for shaping the output waveform for a 3.125% duty cycle. Push-pull operation is provided by the inverter output drivers.

The first inverter is intended for use as a crystal oscillator/ amplifier. However, it may be used as a normal logic inverter if desired.

A crystal oscillator circuit can be made less sensitive to voltage supply variations by the use of source resistors. In this device, the sources of the p and n transistors have been brought out to package terminals. If external resistors are not required, the sources must be shorted to their respective substrates (Sp to V_{DD} , SN to V_{SS}). See Fig. 1.

These devices are electrically and mechanically identical with standard COS/MOS CD4045A types described in data bulletin 614 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

Features:

- Operation from 3 to 15 volts
- Microwatt quiescent dissipation . . . 2.5 μ W (typ.) @ V_{DD} = 5 V; 10 μ W (typ.) @ V_{DD} = 10 V
- Very-low operating dissipation . . . 1 mW (typ.); @ $V_{DD} = 5 \text{ V, } f\phi = 1 \text{ MHz}$
- Output drivers with sink or source capability . . . 7 mA (typ.) @ $V_O = 0.5 \text{ V}$, $V_{DD} = 5 \text{ V}$ (sink) 5 mA (typ.) @ $V_0 = 4.5 \text{ V}$, $V_{DD} = 5 \text{ V}$ (source)
- Medium speed (typ.) . . . $f\phi = 5 \text{ MHz} @ V_{DD} = 5 \text{ V}$ $f\phi = 10 \text{ MHz} @ V_{DD} = 10 \text{ V}$
- 16.5 V zener diode transient protection on chip for automotive use

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4045A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).




Fig. 1 - CD4045A and outboard components in a typical 21-stage counter application.

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to $+150$ $^{\rm O}{\rm C}$
Operating-Temperature Range:	
Ceramic packages	-55°C to +125°C
Plastic package	-40°C to +85°C
DC Supply-Voltage Range:	
(V _{DD} - V _{SS})	-0.5 to +15 V
Device Dissipation:	
(Per package, including zener diodes)	200 mW
All Inputs	$V_{SS} \leq V_1 \leq V_{DD}$
Recommended	
DC Supply-Voltage (VDD - VSS)	3 to 15 V
Recommended	
Input-Voltage Swing	V _{DD} to V _{SS}
Peak Zener Diode Current	
(Decay $\tau = 80 \text{ ms}$)	150 mA

Note 1: To minimize power dissipation in the zener diodes, and to ensure device dissipation less than 200 mW, a 150 s2 current-limiting resistor must be placed in series with the power supply for V_{DD} > 13 V.

Note 2: Observe power supply terminal connections, V_{DD} is terminal No. 3 and V_{SS} is terminal No. 14 (not 16 and 8 respectively, as in all other CD4000A Series 16-lead devices).




Fig. 2— Typical dissipation vs. input frequency (21 counting stages).

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

CHARACTERISTIC	SYMBOL	TEST COM	TEST CONDITIONS			CI		IMITS	045AK			UNITS	N
UNANIAG / E.IIIG/11G	0111100	120,00	v _o		559			25°C		125	оС		O T
				V _{DD} Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		E S
Quiescent Device▲				5		15	_	0.5	15		900	μА	
Current	IL.			10		25°	-	1	25°		500°	μΑ	1
Quiescent Device▲				5		0.075	-	0.0025	0.075	-	4.5	mW	_
Dissipation/Package	₽D			10		0.25	_	0.01	0.25	-	5	IIIVV	
				3		0.55°	_	-	0.5	-	-]	1
Output Voltage	.,			5	-	0.01	1	0	0.01	-	0.05	l , l	-
Low-Level	VOL			10	-	0.01	1	0	0.01	-	0.05]	-
		Driving		15	-	1	1	-	0.50°		0.55°		1
		COS/MOS		3	2.25°	_	2.3°	_	_	_	-		1
				5	4.99	-	4.99	5		4.95	-	1	_
High-Level	v _{он}			10	9.99		9.99	10		9.95	- V	-	
				15		-	14.5°	_	_	14.45		. 1	
Threshold Voltage: N-Channel	v _{TH} N	I _D = -10 μA			-0.3●	-3 •	-0.3 ^e	-1.5	-2.8°	-0.3°	-2.8	\ \	2
P-Channel	V _{TH} P	I _D = 10 μA			0.3°	3 °	0.3°	1.5	2.8°	0.3	2.8 ●	1 '	2
Sum	v _{TH} s				-	3.7	-	-	3.6	_	3.7		2
	.,			5	1.5		1.5	2.25	-	1.4			
Noise Immunity	V _{NL}			10	3 ●	-	3 ●	4.5		2.9 •	-	_v	1
(Any Input)	.,			5	1.4		1.5 °	2.25	-	1.5	-]	i '
(Any Input)	V _{NH}			10	2.9 •	~	3 •	4.5		3 •			L
Output Drive Current	1. N		0.5	5	4.4		3.5	7		2.5		m _A	
N-Channel	IDN		0.5	10	6.9	-	5.5°	11	-	3.9		""	2
P-Channel			4.5	5	-3.1		2.5	-5	_	-1.8		mA	
r - Chamilei	^I D ^P		9.5	10	- 5.6		4.5°	-9	_	-3.2		"""	
Input Current	11					-		10	-		-	pА	3
Diode Test	v _{DF}	100 μA at ea	ch inpu	t or output	-	1.5°	-	-	1.5	-	1.5°	٧	-
Zener Breakdown Voltage	V _{(BR)Z}	1 = 1	00 μΑ		13.3	17.8	13.5	16.5	18	13.7	18.2	v	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A/Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

*Maximum noise-free saturated Bipolar output voltage.

[†]Minimum noise-free saturated Bipolar output voltage.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, C_L = 15 pF, and input rise and fall times = 20 ns, except $t_f \phi$ and $t_f \phi$. Typical Temperature Coefficient for all values of V_{DD} = 0.3%/°C

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	CD404	LIMITS	UNITS	N O T	
	1	V _{DD} (Volts)	Min.	Тур.	Max.		E S
Propagation Delay Time	tPHL,	5		2.2	4.4		
ϕ_1 to y or y+d out	^t PLH	10	-	1.2	2.4	μs	_
Transition Time	tTHL,	5	_	450	800	ns	
Transition Time	^t TLH	10		375	650	115	
Minimum Input-	tWL,	5	-	100	115		
Pulse Width	twH	10	_	50	60	ns	-
Input Pulse	t _r φ,	5		-	15	416	
Rise & Fall Time	t _f φ	10	1		10	μs	
	fφ	3	50 [©]			kHz	1
Maximum Input-Pulse	$f_{m}\phi$	5	4.4	5	_	MHz	
Frequency	f _m ϕ	10	8.5	10	1	IVIT1Z	
	fφ	15	2●	_		MHz	1
Input Capacitance	Cl	Any Input	_	5	-	pF	-

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional tests, all inputs/outputs to truth table.




Fig. 3-Minimum n-channel drain characteristics.




Fig. 4-Minimum p-channel drain characteristics.




Fig. 5 - Typical zener diode characteristics.




Fig. 7 – Typical transition time vs. C_L .




Fig. 6 — Typical propagation delay $(\phi_1 \text{ to y or y+d out) vs. } V_{DD}$




Fig. 8 – Minimum $f_{m\phi}$ vs. V_{DD}

TEST CIRCUITS




Fig. 9 - Quiescent current.

9205-20904





Fig. 10 - Noise immunity.



Monolithic Silicon

CD4046A/...



High-Reliability COS/MOS Micropower Phase-Locked Loop

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- - 2. Edge-controlled memory network with phase-pulse output for lock indication

■ High VCO linearity

RCA-CD4046A "Slash" (/) Series are high-reliability COS/MOS integrated circuit Phase-Locked Loops intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment.

These devices are electrically and mechanically identical with standard COS/MOS CD4046A types described in data bulletin 637 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels — INA, IR, II, IA

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4046A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

The RCA-CD4046A COS/MOS Micropower Phase-Locked Loop (PPL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a

- VCO inhibit control for ON-OFF keying and ultra-low standby power consumption
- Zener diode to assist supply regulation
- Source-follower output of VCO control input (Demod. output)

Applications:

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discriminator
 Tone decoding
- Data synchronization FSK Modems
- Voltage-to-frequency conversion Signal conditioning
- (See companion application note ICAN-6101 for application
 - information and circuit details)




Fig. 1 — COS/MOS phase-locked loop block diagram.

common signal-input amplifier and a common comparator input. A 5.2-V zener diode is provided for supply regulation if necessary. The CD4046A is supplied in a 16-lead dual-in-line ceramic package (CD4046AD), It is also available in chip form (CD4046AH).

VCO Section

The VCO requires one external capacitor C1 and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance ($10^{12}\Omega$) of the VCO simplifies the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULATED OUT-PUT). If this terminal is used, a load resistor (Rg) of 10 k Ω or more should be connected from this terminal to VSS. If unused this terminal should be left open. The VCO can be connected either directly or through frequency dividers to the comparator input of the phase comparators. A full COS/MOS logic swing is available at the output of the VCO and allows direct coupling to COS/MOS frequency dividers such as the RCA-CD4024A,CD4018A,CD4020A,CD4022A, or CD4029A. One or more CD4018A (Presettable Divide-by-N Counter) or CD4029A (Presettable Up/Down Counter), together with the CD4046A (Phase-Locked Loop) can be used to build a micropower low-frequency synthesizer. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

Phase Comparators

The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within COS/MOS logic levels [logic "0" \leq 30% (VDD-VSS), logic "1" \geq 70% (VDD-VSS)]. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input. Phase comparator I is an exclusive-OR network; it operates analagously to an over-driven balanced mixer. To maximize the lock range, the signal- and comparator-input frequencies must have a 50% duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to VDD/2. The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency (f₀).

The frequency range of input signals on which the PLL will lock if it was initially out of lock is defined as the frequency capture range $(2f_c)$.

The frequency range of input signals on which the loop will staylocked if it was initially in lock is defined as the frequency lock range $(2f_L)$. The capture range is \leq the lock range.

With phase comparator I the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal.

One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between 0° and 180°, and is 90° at the center frequency. Fig. 2 shows the typical, triangular, phase-to-output response charac-




Fig.2 — Phase-comparator I characteristics at low-pass filter output.

teristic of phase-comparator I. Typical waveforms for a COS/MOS phase-locked-loop employing phase comparator I in locked condition of f_0 is shown in Fig. 3.

Phase-comparator II is an edge-controlled digital memory network. It consists of four flip-flop stages, control gating, and a three-state output circuit comprising p- and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON they pull the output up to VDD or down to VSS, respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The




Fig.3 — Typical waveforms for COS/MOS phase-locked loop employing phase comparator I in locked condition of f₀.

duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal-input frequency is higher than the comparator-input frequency, the p-type output driver is maintained ON continuously. If the signal-input frequency is lower than the comparator-input frequency, the n-type output driver is maintained ON continuously. If the signal- and comparator-input frequencies are the same, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the signal- and comparator-input frequencies are the same, but the comparator input lags the signal in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference, Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs

are equal in both phase and frequency. At this stable point both p- and n-type output drivers remain OFF and thus the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the p- and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Fig. 4 shows typical waveforms for a COS/MOS PLL employing phase comparator II in a locked condition.




Fig.4 — Typical waveforms for COS/MOS phase-locked loop employing phase comparator II in locked condition.




Fig.5 (a) - Typical VCO power dissipation at center frequency vs R1.




Fig.5 (b) - Typical VCO power dissipation at f_{min} vs R2.




Fig. 5(c) Typical source follower power dissipation vs. R_{S} .

NOTE: To obtain approximate total power dissipation of PLL system for no-signal input P_D (Total) = P_D (f_o) + P_D (f_{MIN}) + P_D (R_S) - Phase Comparator I

PD (Total) = PD (fMIN) - Phase Comparator II

DESIGN INFORMATION

This information is a guide for approximating the values of external components for the CD4046A in a Phase-Locked-Loop system. The selected external components must be within the following ranges:

10 k Ω \leq R1, R2, R_S \leq 1 M Ω C1 \geq 100 pF at V_{DD} \geq 5 V; C1 \geq 50 pF at V_{DD} \geq 10 V

In addition to the given design information refer to Fig. 5 for R1, R2, and C1 component selections.

	USING PHASE	COMPARATOR I	USING PHASE CO	OMPARATOR II		
CHARACTERISTICS	VCO WITHOUT OFFSET R ₂ = ∞	VCO WITH OFFSET	VCO WITHOUT OFFSET R ₂ = ∞	VCO WITH OFFSET		
VCO Frequency	f MAX fo 22tL f MIN VDD/2 VOD VCO INPUT VOLTAGE	MAX MIN VDD/2 VDD VCO INPUT VOLTAGE	MAX TO 10 15 15 VECT INPUT VOLTAGE	fMAX fMN VD/2 VD/2 VD VCO INPUT VOLTAGE 92CS-20012AI		
For No Signal Input	VCO in PLL system will ac	djust to center frequency,fo		system will adjust erating frequency, f _{min}		
Frequency Lock Range,2fL		2 f _L = full VCO 2 f _L = f _{max} -f _m	frequency range nin			
Frequency Capture Range, 2f _C	71 -R3C2C2	$2 f_{C} \approx \frac{1}{\pi} \sqrt{\frac{2\pi f_{L}}{\tau_{1}}}$				
Loop Filter Component Selection	IN R3 OUT R4 C2 92CS-216	For 2 f _C ,see Ref. (2)	fc = fL			
Phase Angle between Signal and Comparator	90 ⁰ at center frequency (180 ⁰ at ends of lock rang	f _O), approximating 0 ^O and ge (2f _L)	Always	0 ⁰ in lock		
Locks on Harmonics of Center Frequency	,	Yes		No		
Signal Input Noise Rejection	F	ligh	ı	_ow		
VCO Component Selection	- Given: f ₀ - Use f ₀ with Fig.5a to determine R1 and C1	$ \begin{array}{lll} - & \text{Given: } f_0 & \text{and } f_L \\ - & \text{Calculate } f_{\text{min}} & \text{from} \\ \text{the equation} \\ f_{\text{min}} &= f_0 - f_L \\ - & \text{Use } f_{\text{min}} & \text{withFig. 5b} \\ \text{to } & \text{determine } R2 & \text{and } C1 \\ - & \text{Calculate} & \frac{f_{\text{max}}}{f_{\text{min}}} \\ f_{\text{from the equation}} & \frac{f_{\text{max}}}{f_{\text{min}}} & \frac{f_0 + f_L}{f_0 - f_L} \\ \hline f_{\text{max}} & \text{with} \\ - & \text{Use } \frac{f_{\text{max}}}{f_{\text{min}}} & \text{with} \\ & \text{Fig.5c to } & \text{determine} \\ & \text{ratio } & \text{R2/R1 to obtain} \\ & \text{R1} \\ \end{array} $	- Given: f _{max} - Calculate f _o from the equation $f_0 = \frac{f_{max}}{2}$ - Use f _o with Fig.5a to determine R1 and C1	- Given: fmin & fmax - Use fmin with Fig.5b to determine R2and C1 - Calculate fmax - Use fmax with Fig.5c to determine ratio R2/R1 to obtain R1		

For further information, see

⁽¹⁾ F. Gardner,"Phase-Lock Techniques" John Wiley and Sons, New York, 1966

⁽²⁾ G. S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.

ELECTRICAL CHARACTERISTICS AT $T_A = 25^{\circ}C$

		TEST					LIMITS			CHARAC
CHARACTERISTIC	SYMBOL	co	TEST INDITION	IS.		CD40	146AD, CD404	IGAK	UNITS	TERISTIC CURVES & TEST
				VO VOLTS	V _{DD} VOLTS	MIN.	TYP.	MAX.		CIRCUITS FIG. NO.
VCO Section		L		102.0	102.0				L	
		As fixe	d oscillato	or only		3	-	15	v	_
Operating Supply Voltage	V _{DD} -V _{SS}	Phase-loc	k-loop o	eration		5		15		
Operating Power		f _o = 10 kHz	R ₁ = 1	мΩ	5		70		1	
Dissipation	PD	R2 = ∞ vo	OIN " V	<u>DD</u>	10	-	600 2400		μW	6a
		R1 = 10 kΩ			5 10	0.25	0.5			
Maximum Operating Frequency	¹ MAX	l .	VCO _{IN} = V _{DD} C1 = 50 pF			U.6 -	1.2	=	MHz	-
Center Frequency and		TOOM TOO					l	L	l	See
Center Frequency and	fo							Design		
Frequency Range	fMAX-	Programmable with e	xternal c	omponent	s R1, R2, ar	nd C1				Info.
		VCO _{IN} = 2.5 V ± 0.3	$VCO_{IN} = 2.5 V \pm 0.3 V, R1 > 10 k\Omega$				1	-	· · · · ·	
Linearity	-	= 5 V \pm 2.5 V, R1 $>$ 400 k Ω			5 10	-	1	_	%	7a,b
		= 7.5 V \pm 5 V, R1 = 1 M Ω			15		1			70,5
Temperature-Frequency Stability:	·	%/°C ∝1			5	-	0.12-0.24	-	1	
No Frequency Offset		R2 = ∞ I·V _{DD}			10 15	-	0.04-0.08	-	l	-
fmin = 0							0.015-0.03		%/°C	
Frequency Offset		a,000~	1		5		0.06-0.12 0.05-0.1	-		_
1 _{MIN} ≠0	-	%/°C∝	f-V _{DD}		10 15		0.05-0.1	_	1	_
Input Resistance of VCOIN (Term 9)	КI				5,10,15	_	1012	_	Ω	_
VCO Output Voltage (Term 4)										
	VOL				5,10,15	-	-	0.01	v	-
Low Level					5	4.99			ł	
High Level	voH	Driving COS Load (e.g.			10	9.99	_	_	ļ	_
	OI.	Phase Compa			15	14.99	-	_		
VCO Output Duty Cycle					5,10,15		50	_	%	
				r	5		75	150		
VCO Output Transition Times	tTHL, tTLH			V _O	10	-	50	100	ns	-
VCO Output Drive Current:	1164			- OL 13	15	-	40	-	 	
				0.5	5	0.43	0.86	-	1	Í
n-Channel (Sink)	I _D N			0.5	10	1.3	2.6		mA	
p-Channel (Source)	I _D P			4.5 9.5	5 10	-0.3 -0.9	-0.6 -1.8	_		-
Source-Follower Output (Demodulated Output):										
Offset Voltage (VCOIN-VDEM)	_	R _S > 10 kΩ			5,10	-	1.5	2.2	v	-
SS. LOUNGE LEGGIN . DEWL				+0.2.4	15		1.5		 	
L'invester.		$VCO_{IN} = 2.5 \pm 0.3 \text{ V}$ $E_S > 50 \text{ k}\Omega$ $= 5 \pm 2.5 \text{ V}$		5 10		0.1 0.6	_	%	_	
Linearity	-	$R_S > 50 \text{ k}\Omega$ = 5 ± 2.5 V = 7.5 ± 5 V			15		0.8	_	1 ~	_
Zener Diode Voltage CD4046AD, CD4046AK	٧z	I _Z = 5	I _Z = 50 μA			4.7	5.2	5.7	v	-
Zener Dynamic Resistance	RZ	l _Z = 1	l mA			-	100	_	Ω	_

ELECTRICAL CHARACTERISTICS AT TA = 25°C

						LIMITS			CHARAC- TERISTIC
CHARACTERISTIC	SYMBOL	TEST CONDITIONS		·	CD40	46AD, CD4	046AK	UNITS	CURVES & TEST CIRCUITS
			V _O VOLTS	V _{DD} VOLTS	MIN. TYP.		MAX.	MAX.	
PHASE COMPARATOR Section	on								
Operating Supply Voltage	I v v L	Amplifier Operation		-	5	ı	15		_
Operating Supply Voltage	V _{DD} -V _{SS}	Comparators only		-	3	-	15		_
Total Quiescent Device Current:									
Term, 14 Open		Term, 15 open		5	-	25	55	l	
	I _L	Term. 5 at V _{DD}		10	<u> </u>	200	410	μΑ	_
Term. 14 at VSS or VDD	"	Terms. 3 & 9 at V _{SS}		5	-	5	15	~	_
	 			10	<u> </u>	25	60		
Term, 14 (SIGNAL IN)				5 10	1	2	-		
Input Impedance	Z ₁₄				0.2	0.4	-	МΩ	-
	 			15	<u> </u>	0.2			ļ
AC-Coupled Signal Input	1 1			5	-	200	400		
Voltage Sensitivity	1			10	-	400	800	m∨	8
				15	 	700	-		
DC-Coupled Signal Input and Comparator Input				5	1.5	2.25	-		1
Voltage Sensitivity:	1 !			10	3	4.5	-		-
Low Level				15	4.5	6.75	-	v	
				5	-	2.75	3.5		1
High Level	1 1		V _O	10	-	5.5	7		-
			VOLTS	15		8.25			
Output Drive Current:	1	Phase Comparator	0.5	5	0.43	0.86	-		-
	1 1	I& II Term. 2 & 13	0.5	10	1.3	2.5	-		-
n-Channel (Sink)	I _D N		0.5	5	0.23	0.47	-	1	_
		Phase Pulses	0.5	10	0.7	1.4			
		Phase Comparator	4.5	5	-0.3	-0.6	-	mA	-
0, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	l	I& II Term. 2 & 13		10	-0.9	1.8	_		
p-Channel (Source)	I _D P	Phase Pulses	4.5	5	-0.08	-0.16	-		-
	1 1	rnase ruises	9.5	10	-0.25	-0.5	-	l	-




Fig. 6(a) — Typical center frequency vs. C1 for R1 = 10 k Ω , 100 k Ω , and 1 M Ω . Lower frequency values are obtainable if larger values of C1 are used.




Fig. 6(b) — Typical frequency offset vs. C1 for R2 = 10 k Ω , 100 k Ω , and 1 M Ω . Lower frequency values are obtainable if larger values of C1 are used.

ELECTRICAL CHARACTERISTICS

							CE	INDICAT			ES		
CHARACTERISTIC	SYMBOL	TES	ST CONDITIONS	v _o	V _{DD}		5°C		5°C	+12		UNITS	NOTES
	l	L		Volts	Volts	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Static													
Total Quiescent Device Current (Term 16 at V _{DD})	1 _L				10	-	10 °	-	10 °	-	200€	μА	1
Quiescent Device Dissipation Per Package (Term 16 at V _{DD})	PD				10	-	100	-	100	-	2000	μW	-
VCO Oscillator Current	lyco	Adjust R ₂ on	-10 µA		10	-21	-31	-20°	-30°	-19	-29	μА	2
	1.000	Term 12 For:	-100 μA		10	-210	-270	−200°	-260°	-190	-250	μА	2
Output Voltage: Low Level	VOL	ł			4.5 15	<u> </u>	0.55		0.5°		0.25	· ·	1
					4.5	3 96*	-	4.0			0.23		
High-Level	VOH				15	- 3 50		14.5	-	14.7	-	· ·	1
Threshold Voltage:													
n-Channel	V _{TH} N	I _D = -10 μA			10	-7.5°	-	7.8°	_	-7.8°		v	2
p-Channel	V _{TH} P	I _D = 10 μA			10	7.5°	-	7.8●	-	7.8°		•	-
Output Drive Current: n-Channel:	A			A	4								
Out (Term 4)	l i							1.3	-		-		
VCO C1 (Term 6)	1	<u> </u>			!!	- -	-	1.9		-	-	ł	l
C1 (Term 7) R ₂ to V _{SS} Term 12	i			0.5	10	<u> </u>	-	5,0				mA	2
Phase Comp. I Out (Term 2)	DN			1	Ιï	<u> </u>		1.3			-		-
Out (Torm 13)	11					1.6*	-	1.3	-	1.1*			1
Phase Comp.II Phase (Term 1) Pulses	1			V	4	-	-	0.7	-	-	-	1	
p-Channel;	Ι Δ			A .	A								
VCO Out (Term 4)	1 🕈			1 4	1		-	-0.9°	-	-	-	i	l
Phase Comp. I Out (Term 2)	I _D P			1.				-0.9°	-	-		mA.	2
Phase Comp.II Out (Term 13)	1			9.5	10	-1.1°	-	-0.9°	-	0.7	-	l	
Phase (Term 1)	4			4	4	-	-	-0.65°	-	-	-		
Zener Diode Voltage	vz	V _{SS} = Ground,	50 μA into Term 15	-	-		-	4.7°	5.7°	-		٧	2
Diode Test	٧ _F	100 μA at each	input or output	-	-	-	1.5°	-	1.5	_	1.5°	·	
Dynamic													
Phase Comp. No. 1 Output Voltage		Input Signal Vo f = 10 kHz, See	oltage (Term 14) = 400 mV Fig. 7	-	5	-	-	2.4	2.6°	-	-	v	2
Phase Comp. No. 1 Output Voltage		Input Signal Ve f = 10 kHz, See	oltage (Term 14) = 800 mV Fig. 7	-	10	-	-	4.8°	5.2°	-	-	v	2

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.




Fig. 6(c) - Typical f max./fmin. vs. R2/R1.





Fig. 7 - Test circuit for Phase Comparator I Output voltage.



High-Reliability Slash(/) Series CD4047A/...



High-Reliability COS/MOS Low-Power Monostable/Astable Multivibrator

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- Low power consumption: special COS/MOS oscillator configuration
- Monostable (one-shot) or astable (free-running) operation
- True and complemented buffered outputs
- Only one external R and C required

Monostable Multivibrator Features:

■ Positive- or negative-edge trigger

Output pulse width independent of trigger pulse duration

RCA CD4047A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment.

RCA CD4047A consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action having retriggering and external counting options.

Inputs include +Trigger, -Trigger, Astable, Astable, Retrigger, and External Reset. Buffered outputs are Q, \overline{Q} , and Oscillator. In all modes of operation an external capacitor must be connected between C-Timing and RC-Common terminals, and an external resistor must be connected between the R-Timing and RC-Common terminals.

Astable operation is enabled by a high level on the Astable input. The period of the square wave at the Q and \overline{Q} outputs in this mode of operation is a function of the external components employed. "True" input pulses on the Astable input or "Complement" pulses on the Astable input allow the circuit to be used as a gatable multivibrator. An output whose period is half of that which appears at the Q terminal is available at the Oscillator Output terminal, However, a 50% duty cycle is not guaranteed at this output. A high level should be applied to the external reset whenever VDD power is applied or removed.

In the monostable mode positive-edge triggering is accomplished by application of a leading-edge pulse to the "+Trigger" input and a low level to the "-Trigger" input. For negative-edge triggering a trailing-edge pulse is applied to the "-Trigger" and a high level is applied to the "+Trigger". Input pulses may be of any duration relative to the output pulse. The multivibrator can be retriggered (on the leading edge only) by applying a common pulse to both the "Retrigger" and "+Trigger" inputs. In this mode the output

- Retriggerable option for pulse width expansion
- Long pulse widths possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching

Astable Multivibrator Features:

- Free-running or gatable operating modes
- 50% duty cycle
- Oscillator output available
- Good astable frequency stability:

frequency deviation = ±2% + 0.03%/°C @ 100 kHz*

= ±0.5% + 0.015%/°C @ 10 kHz*

COS/MOS Features:

- Microwatt quiescent power dissipation: 0.5 μW (typ.)
- High noise immunity: 45% of supply voltage (typ.)
- Wide operating-temperature range: -55°C to +125°C

Applications:

Digital equipment where low-power dissipation and/or high noise immunity are primary design requirements:

- Frequency discriminators Envelope detection
- Timing circuits
- Frequency multiplication
- Time-delay applications
- Frequency division
- * Circuits "trimmed" to frequency; $V_{DD} = 10 \text{ V } \pm 10\%$.

pulse remains "high" as long as the input pulse period is shorter than the period determined by the RC components.

An external countdown option can be implemented by coupling "Q" to an external "N" counter (e.g. CD4017A) and resetting the counter with the trigger pulse. The counter output pulse is fed back to the Astable input and has a duration equal to N times the period of the multivibrator.

A high level on the External Reset input assures no output pulse during an "ON" power condition. This input can also be activated to terminate the output pulse at any time.

These devices are electrically and mechanically identical with standard COS/MOS CD4047A types described in data bulletin 623 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4047A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage Temperature Range	-65 to +150 °C
Operating-Temperature Range	-55 to +125 °C
DC Supply-Voltage Range:	
(V _{DD} – V _{SS})	-0.5 to +15 V
Device Dissipation (Per Package)	200 mW
All Inputs†	$V_{SS} \leq V_{I} \leq V_{DD}$
Recommended	
DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15 V
Recommended	
Input-Voltage Swing	$V_{ m DD}$ to $V_{ m SS}$

[†] Special input protection circuit permits terminal 3 voltage to exceed V_{DD} or V_{SS} by as much as 15 volts,




Fig.1 - CD4047A logic block diagram.

CD4047A FUNCTIONAL TERMINAL CONNECTIONS NOTE: IN ALL CASES EXTERNAL RESISTOR BETWEEN TERMINALS 2 AND 3A EXTERNAL CAPACITOR BETWEEN TERMINALS 1 AND 3A

	TERM	IINAL CONNEC	TIONS		OUTPUT PERIOD
FUNCTION	TO V _{DD}	TO V _{SS}	INPUT PULSE TO	OUTPUT PULSE FROM	OR PULSE WIDTH
Astable Multivibrator:					
Free Running	4, 5, 6, 14	7, 8, 9, 12		10, 11, 13	t _A (10,11)=4.40 RC
True Gating	4, 6, 14	7, 8, 9, 12	5	10, 11, 13	t _A (13)=2.20 RC
Complement Gating	6, 14	5, 7, 8, 9, 12	4	10, 11, 13	ід(13)-2.20 hC
Monostable Multivibrator:					
Positive-Edge Trigger	4, 14	5, 6, 7, 9, 12	8	10, 11	
Negative-Edge Trigger	4, 8, 14	5, 7, 9, 12	6	10, 11	. (40.44) 0.40.50
Retriggerable	4, 14	5, 6, 7, 9	8, 12	10, 11	t _M (10,11)=2.48 RC
External Countdown*	14	5, 6, 7, 8, 9, 12		10, 11	

^{*} Input Pulse to Reset of External Counting Chip
External Counting Chip Output To Terminal 4




Fig.2 - CD4047A logic diagram.

[▲] See Text.

STATIC ELECTRICAL CHARACTERISTICS (All Inputs . . . $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

							LIMI	TS						CHARAC-	
CHARACTERISTIC	SYMBOL	CONDI				CD4	047AD,0	D404	7AK				UNITS	TERISTIC	N O
ONAHAOT E III OTTO	0.111100	v _o	V _{DD}		-55°C			25°C			125°C			& TEST	Τ
		Volts	Volts	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.		CIRCUITS Fig. No.	E S
Quiescent Device			5	_	_	5	-	0,5	5	-		300		20	
Current	L		10	_	_	10 [•]	1	1	10°	-	ı	200°	μΑ	-	1
Quiescent Device			5	-	_	25	_	2.5	25	-	-	1500			
Dissipation/Package	P _D		10	1	_	100	-	10	100	1	-	2000	μW	-	_
			3	-		0.55°			0.5°	_	1	-			
Output Voltage:	W		5	-		0.01		0	0.01		_	0.05	V	_	1
Low-Level	V _{OL}		10			0,01	_	0	0.01			0.05	٠	_	'
			15			_		<u> </u>	0.5	-	-	0.55°			
			3	2.25°			2.3°			_					
High-Level	V _{ОН}		5	4.99			4.99	5		4.95			V		1
711g11120701	*OH		10	9.99		-	9.99	10		9.95		-	ľ		Ι΄.
			15	-			14.5°	_		14.45°					
Threshold Voltage: N-Channel	v _{TH} N	I _D = -1	0 μΑ	−0.7 •	-1.7	_3 • ·	-0.7 °	-1.5	-3•	-0.3°	-1.3	-3•			2
P-Channel	V _{TH} P	I _D = 10	μА	0.7•	1.7	3•	0.7*	1,5	3 •	0.3*	1.3	3°	1 °		_
Noise Immunity	V _{NL}	8.0	5	1.5			1.5°	2.25	_	1.4	_	_	v		
(Any input)	VNL	1.0	10	3 °	-		3.	4.5		2.9	_		L	21	1
For Definition, see Appendix in	V	4.2	5	1.4	_	_	1.5	2.25		1.5	_	_	v		'
SSD-207	V _{NH}	9.0	10	2.9 °			3 °	4.5	_	3 °		_			
Output Drive Current: (Ω and $\overline{\Omega}$)		0.5	5	0.5	_	_	0.4°	0.8	_	0,28	_	_			
N-Channel	1 ^D N	0,5	10	1.25	_	_	1.	2	_	0.7	_	_	mA	3,4	
		4,5	5	-0.5	_	_	-0.4°	-0.8	-	-0.28	_	_			2
P-Channel	I _D P	9.5	10	-1.25	_	_	-1°	-2	-	-0.7	_	_	mA	5,6	
(OSCILLATOR)		0.5	5	_	_	_	0.8	_	_	_	_	_			
N-Channel	IDN	0.5	10	_	_	_	2	-	_	-	_	_	1 -	-	
		4.5	5	-	_	-	-0.8	_	_	_	_	_			-
P-Channel	I _D P	9.5	10	_	_	_	-2	_	_	_	_	_	-	-	
Diode Test 100 μΑ Test Pin	V _{DF}			-	-	1.5	-	-	1.5°	-	_	1,5°	v	-	3
Input Current	1,			-	_	-	_	10	_	_	-	_	pА	-	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102C"High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

For Threshold Voltage Test Circuits, Operating and Biased Life Test Circuits, Output Drive Current Test Circuits, and for Operating Considerations, see Appendix

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{A}$ = 25°C, C $_{L}$ = 15 pF Typical Temperature Coefficient for all values of V $_{DD}$ = 0.3%/°C

					LIMIT	S		CHARAC-	
					CD4047	۸K		TERISTIC CURVES	N O
CHARACTERISTIC	SYMBOL	TEST COND	OITIONS		CD4047		UNITS	& TEST	T
			v_{DD}					CIRCUITS	E
			(Volts)	Min.	Тур.	Max.		Fig. No.	S
Propagation Delay Time:			_						
Astable, Astable			5		200	400		_	_
to Osc. Out			10		100	200			
Astable, Astable			5	_	550	900		_	1
to Q, $\overline{\mathbb{Q}}$			10		250	500 [©]			_ '
+Trigger, -Trigger			5	_	700	1200		7	1
to Q, $\overline{\Omega}$			10	_	300	600●	ns	′	'
+Trigger, Retrigger	tPHL		5	-	300	600			
to Q, $\overline{\Omega}$	^t PLH		10	_	175	300		- '	-
External Reset			5	_	300	600			
to Q, $\overline{\Omega}$			10	_	125	250			
Transition Time:			5	_	75	125			
a, ā			10	-	45	75		8	-
0 - 0 -	tTHL,		5	_	75	150	ns		
Osc. Out	^t TLH		10	_	45	100			_
Minimum Input Pulse	t _{WL} ,		5		500	1000			
Duration (Any input)	t _{WH}		10	-	200	400	ns	_	_
+Trigger, Retrigger	t _r ,		5	_	_	15			
Rise & Fall Time	t _f		10	_	-	5	μs	_	_
Average Input Capacitance	Cl	Any input	-	_	5	_	pF	-	_

Note 1: Test is a one input, one output only.

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.




Fig.3 – Typical n-channel drain characteristics for Q and \overline{Q} buffers.




Fig.4 – Minimum n-channel drain characteristics for Q and \overline{Q} buffers.




Fig.5 — Typical p-channel drain characteristics for Q and \overline{Q} buffers,




Fig. 7 — Typical low-to-high level propagation delay time vs. load capacitance for Q and \overline{Q} buffers,




Fig.8 – Typical transition time vs. load capacitance for Q and \vec{Q} buffers.




Fig. 6 — Minimum p-channel drain characteristics \overline{Q} for \overline{Q} and $\overline{\overline{Q}}$ buffers,

I. Astable Mode Design Information

A. Unit-to-Unit Transfer-Voltage Variations

The following analysis presents worst-case variations from unit-to-unit as a function of transfer-voltage (VTR) shift (33%–67% VDD) for free-running (astable) operation.



Fig.9 - Astable mode waveforms.

$$\begin{aligned} t_1 &= -RC \ln \frac{V_{TR}}{V_{DD} + V_{TR}} \\ t_2 &= -RC \ln \frac{V_{DD} - V_{TR}}{2V_{DD} - V_{TR}} \\ t_A &= 2 (t_1 + t_2) \\ &= -2 RC \ln \frac{(V_{TR}) (V_{DD} - V_{TR})}{(V_{DD} + V_{TR}) (2V_{DD} - V_{TR})} \end{aligned}$$

thus if $\boxed{t_A = 4.40 \text{ RC}}$ is used, the maximum variation will be (+5.0%, -0.0%).

B. Variations Due to VDD and Temperature Changes

In addition to variations from unit-to-unit, the astable period may vary as a function of frequency with respect to V_{DD} and temperature. Typical variations are presented in graphical form in Figs. 10 to 20 with 10 V as reference for voltage variation curves and 25°C as reference for temperature variation curves.

II. Monostable Mode Design Information

The following analysis presents worst-case variations from unit-to-unit as a function of transfer-voltage (VTR) shift (33% - 67% VDD) for one-shot (monostable) operation.




Fig.21 - Monostable waveforms.

$$t_{11}' = -RC \ln \frac{V_{TR}}{2V_{DD}}$$
 $t_{M} = (t_{1}' + t_{2})$
 $t_{M} = -RC \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(2V_{DD} - V_{TD})(2V_{DD})}$

where t_M : Monostable mode pulse width. Values for t_M are as follows:

Note:

In the astable mode, the first positive half cycle has a duration of $T_{M_{\odot}}$ succeeding durations are $t_{A}/2$.

In addition to variations from unit to unit, the monostable pulse width may vary as a function of frequency with respect to VDD and temperature. These variations are presented in graphical form in Figs.10 to 14 with 10 V as reference for voltage variation curves and $2\bar{5}^{\circ}\text{C}$ as reference for temperature variation curves.




Fig. 10 — Typical Q-and \overline{Q} -pulse-width accuracy vs. Q and \overline{Q} pulse width for a variation of \pm 10% from value indicated,




Fig.11 — Typical Q-and- \overline{Q} -pulse-width accuracy vs. supply voltage (t_{M} = 15, 60, 120 μ s).




Fig. 12 — Typical Q-and- $\overline{\text{O}}$ -pulse-width accuracy vs. supply voltage (t_M \geqslant 100 ms).




Fig. 13 — Typical Q-and-Q-pulse-width accuracy vs. temperature (high frequency).




Fig. 14 — Typical Q-and-Q-pulse-width accuracy range vs. temperature.

III. Retrigger Mode Operation



Fig. 15 - Retrigger-mode waveforms.

after the termination of the last retrigger pulse. tD is variable because tRE (Q OUTPUT) terminates after the second positive edge of the oscillator output appears at flip-flop 4 (see Fig.2).

IV. External Counter Option

Time t_M can be extended by any amount with the use of external counting circuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig.29. The pulse duration at the output is

$$t_{ext} = (N - 1)(t_A) + (t_M + t_A/2)$$

where t_{ext} = pulse duration of the circuitry, and N is the number of counts used.




Fig.16 – Implementation of external counter option.

V. Timing-Component Limitations

The capacitor used in the circuit should be non-polarized and have low leakage (i. e. the parallel resistance of the capacitor should be an order of magnitude greater than the external resistor used). There is no upper or lower limit for either R or C value to maintain oscillation.

However, in consideration of accuracy, C must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account). R must be much larger than the COS/MOS "ON" resistance in series with it, which typically is hundreds of ohms. In addition, with very large values of R, some short-term instability with respect to time may be noted.

The recommended values for these components to maintain agreement with previously calculated formulas without trimming should be:

C ≥ 100 pF, up to any practical value, for astable modes;

 $C \ge 1000$ pF, up to any practical value for monostable modes.

10 K
$$\Omega \le R \le 1 M\Omega$$
.

VI. Power Consumption

In the standby mode (Monostable or Astable), power dissipation will be a function of leakage current in the circuit, as shown in the static electrical characteristics. For dynamic operation, the power needed to charge the external timing capacitor C is given by the following formulae:

Astable Mode: $P = 2CV^2f$, (Output at terminal No. 13) $P = 4CV^2f$, (Output at terminal Nos. 10 and 11)

Monostable Mode:
$$P = \frac{(2.9CV^2) \text{ (Duty Cycle)}}{T}$$

(Output at terminal Nos. 10 and 11)

The circuit is designed so that most of the total power is consumed in the external components. In practice, the lower the values of frequency and voltage used, the closer the actual power dissipation will be to the calculated value.

Because the power dissipation does not depend on R, a design for minimum power dissipation would be a small value of C. The value of R would depend on the desired period (within the limitations discussed above). See Figs. 30–32 for typical power consumption in astable mode.




Fig. 18 – Power dissipation vs. output frequency $(V_{DD} = 10 \text{ V}).$




Fig.20 - Quiescent device current.




Fig.17 — Power dissipation vs. output frequency $(V_{DD} = 5 V)$.




Fig. 19 — Power dissipation vs. output frequency $(V_{DD} = 15 \text{ V}).$





Fig.21 - Noise immunity.



Monolithic Silicon

High-Reliability Slash(/) Series CD4048A/...



High-Reliability COS/MOS Multi-Function Expandable 8-Input Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features

- Medium-power TTL drive capability
- Three-state output
- High-current source and sink capability 9 mA (typ.) @ $V_{DS} = 0.5 \text{ V}$, $V_{DD} = 10 \text{ V}$
- Many logic functions available in one package

Applications:

- Selection of up to 8 logic functions
- Digital control of logic
- General-purpose gating logic
 - -Decoding
 - -Encoding

RCA CD4048A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment. The CD4048A is an 8-input gate having four control inputs. Three binary control inputs Ka, Kb, and Kc — provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR, and AND/NOR.

A fourth control input — Kd — provides the user with 3-state outputs. When control input Kd is "high" the output is either a logic 1 or a logic 0 depending on the input states. When control input Kd is "low", the output is an open circuit. This feature enables the user to connect this device to common bus line. In addition to the eight input lines, an EXPAND input is provided that permits the user to increase

the number of inputs to one CD4048A, (see Fig. 2). For example, two CD4048A's can be cascaded to provide a 16-input multifunction gate. When the EXPAND input is not used, it should be connected to V_{CS} .

These devices are electrically and mechanically identical with standard COS/MOS CD4048A types described in data bulletin 636 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.


The packaged types can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.




















Fig. 1-Basic logic configurations.

oC

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4048A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Storage-Temperature Range	-65 to +150 °C	DC Supply-Voltage (V _{DD} - V _{SS})	3 to 15
Operating-Temperature Range		Recommended	
DC Supply-Voltage Range:		Input-Voltage Swing	$V_{ m DD}$ to $V_{ m SS}$
(V _{DD} – V _{SS})	-0.5 to +15 V	Lead Temperature (During Soldering)	
Device Dissipation (Per Package)		At distance 1/16" ± 1/32"	
All Inputs	$v_{SS} < v_I < v_{DD}$	$(1.59 \pm 0.79 \text{ mm}) \text{ from case}$	
Recommended		for 10 s max	+265




Fig. 2-Logic diagram and truth table.


STATIC ELECTRICAL CHARACTERISTICS (All Inputs ... $V_{SS} \le V_I \le V_{DD}$) Recommended DC Supply Voltage 3 to 15 V

								LIMITS					N
CHARACTERISTIC	SYMBOL		EST DITION	ıs			CD4048	AD, CD40	048AK			UNITS	
			v _o	VDD	-59	oC.		25°C		125	oC.	}	E S
			Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		3
Quiescent Device				5		1	-	0.005	1		60	μА	1
Current	'L	'L		10	-	2●	-	0.01	2●	-	40°	μΑ.	
Quiescent Device	PD			5	_	5	1	0.025	5	-	300	μW	
Dissipation/Package	טי			10	_	20	_	0.05	20	_	400	μ.,	
Output Voltage	VOL			3		0.55°			0.5 ^e	-		l v	,
Low-Level	VOL.			5		0.01		0	0.01	_	0.05] `	•
				10		0.01		0	0.01	-	0.05		
				15		_	_		0.5 [©]	-	0.55 ^e		
	v _{oh}			3	2.25 ^e	-	2.3●	-	-	ı	-	v	1
High-Level	VOH			5	4.99		4.99	5	-	4.95	-]	'
				10	9.99	_	9.99	10	-	9.95	_		
				15	-	_	14.5°	-	_	14.45°	-	1	
Threshold Voltage:				•									
N-Channel	V _{TH} N		-20 μ		-0.7 [●]	-3●	-0.7●	-1.5	-3 ●	-0.3 ●	-3 ●		2
P-Channel	V _{TH} P	l _D =	20 µA		0.7●	3●	0.7°	1.5	3●	0.3	3●		
Noise Immunity (Any Input)	VNL		4.2	5	1.5		1.5°	2.25	-	1.4		l v l	
			9	10	3●		3●	4.5		2.9●			
For Definition,	V _{NH}		0.8	5	1,4		1.5°	2.25		1.5		_v	1
See Appendix SSD-207	INIT		1	10	2.9 [•]	-	3●	4.5	-	3●	-		
Output Drive Current:			0.4	4.5	2	-	1.6●	3.2	-	1.1	-	mA	2
N-Channel	IDN		0.5	10	5.6	-	4.5●	9	-	3.1	-		2
P-Channel	I _D P		4.6	5	-2	-	-1.6 [●]	-3.2	-	-1.1		mA	2
r-Channel	'Dr		9.5	10	-5.6	_	-4.5 [●]	-9		-3.1	_		
High and Low	LNIB		0	3	-	_	0.28 [®]	_	-	_	-	μА	2
Voltage Current Test	I _D N, I _D P		0	15	_	-	1.7●	-	-	-	-	μΑ	2
Diode Test, 100 μA Test Pin	V _{DF}				_	1.5°	_	_	1.5°	_	1.5°	٧	3
Input Current	11				_	_	_	10	_	_	_	pΑ	_

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or one output only.



Input Conditions For Leakage Measurements:

													EXP
(1)	0 1 0 1	0	0	0	0	0	0	0	0	0	0	0	0
(2)	1	0	0	0	0	1	1	1	0	0	0	0	0
(3)	0	1	1	1	1	0	0	0	1	1	1	1	1
(4)	1	1	1	1	1	1	1	1	1	1	1	1	1

Fig. 3-Quiescent device current.

92CS-22259

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ and $C_L = 15$ pF and 50 pF

Typical Temperature Coefficient for all values of V_{DD} = 0.3%/°C

C_L = 15 pF

CHARACTERISTIC	SYMBOL		EST DITIONS V _{DD} (Volts)	- 0	LIMITS CD4048AE CD4048AE		UNITS	N O T E S
		<u> </u>	(Volts)	Min.	Тур.	Max.*		
	t _{PLH} ,		5		750	1300	i	
Propagation Delay Time	t _{PHL}	İ	10	-	225	400 [©]	ns	1
Transition Time:			5	_	90	140		
High-to-Low Level	^t THL	1	10	-	30	50 [©]	ns	1
Louiso High Lough			5	-	130	250		1
Low-to-High Level	^t TLH		10	-	40	60 [©]	ns	'
Input Capacitance	C _I	Any Input		-	5	-	pF	_
C _L = 50 pF								
Propagation Delay Time	t _{PLH} ,	1	5	-	775	1350	ns	
Tropagation Delay Time	^t PHL		10	-	240	430	'''	_
Transition Time:			5	-	105	170		
High-to-Low Level	^t THL		10	-	40	70	ns	_
Low-to-High Level			5		145	280	ns	
Low-to-riigh Level	^t TLH		10	-	50	80	115	_
Input Capacitance	C _I	Any Input		_	5	-	pF	-

^{*}Max. Limits represent worst-case limits for worst-case modes of operation shown in test circuits in Appendix.

Limits with black dot (*) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

NOTE 1: Test is a one input one output only.




Fig. 4—Typical power dissipation as a function of input frequency.




Fig. 5— Minimum n-channel drain characteristics.




Fig. 6-Minimum p-channel drain characteristics.




Fig. 7— Typical propagation delay time as a function of load capacitance.




Fig. 8— Typical low-to-high level transition time as a function of load capacitance.




Fig. 9—Typical high-to-low level transition time as a function of load capacitance.





Fig. 10-Noise immunity test circuit.



Monolithic Silicon

High-Reliability Slash(/) Series CD4049A/... CD4050A/...



High-Reliability COS/MOS Hex Buffer/Converters

CD4049A—INVERTING TYPE CD4050A—NON-INVERTING TYPE

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Direct Drive to 2 TTL Loads at 5 V,
 COS/MOS to V_{CC} = 5 V, V_{OL} ≤ 0.4 V, I_DN ≥ 3 mA
 COS/MOS
- High Source and Sink Current Capability
- General COS/MOS Characteristics

Applications:

- COS/MOS to DTL/TTL Hex Converter
- COS/MOS Current "Sink" or "Source" Driver
- COS/MOS High-to-Low Logic-Level
 Converter

RCA CD4049A and CD4050A "Slash" (/) Series are high-reliability COS/MOS integrated circuits intended for a wide variety of logic function configurations in aerospace, military, and critical industrial equipment.

The CD4049A and CD4050A are inverting and non-inverting hex buffers, respectively, and feature logic-level conversion using only one supply voltage (VCC). The input-signal high level (VIH) can exceed the VCC supply voltage when these devices are used for logic-level conversions. These devices are intended for use as COS/MOS to DTL/TTL converters and can drive directly two DTL/TTL loads. (VCC = 5 V, VOL \leq 0.4 V, and IDN \geq 3 mA.)

Table 1 shows the range of voltage-supply levels that can be utilized for such logic level conversions. Conversion to logic-levels greater than +6 V is permitted provided that VCC & VIH. At 15 V the maximum allowable load capacitance is 5000 pF.

The CD4049A and CD4050A are designated as replacements for CD4009A and CD4010A, respectively. Because the CD4049A and CD4050A require only one power supply, they are preferred over the CD4009A and CD4010A and should be used in place of the CD4009A and CD4010A in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049A and CD4010A respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. 16 is not connected internally on the CD4049A or CD4050A, therefore, connection to this terminal is of no consequence to circuit operation.

For simple logic-inversion applications it is more economical to use the CD4069B Hex Inverter scheduled for announcement in early 1974.

These devices are electrically and mechanically identical with standard COS/MOS CD4049A and CD4050A types described in data bulletin 599 and DATABOOK SSD-203 Series, but

TABLE I

FUNCTION	COS/MOS VOLTAGE RANGE (INPUT)	DTL/TTL VOLTAGE RANGE (OUTPUT)	POWER SUPPLY RANGE (V _{CC})
HEX LEVEL SHIFTER	3-15 V	3-6 V	3-6 V
HEX INVERTER HEX BUFFER	3–15 V	3–15 V	3–15 V




Fig. 1-a) Schematic diagram of CD4049A, 1 of 6 identical units; b) Schematic diagram of CD4050A, 1 of 6 identical units.

are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. In addition to the RCA high-reliability "Slash" (/) Series, RCA will offer these circuits screened to MIL-M-38510.


RCA Designation	MIL-M-38510 Designation
CD4049A	MIL-M-38510/05503
CD4050A	MIL-M-38510/05504

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883

Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4049A and CD4050A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).






Fig. 2-Min. & max. voltage transfer characteristics of CD4049A.




Fig. 3-Min. & max. voltage transfer characteristics of CD4050A.




Fig. 4-Min. & max. voltage transfer characteristics for CD4049A.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL		ST	ıs				LIMIT 49AD, 50AD,	CD404			UNITS	CHARAC- TERISTIC CURVES	NOTES
		CON	Vo	Vcc		5°C	1	25°C		125	°C		& TEST CIRCUITS	1
				Volts		Max.	Min.	Typ.	Max.	Min.	Max.		Fig. No.	
Quiescent Device Current	ال	V _{IH} =		5 15	-	0.3 0.5•	-	0.01	0.3 0.5•	_	20 10*	μΑ	17	1
Quiescent Device Dissipation Package	PD	V _{IH} =		5 15	-	1.5 5	_	0.05 0.1	1.5 5	-	100 100	μw		
Output Voltage Low-Level	v _{OL}			3 5 10	-	0.2• 0.01 0.01	-	- 0 0	0.6. 0.01 0.01	-	- 0.05 0.05	v	2–7	
FOM-Fedel				15	2.8•	=	2.2.		0.6.	_	0.7•		v	
High-Level	V _{ОН}			5 10 15	4.99 9.99 —		4.99 9.99 14.4•	5 10 –	=	4.95 9.95 14.3•	Ξ	٧		
Threshold Voltage N-Channel	V _{TH} N	ID = -			-0.7•	-3.	-0.7•	-1.5	-3.	-0.3•	-3•	v		2
P-Channel	VTHP	1 _D = 10	0μΑ		0.7.	3.	0.7 •	1.5	3.	0.3∙	3.			
Noise Immunity (All Inputs) CD4049A		V _{OH} ³		5	1		1.	2.25		0.9	_			
	V _{NL}	V _{OH} ⁼ 7.2 V V _{OL} ⁼		10	2.	_	2.	4.5		1.9 •	-			
CD4050A		0.95 V	<u>'</u>	5	1.5		1.5•	2.25		1.4				
		2.9 V		10	3.		3.	4.5		2.9 •		v .	18	1
CD4050A		7.2 V		10	2.9.		3.	4.5	-	з.				
	V _{NH}	3.6 V		5	1.4		1.5•	2.25		1.5				
CD4049A For Definition,		2.9 V		10	2.9•		3.	4.5	-	3.	. –			
See Appendix SSD-207		0.95 V		5	1.4	-	1.5•	2.25	-	1.5	-			
Output Drive Current			0.4	4.5	3.3		2.6.	5.2	_	1.8	_			
N-Channel	IDN		0.4	5	3.75	_	3.0•	6		2.1				
D Ob			0.5	10	10		8•	16	-	5.6	_	mA	8,9	2
P-Channel	I _D P		4.5 2.5	5	-0.62 -1.85	_	-0.5a			-0.35 -0.9				
Diode Test 100 μA	V _{DF}		9.5	10	-1.85	1.5•	-1.25 _e	-2.5	1.5•	-0.9 -	1.5.			
Input Current	Ч	V _{IH} =			-	-	-	10	-	-	-	pA		

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table. Note 3: Test on all inputs and outputs.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $C_L = 15$ pF, and input rise and fall times = 20 ns Typical Temperature Coefficient for all values of $V_{CC} = 0.3\%$ °C. (See Appendix for Waveforms)

				LIMITS				CHARAC-				
CHARACTERISTICS	SYMBOL	TEST CONDITIONS		CD4049AD CD4049AK		AD CD4050AD UNITS CUR AK CD4050AK & TE					& TEST	NOTES
			(Volts)	Min.	Тур.	Max.	Min.	Тур.	Max.		CIRCUITS Fig. No.	
Propagation Delay Time: High-to-Low Level	tPHL_	VIH = VCC	5 10	-	15 10	55 30•	_	55 25	110 55•	ns	10,11	_
Low-to-High Level	tPLH	V _{IH} = V _{CC}	5 10	1 1	50 25	80 55•	1 1	90 40	140 85•	ns	12,13	1
Transition Time: High-to-Low Level	^t THL	VIH = VCC	5 10	-	20 16	45 40•	1 1	20 16	45 40•	ns	14	1
Low-to-High Level	^t TLH	V _{IH} = V _{CC}	5 10	1 1	50 30	100 60•	1 1	50 30	100 60•	ns	15	•
Input Capacitance	CI	Any Input		-	5		_	5	-	pF	-	_

NOTE 1: Test is a one-input, one-output only.

Limits with black dot (•) designate 100% testing. Refer to RIC-102B "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.




Fig. 5-Min. & max. voltage transfer characteristics for CD4050A.




Fig. 7—Typ. voltage transfer characteristics as a function of temperature for CD4050A.




Fig. 6—Typ. voltage transfer characteristics as a function of temperature for CD4049A.




Fig. 8—Typ. & min. n-channel drain characteristics as a function of gate-to-source voltage (VGS) for CD4049A, CD4050A.




Fig. 9-Typ. & min. P-channel drain characteristics as a function of gate-to-source voltage (V_{GS}) for CD4049A, CD4050A.




Fig. 11–Typ. high-to-low level propagation delay time vs. C_L for CD4050A.




Fig. 13-Typ. low-to-high level propagation delay time vs. C_L for CD4050A.




Fig. 10-Typ. high-to-low level propagation delay time vs. C_L for CD4049A.




Fig. 12—Typ. low-to-high level propagation delay time vs. C_L for CD4049A.




Fig. 14-Typ. high-to-low level transition time vs. C_L for CD4049A, CD4050A.




Fig. 15—Typ. low-to-high level transistion time vs C_L for CD4049A, CD4050A.




Fig. 16-Typ. dissipation characteristics for CD4049A, CD4050A.




Fig. 17-Quiescent device current test circuit.




Fig. 18-Noise immunity test circuits.




Fig. 19—Typ. power dissipation vs. transition time per inverter CD4049A.





Fig. 20—Typ. power dissipation vs. transition time per inverter CD4050A.



Digital Integrated Circuits

Monolithic Silicon

High-Reliability Slash (/) Series CD4057A/...



High-Reliability COS/MOS LSI 4-Bit Arithmetic Logic Unit

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- LSI Complexity on a Single Chip
- 16-Instruction Capability
 -Add. Subtract. Count
 - -AND, OR, Exclusive-OR
 - -Right, Left, or Cyclic Shifts

- Bidirectional Data Busses
- Instruction Decoding on Chip
- Fully Static Operation
- Single-Phase Clocking

RCA-CD4057A Slash (/) Series is a low-power arithmetic logic unit (ALU) designed for use in LSI computers. An arithmetic system of virtually any size can be constructed by wiring together a number of CD4057A ALU's. The CD4057A provides 4-bit arithmetic operations, time sharing of data terminals, and full functional decoding for all control lines. The distributed control system of this device provides great flexibility in system designs by allowing hard-wired connection of N units in 4N unique combinations. Four control lines provide 16 instructions which include Addition, Subtraction, Bidirectional and Cycle Shifts, Up-Down Counting, AND, OR, and Exclusive-OR logic operations.

Two mode control lines allow the CD4057A to function as any 4-bit section of a larger arithmetic unit by controlling the bidirectional serial transfer of data to adjacent arithmetic arrays. By means of three "Conditional Control" lines Overflow, All Zeros, and Negative State conditions may be detected and used to establish a conditional operation. Predetermined operation of the CD4057A on a conditional basis allows greater ALU flexibility. Although especially applicable as a parallel arithmetic unit, the CD4057A also finds use in virtually any application requiring one or more of its 16 basic instructions. The CD4057A is supplied in a hermetically sealed 28-lead dual-in-line ceramic package (CD4057AD), in a flat-pack (CD4057AK), and in chip form (CD4057AH).

These devices are electrically and mechanically identical with standard COS/MOS CD4057A types described in data bulletin 635 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

- Easily Expandable to 8, 12, 16, . . . Bit Operation
- Conditional-Operation Controls on Chip
- Low Quiescent Device Dissipation . . . 10 μW (typ) at
 V_{DD} = 10 V
- Add Time (Data In-To Sum Out) = 375 ns (typ) at 10 V
- All Terminals Protected Against Static Discharge
- High Noise Immunity . . . 45% of V_{DD} (typ) Over Full Temperature Range
- Operation from Single Positive or Negative Power Supply . . . 3 V to 15 V
- Full Military Temperature Range . . . -55°C to +125°C

Applications:

- Parallel Arithmetic Units
- Remote Data Sets
- Process Controllers
- Graphic Display Terminals




Fig. 1 - Block diagram - CD4057A.

The packaged types in the CD4057A "Slash" (/) Series can be supplied to five screening levels – 1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A" (/) Series Types".

MAXIMUM RATINGS, Absolute Maximum Values:




Fig.2 - Simplified logic diagram.

STATIC ELECTRICAL CHARACTERISTICS

		TE CONDI	ST TIONS			1	LIMITS				
CHARACTERISTIC	SYMBOL	Vο	V _{DD}	-55	o _C		25°C		12	5°C	UNIT
		Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device			5	1	3.7	-	0.5	5		150	
Current	¹L		10	-	7.5●	_	1	10•	-	200●	μΑ
Quiescent Device	PD		5	-	1	-	2.5	2.5	_	750	μW
Dissipation/Package	0.0		10	-	-	-	10	100	-	2000	μ
Output Voltage: 1			3	-	0.55			0.5		-	
Low-Level	V _{OL}		5	_	0.01	_	_	0.01		0.05	} .
LOW-Level	I VOL		10	_	0.01	_		0.01	<u> </u>	0.05	
			15					0.5		0.55	l v
	VOH		3	2,25		2.3					`
High-Level	VOH		5	4.99		4.99	5		4.95		
			10	9.99	-	9,99	10	_	9.95		
			15			14.5			14.95		
Threshold Voltage ²	VTHN	ID = -	.20 μΔ	-0.7●	_3●	-0.7●	-1.5	-3●	-0.3●	_3●	
N-Channel P-Channel	VTHP	ID = 2		0.7	30	0.7	1.5	30	0.3	3●	V
	V I H'										ļ
Noise Immunity 1 (All Inputs)	VNIL	0.8	5 10	1.5°		1.5●	2.25 4.5		1.4• 2.9•		1
(All inputs)										<u> </u>	- v
	VNIH	4.2 9	5 10	1.4° 2.9°		1.5°	2.25 4.5		1.5• 3•		
Output Drive Current ²		-	10	2.5		3-	4.5		3-		
Zero Indicator					l						l
	I _D N	0.5	5	0.11	_	0.09	0.16	_	0.06	-	
N-Channel	ייטי	0.5	10	0.12	-	0.10	0.16	-	0.07	-	
		3	5	-0.04	-	-0.03	-0.06	-	-0.02	-	1
P-Channel	IDP	7	10	-0.08	_	-0.07●	-0.13	_	-0.05	-	İ
Negative Indicator											1
N-Channel		0.5	5	0.11	_	0.09	0.30	-	0.06	-	
N-Channel	IDN	0.5	10	0.12	-	0.10	0.40	-	0.07	_	1
P-Channel	IDP	4.5	5	-0.07		-0.06	-0.19	-	-0.04		1
1 -Gilailliei	יטי	9.5	10	-0.12		-0.10●	-0.30	-	-0.07		
Overflow Indicator									i		mA
N-Channel	IDN	0.5	5	0.25		0.20	0.50		0.14	_	1
	٠٠٠٠	0.5	10	0.37		0.30	0.90		0.21		
P-Channel	IDP	4.5	5	-0.08	_	-0.07	-0.21	_	-0.05		
	יטי	9.5	-10	-0.12		-0.10●	-0.38		-0.07	-	
All Other Outputs											
N-Channel	IDN	0.5	5	0.11	_	0.09	0.10	_	0.06]
Onumer	.01	0.5	10	0,06		0.05	0.12		0.03	-	
P-Channel	IDP	4.5	5	-0.02		-0.02	-0.05		-0.01		
	1.0.	9.5	10	-0.06		-0.05●	-0.08	-	-0.03		
Diode Test ³ 100 μA Test Pin	VDF			-	1.5●	-	_	1.5●	-	1.5●	V

Limits with black dot (*) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 3: Test on all inputs and outputs.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS, at $T_A=25^{o}C$ and $C_L=15$ pF Typical Temperature Coefficient at all values of $V_{DD}=0.3\%/^{\circ}C$

CHARACTERISTICS	SYMBOLS	TES CONDIT	-	CD405	LIMITS 7AD, CD4	057AK	UNITS
			Volts	Min.	Тур.	Max.	
Propagation Delay Time: DATA IN-to-			5		1430	3900	
SUM OUT	^t PLH,		10		375	720	
CARRY IN-to- SUM OUT	^t PHL		5 10		915 310	2550 840	
DATA IN-to- CARRY OUT			5 10	_	950 265	2580 720	ns
CARRY IN-to-			5		485	1320	
CARRY OUT			10		175	480	
ZI Input -to-	^t PLH		5 10		1980 750	5400 2040	
ZI Output	^t PHL	1	5		265	720	
			10		110	300	
Transition Time: ZI Output	truu		5	_	3700 1650	10350 4500	
	tTHI	1	5	=	420	1140	
	1110	1	10 5		220 300	600 825	ns
Negative Indicator and Overflow Indicator	^t TLH •		10	-	165	450	
All Other Outputs	t _{THL}		5 10		1000 475	2775 1275	
Minimum Clock Pulse			5	_	400	1200	
Width	tWL, tWH		10	-	125	375	ns
Clock Rise and Fall Time	t _r CL, t _f CL		5			15	μs
	7, -,		10	_	_	15	μз
Set Up Time:			5	_	20	40	
DATA	^t SLH ^{, t} SHL		10		10	20	ns
OP CODE			5 10		1675 485	4590 1320	ns
Data Hold Time	t _{Dh}		5		20	40	ns
Maximum Clock Frequency:			10-		10	20	
Count Mode	^f CL		5	0.13 0.46 •	0.36 1.35		
Shift Mode	fCL		5	0.33	0.90		MHz
Input Capacitance	CI	ANY I	10	1.4	3.8		
mpat Capacitance	니	ANTI	NPU I		5		pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*} Tests are either several inputs or several outputs.

LOGIC DESCRIPTION

OPERATIONAL MODES

The CD4057A arithmetic logic unit operates in one of four possible modes. These modes control the transfer of information, either serial data or arithmetic operation carries, to and from the serial-data lines. Fig. 3 shows the manner in which the four modes control the data on the serial-data lines.




Fig.3 - Schematic of "Mode" concept.

In MODE 0, data can enter or leave from either the left or the right serial-data line.

In MODE 1, data can enter or leave only on the left serialdata line;

In MODE 2, data can enter or leave only on the right serial data line.

In MODE 3, serial data can neither enter nor leave the register, regardless of the nature of the operation.

Furthermore, the register is by-passed electrically, i.e., there is an electrical bidirectional path between the right and left serial data terminals.


The two input lines labeled C1 and C2 in the terminal assignment diagram define one of four possible modes shown in Table I.

Through the use of mode control, individual arithmetic arrays can be cascaded to form one large processor or many processors of various lengths.

TABLE I - MODE DEFINITION

C2	C1	MODE
0	0	0
0	1	1
1	0	2
1	1	3

Examples of how one "hard-wired" combination of three ALU's can form (a) a 12-bit parallel processor, (b) one 8-bit and one 4-bit parallel processor, or (c) three 4-bit parallel processors, merely by changes in the modes of each ALU are shown in Fig. 4.



Data-flow interruptions are shown by shaded areas. With these three 'ALU's and the four available modes, 61 more system combinations can be formed. If 4 ALU's are used, 44 combinations (256) are possible.

NOTE: The BYPASS terminal of the "most significant" CD4057A is connected to the bypass terminal of the "least significant" CD4057A. The bypass terminals on all other CD4057A's are left floating. This interconnection is performed whenever more than one CD4057A are used to form a processor.

INSTRUCTION REPERTOIRE

Four encoded lines are used to represent 16 instructions. Encoded instructions are as follows:

a b c d

0 0 0 0 NO-OP (Operational Inhibit)

0 0 0 1 AND

0 0 1 0 Count down

0 0 1 1 Count up

0 1 0 0 Subtract Stored number from zero (SMZ)

0 1 0 1 Subtract from parallel data lines (SM) (stored number from parallel data lines)

0 1 1 0 Add (AD)

0 1 1 1 Subtract (SUB) (Parallel data lines from stored number)

1 0 0 0 Set to all ones (SET)

1 0 0 1 Clear to all zeroes (CLEAR)

1 0 1 0 Exclusive-OB

1011 OR

1 1 0 0 Input Data (From parallel data lines)

1 1 0 1 Left shift

1 1 1 0 Right shift

1 1 1 1 Rotate (cycle) right

All instructions ar executed on the positive edge of the clock.

CONDITIONAL OPERATION

Inhibition of the clock pulse can be accomplished with a programmed NO-OP instruction or through conditional input terminals A, B, and C. In a system of many CD4057A's, each CD4057A can be made to automatically control its own operation or the operation of any other CD4057A in the system in conjunction with the Overflow, Zero, or Negative (Number) indicators. Table II, the conditional-inputs truth table, defines the interactions among A, B, and C.

TABLE II - CONDITIONAL-INPUTS TRUTH TABLE

			OPERATION
A	В	С	PERMITTED
0	X	Х	Yes
1	0	0	Yes
1	0	1	No
1	1	0	No
1	1	1	Yes

X = don't care

Two examples of how the conditional operation can be used are as follows:

1) For the Multiplication Algorithm

A = 1, for step 7 (1)

A = 0, for step 7 (2)

B = 1

C = negative Indicator

2) For the Division Algorithm

A = 1, for step 7 (1)

A = 0, for step 7 (2)

B = 1

C = Co (left data line)

OVERFLOW DETECTION

The CD4057A is capable of detecting and indicating the presence or absence of an arithmetic two's-complement overflow. A two's-complement overflow is defined as having occurred if the signs of the two initial words are the same and the sign of the result is different while performing a carry-generating instruction.

0.011 For example: (+) <u>0.110</u> 1.001

Overflows can be detected and indicated only during operation in Mode 2 or Mode 3 and can occur for only four instructions (AD, SMZ, SM, and SUB). If an overflow is detected and stored in the overflow flip-flop, any one of the five instructions AD, SMZ, SM, SUB, or IN can change the overflow indicator.

When any of the three subtraction instructions is used, the sign bit of the data being subtracted is complemented and this value is used as one of the two initial signs to detect overflows. If an overflow has occurred, the final sign of the

sum or difference is one's complemented and stored in the most-significant-bit position of the register.

The overflow flip-flop is updated at the same time the new result is stored in the CD4057A. Whenever data on the parallel-data lines are loaded into the CD4057A, whatever is on the Overflow I/0 line is loaded into the overflow flip-flop. Also, whenever data are dumped on the parallel data lines from the CD4057A, the contents of the overflow flip-flop are dumped on the Overflow I/0 line. Thus overflows may be stored elsewhere and then fed into the CD4057A at another time.

OPERATIONAL SEQUENCE AND WAVEFORMS FOR PROPAGATION-DELAY MEASUREMENTS

- 1. DATA IN-to-CARRY OUT and DATA IN-to-SUM OUT
 - A. Apply Word A and IN instruction
 - B. Apply Clock to load word A into register
 - C. Apply AD instruction
 - D. Apply Word B (data in)
 - E. Apply Clock to load result (sum out)
 - F. Apply DATA OUT CONTROL to look at result





Fig. 5 - DATA IN-to-CARRY OUT and DATA IN-to-SUM OUT.

2. CARRY IN-to-CARRY OUT and CARRY IN-to-SUM OUT

- A. Apply Word A and IN instruction
- B. Apply Clock to load word A into register
- C. Apply AD instruction
- Apply Word B
- E. Apply CARRY IN (carry in)
- F. Apply Clock to load result (sum out)
- G. Apply DATA OUT CONTROL to look at result



- 2 CARRY OUT
- 3 SUM OUT
- (1) (2) CARRY IN TO CARRY OUT
- () 3 CARRY IN TO SUM OUT



92CS-21879

Fig. 6 - CARRY IN-to-CARRY OUT and CARRY IN-to-SUM OUT.




Fig.7 - Max. counting frequency vs. supply voltage for a typical CD4057A.




Fig. 8 - Transition time vs. load capacitance for Data Outputs (D1-D4).




Fig. 9-Clock Pulse Rise and Fall Times.




Fig. 10 - Data setup time.






Fig. 11: - Data hold time.





* NOTE: NON-STANDARD FERMINAL LOCATIONS FOR VSS AND VDD. MOST OTHER COS/MOS TYPES USE CORNER TERMINALS FOR POWER-SUPPLY CONNECTIONS 92CS-20253

Fig. 14 - Terminal assignments.




Fig. 12 - Dynamic test circuit and waveforms (maximum frequency).

2. CONNECT SCOPE FIRST TO TERMINAL I, THEN TO 3, 7 AND 2 FOR PROPER COUNT AND OPERATION.

92CS-24977

TYPICAL APPLICATION

The CD4057A has been designed for use as a parallel processor in flexible, programmable, easily expandable, special or general purpose computers, where minimization of external connections and data busing are primary design goals. The block diagram of Fig. 15 is an example of a computer that processes 8 bits in parallel.





Fig. 15 - Example of Computer Organization Using CD4057A.



Digital Integrated Circuits

Monolithic Silicon

High-Reliability Slash (/) Series CD4060A/...



High-Reliability COS/MOS 14-Stage Ripple-Carry Binary Counter/Divider and Oscillator

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- 4-MHz operating frequency (typ.) at V_{DD}-V_{SS} = 10 V
- Common reset
- Fully static operation
- 10 buffered outputs available

The RCA-CD4060A Slash (/) Series consists of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal oscillator circuits. A RESET input is provided which resets the counter to the all-0's state and disables the oscillator. A high level on the RESET line accomplishes the reset function. All counter stages are master-slave flip-flops. The state of the counter is advanced one step in binary order on the negative transition of $\phi_{\rm I}(\phi_{\rm O})$. All inputs and outputs are fully buffered.

These devices are electrically and mechanically identical with standard COS/MOS CD4060A types described in data bulletin 813 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4060A "Slash" (/) Series can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4060A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

Oscillator Features:

- All active components on chip
- RC or crystal oscillator configuration

Applications:

- Timers
- Frequency dividers




Fig. 1—Logic diagram of CD4060A oscillator, pulse shaper, and 1 of 14 counter stages.

92CS - 23763RI




Fig. 2—Schematic diagram of input pulse shapers, reset buffers, and 1 of 14 binary counter stages of the CD4060A.

CHARACTERISTIC	SYMBOL	CON	TEST					IMITS				UNITS
			٧o	V_{DD}	55	o _C		25°C		125°	,C	1
			V	٧	Min.	Max.	Min.	Тур.	Max.	Miņ.	Max.	
Quiescent Device ¹	ΙL			5	-	15		0.5	15		900	μ_{A}
Current				10		25●		1•	25		500°	<u> </u>
Quiescent Device	PD			5		75		2.5	75		4500	μW
Dissipation/Package				10		250	_	10	250	-	15000	μ.,
Output Voltage: 1				3	-	0.55	_	-	0.5●	_	-	
Low-Level	VOL	Fan Out		5	-	0.01	_	0	0.01	_	0.05]
Low-Level	VOL	= 50		10	_	0.01	_	0	0.01	_	0.05	1
		- 30		15		_	_	_	0.5●	_	0.55●	v
				3	2.25°	-	2.3●	1	_	-	1] '
112 15 1 1		Fan	i	5	4.99	_	4,99	5	_	4.95	_	
High-Level	VOH	Out = 50	l	10	9.99	_	9.99	10	_	9.95	-	
		- 50		15		_	14.5 [•]	-	_	14.45°	_	
Threshold Voltage:2												
N-Channel	VTHN	ID=	-20	μΑ	-0.7●	-3●	-0.7●	-1.5	-3●	-0.3●	-3 ●	V
P-Channel	VTHP	ID=	20 μ	A	0.7●	3●	0.7●	1.5	3●	0.3	3●]
	V/+		0.8	5	1.5		1.5●	2,25		1.4	_	
Noise Immunity 1	VNL		1	10	3●	_	3●	4.5	_	2.9●	_	V
(Any Input)			4.2	5	1.4		1.5●	2.25	-	1.5	1] "
	VNH		9	10	2.9●		3●	4.5	_	3●		
Output Drive Current ² :▲									ļ	1		
N. Channel (Cint.)	1- 61		0.5	5	0.22		0.18	0.36		0.125	_	
N-Channel (Sink)	IDN		0.5	10	0.44		0.36●	0.75	_	0.25	_	mA
P-Channel (Source)	IDP		4.5	5	-0.15		-0.125●	-0.25	_	-0.085		mA
	יטי		9.5	10	-0.3		-0.25°	-0.5		-0.175		ļ.,,,
Diode Test ³ 100 μΑ Test Pin	VDF				_	1.5●	_	_	1.5●		1.5●	V
Input Current	11	An	y Inp	ut	_		_	±10-5	±1	_	_	μΑ

[▲] Data does not apply to terminals 9 or 10.

Note 3: Test on all inputs and outputs.

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

DYNAMIC ELECTRICAL CHARACTERISTICS AT T_A = 25°C, C_L = 15 pF (unless otherwise specified), Input t_r , t_f = 20 ns

CHARACTERISTIC	SYMBOL	TEST CONDITI	ONS*		LIMITS		
CHARACTERISTIC	SAMBOL		V _{DD}	MIN.	TYP.	MAX.	UNITS
Input-Pulse Operation							
Propagation Delay	tPHL,		5	_	900	1800●	
Time $\phi_{ m I}$ to Q4 Out	tPLH		10	-	450	900●	ns
Propagation Delay	tPHL,		5	-	450	900●	
Time, Q _n to Q _{n+1}	^t PLH		10	-	225	450●	ns
Transition Time	t _{THL} ,		5	-	150	300●	ns
Trumsicion Time	t _{TLH}		10	-	75	150●	115
Min. Input-Pulse Width	t _{WL} ,	f = 100 kHz	5	_	200	400	ns
wiin. input-ruise width	twH	1 - 100 KH2	10	-	75	110	
Input-Pulse	t _{rφ} ,		5	-	-	15	
Rise & Fall Time	$t_{f\phi}$		10	-	-	7.5	μs
Max. Input-Pulse	f.		5	10.	1.75	_	MHz
Frequency	f_{ϕ}		10	30	4	-	IVITZ
Input Capacitance	l ₁			-	5	_	ρF
Reset Operation							
Propagation Delay			5	-	500	1000●	25
Time	^t PHL		10	-	250	500°	ns
Minimum Reset			5	_	500	10000	
Pulse Width	twH		10	_	250	500●	ns

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

MAXIMUM RATINGS, Absolute-Maximum Values:	LEAD TEMPERATURE (DURING SOLDERING):
STORAGE-TEMPERATURE RANGE65 to +150°C OPERATING-TEMPERATURE RANGE55 to +125°C DC SUPPLY-VOLTAGE RANGE:	At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 seconds max
(V _{DD} -V _{SS})	DC Supply-Voltage Range (V _{DD} -V _{SS})
ALL INPUTS V _{SS} V _I V _{DD}	Input Voltage Swing V _{SS} to V _{DD}

 $^{\ ^{*}}$ Tests are either several inputs or several outputs.




Fig. 3-Minimum n-channel drain characteristics.




Fig. 5 – Typical propagation delay time vs. load capacitance (ϕ_{l} to Q4 output).




Fig. 7 - Typical output transition time vs. load capacitance.




Fig.4 - Minimum p-channel drain characteristics.




Fig. 6 – Typical propagation delay time vs. load capacitance $(Q_n \text{ to } Q_{n+1})$.




Fig. 8 - Typical maximum-input-pulse frequency vs. supply voltage.




Fig. 9 - Typical dynamic power dissipation characteristics.




Fig. 10 -Output drive current test circuit.




Fig. 11-Quiescent device current test circuit.




Fig. 12 -Input-pulse noise immunity test circuit.





Fig. 13-Reset-pulse noise immunity test circuit.



TERMINAL ASSIGNMENT


92CS-2376IRI



Digital Integrated Circuits

Monolithic Silicon

High-Reliability Slash (/) Series CD4061A/...



High-Reliability COS/MOS 256-Word by 1-Bit Static Random-Access Memory

For Logic Systems Applications in Aerospace. Military, and Critical Industrial Equipment

Features:

- Low standby power: 10 Nanowatts/bit (typ.) @ VDD = 10 V
- Access time: 380 ns (max.) @ V_{DD} = 10 V
- Single 3-to-15 V power supply
- COS/MOS input/output logic compatibility ■ Single write/read control line
- Noise immunity: 45% of V_{DD} (typ.) ■ Fully decoded addressing
- TTL output drive capability
 - Three-state data outputs for bus-oriented systems
 - 1101-type pin designations*
 - Separate data output and data input lines

The packaged types can be supplied to five screening levels /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes. "A", "B", and "C". The chip versions of these types can be supplied to two screening levels - /M and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4061A "Slash" (/) Series types are supplied in 16-lead dual-in-line side-brazed ceramic packages ("D" suffix) or in chip form ("H" suffix).

random-access, NDRO memory. The memory is fully decoded and requires 8 address input lines $(A_0 - A_7)$ to select one of 256 storage locations. Additional connections are provided for a WRITE/READ command CHIP ENABLE, DATA IN, and DATA OUT and DATA OUT lines. To perform READ and WRITE operations the CHIP-ENABLE

The RCA-CD4061A "Slash" (/) Series are single monolithic integrated circuits containing a 256-word by 1-bit fully static,

signal must be low. When the CHIP-ENABLE signal is high, read and write operations are inhibited and the output is a high impedance. To change addresses, the CHIP-ENABLE signal must be returned to a high level, regardless of the logic level of the WRITE/READ input. In a multiple package application, the CHIP-ENABLE signal may be used to permit the selection of individual packages.

Output-voltage levels appear on the outputs only when the CHIP-ENABLE and WRITE/READ signals are both low. Separate data inputs and outputs are provided; they may be tied together, or, to eliminate interaction between READ and WRITE functions, may be used separately. The circuit arrangement permits the outputs from many arrays to be tied to a common bus.

All input and output lines are buffered. The CD4061A output buffers are capable of direct interfacing with TTL devices.

These devices are electrically and mechanically identical with standard COS/MOS CD4061A types described in data bulletin 768 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE65 to +150 °
OPERATING-TEMPERATURE RANGE55 to +125 °C
DC SUPPLY-VOLTAGE RANGE
(V _{DD} - V _{SS})0.5 to +15 v
DEVICE DISSIPATION (PER PKG.) 200 ml
ALL INPUTS V _{SS} ≤V _I ≤V _{DI}
RECOMMENDED DC SUPPLY VOLTAGE
(V _{DD} - V _{SS}) 3 to 15 v
LEAD TEMPERATURE (DURING SOLDERING)
At distance 1/16 ±1/32 inch (1.59 ±0.79 mm)
from case for 10 seconds max

^{*} The pin designations are compatible with other static 256-Bit memories and are, therefore, not compatible with standard COS/MOS CD4000A-series devices; i.e. VDD is pin 5 and VSS is pin 4.




Fig. 1 - CD4061A logic diagram.

CD4061A OPERATIONAL MODES

OPERATION	ADDRESS LINES	CHIP-ENABLE	WRITE/READ	DATA IN	DATA OUTPUTS
Write "0"	Stable	0	1	0	High-Impedance
Write "1"	Stable	0	1	1	High-Impedance
Read	Stable	0	0	×	Valid 1 or 0
*Read/Write	Stable	0	0/1	×	Valid 1 or 0/High- Impedance
Address Change	Changing	1	×	×	High-Impedance

X = Don't Care

For a READ/WRITE operation on the same address, chip-enable may be held to a logic 0 for both successive operations.

CHARACTERISTIC	SYMBOL	CONDI	ST TIONS		········	LI	MITS				UNITS
		VΩ	V_{DD}		5°C	2	5°C		125°	С	
*		Volts	Volts	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device	1		5		5	_	0.12	5	_	150	μА
Current ¹	1		10	_	10 [®]	_	0.25	10 [•]	_	200 [©]	μΑ
Quiescent Device	PD		5				0.6	25		750	μW
Dissipation/Package	, р		10		-	-	2.5	100		2000	
			3		0.55 [•]		_	0.5 [•]			
Output Voltage ^{5,6}	VOL		5	_	0.01	_	0	0.01	_	0.05] ·
Low-Level	""		10		0.01	-	0	0.01	-	0.05	
			15	_	_	-	0	0.5 [®]	_	0.55 [•]	l _v
			3	2.25 [•]		2.3 ^e		_	-		
High-Level	V _{OH}		5	4.99		4.99	5		4.95		
	011		10	9.99		9.99	10		9.95		
			15			14.5 [•]	_	_	14.45 [•]	-	
Threshold Voltage ² N-Channel	V _{TH} N	I _D = -	20 μΑ	-0.7 ●	_3 •	-0.7●	-1.5		-0.3●	_3 •	v
P-Channel	V _{TH} P	I _D = 2	0 μΑ	0.7 [•]	3 •	0.7 [®]	1.5	3 •	0.3 [•]	3 °	1.0
	V _{NL}	0.8	5	1.5	_	1.5 [•]	2.25	_	1.4	_	
Noise Immunity ³	INL	1	10	3 [•]	_	3●	4.5	-	2.9 [©]	_	l v
(All Inputs)	V _{NH}	4.2	5	1.4		1.5 [•]	2.25	-	1.5	_	
	INF	9	10	2.9 [•]	_	3 °	4.5	_	3 •	-	
Output Drive Current: 4 (Data Out, Data Out)	IDN	0.4	4.5	2	_	1.6 [•]	2.5	_	1.1	_	mA
N-Channel (Sink)		0.5	10	4.3		3.5 [•]	5		2.4	-	
		2.5	5	-1.1	_	-0.9●	-1.8	_	-0.65	_	
P-Channel (Source)	I _D P	4.6	5	-0.5	_	-0.4●	-0.8		-0.3		mA
		9.5	10	-1.1	_	-0.9 [●]	-1.8	_	-0.65	_	
Output Off Resistance ⁴	R _o (Off)		5	10		10°		<u> </u>	10	-	МΩ
(High-Impedance State)			10	10		10°	_	<u> - </u>	10		
Diode Test ³ 100 μA Test Pin	V _{DF}			-	1.5 [•]		_	1.5 [•]	_	1:5 [©]	· v

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Functional test, all inputs and outputs.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

Note 4: Tests on all outputs.

Note 5: Functional GAL PAT test for 5 volts at 800 kHz and 10 volts at 2 MHz.

Note 6: Functional MARCH test for 3 volts at 250 kHz and 15 volts at 2 MHz.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{o}C$, $V_{SS} = 0$ V, $C_L = 50$ pF, and t_r , $t_f = 20$ ns

	CHARACTERISTICS	SYMBOLS	TEST CONI			LIMITS		UNITS
				V _{DD} (Volts)	Min.*	Тур.	Max.*	
	Read Cycle Time	•		5	1200 •	1000	_	ns
	Head Cycle Tille	^t RC		10	550 °	450	-	113
	Chip-Enable Hold Time	tomi		5	40 °	0	-	ns
쁘	GIIIP-Enable Froid Time	^t CEH		10	0.	_	-	""
READ CYCLE	Chip-Enable Pulse Width	t		5	700●	500		ns
ğ	Omp Enable False Watt	^t CE	L	10 .	350	250	-	,,,
RE/	Chip-Enable Setup Time	t		5	460 °			ns
	Chip-Enable Setup Time	^t CES		10	200 °	-	-	113
1	Read Access Time	^t RA		5	-	450	750 °	ns
				10	-	250	380 °	113
	Write Cycle Time	^t WC		5	1200•	1000		1
		-VVC		10	550 °	450		1
	Chip-Enable Hold Time		1	5	40 °	0	<u> </u>]
1	Chip-Enable Hold Time	^t CEH		10	0 °	-	-	
	Ohi - Faabla Dalaa Wideb			5	700 °	500	-	
1	Chip-Enable Pulse Width	^t CE]	10	350 •	250	-	
щ				5	460 [•]	-		1
\ Z	Chip-Enable Setup Time	^t CES		10	200 •	-	-	
WRITE CYCLE				5	150 °	100	_	ns
E	Write Hold Time	^t WH	}	10	100 6	70	_	1
3				5	150 °	100	_	1
	Write Pulse Width	^t W		10	100 °	70	_	1 1
				5	140	80	_	
	Data Setup Time	^t DS	}	10	80 0	35	-	1
				5	25 •	10		
	Data Hold Time	^t DH		10	20 •	10	_	
				5	_	60	100	
	Output Transition Time	^t TLH		10	~	50	75	ns
	Output Transition Time		 	5		35	60	"
		^t THL	}	10	_ `	25	40	
	Chip-Enable	^t rCE,		5			15	
	Input Rise and	102,	}	10			5	μs
	Fall Time	t _{fCE}	1	15	_	_	1	1

^{*} See "Symbol Definitions"

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Tests are on all inputs and outputs.




Fig. 2 - Typical write-read waveforms.

SYMBOL DEFINITIONS

READ CYCLE

tRC - READ CYCLE TIME - Time required between address changes during a read cycle. Minimum read cycle time is equal to t_{CEH} (min.) + t_{CE} (min.) + t_{CES} (min.). (See Definitions below).

t_{CEH} - CHIP-ENABLE HOLD TIME - Time required before chip-enable level can be lowered after an address transition.

tCF - CHIP-ENABLE PULSE WIDTH - Time required for the chip to be active for valid reading of output data.

toes - CHIP-ENABLE SETUP TIME - Time required before ar address transition can take place after chip-enable level has been increased. t_{CES}(min.) + t_{CEH}(min.) is the minimum time required to discharge internal nodes and allow settling of address decoders during an address transition. Chip-enable level must be raised during each address change, even if read cycles only or write cycles only are successively performed. However, if address is not changed, chip enable may remain in its active (low) state during successive read and write cycles.

tRA - READ ACCESS TIME - Measured from chip-enable transition; time before output data is valid.

WRITE CYCLE

two - WRITE CYCLE TIME - Time required between address changes during a write cycle. This time sets the maximum operating frequency for the memory, with minimum write cycle time equal to t_{CEH} (min.) + t_{CE} (min.) + t_{CES} (min.).

t_{CEH} - CHIP-ENABLE HOLD TIME - See Definition under read cycle.

tCF - CHIP-ENABLE PULSE WIDTH - See Definition under read cycle.

tCFS - CHIP-ENABLE SETUP TIME - See Definition under read read cycle.

twh - WRITE HOLD TIME - Measured from chip-enable transition; time required before negative transition of write pulse can occur for successful write operation.

t_W — WRITE PULSE WIDTH — Time required for W/R pulse to be high. Note that no specification for positive transition of this pulse is made - it may occur before or after the chipenable transition. In many applications, the W/R control is normally low and is strobed high during a write cycle.

tps - DATA SETUP TIME - Measured from write-pulse negative transition; time required for data input to be valid.

toH - DATA HOLD TIME - Measured from write-pulse negative transition; time required for data input to be valid after W/R is returned to a low level. The minimum data pulse width is equal to tos (min.) + toh (min.).





Fig. 3 - Minimum n-channel drain characteristics.



DRAIN-TO-SOURCE VOLTAGE (VDS)-V

Figl 4 - Minimum p-channel drain characteristics.




Fig. 5 - Typical low-to-high transition time (t_{TLH}) vs C_L.




Fig. 6 - Typical high-to-low transition time (t_{THL}) vs C_L.




Fig. 7 — Typical read access time (t_{RA}) vs temperature.




Fig. 8 - Typical read access time (t_{RA}) vs C_L.




Fig. 9 - Typical power dissipation vs cycle time.

Note:

Power dissipation measured using random data pattern. Input pulse delays and widths set to minimum values specified on data sheet with the exception of cycle time, 15 V setups identical to 10 V data sheet values, with the exception of $t_{CE} = 400 \text{ ns}$.

TEST CIRCUITS

A0	1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9	CE W/R DO DO DI A7 A6 A5	Description of Test: Functional test run with random data input. All inputs toggle betweem 30% and 70% of VDD.
----	---	---	--

Fig. 10 - Noise immunity.





Fig. 11 - Quiescent device current.



Digital Integrated Circuits

Monolithic Silicon

High-Reliability Slash(/) Series CD4062A/ . . .



High-Reliability COS/MOS 200-Stage Dynamic Shift Register

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Applications:

- Serial shift registers CRT refresh memory Time-delay circuits Long serial memory Special Features:
- Operation from a single 3-V to 15-V positive or negative power supply
- Minimum shift rates over full temperature range —

Single phase clock: $3 \text{ V} \leq \text{V}_{DD} \leq 10 \text{ V}$; $f_{min} = 10 \text{ kHz}$; $-55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C}$ ($f_{min} = 1 \text{ kHz up to T}_{A} \leq 75^{\circ}\text{C}$)

Two-phase clock: $3~V \le V_{DD} \le 15~V$; f_{min} = 10 kHz; -55° C $\le T_{A} + 125^{\circ}$ C (f_{min} = 1 kHz up to $T_{A} \le 75^{\circ}$ C)

The RCA-CD4062A Slash (/) Series is a 200-stage dynamic shift register with provision for either single- or two-phase clock input signals. Single-phase-clocked operation is intended for low-power low clock-line capacitance requirements. Single-phase clocking is specified for medium-speed operation (< 1 MHz) at supply voltages up to 10 volts. Clock input capacitance is extremely low (< 5 pF), and clock rise and fall times are non-critical. The clock-mode signal (CM) must be low for single-phase operation.

Two-phase clock-input signals may be used for high-speed operation (up to 5 MHz) or to further reduce clock rise and fall time requirements at low speeds. Two-phase operation is specified for supply voltages up to 15 volts. Clock input capacitance is only 50 pF/phase. The clock-mode signal (CM) must be high for two-phase operation. The single-phase-clock input has an internal pull-down device which is activated when CM is high and may be left unconnected in two-phase operation.

The logic level present at the data input is transferred into the first stage and shifted one stage at each positive-going clock transition for single-phase operation, and at the positive-going transition of CL₁ for two-phase operation.

These devices are electrically and mechanically identical with standard COS/MOS CD4062A types described in data bulletin 816 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4062A "Slash" (/) Series can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

- □ Low power dissipation
 - 0.3 mW/bit at 1 MHz and 10 V 0.04 mW/bit at 0.5 MHz and 5 V (alternating 1-0 data pattern)
- Data output TTL-DTL compatible
- Recirculating capability
- Delayed two-phase clock outputs available for cascading registers
- Asynchronous ripple-type presettable to all 1's or 0's
- Ultra-low-power-dissipation standby operation

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (// Series Types".

The CD4062A "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

RECOMMENDED OPERATING CONDITIONS

FROM CASE FOR 10 S MAX.

DC SUPPLY VOLTAGE (V $_{
m DD}{-}{
m V}_{
m SS}$): SINGLE-PHASE CLOCK 3 to 10 V

TWO-PHASE CLOCK

INPUT VOLTAGE SWING V_{DD} to V_{SS}

265°C




Fig. 2-Clock circuit logic diagram.

CM TG

TG

CL (a)

CL (a)

10(8)

92CM - 22700RI

VDD

*ALL INPUTS ARE PROTECTED BY STANDARD COS/MOS PROTECTION NETWORK

CL (a) . INTERNAL CLOCK IN PHASE WITH CLI

CL (b) = INTERNAL CLOCK IN PHASE WITH CL2

TERMINAL NUMBERS IN PARENTHESES REFER TO 12-LEAD TO-5 STYLE PACKAGE

		TEST CO	NDIT	IONS			Li	MITS				
CHARACTERISTIC	SYMBOL]	νo	V _{DD}	-5	5°C		25°C		125	°c	UNITS
			v	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device ¹		CM=High		5	_	12	_	0.5	12	_	720	
Current	16	CL ₁ =High CL ₂ =Low		10	-	25 [®]	-	1	25 [•]	-	500°	μΑ
Quiescent Device	PD	CM=High CL ₁ =High		5	_	60	-	2.5	60		3600	μW
Dissipation/Package	J . D	CL ₂ =Low		10	-	250	-	10	250	-	5000	μ.,
				3		0.55°			0.5 [•]			
Output Voltage:1	VOL			5	_	0.01		0	0.01		0.05	
Low-Level	1.05			10		0.01	_	0	0.01	-	0.05	
				12	_			_	0.5 [•]		0.55°	V
	1	1		3	2.25°		2.3●					ļ
				5	4.99		4.99	5		4.95		
High-Level	Vон			10	9.99		9.99	10	_	9.95		ļ
		 	L	12			11.5 [©]		<u> </u>	11.55 [•]		
Threshold Voltage ² N-Channel	V _{TH} N	I _D = -20	μΑ		-0.7°	-3 °	−0.7 [©]	-1.5	_3 °	_0.3 ^e	_3 °	. v
P-Channel	V _{TH} P	I _D = 20 µ	ıΑ		0.7 [®]	3 ®	0.7●	1.5	3●	0.3 [•]	3 °	
Noise Immunity ¹	VNL		8.0	5	1.5	1	1.5 °	2.25	_	1.4	_	
(Any Input)		1	1.0	10	3 °		30	4.5		2.9 ⁹		V
	V _{NH}		4.2	5	1.4	_	1.5	2.25	_	1.5	-	
			9.0	10	2.9 [®]		3●	4.5		3●		
Output Drive Current: ² N-Channel		α	0.4	4.5	1.6	_	1.3 [•]	2.6	_	0.91	_	
(Sink)	IDN	Output	0.5	10	5	_	4	8*	-	3.2	-	mA
	'0.	CL _{1D} ,	0.5	5	0.87		0.7 [•]	1.4		0.49] '''?
		CL _{2D}	0.5	10	2.2	_	1.8°	3.6	-	1.26	-	
		0	4.5	5	-0.31	-	-0.25 ⁶	-0.5	_	-0.17	_	
		Output	2.5	5	-0.93	-	-0.75	-1.5	_	-0.52	_	
P-Channel	I _D P	·	9.5	10	-0.87		-0.7 ●	-1.4	=	-0.49	-	mA
(Source)	_	CL _{1D} ,	4.5	5	-0.43	_	-0.35°	-0.7	_	-0.24	-	
		CL _{2D}	9.5	10	-1.1	-	-0.9●	-1.8	-	-0.63	-	
Diode Test ³ 100 μΑ Test Pin	V _{DF}				_	1.5 [©]	_	_	1.5 °	_	1.5 °	v
Input Current	11	Any Input	_	_	_	_	-	10	_	-	-	pΑ

^{*} Maximum power dissipation rating ≤200 mW.

Limits with black dot () designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

Note 1: Complete functional test, all inputs and outputs to truth table.

DYNAMIC CHARACTERISTICS AT T_A = 25°C, V_{SS} = 0 V, C_L = 50 pF, Input t_r , t_f = 20 ns, except t_f CL and t_f CL

Single-Phase-Clock Operation; Clock Mode (CM) = Low; 3 V \leq V $_{DD} \leq$ 10 V (See Figure 3)

CHARACTERISTIC	SYMBOL	TEST CONDI	TIONS		LIMITS		UNITS	FIG.
CHARACTERISTIC	STINIBUL		V _{DD}	MIN.	TYP.	MAX.	UNITS	NO.
Maximum Clock Frequency 1		4 4 - 20	5	0.5	199.	MAX.		
(50% Duty Cycle)	fCL	t _r , t _f =20 ns	10	1	2		MHz	-
Minimum Clock Frequency 1			5	150	10			-
(50% Duty Cycle)	fCL		10	1000●	10	_	Hz	18
Clock Rise and Fall Times** 1	t _r CL,		5	_	_	10		
	t _f CL		10	-	-	10	μs	_
Average Input Capacitance All Inputs Except CL ₁ and CL ₂	Cl			_	5	_	pF	-
Propagation Delays: 1	tPLH,		5	_	1000	2000	ns	
CL to Q	tPHL		10	-	400	800	113	
CL to CL _{1D} (Positive Going)	tour	(50% Points)	5	-	750	1500		
CL	^t PLH	(50%) (511163)	10	-	300	600		l
CL _{1D}								
CL to CL _{2D} (Positive Going)		(50% Points)	5	-	500	1000		
CL_CL_D		(50% Follits)	10	-	200	400		
CL _{2D}							ns	_
CL to CL _{1D} (Negative Going)	t _{PHL}	(50% Points)	5	-	450	900] ''3	_
CL	PHL	(50%) (511/13)	10	-	175	350		
CL _{1D}							Ì	1
CL to CL _{2D} (Negative Going)		(50% Points)	5	-	750	1500		
CL		(30% (011(3)	10	. –	300	600		
CL _{2D}								
Transition Time: 1			5	_	100	200		
Q Output	.		10	_	50	100 [®]	ns	_
CL _{1D} , CL _{2D}	tTLH, tTHL		5	_	200	400	115	_
	-1111		10	-	100	200		
Data Set-Up Time	t _{SU}		5	0		-	ns	
CL			10	0	-	-		
D S								
▲Data Hold Time			5	150	_		ns	
CL	tHOLD	İ	10	50	-	-	115	_

^{**}If more than one unit is cascaded in single-phase parallel clocked application, t_rCL should be made less than or equal to the sum of the propagation delay at 15 pF, and the transition time of the output driving stage. (See Figs. 5 and 7 for cascading options.)

[▲] Use of delayed clock permits high-speed logic to precede CD4062A register (see cascade register operation).

NOTE: Test is either several inputs or several outputs.

Two-Phase Clock Operation (CL₁, CL₂); Clock Mode (CM) = High; $3 \text{ V} \leq \text{V}_{DD} \leq 15 \text{ V}$. See Figure 4.

CHARACTERISTIC	SYMBOL	TEST CONDI			LIMITS		UNITS	FIG.
			V _{DD} V	MIN.	TYP.	MAX.		NO.
Maximum Clock Frequency	r		5	1.25	2.5	_	MHz	
	^f CL		10	2.5	5	_	IVIFIZ	_
Minimum Clock Frequency	£		5	150	10	_	Hz	
	fCL		10	150	10	_	HZ	-
Clock Overlap Time 90% -90% CL ₂ 10% 10% td ₂				40	_	_	ns	_
Average Input Capacitance CL ₁ , CL ₂	cl			-	50	_	pF	_
Propagation Delays			5	_	250	500		
CL ₁ to Q	tPHL,		10	_	100	200	ns	
CL ₁ to CL _{1D}	^t PLH		5	_	250	500	115	_
CL ₂ to CL _{2D}			10	-	100	200		
Data Set-Up Time ————————————————————————————————————	^t su		5	300 100	150 50	_	ns	_
Data Hold Time CL ₂	^t HOLD		5 10	0			ns	-
Clock Rise and Fall Times	t _r CL ₁ , CL ₂ t _f CL ₁ , CL ₂		C	lo Restri lock Ove nent Is M	erlap Req	uire-	-	




Fig. 3-Timing diagram-single-phase clock.




Fig. 4-Timing diagram-two-phase clock.




Fig. 5 - Typical n-channel drain characteristics for Q output.




Fig. 7 — Typical transition time vs. C_L for data outputs.




Fig. 9 – Typical power dissipation vs. frequency.




Fig. 6 - Typical p-channel drain characteristics for Q output.




Fig. 8 - Typical transition time vs. C_L for delayed clock output.




Fig. 10 - Minimum shift frequency vs. ambient temperature.





Fig. 11 - Quiescent device current.

Fig. 12 - Noise immunity.

CD4062AT TERMINAL DIAGRAM

CD4062AK TERMINAL DIAGRAM






Digital Integrated Circuits

Monolithic Silicon

High-Reliability Slash (/) Series CD4063B/...



High-Reliability COS/MOS 4-Bit Magnitude Comparator

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Standard B-series output drive
- Expansion to 8, 16 . . . 4N bits by cascading units
- Medium-speed operation: compares two 4-bit words in 250 ns (typ.) at 10 V

Applications:

- Servo motor controls
- Process controllers

The RCA-CD4063B Slash (/) Series types are low-power 4-bit magnitude comparators designed for use in computer and logic applications that require the comparison of two 4-bit words. This logic circuit determines whether one 4-bit word (Binary or BCD) is "less than", "equal to", or greater than" a second 4-bit word.

The CD4063B has eight comparing inputs (A3, B3, through A0, B0), three outputs (A < B, A = B, A > B) and three cascading inputs (A < B, A = B, A > B) that permit systems designers to expand the comparator function to 8, 12, 16 . . . 4N bits. When a single CD4063B is used, the cascading inputs are connected as follows: (A < B) = low, (A = B) = high, (A > B) = low.

For words longer than 4 bits, CD4063B devices may be cascaded by connecting the outputs of the less-significant comparator to the corresponding cascading inputs of the more-significant comparator. Cascading inputs (A < B, A = B, and A > B) on the least significant comparator are connected to a low, a high, and a low level, respectively.

All outputs have equal source- and sink-current capabilities and conform to standard B-series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4063B types described in data bulletin 805 and DATABOOK SSD-203 Series, but are specially pro-

TRUTH TABLE

			OUTPUTS	,]					
	COMPA		C	ASCADIN	IG	0011013			
A3, B3	A2, B2	A1, B1	A0, B0	A < B	A = B	A > B	A < B	A = B	A > B
A3 > B3	Х	Х	Х	Х	Х	Х	0	0	1
A3 = B3	A2>B2	X	X	x	Х	×	0	0	1
A3 = B3	A2 = B2	A1 > B1	X	×	Х	×	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	X	×	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	1	0	0	1
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	1	0	0	1	0
A3 = B3	A2 = B2	A1 = B1	A0 = B0	1	0	0	1	0	0
A3 = B3	A2 = B2	A1 = B1	A0 < B0	Х	Х	Х	1	0	0
A3 = B3	A2 = B2	A1 < B1	X	×	×	×	1	0	0
A3 = B3	A2 < B2	X	х	×	×	×	1	0	0
A3 < B3	×	×	×	×	Х	Х	1	0	0

X = Don't Care

1 ≡ High State

0 ≡ Low State

cessed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

For a description of these screening levels and for detailed

The CD4063B "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			L	MITS				UNITS
			٧o	v_{DD}	-5	5°C		25°C		125	°C	Ì
			٧	٧	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device ¹				5	-	5	-	0.02	5	_	300●	
Current	¹L			10	_	10 [®]	_	0.02	10 [®]	_	200 [©]	μΑ
				15	-	_	-	0.02	-	-	-	1
				3	-	0.55 [®]	-		0.5 [•]	-	_	
Output Voltage:1	\ ,,			5	1	0.01		0	0.01		0.05	
Low-Level	VOL			10	_	0.01	_	0	0.01	_	0.05]
				15	-	-	_	0	0.5 [®]	-	0.55 [®]	l v
				3	2.25 [•]	-	2.3 [©]	-	_	-		
				5	4.99	-	4.99	5	_	4.95	-]
High-Level	V _{OH}			10	9.99		9.99	10	_	9.95	-	l
				15	-		14.5 [•]	15	_	14.45 [©]	1	
Threshold Voltage ² N-Channel	v _{TH} N	I _D = -20) μΑ		-0.7●	−3 ®	-0.7●	-1.5	-3●	-0.3●	-3●	V
P-Channel	V _{TH} P	I _D = 20 µ	ıΑ		0.7 [•]	3●	0.7●	1.5	3●	0.3	3 •	ľ
			8.0	5	1.5	_	1.5●	2.25	-	1.4	_	
	V _{NL}		1	10	3 •	_	3•	4.5	_	2.9	_	1
			1.5	15	_	_	-	6.75	-	-	_	۱ _۷
Noise Immunity ¹	V _{NH}	1	4.2	5	1.4	_	1.5 [•]	2.25	_	1.5	_	1 °
	INH	l	9	10	2.9°	-	3.0	4.5	-	3 ®	-	1
			13.5	15				6.75				
Output Drive Current: ² N-Channel		ĺ	0.4	5	0.5	-	0.4●	0.8	_	0.3	_	1
(Sink)	I ^D N		0.5	10	1.1	-	0.9●	1.8	_	0.65	-	mA
	יוםיי		1.5	15	_	-	3	. 6	-	-	_	mA
			2.5	5	-1.8	-	-1.6 [●]	-3.2	-	-1.3	_	
			4.6	5	-0.5		-0.4 [●]	-0.8	_	-0.3	_]
P-Channel	IDP		9.5	10	-1.1	-	-0.9°	-1.8	-	-0.65	-	mA.
(Source)			13.5	15	-	-	-3	-6	_	-	_	''''
Diode Test ³ 100 µA Test Pin	V _{DF}				_	1.5 [©]	_	_	1.5●	_	1.5 °	V
100 MM 1031 IIII	1 1 DF		l	L	l ⁻	۱.۵	ı ~		15	L	l' ^{.5}	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table.

Note 3: Test on all inputs and outputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, Input t_r , $t_f = 20$ ns, and $C_L = 50$ pF

0114.04.075.04710		TEST CONDI	LII			
CHARACTERISTIC	SYMBOL		V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:	tPHL,		5	625	1250 [©]	
Comparing Inputs to	tPLH		10	250	500 [®]	
Outputs	''-''		15	175	-	ns
	t _{PHL} ,		5	500	1000°	,,,
Cascading Inputs to	tPLH		10	200	400 [®]	
Outputs	YPLH		15	140	-	
	tTHL		5	100	200°	
Transition Time	'''-		10	50	100 [®]	ns
	tTLH		15	40	80	
Average Input Capacitance	CI	Any Input		5	_	pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

MAXIMUM RATINGS. Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE65 to +150°C
OPERATING-TEMPERATURE RANGE55 to +125°C
DC SUPPLY-VOLTAGE RANGE
V _{DD} *
DEVICE DISSIPATION (PER PACKAGE) 200 mW
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max

^{*} All voltage values are referenced to $V_{\mbox{\footnotesize{SS}}}$ terminal.

OPERATING CONDITIONS AT $T_A = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	_	3	18	٧	_
Input Voltage Swing (Recommended V _{SS} to V _{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	-0.5 V to V _{DD} + 0.5 V	V	ı





Fig. 1- Minimum output-N-channel drain characteristics.



92CS-24523

TERMINAL ASSIGNMENT CD4063B




Fig. 2- Minimum output-P-channel drain characteristics.

^{*} Tests are either several inputs or several outputs.





Fig. 3-Logic diagram CD4063B.



 t P TOTAL = t P $\left(\begin{array}{c} COMPARE \\ INPUTS \end{array} \right)$ + 2 × t P $\left(\begin{array}{c} CASCADE \\ INPUTS \end{array} \right)$, AT C_L = 15 pF (each output), V_{DD} = 10V (3 STAGES)

= 250 + 2 x (200) = 650 ns (TYP.)

Fig. 4— Typical speed characteristics of a 12-bit comparator.





Fig. 5-Typical propagation delay time vs. load capacitance.



("comparing inputs" to outputs).




Fig. 7- Typical transition time vs. load capacitance.




Fig. 8-Typical dynamic power dissipation characteristics.




Fig. 9-Quiescent device current test circuit.




Fig. 10-Noise immunity test circuit.





Fig. 11-Dynamic power dissipation test circuit.



Monolithic Silicon

High-Reliability Slash (/) Series CD4066A/...



High-Reliability COS/MOS Quad Bilateral Switch

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Special Features:

- 15-V digital or ± 7.5-V peak-to-peak switching
- 80-Ω typical ON resistance for 15-V operation
- Switch ON resistance matched to within 5 Ω over 15-V signal-input range
- ON resistance flat over full peak-to-peak signal range

The RCA-CD4066A Slash (/) Series is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with RCA-CD4016A, but exhibits much lower ON resistance. In addition, ON resistance is relatively constant over the full input-signal range.

The CD4066A consists of four independent bilateral switches. A single control signal is required per switch. Both the p and the n device in a given switch are biased ON or OFF simultaneously by the control signal. As shown in Fig. 1, the well of the n-channel device on each switch is either tied to the input when the switch is ON or to VSS when the switch is OFT his configuration minimizes the variation of the switch transistor threshold voltage with input signal, and thus keeps the ON resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage, and more constant ON impedance over the input-signal range. For sample-and-hold applications, however, the CD4016A is recommended.




Fig. 1 — Schematic diagram of 1 of 4 identical switches and its associated control circuitry.

- High ON/OFF output-voltage ratio: 65 dB typ. @ f_{is} = 10 kHz, R_{I} = 10 k Ω
- \blacksquare High degree of linearity: < 0.5% distortion typ. @fis=1 kHz V_{is} = 5 Vp-p, VDD-VSS $\!\!\!\!>$ 10 V, R $_L$ = 10 $k\Omega$
- Extremely low OFF switch leakage resulting in very low offset current and high effective OFF resistance: 10 pA typ. @ VDD−VSS = 10 V, TA = 25°C
- **Extremely high control input impedance (control circuit** isolated from signal circuit): $10^{12} Ω$ typ.
- Low crosstalk between switches:
 -50 dB typ. @ f_{is} = 0.9 MHz, R₁ = 1 kΩ
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch ON = 40 MHz (typ.)

Applications:

Analog signal switching/multiplexing

Signal gating Modulator
Squelch control Demodulator
Chopper Commutating switch

- Digital signal switching/Multiplexing
- Transmission-gate logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain

649

These devices are electrically and mechanically identical with standard COS/MOS CD4066A types described in data bulletin 769 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4066A "Slash" (/) Series can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to "High-Reliability Report RIC-102C "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4066A "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

		TEST CO	OND	TIONS			L	.IMITS	;			
CHARACTERISTIC	SYMBOL		Vο	V _{DD}	-5	5°C		25°C		12	5°C	UNITS
			v	l v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device				10	_	0.5●	-	-	0.5●	_	10●	
Current	l				-					-		μΑ
All Switches OFF*	١.]		15	_	1●	_	1	1•	-	100●	
All Switches ON [▲]	'L		İ	10	-	0.5●	-	-	0.5●	-	10•	μΑ
Output Voltage ¹												
I serve I servel	V		ŀ	3	- 1	0.55	-	_	0.5●	- 1	-	
Low-Level	VOL			15	_	_	-	_	1.1●	_	1.1	V
High-Level	Voн			3	2.25	_	2.3	_	_	_	_	V
Tright-Level	₹ ÇH			15	_		13.9●			13.9		
Threshold Voltage ²												
N-Channel	VTHN	I _D = -20 μA			–0.7 ●	-3●	-0.7●	-1.5	-3●	-0.3●	-3●	v
P-Channel	V _{TH} P	I _D = 20 μA			0.7●	3●	0.7●	1.5	3●	0.3	3●	\ \
1			0.5	5	1	_	1•	_	_	9	_	
Noise Immunity ¹	VNL	TERMINALS	1	10	2	_	2●	-	_	1.8	_	V
(Any Input)		5,6,12,13	4.5	5	4	_	4●	_	_	3.8	-	ľ
	VNH		9	10	8	_	8•	_	_	7.8		
Diode Test ³ 100 μΑ Test Pin	V _{DF}				_	1.5●	_	_	1.5●	_	1.5●	v

		VOLTS			VOLTS
*	TERMINALS	APPLIED	A	TERMINALS	APPLIED
V_{SS}	7	GND	v_{SS}	7	GND
v_{c}	5,6,12,13	GND	V _C	5,6,12,13	+ 10
v_{IS}	1,4,8,11	≤ + 10	$V_{IS} = V_{OS}$	1,4,8,11	≤+ 10 (Thru
Vos	2.3.9.10	≤+10			100 Ω)

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

MAXIMUM RATINGS, Absolute-Maximum Values:STORAGE TEMPERATURE RANGE -65° C to $+150^{\circ}$ COPERATING TEMPERATURE RANGE -55° C to $+125^{\circ}$ CDISSIPATION PER PACKAGE200 mWDC SUPPLY VOLTAGES:-0.5 to +15 VVDD-VSS; VDD-VEE-0.5 to +15 VALL SIGNAL AND DIGITAL CONTROL INPUTS $V_{SS} \leqslant V_1 \leqslant V_{DD}$ MINIMUM RECOMMENDED POWER SUPPLY VOLTAGESVDD-VSS; VDD-VEE-0.5 to +15 VLEAD TEMPERATURE (DURING SOLDERING):At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm)

from case for 10 seconds max..

SPECIAL CONSIDERATIONS - CD4066A

- In applications where separate power sources are used to drive VDD and the signal inputs, the VDD current capability should exceed VDD/RL (RL = effective external load of the 4 CD4066A bilateral switches). This provision avoids any permanent current flow or clamp action on the VDD supply when power is applied or removed from CD4066A.
- In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into terminals 1, 4, 8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown).

No VDD current will flow through RL if the switch current flows into terminals 2, 3, 9, or 10. Failure to observe this condition may result in distortion of the signal.

265°C

									IITS			
CHARACTERISTIC	SYMBOL	TE	TEST CONDITIONS					25°C		12	5°C	UNITS
						Тур.	Max.	Тур.	Max.	Тур.	Max.	
SIGNAL INPUTS (Vis) AN												
			VC=VDD	V _{SS}	Vis							
			+7.5 V	−7.5 V	-7.5 V to +7.5 V			80	280		2000	
			+15 V	0 V	0 to +15 V	60	2200		2806	145	3200	
ON Resistance	RON	R _L = 10 ks2	+5 V	-5 V	−5 V to +5 V	85	400	120	5000	190	550	Ω
			+10 V	0 V	0 to +10 V	85	,,,,,,	120	3000	190	550	
			+2.5 V	· 2.5 V	2.5 V to +2.5 V	160	30000	270	5000 °		5500 °	
			+5 V	0 V	0 to +5 V	160	30000	270	50000	360	55000	
∆ ON Resistance			+7.5 V or	-7.5 V	+7.5 to -7.5 +15 to 0 V	-	-	5	-	-	-	
Between Any 2	∆R _{ON}	R _L = 10 kΩ	+15 V	0 V -5 V	+5V to -5V							23
of 4 Switches	ĺ		+10 V	_ 0 V	+5V to -5V	-	-	10	-	-	-	
Sine Wave Response (Distortion)		RL = 10 ks2 f _{is} = 1 kHz	+5 V	-5 V	5 V(p-p)▲	-	-	0.4	-	1	-	%
Input or Output Leakage-Switch OFF (Effective OFF		<u>∨_{DD}</u> +7.5 ∨	VC = V -7.5		±7.5 ∨	_	* ±100	±0.1	* ±100	_	* ±200	
Resistance)		+5 V	-5 V		±5 V	-	±100*	±0.01	±100*	_	±200*	nA

^{*} Limit determined by minimum feasible leakage measurement for automatic testing.

Limits with black dot () designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

[▲] Symmetrical about 0 volts.

						1	LIMITS			
CHARAC	TERISTIC	SYMBOL		TEST CONDITIONS	55°C		25°C		125°C	UNITS
					Min.	Min.	Тур.	Max.	Min.	
Frequency F Switch ON (Sine Wave	1		R _L = 1 kΩ	$V_C = V_{DD} = +5 V V_{SS} = -5 V$ $20 Log_{10} \frac{V_{os}}{V_{is}} = -3 dB$	-	-	40	_	_	MHz
Feedthrough Switch OF			V _{is} =5V (p-p)	V_{DD} = +5 V, V_{C} = V_{SS} = -5 V 20 $Log_{10} \frac{V_{os}}{V_{is}}$ = -50 dB	-	_	1.25	_	-	MHz
Crosstalk Bet of the 4 sw (Frequency	itches		R _L = 1 KΩ V _{is} (A) = 5 V (p-p)	$V_{C}(A) = V_{DD} = +5V$ $V_{C}(B) = V_{SS} = -5V$ $V_{OS}(B) = V_{OS}(B) = -50 \text{ dB}$	-	-	0.9	-	_	MHz
Capacitance	Input	c _{IS}	V _{DD} = +5 V,	V _C = V _{SS} = -5 V	-	-	8	-	-	
	Output	cos			-	-	8	-	-	рF
	Feedthrough	CIOS			-	-	0.5	-	-	
Propagation Signal Inpu Signal Out	it to	^t pd	$V_{C} = V_{DD} = -10$ $V_{is} = 10 \text{ V (sq}$ $t_{r} = t_{f} = 20 \text{ ns}$		-	-	10	20●	-	ns
Control (VC)		L							<u> </u>
Noise Immur	nîty	VNL		V _{DD} -V _{SS} = 10 V I _{is} = 10 μA V _{DD} -V _{SS} = 10 V	2	2	4.5	-	2	V
Input Curren	it	ıc	V _{is} V _{DD}	$V_{DD}-V_{SS} = 10 \text{ V}$ $V_{C} \le V_{DD}-V_{SS}$	-	-	±10	-	-	рΑ
Average Inpu	t Capacitance	CC			-	-	5	-	-	рF
Crosstalk Control In Signal Out			V _{DD} -V _{SS} =1 V _C = 10 V. (square wave)	DV R _L = 10 kΩ	-	-	50	-	-	. mV
Propagation	Delays*	t _{pd} C	t _{rc} = t _{fc} = 20	V _{is} ≤ 10 V, C _L = 15 pF	-	-	35	90●	-	ns
Control In	aximum Allowable Control Input Repetition Rate $V_{DD} = 10 \text{ V}, V_{SS} = \text{GND},$ $C_L = 15 \text{ pf}$ $V_C = 10 \text{ V} \text{ (square wave)}$ $t_r = t_f = 20 \text{ ns}$		$V_{SS} = GND$, $R_L = 1 \text{ k}\Omega$	-	-	10	-	-	MHz	

^{*} Test is a one input or one output only.

Limits with black dot (*) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.




Fig.2 (a) — Typical channel ON resistance vs. signal voltage for three values of supply voltage (V_{DD}-V_{SS}).




Fig.2 (b) — Typical channel ON resistance vs. signal voltage with supply voltage (V_{DD}-V_{SS}) = 5 V.




Fig.2 (c) — Typical channel ON resistance vs. signal voltage with supply voltage (V_{DD}-V_{SS}) = 10 V.




Fig.3 - Channel ON resistance measurement circuit.





Fig.2 (d) — Typical channel ON resistance vs. signal voltage with supply voltage (V_{DD}-V_{SS}) = 15 V.



 ${\it Fig. 4-Typical\ ON\ characteristics\ for\ 1\ of\ 4\ channels}.$

TEST CIRCUITS




Fig.5 - Capacitance,



Fig.6 - OFF switch input or output leakage

TEST CIRCUITS (Cont'd)




Fig.7 – Propagation delay time signal input (V_{IS}) to signal output (V_{OS}).




Fig.8 - Crosstalk-control input to signal output.




Fig.9 - Propagation delay tpl.H, tpHL control-signal output.




Fig. 10 - Maximum allowable control input repetition rate.




Fig. 11 - Power dissipation per package vs switching frequency.





Fig. 12 - Bidirectional signal transmission via digital control logic.



Monolithic Silicon

High-Reliability Slash (/) Series CD4068B/...



High-Reliability COS/MOS 8-Input NAND Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-Speed Operation tpHL = 130 ns, tpLH = 100 ns (typ.) at 10 V
- Standard B-Series Output Drive

The RCA-CD4068B "Slash" (/) Series NAND gates provide the system designer with direct implementation of the positive-logic 8-input NAND function and supplement the existing family of COS/MOS gates. These devices have equal source- and sink-current capabilities and conform to standard B-series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4068B types described in data bulletin 809 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A" "Slash" (// Series Types".

The CD4068B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE65 to +150°	οС
OPERATING-TEMPERATURE RANGE55 to +125°	эс
DC SUPPLY-VOLTAGE RANGE	
V _{DD} *	v
DEVICE DISSIPATION (PER PACKAGE) 200 ml	w
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$	
from case for 10 seconds max	'n

^{*} All voltage values are referenced to $\ensuremath{\text{V}_{\text{SS}}}$ terminal.

OPERATING CONDITIONS AT $T_{\Delta} = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	V	-
Input Voltage Swing (Recommended V_{SS} to V_{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	0.5 V	V	-

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			LI	MITS				UNITS
			νo	V _{DD}	-5	5°C		25°C		125	°C	
			V	>	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	L
Quiescent Device ¹ Current				5	1	0.5	_	0.01	0.5	_	30	
durent	ι _L			10	-	1•	-	0.01	1.	_	20 [•]	μΑ
				15	-	_	-	0.01	-	_	_	
				3	-	0.55 [•]		-	0.5 [®]	_	-	
Output Voltage: 1	.,			5	1	0.01	_	0	0.01	_	0.05	
Low-Level V	VOL			10	_	0.01	_	0	0.01	-	0.05	
				15	-	_	_	0	0.5 [•]	_	0.55	l v
				3	2.25 [•]	-	2.3 [•]	-	_	-	_]
			İ	5	4.99		4.99	5	_	4.95	-	1
High-Level	Voн			10	9.99	_	9.99	10	ı	9.95	-	l
				15	1		14.5°	15		14.45 [•]	_	
Threshold Voltage ² N-Channel	V _{†H} N	I _D = -20	0 μΑ		-0.7 [●]	-3•	-0.7●	-1.5	-3 •	-0.3 ●	-3 •	V
P-Channel	V†HP	I _D = 20	uΑ	}	0.7 [•]	3●	0.7 [®]	1.5	3●	0.3 [•]	3 •	ľ
			4.2	5	1.5	_	1.5 [©]	2.25	_	1.4	_	
	V _{NL}	İ	9	10	3●	_	3●	4.5	_	2.9 [•]	-	
		1	13.5	15	-	_	-	6.75	_	_	_]
Noise Immunity ¹	V _{NH}	1	0.8	5	1.4	_	1.5°	2.25	-	1.5	-	†
	TINH		1	10	2.9 [•]		3●	4.5	-	3 •	-	
			1.5	15	-	_		6.75				
Output Drive Current: ² N-Channel			0.4	4.5	0.5	_	0.4 •	0.8	_	0.3	_	
(Sink)	I _D N]	0.5	10	1.1	-	0.9●	1.8	-	0.65	-	mA
	יוטיי		1.5	15	_	-	3	6	-	-	-] ""^
			2.5	5	-2	-	-1.6 [●]	-3.2	-	-1.15	-	
		1	4.6	5	-0.5	-	-0.4●	-0.8	-	-0.3	-	1
P-Channel	IDP		9.5	10	-1.1	-	-0.9°	-1.8	-	-0.65	-	mA
(Source)			13.5	15	-	-	-3	-6	-	-	-	1
Diode Test ³ 100 μA Test Pin	V _{DF}				_	1.5 [©]	_	-	1.5	_	1.5 °	v
Input Current	11		T-	15	-	_	-	±10 ⁻⁵	±1	1_	-	μА

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{\Delta} = 1$	25°C. Input t. te	= 20 ns. and Cr	= 50 pF
--	-------------------	-----------------	---------

QUADA OTERIOTIO	0.04501	TEST CONDIT	IONS*	LIN	/IITS	
CHARACTERISTIC	SYMBOL		V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	325	650●	
	tPHL		10	130	260 [©]	ns
High-to-Low Level			15	100	-	
			5	250	500●	
Low-to-High Level	tPLH	ļ	10	100	200	ns
]	15	75		
	tTHL		5	100	200●	
Transition Time	"""		10	50	100€	ns
	t _{TLH}	1	15	40	80	
Average Input Capacitance	cl	Any Input		5		pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*} Tests are either several inputs or several outputs.




Fig. 1-CD4068B schematic diagram.




Fig. 2-Min. and max. voltage transfer characteristics.




Fig.4-Minimum output-P-channel drain characteristics.




Fig.6—Typical low-to-high level propagation delay time vs. load capacitance.




Fig.3-Minimum output-N-channel drain characteristics.




Fig.5—Typical high-to-low level propagation delay time vs. load capacitance.




Fig.7- Typical propagation delay time vs. supply voltage.




Fig.8-Typical transition time vs. load capacitance.




Fig.9-Typical power dissipation vs. frequency.




Fig. 10-Quiescent device current test circuit.





Fig.11-Noise immunity test circuit.


TERMINAL ASSIGNMENT CD4068B





Monolithic Silicon

High-Reliability Slash(/) Series CD4069B/...



CD4069B FUNCTIONAL DIAGRAM

High-Reliability COS/MOS Hex Inverter

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium Speed Operation tpHL, tpLH = 40 ns (typ.) at 10 V
- Standard B-Series Output Drive

Applications:

- Logic inversion
- Pulse shaping
- Oscillators
- High-input-impedance amplifiers

The RCA-CD4069B Slash(/) Series consists of six COS/MOS inverter circuits. All outputs have equal source and sink current capabilities and conform to the standard B-series output drive (see Static Electrical Characteristics).

This device is intended for all general-purpose inverter applications where the medium-power TTL-drive and logic-level-conversion capabilities of circuits such as the CD4009A and CD4049A Hex Inverter/Buffers are not required.

These devices are electrically and mechanically identical with standard COS/MOS CD4069B types described in data bulletin 804 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4069B "Slash"(/) Series can be supplied to six screening levels—/1N, /1R, /1, /2, /3, /4—which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels—/M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4069B "Slash"(/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
OPERATING-TEMPERATURE RANGE55 to +125°C
DC SUPPLY-VOLTAGE RANGE
V _{DD} *
DEVICE DISSIPATION (PER PACKAGE) 200 mW
ALL INPUTS $V_{SS} \le V_I \le V_{DD}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 + 1/32 inch (1.59 + 0.79 mm)

* All voltage values are referenced to V_{SS} terminal.

OPERATING CONDITIONS AT $T_{\Delta} = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	V	_
Input Voltage Swing (Recommended V _{SS} to V _{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	0.5 V	V	-




Fig. 1-Schematic diagram of one of six identical inverters.

265°C

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL		ST	i			LIMITS				UNITS
CHANACIEMISTIC	STIMBUL	v _o	V _{DD}	-5!	o _C	Ì	25°C		125	o _C	UNITS
		V	V	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device ¹			5	-	0.5		0.01	0.5	_	30	
Current	١Ļ	,	10	-	1●	_	0.01	1•	-	20 [•]	μΑ
			15	_	_	-	0.01	_	_	_	
Output Voltage 1			3		0.55	1	-	0.5●	_		
			5	-	0.01	_	0	0.01	-	0.05	
	VOL	ĺ	10		0.01	l –	0	0.01	_	0.05	
			15	-	-	_	0	0.5●	_	0.55	
			3	2.25 [©]	_	2.3 [©]	_	_	-	_	V
High-Level	V		5	4.99	_	4.99	5		4.95	_	
riigii-Levei	Voн		10	9.99	_	9.99	10	_	9.95	_	
			15	-	_	14.5 [•]	15	_	14.45°	_	
Threshold Voltage N-Channel	V _{TH} N	I _D = -	20 μΑ	-0.7 ®	-3•	-0.7 ●	-1.5	-3 ●	−0.3 [●]	-3 ●	
P-Channel	V _{TH} P	I _D = 2		0.7	3●	0.7 [•]	1.5	3●	0.3	3●	V
	V _{NL}	3.6	5	1.5		1.5 ⁰	2.25		1.4	_	
		7.2	10	3●	_	3●	4.5	_	2.9●	_	
N. 1		10.8	15	_	_	_	6.75	_	_	_] ,,
Noise Immunity ¹		1.4	5	1.4	_	1.5 [•]	2.25	_	1.5	_	٧
	V _{NH}	2.8	10	2.9	_	3●	4.5	_	3●	_	
		4.2	15	-	_	_	6.75	_	_		
Output Drive ² Current:		0.4	5	0.5	-	0.4 [•]	0.8	_	0.3	_	
N-Channel	IDN	0.5	10	1.1	_	0.9	1.8	-	0.65	_	
(Sink)	-	1.5	15	_	_	3	6	-	-	_	
		2.5	5	-2	_	−1.6 [●]	-3.2	_	-1.15	_	mA
P-Channel (Source)	I _D P	4.6	5	-0.5	_	-0.4 [●]	-0.8		-0.3	_	
	_	9.5	10	-1.1	_	-0.9 ●	-1.8	_	-0.65	_	
		13.5	15	_		-3	-6	_	_	_	
Diode Test ³ 100 μA Test Pin	V _D F			_	1.5 [•]	_	-	1.5°	-	1.5 ^{°}	٧
Input Current	l _l		15	_	_	_	±10 ⁻⁵	±1	-	-	μΑ

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash(/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

Note 1: Complete functional test, all inputs and outputs to truth table.

File No. 854

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, Input t_r , $t_f = 20$ ns, and $C_L = 50$ pF

CUADACTEDICTIC	CVMPO	TEST CONDITIONS*		LIF	UNITS	
CHARACTERISTIC SYMBOL		·	V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:	t _{PHL} ,		5 10 15	65 40 30	125 ° 80 ° –	ns
Transition Time	^t THL [,]		5 10 15	100 50 40	200 • 100 • 80	ns
Average Input Capacitance	cı	Any Input		5	_	pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash(/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*}Note: Test is a one input, one output only.




Fig. 2-Min. and max. voltage transfer characteristics.




Fig. 4-Typical current and voltage transfer characteristics.




Fig. 3—Typical voltage transfer characteristics as a function of temperature.




Fig. 5-Minimum output-N-channel drain characteristics.




Fig. 6-Minimum output-P-channel drain characteristics.




Fig. 7-Typical propagation delay time vs. load capacitance.




Fig. 8-Typical propagation delay time vs. supply voltage.




Fig. 9-Typical transition time vs. load capacitance.




Fig. 10-Typical dynamic power dissipation.

TEST CIRCUITS



Fig. 11-Quiescent device current.

Fig. 12-Noise immunity.





Fig. 13-Dynamic electrical characteristics test circuit and waveforms.

CD4069B TERMINAL ASSIGNMENT





Monolithic Silicon

High-Reliability Slash (/) Series CD4071B/..., CD4072B/..., CD4075B/...

High-Reliability COS/MOS OR Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

CD4071B Quad 2-Input OR Gate CD4072B Dual 4-Input OR Gate CD4075B Triple 3-Input OR Gate



- Medium-Speed Operation tpl H = 70 ns (typ.); tpHL = 100 ns (typ.) at 10 V
- Standard B-Series Output Drive

CD4075B CD4071B CD4072B FUNCTIONAL DIAGRAMS

The RCA-CD4071B, CD4072B, and CD4075B "Slash" (/) Series OR gates provide the system designer with direct implementation of the positive-logic OR function and supplement the existing family of COS/MOS gates. These devices have equal source- and sink-current capabilities and conform to standard B-Series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4071B, CD4072B, CD4075B types described in data bulletin 807 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical. mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4071B, CD4072B, CD4075B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE65 to +150°C
OPERATING-TEMPERATURE RANGE55 to +125°C
DC SUPPLY-VOLTAGE RANGE
V _{DD} *
DEVICE DISSIPATION (PER PACKAGE) 200 mW
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$
from case for 10 seconds max

* All voltage values are referenced to V_{SS} terminal.

OPERATING CONDITIONS AT $T_{\Delta} = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	٧	_
Input Voltage Swing (Recommended V _{SS} to V _{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	to V _{DD} + 0.5 V	V	-

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	ONS			LI	MITS				UNITS	
			Vo V _{DD}		-5	5°C		25°C		125°C		1	
			V	v	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device ¹		-		5	-	0.5	_	0.01	0.5		30		
Current	ել			10		1.0		0.01	1.5		20●	μΑ	
				15			_	0.01	<u> </u>		_		
			-	3	_	0.55 [®]		-	0.05 ^e	_		 -	
Output Voltage:1			1	5	=	0.01		0	0.05	_	0.05	l	
Low-Level	VOL			10		0.01	_	0	0.01	_	0.05		
				15	_	_	_	0	0.5	_	0.55°	_v	
			\vdash	3	2.25 [®]	_	2.3●	_	-	_	_	ľ	
			1	5	4.99	_	4.99	5	-	4.95	_	İ	
High-Level	V _{OH}		1	10	9.99	_	9.99	10	-	9.95	_		
				15	_	-	14.5 [•]	15	_	14.45 [•]	_		
Threshold Voltage ² N-Channel	v _{TH} N	1 _D = -20	0 μΑ		-0.7●	-3 ●	-0.7●	-1.5	-3•	-0.3 [●]	-3 [●]	٧	
P-Channel	V _{TH} P	1 _D = 20	μΑ		0.7 [©]	3.	0.7●	1.5	3●	0.3●	3 °		
	NL VNL VNH		0.8	5	1.5	_	1.5 [•]	2.25	_	1.4	_		
			1	10	3●	_	3●	4.5	_	2.9 [•]	_		
. 1			1.5	15	-	_	-	6.75	_	_	_	١	
Noise Immunity ¹		1	4.2	5	1.4	_	1.5°	2.25	_	1.5	-	\ 	
	NH		9	10	2.9 [•]		3●	4.5	-	3	_	1	
		i	13.5	15	-			6.75	_		-		
Output Drive Current:2		į.	0.4	4.5	0.5	-	0.4 •	0.8	-	0.3			
N-Channel (Sink)			0.5	10	1.1	-	0.9●	1.8	-	0.65	-		
	IDN		1.5	15	_	-	3	6	_	_	_	mA	
			2.5	5	-2	_	-1.6 [●]	-3.2	-	-1.15	-		
			4.6	5	-0.5		-0.4●	-0.8	-	-0.3	_	1	
P-Channel	I _D P	}	9.5	10	-1.1	-	-0.9●	-1.8	-	-0.65	-	m A	
(Source)	, D.	1	13.5	15	-	_	-3	-6	-	. –	_	1	
Diode Test ³ 100 μA Test Pin	V _{DF}				_	1.5 [©]	_	_	1.5 °	_	1.5 °	V	
Input Current	l ₁	—	-	15	_	_	-	±10-5	±1	-	_	μΑ	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

DYNAMIC ELECTRICAL	CHARACTERISTICS at Tp	, = 25°C,	Input t_r , $t_f = 20$ ns, and $C_L = 50$ pF

		TEST CONDIT	LIP			
CHARACTERISTIC	SYMBOL		V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	250	500●	
	tPHL		10	100	200●	ns
High-to-Low Level			15	75	-	
			5	175	350●	
Low-to-High Level	tPLH		10	70	140●	ns
	1		15	55	-	
	tTHL		5	100	200	
Transition Time	'''-	l	10	50	100●	ns
	tTLH		15	40	80	
Average Input Capacitance	CI	Any Input		5	_	pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*} Tests are either several inputs or several outputs.




Fig. 1-CD4071B schematic diagram (1 of 4 identical OR gates).




Fig. 2- Typical voltage and current transfer characteristics.




Fig.3-Min. and max. voltage transfer characteristics.





Fig. 4 - CD4072B schematic diagram (1 of 2 identical OR gates).



92CS-23814RI Fig. 5— CD4075B schematic diagram (1 of 3 identical OR gates).




Fig. 6- Minimum output-N-channel drain characteristics.




Fig. 7- Minimum output-P-channel drain characteristics.




Fig. 8 — Typical high-to-low level propagation delay time vs. load capacitance.




Fig. 10 — Typical propagation delays vs. supply voltage.




Fig. 9 – Typical low-to-high level propagation delay time vs. load capacitance.




Fig. 11-Typical transition time vs. load capacitance.




Fig. 12 - Typical dynamic power dissipation vs. frequency.




Fig. 13 - Quiescent current test circuits.





Fig. 14 -Noise immunity test circuits.

TERMINAL ASSIGNMENTS (Top Views)






Monolithic Silicon

High-Reliability Slash (/) Series

CD4081B/..., CD4082B/..., CD4073B/...



High-Reliability COS/MOS AND Gates

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

CD4081B Quad 2-Input AND Gate CD4082B Dual 4-Input AND Gate CD4073B Triple 3-Input AND Gate

Features:

- Medium-Speed Operation tplH = 85 ns (typ.); tpHL = 65 ns (typ.) at 10 V
- Standard B-Series Output Drive

The RCA-CD4081B, CD4082B, and CD4073B "Slash" (/) Series AND gates provide the system designer with direct implementation of the AND function and supplement the existing family of COS/MOS gates. These devices have equal source- and sink-current capabilities and conform to standard B-series output drive (see Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4081B, CD4082B, CD4073B types described in data bulletin 806 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4081B, CD4082B, CD4073B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE65 to +150°C OPERATING-TEMPERATURE RANGE55 to +125°C
DC SUPPLY-VOLTAGE RANGE
V _{DD} *
DEVICE DISSIPATION (PER PACKAGE) 200 mW
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$
from case for 10 seconds max

All voltage values are referenced to V_{SS} terminal.

OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	V	_]
Input Voltage Swing (Recommended V _{SS} to V _{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	0.5 V	٧	-

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			L	IMITS				UNITS	
			νo	V _{DD}	5	5°C		25°C		125	°C		
			v	V	Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Quiescent Device ¹				5	_	0.5		0.01	0.5	_	30		
Current	١L			10	_	1.0		0.01	1.0	_	20	μΑ	
				15	_	_	_	0.01	<u> </u>	_	_		
				3	_	0.55●	_	_	0.05	_			
Output Voltage:1				5	-	0.01	-	0	0.01	-	0.05		
Low-Level	VOL			10	-	0.01	-	0	0.01	_	0.05		
				15	_	-	-	0	0.5 [©]	_	0.55 [•]	l v	
				3	2.25 [•]	_	2.3●		_	-	-		
				5	4.99	-	4.99	5	-	4.95	-		
High-Level	Vон			10	9.99	_	9.99	10	_	9.95	_		
				15	-	_	14.5 [•]	15	_	14.45 [•]	-	İ	
Threshold Voltage ² N-Channel	V _{TH} N	I _D = -20	Ο μΑ		-0.7 [●]	-3•	-0.7●	-1.5	_3 ●	-0.3 [●]	-3●	V	
P-Channel	V _{TH} P	I _D = 20	uА		0.7 [•]	3●	0.7●	1.5	3●	0.3 [•]	3●		
			0.8	5	1.5	_	1.5 [•]	2.25	_	1.4	.4 –		
	V _{NL}		1	10	3●	_	3●	4.5	_	2.9 [•]	_		
			1.5	15	_	_	-	6.75	_	_	_	l	
Noise Immunity ¹	v _{NH}	i	4.2	5	1.4	_	1.5 [•]	2.25	_	1.5	_	٧	
	INH	l	9	10	2.9 [•]	-	3●	4.5	-	3	-		
			13.5	15	-	_		6.75	_	-	<u> </u>	l	
Output Drive Current: ² N-Channel			0.4	5	0.5	_	0.4 •	0.8	-	0.3	-		
(Sink)	l		0.5	10	1.1	-	0.9●	1.8	-	0.65	-	1.	
	I ^D N		1.5	15	_	-	3	6	_	_		mA	
			2.5	5	-2	-	-1.6 [●]	-3.2	-	-1.15	_		
			4.6	5	-0.5		-0.4 [●]	-0.8	_	-0.3	-		
P-Channel	IDP		9.5	10	-1.1	-	-0.9 [●]	-1.8	-	-0.65	-	mA	
(Source)	0		13.5	15	_	-	-3	-6	-	-	-],	
Diode Test ³ 100 μA Test Pin	v _{DF}				_	1.5●	-	_	1.5	_	1.5 °	v	
Input Current	l ₁		—	15	_			±10 ⁻⁵	±1		_	μА	

Limits with black dot (●) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

DYNAMIC ELECTRICAL	CHARACTERISTICS at TA	= 25°C	Input t_r , $t_f = 20$ ns, and $C_L = 50$ pF
	OTTAINED LITTOUR IT	20 0,	mpat tr, or Lons, and of oop.

CHARACTERISTIC	SYMBOL	TEST CONDI	LIF			
CHARACTERISTIC	SYMBOL	STIMBOL		Тур.	Max.	UNITS
Propagation Delay Time:			5	160	320 ●	
	tPHL		10	65	130 ●	ns
High-to-Low Level	1		15	50	-	
			5	210	420 ●	
Low-to-High Level	tPLH		10	85	170 ●	ns
			15	65		
	t _{THL}		5	100	200 ●	
Transition Time		1	10	50	100●	ns
	^t TLH		15	40	80	
Average Input Capacitance	c _l	Any Input		5		pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*} Tests are either several inputs or several outputs.




Fig. 1-CD4081B schematic diagram (1 of 4 identical AND gates).




Fig. 2— -Min. and max. voltage transfer characteristics.




Fig. 3- Minimum output-N-channel drain characteristics.




Fig. 4-CD4082B Schematic diagram (1 of 2 identical AND gates).




Fig. 5-CD4073B schematic diagram (1 of 3 identical AND gates).




Fig. 6- Minimum output-P-channel drain characteristics.




Fig. 7— Typical high-to-low level propagation delay vs.

load capacitance.




Fig. 8— Typical low-to-high level propagation delay vs. load capacitance.




Fig. 9 -Typical propagation delays vs. supply voltage.




Fig. 10- Typical transition time vs. load capacitance.




Fig. 11-Typical dynamic power dissipation vs. frequency.




Fig. 12-Quiescent current test circuits.





Fig. 13-Noise immunity test circuits.


TERMINAL ASSIGNMENTS





Monolithic Silicon

High-Reliability Slash (/) Series CD4078B/...



High-Reliability COS/MOS 8-Input NOR Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-speed operation tpHL = 80 ns, tpLH = 170 ns (typ.) at 10 V
- Standard B-series output drive

The RCA-CD4078B Slash (/) Series NOR Gate provides the system designer with direct implementation of the positive-logic 8-input NOR function and supplements the existing family of COS/MOS gates.

This device has equal source- and sink-current capability and conforms to standard B-series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4078B types described in data bulletin 810 and DATABOOK SSD 203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4078B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE65 to +150°C
OPERATING-TEMPERATURE RANGE55 to +125°C
DC SUPPLY-VOLTAGE RANGE
V _{DD} •
DEVICE DISSIPATION (PER PACKAGE) 200 mW
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$

* All voltage values are referenced to V_{SS} terminal.

OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	V	-
Input Voltage Swing (Recommended V _{SS} to V _{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	-0.5 V to V _{DD} + 0.5 V	~	-

265°C

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	T CONDITIONS LIMITS						UNITS			
			νo	V _{DD}	−55°C		25°C			125°C		
			v	٧	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	1
Quiescent Device ¹				5	_	0.5		0.01	0.5		30	
Current	1L			10	_	1.0		0.01	1.5		20●	μΑ
				15				0.01	Ľ	_	20	
			_					0.01	_			
0				3 5		0.55 [®]	=	0	0.5 [•]		0.05	
Output Voltage:1 Low-Level	VOL			10						-		4
LOW-Level						0.01		0	0.01	-	0.05	ł
				15			-	0	0.5	-	0.55	V
				3	2.25°	-	2.3 [•]	-		-		1
				5	4.99	_	4.99	5	<u> </u>	4.95		
High-Level	Vон			10	9.99		9.99	10		9.95		4
				15	-		14.5 [©]	15	_	14.45		
Threshold Voltage ² N-Channel	v _{TH} N	I _D = -2	0 μΑ		-0.7 [●]	-3●	-0.7 [●]	-1.5	-3 ●	-0.3 ●	_3 •	
P-Channel	V _{TH} P	I _D = 20	μА		0.7 [•]	3●	0.7●	1.5	3●	0.3	3●	7 °
	V _{NL}		4.2	5	1.5	_	1.5 [©]	2.25	_	1.4	_	v
			9	10	3●	_	3.	4.5	_	2.9●	_	
			13.5	15	_	_	_	6.75	-	_	_	
Noise Immunity ¹		1	0.8	5	1.4	_	1.5 [•]	2.25	-	1.5		
		Ì	1	10	2.9 [•]	_	3●	4.5	-	3 •	-	
		ļ	1.5	15	-	_	-	6.75	-	-	-	
Output Drive Current:2			0.4	5	0.5	_	0.4	0.8	_	0.3	_	
N-Channel (Sink)			0.5	10	1.1	-	0.9●	1.8	-	0.65	-	1
	IDN		1.5	15	_	-	3	6	-	_	_	mA
	<u> </u>		2.5	5	-2	_	-1.6°	-3.2	-	-1.15	-	†
P-Channel (Source)		1	4.6	5	-0.5		-0.4°	-0.8	-	-0.3	-	1
	1	1	9.5	10	-1.1		-0.9°	-1.8	 -	-0.65	-	_{mA}
	I _D P		13.5		-	_	-3	-6	<u> </u>	-	_	1 ""
Diode Test ³	 	 	-	-		 	-	-	 			\vdash
100 μA Test Pin	V _{DF}	1			-	1.5 [©]		_	1.5●	-	1.5 [©]	V
Input Current	T ₁		Τ-	15	-	_	T -	±10 ⁻⁵	±1	-	-	μΑ

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.


Note 3: Test on all inputs and outputs.'

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r , t_f = 20 ns, and C_L = 50 pF

OHADAGTEDIGTIG		TEST CONDITIONS*		LIF		
CHARACTERISTIC	SYMBOL		V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:			5	200	400°	
	t _{PHL}		10	80	160 [®]	ns
High-to-Low Level			15	60	-	
			5	425	850°	
Low-to-High Level	tPLH	İ	10	170	340 [®]	ns
•			15	120	-	
	tTHL		5	100	200°	
Transition Time			10	50	100 [®]	ns
	^t TLH		15	40	80	
Average Input Capacitance	Ci	Any Input		5	_	pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*} Tests are either several inputs or several outputs.






Fig. 2-Min. and max. voltage transfer characteristics.




Fig. 4-Minimum output p-channel drain characteristics.




Fig. 6—Typical low-to-high level propagation delay time vs. load capacitance.




Fig. 3-Minimum output n-channel drain characteristics.




Fig. 5—Typical high-to-low level propagation delay time vs. load capacitance.




Fig. 7—Typical propagation delay time vs. supply voltage.




Fig. 8- Typical transition time vs. load capacitance.




Fig. 9- Typical power dissipation vs. frequency.




Fig. 10-Quiescent device current test circuit.





Fig. 11-Noise immunity test circuit.

TERMINAL ASSIGNMENT CD4078B




92CS-24593



Monolithic Silicon

High-Reliability Slash (/) Series CD4085B/...



High-Reliability COS/MOS Dual 2-Wide 2-Input AND-OR-INVERT Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

- Medium-speed operation tpHL = 90 ns; tpLH = 125 ns (typ.) at 10 V
- Individual inhibit controls
- Standard B-series output drive

The RCA-CD4085B Slash (/) Series contains a pair of AND-OR-INVERT gates, each consisting of two 2-input AND gates driving a 3-input OR gate followed by an inverter. Individual inhibit controls are provided for both A-O-I gates. This device has equal source- and sink-current capabilities and conforms to standard B-Series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4085B types described in data bulletin 811 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types in the CD4085B "Slash" (/) Series can be supplied to six screening levels — /1N, /1R, /1, /2, /3, /4 — which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels — /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4085B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE65 to +150°C
OPERATING-TEMPERATURE RANGE
DC SUPPLY-VOLTAGE RANGE
V _{DD} •
DEVICE DISSIPATION (PER PACKAGE) 200 mW
ALL INPUTSV _{SS} \leq V _I \leq V _{DD}
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm)
from case for 10 seconds max

All voltage values are referenced to V_{SS} terminal.

OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	v	-
Input Voltage Swing (Recommended V _{SS} to V _{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	to V _{DD} + 0.5 V	٧	-




Fig. 1-CD4085B schematic diagram.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	NDIT	IONS			UNITS						
			٧o	V _{DD}	-5	5°C		25°C		125	°C		
			v	V	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	<u></u>	
Quiescent Device ¹ Current				5	_	0.5	_	0.01	0.5	_	30		
Current	1 _L			10	-	1.	-	0.01	1•	_	20●	μΑ	
				15	-	-	-	0.01	-	-	-		
				3	_	0.55●	-		0.5 [®]	_			
Output Voltage:1	W-			5	_	0.01	_	0	0.01		0.05		
Low-Level	VOL			10	_	0.01		0	0.01	_	0.05		
				15	-	_	-	0	0.5 [•]	_	0.55 [©]	V	
				3	2.25 [•]	-	2.3 [•]	-	-	-	-		
				5	4.99	_	4.99	5	_	4.95	-		
High-Level	V _{ОН}			10	9.99	_	9.99	10	_	9.95	-]	
				15	1	1	14.5 [©]	15	-	14.45 [•]	-		
Threshold Voltage ² N-Channel	v _{TH} N	I _D = -20 μA			-0.7●	-3●	-0.7 [●]	-1.5	-3●	-0.3 ●	-3•		
P-Channel	V _{TH} P	I _D = 20	иΑ		0.7 [©]	3●	0.7●	1.5	3●	0.3 [©]	3●] `	
			4.2	5	1.5	_	1.5 [•]	2.25	-	1.4	_		
	V _{NL}		9	10	3●	_	3●	4.5	_	2.9●	-	1	
		1	13.5	15	_	_	-	6.75	_	-	_	1	
Noise Immunity ¹	V _{NH}]	0.8	5	1.4	-	1.5 [©]	2.25	-	1.5	-	\ \	
	INI	Ì	1	10	2.9 [•]	-	3●	4.5	-	3●	-]	
			1.5	15				6.75	_	_			
Output Drive Current: ² N-Channel			0.4	5	0.5	_	0.4●	0.8	-	0.3	_		
(Sink)	IDN		0.5	10	1.1	-	0.9●	1.8	-	0.65	-	m _A	
	1.0.		1.5	15	_	-	3	6	-	-	_] ""	
			2.5	5	-2	-	-1.6 [●]	-3.2	<u> </u>	-1.15	_		
			4.6	5	-0.5	-	-0.4 [●]	-0.8	-	-0.3	_		
P-Channel	I _D P		9.5	10	-1.1	-	-0.9●	-1.8	-	-0.65	-	mA	
(Source)			13.5	15	-	-	-3	6	-	-	-		
Diode Test ³ 100 μA Test Pin	V _{DF}				_	1.5●	-	-	1.5 [®]	_	1.5 °	v	
Input Current	Ц		-	15	-	-	-	±10-5	±1	_	_	μА .	

Limits with black dot () designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

		TEST CONDITIO	ONS *	LIM			
CHARACTERISTIC	SYMBOL		V _{DD} V	Тур.	Max.	UNITS	
Propagation Delay			5	225	450 ●		
Time (Data):	t _{PHL}		10	90	180 ●	ns	
High-to-Low Level			15	65	-		
			5	310	620 ●		
Low-to-High Level	t _{PLH}		10	125	250 ●	ns	
			15	90			
Propagation Delay			5	150	300 ●		
Time (Inhibit):	tPHL(INH)		10	60	120 ●	ns	
High-to-Low Level			15	40			
			5	250	500 ●		
Low-to-High Level	t _{PLH} (INH)		10	100	200 ●	ns	
			15	70	_		
			5	100	200 ●		
Transition Time	tTHL,		10	50	100 ●	ns	
	^t TLH		15	40	80		
Average Input Capacitance	CI	Any Input		5	-	рF	

Limits with black dot (•) designate 100% testing. Refer to HIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.




Fig. 2- Min. and max. voltage transfer characteristics.




Fig. 3-Minimum output n-channel drain characteristics.

^{*} Tests are either several inputs or several outputs.




Fig. 4— Minimum output p-channel drain characteristics.




Fig. 6— Typical data low-to-high level propagation delay time vs. load capacitance.




Fig. 8-Typical transition time vs. load capacitance.




Fig. 5— Typical data high-to-low level propagation delay time vs. load capacitance.




Fig. 7— Typical data propagation delay time vs. supply voltage.




Fig. 9- Typical power dissipation vs. frequency.




Fig. 10-Quiescent device current test circuit.





Fig. 11-Noise immunity test circuit.


TERMINAL ASSIGNMENT (TOP VIEW) CD4085B





Monolithic Silicon

High-Reliability Slash (/) Series CD4086B/...



High-Reliability COS/MOS Expandable 4-Wide 2-Input AND-OR-INVERT Gate

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

Features:

■ Medium-speed operation — tpHL = 90 ns; tpLH = 140 ns (typ.) at 10 V

CTODACE TEMPEDATURE DANCE

- INHIBIT and ENABLE inputs
- Standard B-series output drive

The RCA-CD4086B "Slash" (/) Series contains one 4-wide 2-input AND-OR-INVERT gate with an INHIBIT/EXP input and an ENABLE/EXP input. For a 4-wide A-O-I function INHIBIT/EXP is tied to V_{SS} and ENABLE/EXP to V_{DD}. See Fig. 2 and its associated explanation for applications where a capability greater than 4-wide is required. This device has equal source- and sink-current capabilities and conforms to standard B-series output drive (see Static Electrical Charac-| teristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4086B types described in data bulletin 812 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels - /1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4086B "Slash" (/) Series types are supplied in 14-lead dual-in-line ceramic packages ("D" suffix), in 14-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

STURAGE-TEMPERATURE RANGE65 to +150°C
OPERATING-TEMPERATURE RANGE55 to +125°C
DC SUPPLY-VOLTAGE RANGE
V _{DD} *
DEVICE DISSIPATION (PER PACKAGE) 200 mW
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm)
from case for 10 seconds max

^{*} All voltage values are referenced to V_{SS} terminal.

OPERATING CONDITIONS AT TA = 25°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	_	3	18	v	-
Input Voltage Swing (Recommended V_{SS} to V_{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)		٧	_




Fig. 1-CD4086B schematic diagram.




Fig. 2-Two CD4086B's connected as an 8-wide 2-input A-O-I gate.

Fig. 2 above shows two CD4086B's utilized to obtain an 8-wide 2-input A-O-I function. The output (J1) of one CD4086B is fed directly to the ENABLE/EXP2 line of the second CD4086B. In a similar fashion, any NAND gate

output can be fed directly into the ENABLE/ $\overline{\text{EXP}}$ input to obtain a 5-wide A-O-I function. In addition, any AND gate output can be fed directly into the INHIBIT/EXP input with the same result.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CO	IONS	LIMITS									
			٧o	V _{DD}	-5	5°C		25°C		125	°C		
			v	v	Min.	Max.	Min.	Тур.	Max.	Min:	Max.		
Quiescent Device ¹				5	_	0.5	_	0.01	0.5	_	30		
Current	۱L			10	_	1.0		0.01	1.0		20	μΑ	
				15	_	· -	_	0.01	<u> </u>	_	-		
				3	_	0.55 [©]	_	_	0.5	_	_		
Output Voltage:1				5	_	0.01	-	0	0.01		0.05		
Low-Level	VOL			10	_	0.01	_	0	0.01	-	0.05		
				15	-	_	-	0	0.5	-	0.55	v	
				3	2.25 [•]	-	2.3●	_	- I	_	-		
				5	4.99	_	4.99	5	-	4.95	-		
High-Level	V _{OH}			10	9.99		9.99	10	_	9.95	-		
				15	-	_	14.5 [•]	15	_	14.45 [•]	_		
Threshold Voltage ² N-Channel	v _{TH} N	I _D =20 μA			-0.7 [●]	_3 •	-0.7●	-1.5	-3 ®	-0.3●	-3 ●	V	
P-Channel	V _{TH} P	I _D = 20	uΑ		0.7 [©]	3●	0.7●	1.5	3●	0.3 [©]	3●	V	
			4.2	5	1.5	_	1.5°	2.25	-	1.4	_		
	V _{NL}	V _{NL}		9	10	3●	_	3●	4.5	-	2.9●	_	
			13.5	15	_	-	-	6.75	-	_	-		
Noise Immunity ¹	V _{NH}		0.8	5	1.4	_	1.5 [®]	2.25	_	1.5	-	٧	
	· INFI		1	10	2.9●	-	3●	4.5	<u> </u>	3●	-		
			1.5	15				6.75	=		_		
Output Drive Current:2 N-Channel			0.4	4.5	0.5	_	0.4	0.8	_	0.3	-		
(Sink)			0.5	10	1.1	-	0.9●	1.8	-	0.65	-		
	IDN		1.5	15	_	-	3	6	_	-	_	mA	
			2.5	5	-2	_	−1.6 [●]	-3.2	-	-1.15	_		
			4.6	5	-0.5	·	-0.4 [●]	-0.8	-	-0.3	_		
P-Channel	I _D P		9.5	10	-1.1	-	-0.9 [●]	-1.8	-	-0.65	_	mΑ	
(Source)	, D		13.5	15	-	-	-3	-6	-	-	-		
Diode Test ³ 100 µA Test Pin	V _{DF}				_	1.5 [©]	_	_	1.5	_	1.5 [©]	v	
Input Current	I _I	 	├-	15		 		±10-5		_	_	μA	

Limits with black dot () designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

Note 1: Complete functional test all inputs and outputs to truth table.

DYNAMIC ELECTRICAL CHARACTERISTICS AT $T_A = 25^{\circ}C$, $C_L = 50$ pF, Input $t_r, t_f = 20$ ns

		TEST CONDIT		LIN	IITS	
CHARACTERISTIC	SYMBOL		V _{DD} Volts	TYP.	MAX.	UNITS
Propagation Delay Time (Data):			5	225	450 °	
High-to-Low Level	t _{PHL}		10	90	180 [©]	ns
	l		15	60	-	
			5	350	700●	
Low-to-High Level	tPLH		10	140	280●	ns
			15	100	-	
Propagation Delay Time (Inhibit):			5	150	300●	
High-to-Low Level	tPHL(INH)		10	60	120	ns
]		15	40	-	
			5	250	500●	
Low-to-High Level	tPLH(INH)		10	100	200 ©	ns
			15	70	-	
			5	100	200 ®	
Transition Time	tTHL,		10	50	100●	ns
	^t TLH		15	40	80	
Average Input Capacitance	C _I	Any Ing	out	5	_	pF

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash(/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

^{*} Tests are either several inputs or several outputs.




Fig.3- Min. and max. voltage transfer characteristics.




Fig.4—Minimum output n-channel drain characteristics.




Fig.5-Minimum output p-channel drain characteristics.




Fig.7—Typical DATA or ENABLE low-to-high level propagation delay time vs. load capacitance.




Fig.9-Typical transition time vs. load capacitance.




Fig.6—Typical DATA or ENABLE high-to-low level propagation delay time vs. load capacitance.




Fig.8—Typical DATA or ENABLE propagation delay time vs. supply voltage.




Fig. 10—Typical power dissipation vs. frequency.





Fig. 11 – Quiescent device current test circuit.


Fig. 12—Noise immunity test circuit.



TERMINAL ASSIGNMENT CD4086B



High-Reliability Slash(/)Series CD4514B/... CD4515B/...



High-Reliability COS/MOS 4-Bit Latch/4-to-16 Line Decoder

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

CD4514B Output "High" on Select CD4515B Output "Low" on Select

Features:

- Strobed input latch
- Inhibit control

The RCA-CD4514B and CD4515B "Slash" (/) Series are monolithic integrated circuits consisting of a 4-bit strobed latch and a 4-to-16 line decoder. The latches hold the last input data presented prior to the strobe transition from 1 to Inhibit control allows all outputs to be placed at 0 (CD4514B) or 1 (CD4515B) regardless of the state of the data or strobe inputs.

The decode truth table indicates all combinations of data inputs and appropriate selected outputs.

These devices are electrically and mechanically identical with standard COS/MOS CD4514B and CD4515B types described in data bulletin 814 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels -/1N, /1R, /1, /2, /3, /4 - which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels - /M, /N, and /R.

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C "High-Reliability COS/ MOS CD4000A "Slash" (/) Series Types".

The CD4514B and CD4515B "Slash" (/) Series types are supplied in 24-lead dual-in-line ceramic packages ("D" suffix), in 24-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

TERMINAL ASSIGNMENT CD4514B CD4515B

STRORE VDD DATA INHIBIT DATA 2 22 DATA 4 57 21 DATA 3 s6 -20 - SIO \$5 6 19 - sii **S4** - 58 18 S3 R 17 - 59 SI - SI4 9 16 lю 15 S15 SO - 512

S13

92CS - 24554

Applications:

- Digital multiplexing
- Address decoding
- Hexadecimal/BCD decoding
- Program-counter decoding
- Control decoder

DECODE TRUTH TABLE (Strobe = 1)

 v_{SS}


INHIBIT DATA INPUT		TS	SELECTED OUTPUT CD4514B = Logic 1 (High)		
INTIBIT	۵	u	В	Α	CD4514B = Logic 0 (Low)
0 0 0	0 0 0 0	0 0 0	0 0 1	0 1 0 1	\$0 \$1 \$2 \$3
0 0 0	0 0 0	1 1 1	0 0 1 1	0 1 0	S4 S5 S6 S7
0 0 0	1 1 1 1	0 0 0	0 0 1 1	0 1 0	S8 S9 S10 S11
0 0 0 0	1 1 1	1 1 1	0 0 1 1	0 1 0 1	S12 S13 S14 S15
1	х	×	×	×	All Outputs = 0, CD4514B All Outputs = 1, CD4515B

X = Don't Care

[▲] Formerly CD4064A and CD4065A, respectively.

MAXIMUM RATINGS, Absolute-Maximum Values:

^{*} All voltage values are referenced to V_{SS} terminal.



Waveforms for setup time and strobe pulse width.

OPERATING CONDITIONS AT $T_{\Delta} = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	V _{DD}	Min.	Max.	Units	Fig.
Supply Voltage Range	-	3	18	٧	-
Input Voltage Swing (Recommended V _{SS} to V _{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one in put)		V	-
Setup Time	5 10	250 100	None	ns	А
Strobe Pulse Width	5 10	350 100	None	ns	Α




Fig. 1-Logic diagram for CD4514B and CD4515B.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	SYMBOL		TEST CONDI TIONS				L	.IMITS				UNITS
TERISTIC		V _O		V _{DD}	−55°C		25°C			125		
		A	*	V	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
Quiescent Device 1				5		5		0.02	5		300	
Current	1L			10 15	-	10•		0.02	10 •	<u> </u>	200•	μΑ
2		<u> </u>		3	_	0.55		_	0.5•		_	
Output Voltage 1				5		0.01		0	0.01	_	0.05	
Low-Level	VOL			10		0.01		0	0.01		0.05	
				15	_	_	_	0	0.5●	_	0.55	v
				3	2.25●	_	2.3●	_	_	_	_	v
				5	4.99	_	4.99	5	_	4.95	_	
High-Level	Voн			10	9.99		9.99	10	_	9.95	_	
				15	_	_	14.5●	15	_	14.45 •	+	
Threshold Voltage			· · · · · · · · · · · · · · · · · · ·									
N-Channel	VTHN	I _D = -20 μA			-0.7●	-3●	-0.7●	-1.5	-3●	-0.3●	-3●	v
P-Channel	VTHP	I _D = 2	0 μΑ		0.7●	3●	0.7●	1.5	3●	0.3●	3●	V
		0.8	4.2	5	1.5		1.5●	2.25	_	1.4	-	
	VNL	1	9	10	3●	_	3●	4.5	_	2.9●	_	
Noise Immunity ¹		1.5	13.5	15	_	_		6.75	_			v
Any Input		4.2	0.8	5	1.4	-	1.5●	2.25	_	1.5	_	•
*	V _{NH}	9	1	10	2.9●	-	3●	4.5	-	3●	-	
		13.5	1.5	15	_	_	_	6.75	_	-	_	
Output Drive ² Current:									-			
		0	.4	5*	0.5	-	0.4	0.8	-	0.3	- 1	
N-Channel	IDN	0	.5	10†	1.1	_	0.9	2	-	0.65	_	mA
(Sink)		1	.5	15	_	_		7.8	_	-	_	
		4	.6	5*	-0.25	_	-0.2●	-0.4	_	-0.15		
P-Channel		2	2.5		-1	_	-0.8●	-1.6	_	-0.60	-	
(Source)	I _D P	9	.5	10†	-0.62	-	-0.5●	-0.9	_	-0.35	-	mA
		13	3.5	15	-		_	-3.5	_	_	_	
Diode Test ³ 100 µA Test Pin	V _{DF}				_	1.5•	_	_	1.5●		1.5●	V
Input Current	I ₁	Any	Input	15	_	_	_	±10-5	±1		_	μΑ

[▲] For CD4514B

Limits with black dot (•) designate 100% testing. Refer to RIC 102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test, all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.

^{*} See Note 1

[★] For CD4515B

[†] See Note 2

CHARACTERISTIC	SYMBOL	SYMBOL TEST CONDI		LIMITS		UNITS			
			V _{DD} Volts	TYP.	MAX.				
Propagation									
Delay Time:			5	550	1100°				
Strobe or Data		i	10	225	450 ●				
	t _{PHL} ,		15	150	_				
	t _{PLH}		5	400	800●	ns			
Inhibit			10	150	300●				
			15	100	_				
Transition Time:			5	100	200●				
High-to-Low	t _{THL}	t _{THL}	tTHL	tTHL		10	50	100●	
			15	40	80				
			5	200	400●	ns			
Low-to-High	tTLH	}	10	100	200°				
		,	15	60	_				
Average Input Capacitance	cı	Any Ir	nput	- 5	_	pF			

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.




Fig. 2-Noise immunity test circuit.




Fig. 3-Quiescent device current test circuit.

^{*} Tests are either several inputs or several outputs.




Fig. 4 - Dynamic power dissipation test circuit and waveform.




Fig.5 '-Switching time test circuit and waveforms.



DRAIN CURRENT (IDP)

P-CHANNEL

92CS-24547




Fig. 6 —Minimum output-N-channel drain characteristics.

Fig. 7 - Minimum output-P-channel drain characteristics.




Fig.8 — Typical strobe or data propagation delay time vs. load capacitance.




Fig. 10 — Typical low-to-high transition time vs. load capacitance.




Fig. 12 — Typical strobe or data propagation delay time vs. supply voltage.




Fig.9 — Typical inhibit propagation delay time vs. load capacitance.




Fig.11 – Typical high-to-low transition time vs. load capacitance.





Fig.13 - Typical power dissipation vs. frequency.



Monolithic Silicon

High-Reliability Slash (/) Series CD4518B/... CD4520B/...



High-Reliability COS/MOS Dual Up Counters

For Logic Systems Applications in Aerospace, Military, and Critical Industrial Equipment

CD4518B Dual BCD Up Counter CD4520B Dual Binary Up Counter

Features:

- Medium-speed operation 6-MHz typical clock frequency at 10 V
- Positive- or negative-edge triggering
- Standard B-series output drive
- Synchronous internal carry propagation

The RCA-CD4518B Slash (/) Series Dual BCD Up Counter and CD4520B Slash (/) Series Dual Binary Up Counter each consist of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition. For single-unit operation the Enable input is maintained "high" and the counter advances on each positive-going transition of the Clock. The counters are cleared by high levels on their Reset lines.

The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the clock input of the latter is held low.

All outputs have equal source- and sink-current capabilities and conform to standard B-Series output drive (see Static Electrical Characteristics).

These devices are electrically and mechanically identical with standard COS/MOS CD4518B, CD4520B types described in data bulletin 808 and DATABOOK SSD-203 Series, but are specially processed and tested to meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883.

The packaged types can be supplied to six screening levels – /1N, /1R, /1, /2, /3, /4 – which correspond to MIL-STD-883 Classes "A", "B", and "C". The chip versions of these types can be supplied to three screening levels – /M, /N, and /R.

Applications:

- Multistage synchronous counting
- Multistage ripple counting
- Synchronous frequency dividers

For a description of these screening levels and for detailed information on test methods, procedures, and test sequence employed with high-reliability COS/MOS devices refer to High-Reliability Report RIC-102C, "High-Reliability COS/MOS CD4000A "Slash" (/) Series Types".

The CD4518B, CD4520B "Slash" (/) Series types are supplied in 16-lead dual-in-line ceramic packages ("D" suffix), in 16-lead ceramic flat packages ("K" suffix), or in chip form ("H" suffix).

TRUTH TABLE

CLOCK	ENABLE	RESET	ACTION
	1	0	Increment Counter
0	7	0	Increment Counter
7	×	0	No Change
х		0	No Change
	0	0	No Change
1	~	0	No Change
х	х	1	Q1 thru Q4 = 0

X = Don't Care

1 ≡ High State

0 ≡ Low State

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, Input t_r , $t_f = 20$ ns, and $C_L = 50$ pF

CHARACTERISTIC	SYMBOL	TEST CONDI	TIONS * ALL TYPES LIMITS		UNITS	CHARACTERISTIC CURVES &		
CHANACIENISTIC	STIVIBUL		V _{DD} Volts	Тур.	Max.	UNITS	TEST CIRCUITS FIG. NO.	
Propagation Delay Time:			5	280	560●			
Clock or Enable			10	115	230●	ns	8	
to Output	to Output tpHL,	t _{PHL} ,		15	80	-		
			5	330	660●			
Reset to Output	1 .		10	130	260●	ns	8	
			15	90	-			
	tTHL,		5	100	200●			
Transition Time	†TLH		10	50	100●	ns	9	
	'-''		15	40	80			
Average Input Capacitance	C _I	Any Input		5	_	pF	_	

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Slash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE	-65 to +150°C
OPERATING-TEMPERATURE RANGE	-55 to +125°C
DC SUPPLY-VOLTAGE RANGE	

OPERATING CONDITIONS AT $T_{\Delta} = 25^{\circ}C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	v_{DD}	Min.	·Max.	Units	Fig.
Supply Voltage Range	-	3	18	>	-
Input Voltage Swing (Recommended V_{SS} to V_{DD})	-	0.2 V _{DD} to 0.8 V _{DD} (Any one input)	to V _{DD} +	V	-
Enable Pulse Width	5 10 15	440 200 140	None	ns	-
Clock Pulse Width	5 10 15	200 100 70	None	ns	1
Clock Input Frequency	5 10 15	DC	1.5 3 4	MHz	-
Clock or Enable Input Rise or Fall Time	4 - 15	None	15	μs	1
Reset Pulse Width	5 10 15	250 110 80	None	ns	_




Fig. 1— Timing diagrams for CD4518B and CD4520B.

^{*} Tests are either several inputs or several outputs.

All voltage values are referenced to V_{SS} terminal.

STATIC ELECTRICAL CHARACTERISTICS

I _L		٧	′ 。	V _{DD}		. 1						l .
1.			٠,	, ΔDD	-5	5°C		25°C		125	°C	
1.			v .	٧	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
i. I				5	_	5	_	0.02	5		300	
'և լ				10	_	10•		0.02	10•	=	200●	μΑ
				15	_	_	_	0.02	_	_	_	
						0.55			0.5			
				5	_	0.01		0	0.01	_	0.05	
V _{OL}				10	_	0.01	_	0	0.01	_	0.05	
				15	_		_	0	0.5 [®]	-	0.55	v
				3	2.25 [•]	_	2.3●	_	-	_	_	V .
				5	4.99		4.99	5	_	4.95	-	
Voн				10	9.99	_	9.99	10	_	9.95	-	
				15	-		14.5 [•]	15	_	14.55●	_	
v _{TH} N	١ _D	= -20) μΑ		-0.7 [●]	-3 ●	-0.7●	-1.5	-3 •	-0.3●	-3●	v
V _{TH} P	۱ _D	= 20 µ	ıΑ		0.7●	3●	0.7●	1.5	3●	0.3●	3●	
	V _{NL}	0.8	4.2	5	1.5	-	1.5 [•]	2.25	_	1.4	_	
v_{NI}		1	9	10	3●	_	3●	4.5	_	2.9●	_	
		1.5	13.5	15	-	-	-	6.75	_	-	_	
VNIII		0.8	4.2	5	1.4	-	1.5 [•]	2.25	_	1.5	-	V
NH		1	9	10	2.9 [•]	_	3●	4.5	-	3●	-	
		1.5	13.5	15	_	_	_	6.75		_	_	
		0	.4	5	0.5	_	0.4●	0.8	-	0.3	_	
		0).5	10	1.1	-	0.9●	1.8	-	0.65	-	
ιDИ		1	.5	15	_	-	3	6	_	-	_	mA
		2	2,5	5	-2	-	-1.6 [●]	-3.2	_	-1.2	_	
		4	1.6	5	-0.5	-	-0.4 [●]	-0.8	_	-0.3	-	
InP		- g	9.5	10	-1.1	_	-0.9 [●]	-1.8	-	-0.65	-	mA
יטי		1:	3.5	15	-	-	-3	6	-	_	-	''''
VDE					_	1.5	_	_	1.5 [©]	_	1.5°	v
	\vdash			15	├			+10-5	+1	 		μА
	V _{OH}	VOH VTHN ID VTHP ID VNL VNH IDP VDF	V _{OH} V _{TH} N I _D = -20 V _{THP} I _D = 20 N N 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 V _{NH} 1.5 0.8 1 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 1 1.5 0.8 0.8 1 1.5 0.8 0.8 1 1.5 0.8 0.8 0.8 0.8 1 1.5 0.8 0.8 0.8 0.8 0.8 0.8 0.8 0	V_{OH} $V_{THN} \qquad I_{D} = -20 \mu\text{A}$ $V_{THP} \qquad I_{D} = 20 \mu\text{A}$ $V_{NL} \qquad 0.8 4.2$ $1 9$ $1.5 13.5$ $V_{NH} \qquad 0.5$ $1.5 13.5$ $0.4 0.5$ $1.5 13.5$ $0.4 0.5$ $1.5 13.5$ $V_{DF} \qquad 0.5$	VOL Solid Processing Processi	$V_{OL} = \begin{bmatrix} 3 & - & & & & \\ & 5 & - & & \\ & 10 & - & & \\ & 15 & - & \\ & & 3 & 2.25^{\bullet} \\ \hline & 5 & 4.99 \\ & 10 & 9.99 \\ \hline & 15 & - & \\ & & & \\ V_{THN} = \begin{bmatrix} 1_D = -20 \ \mu A & & & \\ & 1_D = 20 \ \mu A & & & \\ & & & \\ & & & 1.5 & 13.5 & 15 & - \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ &$	$V_{OL} = \begin{bmatrix} 3 & - & 0.55^{\bullet} \\ 5 & - & 0.01 \\ 10 & - & 0.01 \\ 15 & - & - \\ 3 & 2.25^{\bullet} & - \\ 5 & 4.99 & - \\ 10 & 9.99 & - \\ 15 & - & - \\ 10 & 9.99 & - \\ 15 & - & - \\ - & - & - \\ \end{bmatrix}$ $V_{THN} = \begin{bmatrix} 1_{D} = -20 \ \mu\text{A} & 0.7^{\bullet} & 3^{\bullet} \\ 1 & 9 & 10 & 3^{\bullet} & - \\ 1.5 & 13.5 & 15 & - & - \\ 0.8 & 4.2 & 5 & 1.5 & - \\ 1 & 9 & 10 & 3^{\bullet} & - \\ 1.5 & 13.5 & 15 & - & - \\ 0.8 & 4.2 & 5 & 1.4 & - \\ 1 & 9 & 10 & 2.9^{\bullet} & - \\ 1.5 & 13.5 & 15 & - & - \\ 0.5 & 10 & 1.1 & - \\ 1.5 & 15 & - & - \\ 0.5 & 10 & 1.1 & - \\ 1.5 & 15 & - & - \\ 0.5 & 10 & -1.1 & - \\ 1.5 & 13.5 & 15 & - & - \\ 1.5 & 15 & -$	VOL VOL 3	$V_{OL} = \begin{bmatrix} 3 & - & 0.55^{\bullet} & - & - \\ 5 & - & 0.01 & - & 0 \\ 10 & - & 0.01 & - & 0 \\ 15 & - & - & - & 0 \\ 3 & 2.25^{\bullet} & - & 2.3^{\bullet} & - \\ 5 & 4.99 & - & 4.99 & 5 \\ 10 & 9.99 & - & 9.99 & 10 \\ 15 & - & - & 14.5^{\bullet} & 15 \end{bmatrix}$ $V_{THN} = \begin{bmatrix} 1_{D} = -20 \ \mu\text{A} \end{bmatrix} \begin{bmatrix} 0.7^{\bullet} & 3^{\bullet} & 0.7^{\bullet} & -1.5 \\ 1.5 & 13.5 & 15 & - & - & 6.75 \\ 1.5 & 13.5 & 15 & - & - & 6.75 \\ 1.5 & 13.5 & 15 & - & - & 6.75 \\ 1.5 & 13.5 & 15 & - & - & 6.75 \\ 1.5 & 13.5 & 15 & - & - & 6.75 \\ 1.5 & 13.5 & 15 & - & - & 6.75 \\ 1.5 & 13.5 & 15 & - & - & 6.75 \\ 1.5 & 13.5 & 15 & - & - & 0.4^{\bullet} & 0.8 \\ 0.5 & 10 & 1.1 & - & 0.9^{\bullet} & 1.8 \\ 1.5 & 15 & - & - & 3 & 6 \\ 0.5 & 10 & 1.1 & - & 0.9^{\bullet} & 1.8 \\ 1.5 & 15 & - & - & 3 & 6 \\ 0.5 & 10 & -1.1 & - & -0.9^{\bullet} & -1.8 \\ 1.5 & 13.5 & 15 & - & - & -3 & -6 \\ \end{bmatrix}$ $V_{DF} = \begin{bmatrix} 0.4 & 5 & -0.5 & - & -0.4^{\bullet} & -0.8 \\ -0.5 & 10 & -1.1 & - & -0.9^{\bullet} & -1.8 \\ -0.5 & 10 & -1.1 & - & -0.9^{$	VOL Solution Sol	VOL 1	VOL Social Color

Limits with black dot (•) designate 100% testing. Refer to RIC-102C "High-Reliability COS/MOS CD4000A Stash (/) Series Types", Tables 2 through 7 for testing sequence. All other limits are designer's parameters under given test conditions and do not represent 100% testing.

Note 1: Complete functional test all inputs and outputs to truth table.

Note 2: Test is either a one input or a one output only.

Note 3: Test on all inputs and outputs.




Fig. 2— Decade counter (CD4518B) logic diagram for one of two identical counters.




Fig. 3—Binary counter (CD4520B) logic diagram for one of two identical counters.




Fig. 4— Minimum output-N-channel drain characteristics.




Fig. 6—Typical propagation delay vs. load capacitance (clock or enable to output).




Fig. 8-Typical maximum-clock-frequency vs. supply voltage.




Fig. 5-Minimum output-P-channel drain characteristics.




Fig. 7-Typical transition time vs. load capacitance.




Fig. 9- Typical power dissipation characteristics.




Fig. 10—Ripple cascading of four counters with positive-edge triggering.




Fig. 11-Noise immunity test circuit.

CLOCK INPUT

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

CD407IB

Fig. 12—Synchronous cascading of four binary counters with negative-edge triggering.




Fig. 13— Quiescent device current test circuit.





Fig. 14-Power dissipation test circuit and waveform.

TERMINAL ASSIGNMENT CD4518B and CD4520B





Application Note ICAN-6000

Should be

arounded to

Handling and Operating Considerations for MOS Integrated Circuits

by S. Dansky R. E. Funk

This Note describes practices for handling and operating MOS integrated circuits that will guard against device damage and assure optimum performance.

Handling Considerations

The input protection networks incorporated in all RCA COS/MOS devices are effective in a wide variety of device handling situations. To be totally safe, however, it is desirable to restate the general conditions for eliminating all possibilities of device damage.

Because MOS devices have extremely high input resistance, they are susceptible to damage when exposed to extremely high static electrical charges. To avoid possible damage to the devices during handling, testing, or actual operation, therefore, the following procedures should be followed:

- The leads of devices should be in contact with a conductive material, except when being tested or in actual operation, to avoid build-up of static charge.
- Soldering-iron tips, metal parts of fixtures and tools, and handling facilities should be grounded.
- Devices should not be inserted into or removed from circuits with the power on because transient voltages may cause permanent damage.
- Signals should not be applied to the inputs while the device power supply is off.
- All unused input leads must be connected to either VSS (ground) or VDD (device supply), whichever is appropriate for the logic circuit involved.

Table I indicates general handling procedures recommended to prevent damage from static electrical charges.

Handling of Unmounted Chips

In handling of unmounted chips, care should be taken to avoid differences in voltage potential. A conductive carrier, or a carrier having a conductive overlay, should be used.

Another important consideration is the sequence in which bonds are made; the VDD (device supply) connection should always be made before the VSS (ground) bond.

Handling of Subassembly Boards

After COS/MOS units have been mounted on circuit boards, proper handling precautions should still be observed. Until these subassemblies are inserted into a complete system

Table I - General Handling Considerations

Should be

	conductive	common point
Handling Equipment	×	
Metal Parts of Fixtures and Tools		· x
Handling Trays	×	×
Soldering Irons		×
· Table Tops	×	x
Transport Carts		(Static Dis- charge Straps)
Manufacturing Operating Personnel		 (Utilize grounded metal wrist straps)
General Handling of Devices		 (Utilize grounded metal wrist straps)

Total protection results when personnel and materials are all at the same or ground potential.

Dry weather (relative humidity less than 30%) tends to multiply the accumulation of static charges on any surface. Conversely, higher humidity levels tend to reduce the magnitude of the static voltage generated. In a low-humidity environment, the handling precautions listed above take on added importance and should be adhered to without exceptions.

in which the proper voltages are applied, the board is no more than an extension of the leads of the device mounted on the board.

It is good practice to put conductive clips or conductive tape¹ on the circuit-board terminals. This precaution prevents static charges from being transmitted through the board wiring to the devices mounted on the board.

Automatic Handling Equipment

When automatic handling equipment is used, static electricity may not always be eliminated through grounding

 ¹⁻megohm series resistor.

¹ See Table II for sources of anti-static materials.

techniques alone. Automatic feed mechanisms must be insulated from the devices under test at the point where the devices are connected to the test set. The device-insulated part of the automatic handling mechanism (anvil transport) can generate very high levels of static electricity which are developed by the continuous flow of devices sliding over and then separating from the anvil. Total control of these static voltages is critical because of the high throughputs associated with automatic handling.

Fortunately, the resolution of this problem is simple, practical, and inexpensive. Ionized-air blowers, which supply large volumes of ionized air to objects that are to be charge neutralized, are commercially available from many supply sources. Field experience with ionized-air techniques reveals this method to be extremely effective in eliminating static electricity when grounding techniques cannot be used.

Lead Bending and Forming Considerations

Other problems that can occur in handling COS/MOS devices relate to the proper handling of leads during mounting of devices. In any method of mounting integrated circuits that involves bending or forming of the device leads, it is extremely important that the leads be supported and clamped between the bend and the package seal, and that bends be made with extreme care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead flat-packaged integrated circuits, less than the lead thickness. It is also extremely important that the ends of the bent leads be perfectly straight and parallel to assure easy insertion through the holes in the printed-circuit board.

Bending, forming, and clinching of integrated-circuit leads produce stresses in the leads and can cause stresses in the seals if the above precautions are not taken. In addition, wide variations in temperature during normal use result in stresses in the device leads. Tests of 14-lead flat-pack integrated circuits, conducted under worst-case conditions in which the packages were rigidly attached to posts extending from the printed-circuit board, showed that over a temperature swing of 180°C (from -55°C to +125°C) the stress developed in the leads, the tensile pull on the leads, the shear stress introduced on the seal, and the tensile stress developed in the seal were all well within the limits for these materials. The use of thermal-stress-relief bends is, therefore, not necessary.

Soldering Time and Temperature

All device leads can withstand exposure to temperatures as high as 265° C for as long as ten seconds, and as close as $1/16 \pm 1/32$ inch from the body of the device.

Storing of COS/MOS Chips

COS/MOS chips, unlike most packaged devices, are non-hermetic devices, fragile and small in physical size, and

therefore require the following special handling considerations:

- Chips must be stored under proper conditions to assure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics.
 After the shipping container is opened, the storage temperature should not exceed 40°C and the environment should be clean, dust-free, and less than 50% relative humidity.
- 2. After mounting and bonding, these non-hermetic chips should not be subjected to moist or contaminated atmospheres that might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

For further information on COS/MOS chip handling, refer to File No. 517, "CD4000AH Series COS/MOS Chips".

Storing of Printed-Circuit Boards

Excessive humidity (greater than 60%) should be avoided during circuit-board check-out to prevent the false impression of excessive device internal leakage. High relative humidity may cause leakage paths between closely spaced elements of the circuit boards, such as the terminals and insulated metallized connection strips. Normally this added leakage is not significant in non-COS/MOS devices. However, when the nanoampere-leakage advantages of COS/MOS devices are desired, leakage currents on circuit boards or non-hermetic modules which are affected by high humidity become of major concern and must be controlled by coating, cleaning, or better environmental controls.

Effects of Humidity on Static Electricity

Dry weather (relative humidity less than 30%) tends to multiply the accumulation of static charges on any surface. Conversely, higher humidity levels tend to reduce the magnitude of the static voltage generated. In a low-humidity environment, the handling precautions listed in Table I take on added importance and should be adhered to without exceptions.

Electrical Failure Modes Due To Improper Handling

When the possibilities exist for appreciable static-energy discharge, and proper handling techniques are not used, electrical damage can result as follows:

- (a) shorted input protection diodes,
- (b) shorted or open gates,
- (c) opening in metal paths from the device input.

The presence of this type of device damage can be detected by curve-tracer checks of the input protection diodes of the gate-oxide protection circuits described on page 3, and also by a check of the device characteristics, especially mutual transconductance (gm).

Operating Considerations

Maximum Ratings	CD4000A Series
Storage-Temperature Range	-65 to +150°C
Operating-Temperature Range:	
Ceramic-Package Types	-55 to +125°C
Plastic-Package Types	$-40 \text{ to} + 85^{\circ}\text{C}$
DC Supply-Voltage Range:	
V _{DD} - V _{SS}	-0.5 to +15 V
V _{DD} - V _{EE}	-0.5 to $+15$ V
V _{CC} - V _{SS}	-0.5 to +15 V
DC Input-Voltage Range	$V_{SS} \leq V_{I} \leq V_{DD}$
for CD4009A, CD4010A	$V_{SS} \leq V_{I} \leq V_{DD} \geqslant V_{CC}$
for CD4049A, CD4050A	$V_{SS} \leq V_{I} \leq 15 \text{ V}$
for CD4051A, CD4052A, CD4053A:	
Controls	$V_{SS} \leq V_{I} \leq V_{DD}$
Signals	$V_{EE} \leq V_{I} \leq V_{DD}$
Device Dissipation (per package)	200 mW
Lead Temperature (during soldering)	
at a distance 1/16 ± 1/32 inch	
$(1.59 \pm 0.79 \text{ mm})$ from case for	
10 seconds maximum	+ 265°C

Operating Voltage

When operating near the maximum supply-voltage range of 15 volts, care should be taken to avoid or suppress power-supply turn-on or turn-off transients, power-supply ripple or regulation, and ground noise; any of the above conditions must not cause $(V_{DD}-V_{SS})$ to exceed the absolute maximum rating.

Power supplies should have a current compliance compatible with actual COS/MOS current drain.

Another good power-supply practice is to use a zener protection diode in parallel with the power bus. The zener value should be above the expected maximum regulation excursion, but should not exceed 15 volts. Fig. 1 illustrates a practical zener shunt circuit. A current-limiting resistor is included if the supply-current compliance is higher than the zener power-dissipation rating for a given zener voltage. The shunt capacitance value is chosen to supply required peak current switching transients.




Fig. 1 - Zener-diode shunt circuit.

Unused Inputs

All unused input leads must be connected to either V_{SS} or V_{DD} , whichever is appropriate for the logic circuit

involved. A floating input on a high-current type (such as the CD4009A, CD4010A, CD4041A, CD4049A, CD4050A) not only can result in faulty logic operation, but can cause the maximum power dissipation of 200 milliwatts to be exceeded and may result in damage to the device. Another consideration with these high-current types is that a pull-up resistor from their inputs to V_{SS} or V_{DD} should be used if there is any possibility that the device may become temporarily unterminated (e.g., if the printed circuit board driving the high-current types is removed from the chassis). A useful range of values for such resistors is from 0.2 to 1 megohm.

Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady-state value of typicallyless than 10 milliamperes. Input signal interfaces having the allowable 0.5 volt above V_{DD} or below V_{SS} , respectively, should be current-limited to typically 10 milliamperes or less.

Whenever the possibility of exceeding 10 milliamperes of input current exists, a resistor in series with the input is recommended. The value of this resistor can be as high as 10 kilohms without affecting static electrical characteristics. Speed, however, will be reduced due to the added RC delay. Particular attention should be given to long input-signal lines where high inductance can increase the likelihood of large signal pickup in noisy environments. In these cases, series resistance with shunt capacitance at the IC input terminals is

recommended. The shunt capacitance should be made as large as possible consistent with the system speed requirements.

Interfacing with T²L Devices

The COS/MOS hex buffers (CD4009A, CD4010A, CD4049A, and CD4050A) are designed to drive two normal-power T²L loads. Other device types (such as the CD4041A, CD4048A, and CD4031A) can also directly drive at least one T²L load. Always consult the published data on the particular COS/MOS type for this capability. Most gates and inverters and some MSI types can drive one or more low-power T²L loads. To provide a good noise margin in the logic "1" state, T²L devices that drive COS/MOS devices require a pull-up resistor at the COS/MOS input. The COS/MOS hex buffers can also convert COS/MOS logic levels (5 to 15 volts) to T²L logic levels (5 volts), i.e., down-level conversion

Rules for safe system design when COS/MOS interfaces with T^2L and both logic systems have independent power supplies of the same voltage level but possibly on at different times are as follows:

a) T²L driving COS/MOS — use 1 kilohm in series with COS/MOS input

b) COS/MOS driving T2L - connect directly

Interfacing with p-MOS Devices

COS/MOS devices can operate at $V_{\rm DD}$ = 0 and $V_{\rm SS}$ = -3 to -15 volts to interface directly with p-MOS devices with no degradation in noise immunity or other characteristics.

Interfacing with n-MOS Devices

COS/MOS devices can be interfaced directly with n-MOS devices over the +3 to +15 volt range of power supplies.

Fan-Out - COS/MOS to COS/MOS

All RCA COS/MOS devices have a de fan-out capability of 50. The reduction in COS/MOS switching speed caused by added capacitive loading should, however, be consistent with high-speed system design. The input capacitance is typically 5 pF for most types; the CD4009A and CD4049A buffers have an input capacitance of typically 15 pF.

Maximum Clock Rise and Fall Time

All COS/MOS clocked devices show maximum clock riseand fall-time ratings (normally 5 to 15 microseconds). With longer rise or fall times, a device may not function properly.

Parallel Clocking

When two or more different COS/MOS devices use a common clock, the clock rise time must be kept at a value less than the sum of the propagation delay time, the output transition time, and the setup time. Most flip-flop and shift-register types are included in this rule and are so noted in the indiv Jual data sheets.

Noise Immunity

COS/MOS inputs normally switch at 30 to 70 per cent of the power-supply voltage. For example, for a 10-volt supply, a logic "0" is 0 to 3 volts, and a logic "1" is 7 to 10 volts. For 5-volt operation, a logic "0" is 0 to 1.5 volts, and a logic "1" is 3.5 to 5 volts. COS/MOS noise immunity is 30 per cent of the supply voltage for the range from +3 to +15 volts.

The inherent 30-per-cent noise immunity of COS/MOS also permits a 1-volt noise margin when interfaced with T^2L or DTL. For example, standard T^2L and DTL interfacing with COS/MOS at a nominal $V_{\rm DD} = V_{\rm CC} = 5$ volts provides at least 1-volt noise margin; i.e., $V_{\rm OL} {\rm max}(T^2L) = 0.4$ volt and $V_{\rm OL} {\rm min}({\rm DTL}) = 0.45$ volt; 30% of 5 volts = 1.5 volts.

This example applies typically to the 5400/7400 series, the 9000 series, and the 8000 series. HI NIL (300 series) can interface with COS/MOS at a nominal $V_{\rm DD} = V_{\rm CC}$ = 12 volts with a worst-case noise margin of 2.1 volts.

Because COS/MOS voltage-transfer switching characteristics vary from 30 to 70 per cent of the supply voltage, system designers employing COS/MOS multivibrators, level detectors, and RC networks must consider this variation. Application Note ICAN-6267 illustrates an accurate multivibrator design technique which minimizes the switching-point variation.


Output Short Circuits

Shorting of outputs to V_{SS} or V_{DD} can cause the device power dissipation to exceed the safe value of 200 milliwatts for high-output-current types such as the CD4007A, CD4009A, CD4010A, CD4041A, CD4049A, and CD4050A. In general, outputs of these types can all be safely shorted when operated with $V_{DD} - V_{SS} \leqslant 5$ volts, but may exceed the 200-milliwatt dissipation rating at higher power-supply voltages. For cases in which a short-circuited load, such as the base of a p-n-p or n-p-n bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for safe operation below 200 milliwatts.

COS/MOS Characteristics

Quiescent Device Leakage Current (I1):

Quiescent device leakage is measured for inputs tied high (I_{DD}) and also for all inputs tied low (I_{SS}), as illustrated below:



Quiescent Device Dissipation (P_D):

Quiescent device dissipation is given by $P_D = (V_{DD} - V_{SS}) I_L$ where $I_L = I_{DD}$ or I_{SS}

Output Voltage Levels (COS/MOS driving COS/MOS):

$$V_{OL}$$
 = Low-Level("0")Output = 10 mV* at 25°C
 V_{OH} = High-Level("1")Output = V_{DD} - 10 mV* at +25°C

Noise Immunity:

V_{NL} = the maximum noise voltage that can be applied to a logic "0" input (added to V_{SS}) before the output changes state.

 V_{NH} = the maximum noise voltage that can be applied to a logic "1" input (subtracted from V_{DD}) before the output changes state.

Output Drive Current:

Sink Current (I_DN) = the output sink current provided by the n-channel transistor without exceeding a given output voltage (V_O) as shown on each data sheet.

Source Current (I_DP) = the output source current provided by the p-channel transistor without dropping below a given output voltage (V_o) as shown on each data sheet.

Input Current (II):

Input current is typically 10 picoamperes (3 to 15 volts) at $T_A = 25^{\circ}$ C. Maximum input currents for COS/MOS devices are normally below 10 nanoamperes at 15 volts, and below 50 nanoamperes at $T_A = +125^{\circ}$ C.

AC (Dynamic) Characteristics:

Test parameters shown in the published data are measured at $T_A = 25^{\circ} C$ with a 15-pF load and an input-signal rise or fall time of 20 nanoseconds. Actual system delays and transition times may be increased due to longer input rise and fall times. Graphs are included in the individual data sheets to illustrate typical variation of delays and transition times with capacitive loading. The designer should use a typical temperature coefficient of $0.3\%/^{\circ} C$ for estimating speeds at temperatures other than $+25^{\circ} C$. Propagation delays and transition times increase with rising temperature; maximum clock input frequencies decrease with rising temperatures.

Dynamic power dissipation for each device type is shown graphically in the published data as a function of device operating frequency.

Gate-Oxide Protection Circuits

Most COS/MOS gate inputs have the protection shown in Fig. 2. An exception to this statement is the input network for the CD4049A and CD4050A shown in Fig. 3. Figs. 4 and 5 illustrate the protection diodes inherently present at all transmission-gate input/output terminals and all inverter outputs. ICAN-6218 gives further information on protection circuits.

The protection networks can typically protect against 1-2 kilovolts of energy discharge from a 250-pF source.




Fig. 2 — Normal gate-input-protection circuit.




Fig. 3 - CD4049A/CD4050A gate-input-protection circuit.




Fig. 4 - Transmission gate-input-output protection.




Fig. 5 - Active (inverter) output protection.

^{*} This voltage may be difficult to measure depending on accuracy, resolution, and offset voltage of test equipment used. Although device output "1" or "0" limits to which RCA tests in manufacture are 10 millivolts, a value of 50 millivolts may be used for customer measurements without compromise of device quality or system performance.

^{*} THESE DIODES ARE INHERENTLY PART OF THE MANUFACTURING

Table II — Partial List of Materials and Equipment Available for the Control of Static Charge

Company	Conductive Foam	Conductive Envelopes	Static Neutralizing Air Blowers	Anti-Static Sprays	Conductive Tape
Custom Material Inc. Chelmsford, Mass.	Velofoam #7672	Velobags #1798M	TEC Dynastat DS120		P. C. Contab Shunt
3M Company St. Paul, Minn.			Ionized Air Blower #905	See Technical Bulletins	Scotch Shielding Tapes
Scientific Enterprises, Inc. Bloomfield, Colo.			Micro Stat 575 Portable Ionizer		
Emerson & Cuming, Inc. Canton, Mass.	ECCOSORB LD26			See Technical Bulletins	



Application Note ICAN-6224

Radiation Resistance of the COS/MOS CD4000A Series

by M. N. Vincoff

Complementary MOS (COS/MOS) integrated circuits possess many advantages which recommend their use in radiation-susceptible space and military environments. Several of the most significant of these advantages are: ultra-low standby-power consumption, high noise immunity, extremely high packaging density, and inherently high reliability. These advantages, along with the improved radiation resistance of the RCA CD4000A series over the CD4000 series described in earlier radiation studies, exhibit the maturity reached by the MOS technology since 1971.

A number of studies of the radiation resistance of complementary MOS devices by NASA, the Navy and various companies in the space industry have revealed two areas of prime concern. 4-15 The first, permanent radiation exposure, as experienced in a space environment, causes a shift in threshold or switching voltage and a possible increase in leakage current, IL. The second, transient radiation exposure, as experienced in an atomic environment, causes the output-voltage levels to respond to a pulse of ionizing radiation; this effect could change the state of the logic circuitry and require resetting of that circuitry for proper equipment or system operation.

Permanent-Radiation Resistance

The CD4000 series was resistant to permanent radiation levels of 2×10^4 rads (approximately 10^{12} e/cm²). Now, however, RCA CD4000A-series devices without special shielding have been found to be resistant to radiation levels up to 2×10^5 rads (approximately 10^{13} e/cm²), as shown in Fig. 1.³ In this figure the change in switching voltage $^{\triangle}V_S$ is plotted as a function of dose. The value of $^{\triangle}V_T$ was calculated from the average value of $^{\triangle}V_T$ N and $^{\triangle}V_T$ P for the devices mentioned. The new radiation level of the CD4000A series represents a significant improvement over the CD4000 series. In addition, with minimal shielding (for example, 1/16-inch of aluminum) the CD4000A series can be used in application with levels of radiation up to 3×10^6 rads (approximately 10^{14} e/cm²).




Fig. 1 – Permanent radiation resistance of CD4000A- and CD4000series devices.

Transient-Radiation Resistance

The resistance of the CD4000A series to transient radiation is expected to be ten times better than that of the CD4000 series, which can withstand pulses of radiation of approximately 10¹⁰ rads/s.⁵

Design Considerations

The resistance of the CD4000A-series devices to either permanent- or transient-radiation exposure can be increased by providing either minimal shielding through the design of the equipment enclosure containing the devices or by locating the devices deep within the equipment in which they are used. In any case, the action taken will depend on the constraints dictated by the radiation environment imposed by the system or program. Each application must be tested and the results analyzed with the data in this Note as criteria. Test items to be considered are radiation environment, which

will vary greatly depending on dosage rate; time of exposure; amount of normal shielding; distance of the device from the radiation source; shielding afforded by the atmosphere; power-supply voltage selection; and switching cycles used during exposure. For example, consider the effects of permanent radiation on two spacecraft in 90-degree orbits at 600 and 1500 nautical miles from the earth, respectively. The dose-depth is determined as shown in the curves of Fig. 2. In these curves the dose in rads(A1)/day is plotted as function of the thickness of spacecraft aluminum required to shield the devices from trapped electrons and protons. ⁴




Fig. 2 – Dose-depth curves for trapped electrons and protons in spacecraft in orbit.

Conclusion

The RCA COS/MOS CD4000A series exhibits improved radiation resistance over the CD4000 series, and is well suited for use in many applications in which permanent and transient radiation effects are factors. When stringent radiation requirements are imposed, additional shielding can be employed to increase the radiation life of COS/MOS CD4000A-series devices to any desired level, i.e., to make their radiation resistance equivalent to that of bipolar devices.

Custom COS/MOS devices that can resist a radiation level of 10^6 rads are now being developed by means of an aluminum implantation process which requires one additional masking step in the production line. $^{11-14}$

References

 Eaton, S. S., "Noise Immunity of RCA COS/MOS Integrated Circuit Logic Gates", RCA Application Note ICAN-6166.

- Vincoff, M. N. and Schnable, G. L., "COS/MOS is a High-Reliability Technology", RCA Technical Publication ST-6112.
- Ezzard, G., "Radiation Effects on COS/MOS Devices", RCA Application Note ICAN-6604 (covers CD4000 series).
- Brucker, G. J., "COS/MOS Device Sensitivity in Outer-Space Radiation Environment", Report No. X72002, Oct. 17, 1973, RCA Astro Electronics Division.
- Dennehy, W. J., et al., "Transient Radiation Response in Complementary-Symmetry MOS Integrated Circuits", RCA Technical Publication ST-4308.
- Poch, W. J., and Holmes-Siedle, A. G., "Permanent Radiation Effects in COS/MOS Integrated Circuits", RCA Technical Publication ST-4174 (covers CD4000 series).
- Schambeck, W., "Radiation Resistance and Typical Applications of RCA COS/MOS Circuits in Spacecrafts", Telemetry Journal, June/July 1970 (covers CD4000 series).
- Schambeck, W., "Effects of Ionizing Radiation on Low-Threshold C-MOS Integrated Circuits", DFVLR Institute for Satellite Electronics, Oberpfaffen-hofen, W. Germany, April 1972 (covers CD4000A series).
- Danchenko, V., "Radiation Damage in MOS Integrated Circuits, Part I", Sept. 1971, Goddard Space Flight Center, Report X-711-71-410 (covers CD4000A series).
- Poch, W. J., and Holmes-Siedle, A. G., "The Long-Term Effects of Radiation on Complementary MOS Logic Networks", IEEE Transactions on Nuclear Science NS-17 (6), Dec. 1970 (covers CD4000 series).
- Smith, J. M., and Murray, L. A., "Radiation Resistant COS/MOS Devices", RCA Technical Publication ST-4723.
- King, E. E., Nelson, G. P., and Hughes, H. L., "The Effects of Ionizing Radiation on Various COS/MOS Integrated Circuit Structures", IEEE Transaction in Nuclear Science, No. 6, pg. 264, Dec. 1972, RCA Technical Publication ST-6161.
- Peel, John L., et al., "Radiation-Hardened Complementary MOS Using SiO₂ Gate Insulators", IEEE Transactions on Nuclear Science, No. 6, pg. 271, Dec. 1972.
- Schlesier, K. M., et al., "COS/MOS Hardening Techniques", IEEE Transactions on Nuclear Science, No. 6, pg. 275, Dec. 1972.



High-Reliability COS/MOS CD4000A Slash[/] Series Types

Screened to MIL-STD-883

RCA COS/MOS high-reliability slash (/) series digital integrated circuits are available for applications in aerospace, military, and industrial equipment. These COS/MOS circuits are supplied to six screening levels (/1N, /1R, /1, /2, /3, /4) which meet the electrical, mechanical, and environmental test methods and procedures established for microelectronic devices in MIL-STD-883. These six screening levels are equivalent to MIL-STD-883 Classes A, B, and C and are summarized in Table 1.

RCA also offers standard commercial product with a 168-hour burn-in, designated level /5.

This bulletin defines the test procedures employed with COS/MOS devices to meet the reliability standards required by MIL-STD-883. The level /1N part includes SEM (Scanning Electron Microscope) Inspection to NASA-Goddard Specification GSFC-S-311-P-12A of MIL-M-38510, and Precap Visual Inspection, Condition A, Method 2010-1, MIL-STD-

883. The level /R part includes the SEM inspection in addition to the requirements of level /1 part. RCA also offers the CD4000A slash (/) series screened to MIL-M-38510 (Slash (/) 050-Series Types). For COS/MOS devices in this series, refer to RIC-104A, "High-Reliability COS/MOS MIL-M-38510 CD4000A-Series Types".

The Product Flow Diagram shown in Fig. 1 lists a summary of processing, screening tests, and sampling procedures followed in the manufacture of high-reliability COS/MOS devices.

Table 2 gives detailed information for the screening tests included in the Product Flow Diagram. Table 3 gives pre burn-in and post burn-in electrical tests and delta limits for critical test parameters. Tables 4 and 5 give test criteria for Final Electrical and Group A Electrical Tests. Tables 6 and 7 describe Group B and C Environmental Sampling Inspection tests.




Fig. 1 - Product flow diagram. See Tables 2, 4, 5, 6, and 7 for details.

Table 1 — Description of RCA Integrated-Circuit Screening Levels

	Screening Levels [▲]		
RCA Levels	Equivalent to MIL-STD-883, Method 5004.1	Application	Description
For Package	ed Devices		
/1N	Class A with SEM* Inspection and Condition A Precap Visual Inspection		For devices intended for use where maintenance and replacement are impossible and reliability is imperative
/1R	Class A with SEM* Inspection and Condition B Precap Visual Inspection	Aerospace and Missiles	
/1	Class A with Condition B Precap Visual Inspection		
/2	Class A with Condition B Precap Visual Inspection. Radiographic Inspection Omitted	Aerospace and Missiles	For devices intended for use where maintenance and replace- ment are extremely difficult or impossible and reliability is imperative
/3	Class B	Military and Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
/4	Class C	Military and Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished
/5 Standard commercial plus burn-in	-	Commercial and Industrial	For devices intended for use where a higher level of reliability is required than can be provided by product without a burn-in
For Chips■			
/N	SEM* Inspection and Condition A Precap Visual Inspection	Aerospace and	For hybrid applications where maintenance and replacement are extremely difficult and reliability is imperative
/R	SEM* Inspection and Condition B Precap Visual Inspection	Missiles	
/M	Condition B Precap Visual Inspection	Military and Industrial	For general applications

^{*}SEM — Scanning Electron Microscope Inspection per NASA Specification GSFC-S-311-P-12

[▲] For details on Condition A and Condition B Precap Visual Inspection, refer to MIL-STD-883 Method 2010.1

Lot acceptance testing for chips is available on a custom basis

Ordering Information

1. Packaged Device and Chip Type Number Identification

When ordering a packaged device or a chip, it is important that the desired Screening Level and Package Designation for the Packaged Device, and the desired Screening Level for the Chip Version indicated by the appropriate suffix letters be added to the Part Number as shown below. For example, a CD4024A in a 14-lead dual-in-line ceramic

package and processed to meet MIL-STD-883 Class A requirements with SEM Inspection plus Condition A Precap Visual would be identified as the CD4024AD/1N. In similar manner, a CD4024A Chip having SEM inspection plus Condition A Precap Visual would be identified as the CD4024AH/N.

For the Following

/KI

2. Data Supplied With Order for Packaged Devices

a) Product Screening Data **RCA Screening Levels** Certificate of Compliance Signed by RCA Representative -Provides lot identity, customer order identity, lists and certifies tests, methods and SEM Inspection Certificate of Compliance to NASA Specification GSFC-S-311-P-12 Includes lot identification and one worst-case photograph/1N, /1R

b) Lot Quality Conformance Data -

Group B and Group C Subgroups

Attributes Data Summary of the Latest Group B and/or Group C Subgroup can be ordered at a nominal charge.

Special Group B and/or Group C quality conformance tests on samples from the specific lot of parts ordered will be considered on a custom basis only.

Description of RCA COS/MOS IC High-Reliability Part Numbers

/1N

Packaged Device CD4000AD/1N

CD4000A

	 ~ ~					
	Package Suffix Letter	Screening Level				
Type Designation	D = Dual-in-Line Ceramic Weld-Seal K = Ceramic Flat Pack F = Dual-in-Line Ceramic Frit-Seal	/1N /2 /1R /3 /1 /4 /5 For Description, See Table 1				

Chip Version, CD4000AH/N

CDARROA

CD4000A	<u>-</u>	/N
	Package Suffix Letter	Screening Level
Type Designation	H ≈ Chip Version	/N /R /M For Description, See Table 1

ш

Table 2 - Description of Total Lot Screening (X = 100% Testing)

Test	Conditions	MIL-	RCA Screening Levels*						
1631	Conditions	Method	Conditions	/1N	/1R	/1	/2	/3	/4
SEM Inspection	NASA Per GSFC-S-311-P-12	_	_	Х	Х	_	_	-	-
Precap Visual	-	2010.1	Α	х	-	-	_	-	-
Precap Visual	_	2010.1	В	-	×	х	x	×	×
Preseal Bake	16 to 32 hrs at 200°C	-	_	х	×	x	х	х	x
Seal & Lot Identification		-		х	×	x	x	x	x
Stabilization Bake	48 hrs. at 150°C	1008	С	×	×	x	x	x	x
Thermal Shock	15 cycles	1011	С	х	×	x	x	-	-
Temperature Cycling	10 cycles	1010	С	x	×	x	×	×	х
Mechanical Shock	5 pulses, Y ₁ direction	2002	В	×	×	x	x	_	-
Centrifuge	Y ₂ , Y ₁ direction	2001	Е	х	х	x	x	_	-
	Y ₁ direction only	2001	E	-	-	-	-	×	X
Fine Leak	-	1014	Α	Х	Х	х	x	×	х
Gross Leak	-	1014	·c	Х	Х	X	×	×	x
Electrical Tests	See Note 1	-	-	Х	х	х	×	x	- 1
Serialize	-	_	-	х	Х	x	х	-	-
Pre Burn-in Electrical	see Table 3		-	Х	Х	х	х	-	-
Burn-in	240 hours	1015	D or E	х	х	X.	х		~
	168 hours	1015	D or E	-	-	-	-	Х	-
Post Burn-in Electrical	Delta Requirements (See Table 3)	-	-	Х	Х	Х	х	-	-
Final Electrical	_		_	_	_	_	_	_	_
a) 25°C	see Table 4	_	_	х	х	х	х	х	x
b) -55 and +125°C	see Table 4	-	-	х	x	Х	Х	х	s
Radiographic Inspection	1 view	2012	-	x	х	х	-	-	-
External Visual		2009	-	Х	х	Х	Х	х	х

Note 1: See specific type data bulletin for test conditions and limits

Table 3 - Pre and Post Burn-In Electrical Tests and Delta Limits (TA = 25°C)

CRITICAL PARAMETERS (at V _{DD} = 10 V)	SYMBOLS LIMIT VALUES: For specific CD4000A Series Types and corresponding ∆ limits for High-Reliability Versions *										
OUESOENT DEVICE OURDENT	Total IL(max)	0.1	0.5	1	2	5	10	15	25	5 50	Unit μA
QUIESCENT DEVICE CURRENT	∆ار	0.05	0.2	0.3	0.5	1.0	1.3	1.5	2.5	5 5.0	μΑ
THRESHOLD VOLTAGE: "N" Channel	ΔVTH"N"	±0.3						>			
"P" Channel	ΔV _{TH} "P"	±0.3						٧			
DEVICE DRAIN CURRENT: Total	Total IDS(min)	-0.1	0.5	0.5 - 2	2 -	5	5 - 10	10 - 2	5	25 - 50	mA
"N" Channel	ΔIDS"N"	±0.	1	±0.5	±0.7	75	±1	±2	T	±5	mA
"P" Channel	ΔI _{DS} "P"	±0.	1	±0.5	±0.7	75	±1	±2	T	±5	mA

^{*} For example, if a specific CD4000A Series type has a maximum quiescent device current of 0.5 μ A at T_A = 25°C, RCA will test to a Δ 1 imit of 0.2 μ A for the high-reliability version of that type. In a similar manner, if a type has a quiescent device current rating of 5 μ A, RCA will test to a Δ 1 imit of 1.0 μ A.

RCA screening level /5 consists of a 168-hour burn-in screen performed on standard commercial product. The ambient test temperature is the maximum possible without exceeding device thermal ratings. After burn-in, /5 devices meet all of the electrical requirements specified in the appropriate commercial data bulletin. Reference: RCA DATABOOK SSD-203.

Table 4 - Final Electrical Tests

TEMPERATURE (T _A)	TEST	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
+25°C	Selected Static Parameters	100%	100%	100%
+125°C	Selected Static Parameters	100%	100%	_
-55°C	Selected Static Parameters	100%	100%	_
+25°C	Selected Dynamic Parameters	100%	100%	-

Table 5 - Group A Electrical Sampling Inspection

			LTPD					
SUBGROUP	TEST	CONDITION	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4			
1	Selected Static Parameters	T _A = +25°C	5	5	5			
2	Selected Static Parameters	T _A = +125°C	5	7	10			
3	Selected Static Parameters	T _A = -55°C	5	7	10			
4	Selected Dynamic Parameters	T _A = +25°C	5	5	5			

Details of static and dynamic tests, conditions, and limits appear in the High-Reliability Devices DATABOOK SSD-207. Tested static and dynamic characteristics are identified for each Slash (/) Series type by a dot (•)

Table 6 - Group B Environmental Sampling Inspection (Note 1)

		1	MIL-STD-883	LTPD			
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4	
1	Physical Dimensions	2008	Test Cond. A per applicable data sheet	10 15		20	
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	4 devices (no failures))	
	Visual and Mechanical	2008	Test Cond. B 10 X mag.	1 device (no failure)			
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5 15 2		20	
3	Solderability	2003		10	15	15	
4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15	
	Fine Leak	1014	Test Cond. A				
	Gross Leak	1014	Test Cond. C				

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510.

Note 2: Operating life circuits are included in specific type high-reliability data bulletins.

Table 7 - Group C Environmental Sampling Inspection (Note 1)

		ı	MIL-STD-883	LTPD		
SUBGROUP	TEST	REFERENCE	CONDITIONS	LEVELS /1N, /1R, /1, /2	LEVEL /3	LEVEL /4
1	Thermal Shock	1011	Test Cond. C	10	15	15
	Temperature Cycling	1010	Test Cond. C			
	Moisture Resistance	1004	No Voltage Applied		'	
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			
	Critical Post Tests — Note 3					
2	Mechanical Shock	2002	Test Cond. B, 0.5 ms	10	15	15
	Vibration, Var. Freq.	2007	Test Cond. A			
	Constant Acceleration	2001	Test Cond. E			
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			
	Critical Post Test — Note 3					
3	Salt Atmosphere	1009	Test Cond. A	10	15	15
	·		Omit Initial Conditioning			
4	High Temp. Storage	1008	Test Cond. C	7	7	7
	Critical Post Tests - Note 3		1000 hours			
5	Operating Life	1005	T _Δ = 125°C, 1000 hrs.	5	5	5
3	Critical Post Tests — Notes 2		Test Circuit (Note 2)		,	, ,
_	10					
6	Steady State Blas	1015	Test Cond. A, 72 hrs.	7	-	-
	Critical Post Tests — Note 3		At T _A = 150°C (Note 3)			

Note 1: Group C tests are performed at 3-month intervals for reliability history.

Note 2: Operating life circuits are included in specific type highreliability data bulletins.

Note 3: Static parameters and limits are shown in High-Reliability
Devices DATABOOK SSD-207, and in specific type highreliability data bulletins.



Digital Integrated Circuits

High-Reliability COS/MOS MIL-M-38510 CD4000A Series Types

RCA COS/MOS high-reliability digital integrated circuits are available for applications in aerospace, military, and industrial equipment where screening requirements of MIL-M-38510 are specified. COS/MOS circuits are supplied to the three screening classes of MIL-M-38510 as specified in MIL-STD-883 Method 5004 Classes A, B, and C. Table 1 describes the screening levels.

This bulletin defines the procedures employed to manufacture COS/MOS CD4000A Series devices to meet the reliability requirements of MIL-M-38510. These COS/MOS devices are available in flat pack and dual-in-line ceramic packages.

Since 1970, RCA has been working closely with various aerospace and military agencies to qualify and provide COS/MOS devices to MIL-M-38510 specifications. Among these agencies are the NASA Goddard Space Flight Center, NASA Headquarters Center in Washington, Rome Air Development Center, and the Defense Electronic Supply Center (DESC) at Dayton, a branch of the Defense Supply Agency.

MIL-M-38510 is the general specification for integrated circuits and is more comprehensive than MIL-STD-883. This general specification, introduced a year after MIL-STD-883 was in existence, adds a number of quality constraints not included in MIL-STD-883, which is a specification of test methods, procedures, and screening tests. COS/MOS parts are provided to MIL-M-38510 under a series of /050 numbers of which nine are in existence. These nine numbers cover twenty-seven COS/MOS types. Parts meet requirements similar to those of Classes A, B, and C of MIL-STD-883, Method 5004 screening, except that additional requirements, including more test conditions and tightened limits, are imposed. The Product Flow Diagram shown in Fig. 1 lists a summary of processing, screening tests, and sampling

procedures followed in the manufacture of high-reliability COS/MOS devices. The additional criteria for each class of product are indicated by an X in Table 2. Also provided in MIL-M-38510 tests are PDA's (Per-Cent Defective Allowable) of 10 per cent for the three burn-in operations performed on Class A product, and 10 percent for the one burn-in of Class B product. Table 3 provides a list of the COS/MOS devices for which MIL-M-38510 /050-number specification sheets have been written. The /054(CD4008A) and /058(CD4016A) types are still in preliminary status and are available for custom screening. Table 4 compares the screening requirements for COS/MOS integrated circuits to Class A Parts of MIL-M-38510. Tables 5 and 6 give test criteria for Final Electrical and Group A Electrical Tests, Tables 7 and 8 describe Group B and C Environmental Sampling Inspection tests. Table 9 describes the product-assurance program RCA implements in the performance of MIL-M-38510. Table 10 provides a classification guide for COS/MOS circuits.

The processing of high-reliability COS/MOS integrated circuits is shown in Fig. 3. The wafer processing and metallization steps, the wafer finishing operations, and the wafer testing are the same as for standard-product COS/MOS devices. For Class A parts, an SEM inspection step is inserted after the wafer processing and metallization, as shown in Fig. 2. After these four basic operations are completed, the tested wafer is subjected to the special high-reliability processing. As shown in Fig. 3, thirty-five additional processing and screening operations are required for Class A COS/MOS parts.

Ordering Information

Order COS/MOS MIL-M-38510 Series types by giving the appropriate reliability screen as shown in Fig. 4. For example, the CD4013AD processed to Class A requirements should be marked MIL-M-38510/05101ACA.

Table 1: Description of MIL-M-38510 Screening Levels for RCA Integrated Circuits

MIL-M-38510	Application	Description
Class A (See Note 1)	Aerospace & Missiles	For devices intended for use where maintenance and replacement are extremely difficult or impossible and Reliability is imperative
Class B	Military & Industrial For example, in Airborne Electronics	For devices intended for use where maintenance and replacement can be performed but are difficult and expensive
Class C	Military & Industrial For example, in Ground- Based Electronics	For devices intended for use where replacement can readily be accomplished

Note 1: In the Condition A Visual Inspection of COS/MOS devices, the specification for metallization alignment in section 3.1.1.7(a) of the general specification will be changed, to read as follows:

(alignment:

- 1. Contact window that has less than 50 per cent of its area covered by the metallization.
- Contact which has less than 75 per cent of the length of two adjacent sides
- covered by the metallization.
- A metallization path not intended to cover a contact window which is separated from the window by less than 0.25 mil.
- 4. Any exposure of the gate oxide.




Fig. 1 — Product flow diagram for RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-M-38510.

Table 2 - MIL-M-38510 Processing and Screening Requirements for RCA High-Reliability COS/MOS Integrated Circuits

MIL-M-38510 Processing	MIL-STD-883 METHOD	Condition		-M-38	
			Α	В	С
Wafer					
SEM Inspection	GSFC-S-311-P-12	Photographs Available	X	<u> </u>	
Assembly					
Precap Visual	2010.1	A	X	-	-
Precap Visual	2010.1	В	_	X	X
Preconditioning					
Stabilization Bake	1008	C, 48 hours at 150°C	X	X	X
Thermal Shock	1011	C, 15 cycles, -65°C to +150°C	X	-	-
Temperature Cycle	1010	C, 10 cycles, -65°C to +150°C	Х	X	Х
Mechanical Shock	2002	B, 5 pulses	X	-	-
Centrifuge Y1	2001	E, 30000 G's	-	X	Х
Centrifuge Y1 & Y2	2001	E, 30000 G's	X	-	_
Fine Leak	1014	A	X	X	Х
Gross Leak	1014	С	×	X	Х
Test and Burn-In					
Initial Test	_	MIL-M-38510/50 Series	X	X	-
Serialize			X	-	-
Bias Burn-In,	1015	A, Bias at 150°C	X	-	-
Two 36-Hr. Deltas			Ì		
Operating Burn-In,	1015	A, Bias at 150°C	X	-	-
240-Hr. Deltas		İ		1	
Operating Burn-In 168 Hrs.	1015	D, Dynamic at +125°C	_	Х	-
Final Electrical DC +25°C	}	MIL-M-38510/50 Series	X	Х	X
Final Electrical AC +25°C		MIL-M-38510/50 Series	X	X	S
Final Electrical DC -55°C		MIL-M-38510/50 Series	X	Х	s
Final Electrical AC - 55°C	1	MIL-M-38510/50 Series	S	S	S
Final Electrical DC +125°C	1	MIL-M-38510/50 Series	X	Х	S
Final Electrical AC +125°C		MIL-M-38510/50 Series	S	S	S
X-ray Inspection	NH853004(3E)	Two views	X	-	_




Fig. 3 — Flow Chart for COS/MOS High-Reliability Flat-Pack MIL-M-38510 Class A Device.

Table 3 — COS/MOS Devices For Which MIL-M-38510/50 Specifications Have Been Written

Detailed Electrical Specification, MIL-M-38510	Device Covered	Detailed Electrical Specification, MIL-M-38510	Device Covered
MIL-M-38510/050		MIL-M-38510/055	
01	CD4011A	01	CD4009A
02	CD4012A	02	CD4010A
03	CD4023A	03	CD4049A
MIL-M-38510/051		04	CD4050A
01	CD4013A	MIL-M-38510/056	
02	CD4027A	01	CD4017A
MIL-M-38510/052		02	CD4018A
01	CD4000A	03	CD4020A
02	CD4001A	04	CD4022A
03	CD4002A	05	CD4024A
04	CD4025A	MIL-M-38510/057	
MIL-M-38510/053		01	CD4006A
01	CD4007A	02	CD4014A
02	CD4019A	03	CD4015A
MIL-M-38510/054		04	CD4021A
01	CD4008A	05	CD4031A
		MIL-M-38510/058	
		01	CD4016A

Table 4 – Comparison of Screening Requirements for RCA Level /1N COS/MOS Devices and MIL-M-38510 Class A COS/MOS Devices

. SCREENING PROCEDURES	RCA LEVEL /1N (PER MIL-STD-883)	CLASS A MIL-M-38510
1. SEM Inspection	Yes	Yes
2. Visual, Precap	2010.1 Cond. A	2010.1 Cond. A
3. Pre-conditioning	MIL-STD-883	MIL-STD-883
4. Bias Burn-in High	None	36 hrs @ 150°C, ∆ ⁽²⁾ PDA ⁽¹⁾
5. Bias Burn-in Low	None	36 hrs @ 150°C, ∆ ⁽²⁾ 5%
6. Operating Burn-in 240 hrs @ 125°C	Cirteria 10% Lot Reject Max; If Exceeded, Repeat Allowed	PDA 5% Max; if over 5% Reject Entire Lot $\Delta^{(2)}$
7. DC Elect. Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs
8. DC Test-Limit Resolution	50 nA Minimum; 10 mV Minimum	1 nA Minimum; 1 mV Minimum
9. AC Dynamic Tests	Measurements on Selected Inputs and Outputs	Measurements on all Inputs and Outputs
10. AC Test Limits	At 15-pF Load	AT 50-pF Load
11. Radiographic	View in One Dimension	View in Two Dimensions
12. Parts Qualification Requirement		9 Detailed Electrical Specifications
13. Group B and C Qualification Conformance	10 Generic Families for 50 COS/MOS Types	9 Generic Families for 27 COS/MOS Types

^{(1)&}lt;sub>PDA</sub> = Per-Cent Defective Allowable

Table 5 - Final Electrical Tests

	TESTS TO	TEST CRITERIA				
TEMPERATURE (T _A)	MIL-M-38510 SPECIFICATIONS	Class A	Class B	Class C		
+25°C	DC & Functional Parameters	100%	100%	100%		
+125°C	DC & Functional Parameters	100%	100%	-		
-55°C	DC & Functional Parameters	100%	100%	_		
+25°C	AC Parameters	100%	100%	_		

Table 6 - Group A Electrical Sampling Inspection

SUBGROUP OF	1 1FS1S 10 1			LTPD	
MIL-STD-883 5005.1	MIL-M-38510 SPECIFICATIONS	CONDITION	Class A	Class B	Class C
1, 7	DC & Functional Parameters	T _A = +25°C	5	5	5
2, 8	DC & Functional Parameters	T _A = +125°C	5	7	10
3, 8	DC & Functional Parameters	T _A = -55°C	5	7	10
4, 9	AC Parameters	T _A = +25°C	5	5	5
10	AC Parameters	T _A = +125°C	5	5	-
11	AC Parameters	T _A = -55°C	7	7	_

Details of static, functional, and dynamic tests, conditions, and limits appear in the specific MIL-M-38510/050 series specifications.

Table 7 - Group B Environmental Sampling Inspection to MIL-M-38510 (Note 1)

		ı	MIL-STD-883	LTPD		
SUBGROUP	TEST	REFERENCE	CONDITIONS	CLASS A	CLASS B	CLASS C
1	Physical Dimensions	2008	Test Cond. A per applicable data sheet	10	15	20
2	Marking Permanency	2008	Test Cond. B per Par. 3.2.1	4 devices(no failures))
	Visual and Mechanical	2008	Test Cond. B 10 X mag.	1 device(no failure)		
	Bond Strength	2011	Test Cond. D 10 Devices minimum	5	15	20
3	Solderability	2003		10	15	15
4	Lead Fatigue	2004	Test Cond. B2 any 5 leads	10	15	15
	Fine Leak	1014	Test Cond. A			
	Gross Leak	1014	Test Cond. C			

Note 1: Group B tests are performed on each inspection lot per requirements of MIL-M-38510.

Note 2: Operating life circuits are included in MIL-M-38510 detailed specifications (/ sheets).

Table 8 - Group C Environmental Sampling Inspection to MIL-M-38510 (Note 1)

		ľ	MIL-STD-883		LTPD	
SUBGROUP	TEST	REFERENCE	CONDITIONS	CLASS A	CLASS B	CLASS C
1	Thermal Shock Temperature Cycling Moisture Resistance Fine Leak Gross Leak	1011 1010 1004 1014 1014	Test Cond. C Test Cond. C No Voltage Applied Test Cond. A Test Cond. C	10	15	15
2	Critical Post Tests — Note 3 Mechanical Shock Vibration, Var. Freq. Constant Acceleration Fine Leak Gross Leak Critical Post Test — Note 3	2002 2007 2001 1014 1014	Test Cond. B, 0.5 ms Test Cond. A Test Cond. E Test Cond. A Test Cond. C	10	15	15
3	Salt Atmosphere	1009	Test Cond. A Omit Initial Conditioning	10	15	15
4	High Temp. Storage Critical Post Tests – Note 3	1008	Test Cond. C 1000 hours	7	7	7
5	Operating Life Critical Post Tests — Notes 2	1005	T _A = 125°C, 1000 hrs. Test Circuit (Note 2)	5	5	5
6	Steady State Bias and 3 Critical Post Tests - Note 3	1015	Test Cond. A, 72 hrs. At T _A = 150°C (Note 3)	7	-	-

Note 1: Group C tests are performed at 3-month intervals.

Note 2: Operating life circuits are included in MIL-M-38510 detailed specifications (/ sheets).

Note 3: Static parameters and limits are shown in MIL-M-38510 detailed specifications (/ sheets).

Table 9 — MIL-M-38510 Product-Assurance Program Requirements In-House Documentation Covering These Areas

a. Conversion of customer requirements into manufacturer's internal instructions

- b. Personnel training and testing
- c. Inspection of incoming materials, utilities and work in process
- d. Quality-control operations
- e. Quality-assurance operations
- f. Design, processing, tool and materials standards and instructions
- g. Cleanliness and atmospheres in work areas
- h. Design, material, and process change control
- i. Tool and test equipment maintenance and calibration
- i. Failure and defect analysis and data feedback
- k. Corrective action and evaluation
- I. Incoming, in process, and outgoing inventory control

In-House Records Covering These Areas A Program Plan Covering These Areas

- a. Personnel training and testing
- b. Inspection operations
- c. Failure reports and analyses
- d. Changes in design, materials, or processing
- e. Equipment calibrations
- f. Process utility and material controls
- g. Product lot identification

- a. Functional block organization chart
- b. Manufacturing flow chart
- c. Proprietary-document listing
- d. Examples of design, material, equip-
- ment, and processing instructions
- e. Examples of records
- f. Examples of design, material and process change control documents g. Examples of failure and defect
- analysis and feedback documents
- h. Examples of corrective action and evaluation documents





Fig. 4 - Guide to the reliability, class, package, and lead finish of RCA high-reliability COS/MOS integrated circuits processed in accordance with MIL-M-38510.

DRIVE CURRENT TEST CIRCUIT CONNECTIONS To be used as an example of test method.

Example: CD4000A IDP

Example: 16-Lead Types



Турв	M♦	Ground	VDD	νo
CD4000A	IDN	1-4,7,8,11,13	5,14	6
	IDP	1-5,7,8,11-13	14	
CD4001A	IDN	2,5-9,12,13	1,14	3
	IDP	1,2,5-9,12,13	14	
CD4002A	I _D N	3-5,7,9-12	2,14	1
	IDP	2-5,7,9-12	14	
CD4006A*	IDN	1,4-7	14	13
	IDP	4-7	1,14	
CD4007A	IDN	3,7,10	6,14	8
	1 _D P	3,6,7,10	14	13
CD4008A	I _D N	1-9,15	16	14
	IDP	8	1-7,9,15,16	İ
CD4009A	I _D N	5,7-9,11,14	1,3,16	2
	IDP	3,5,7-9,11,14	1,16	l l
CD4010A	I _D N	3,5,7-9,11,14	1,16	2
	IDP	5,7-9,11,14	1,3,16	1
CD4011A	IDN	5-9,12,13	1,2,14	3
	IDP	1,5-9,12,13	2,14	
CD4012A	IDN	7,9-12	2-5,14	1
	IDP	2,7,9-12	3-5,14	
CD4013A	I _D N	3,5-11	4,14	1
	IDP	3-5,7-11	6,14	
CD4014A*	IDN	1,4-8,11,13-15	9,16	3
	IDP	4-8,11,13-15	1,9,16	
CD4015A*	IDN	1,6-8,14,15	16	5
	IDP	1,6,8,14,15	7,16	
CD4017A	IDN	8	13-16	3
	IDP	8	13-16	2
CD4018A	IDN	1-3,7-10,12	14-16	11
	IDP	1-3,7,8,10	9,12,14-16	
CD4019A	IDN	1-9	14-16	13
	IDP	1-8	9,14-16	1 1
CD4020A*	IDN	8,11	16	9
	IDP	8,11	16	
CD4021A	IDN	1,4-8,10,11, 13-15	9,16	3
	IDP	4-8,10,11,13-15	1,9,16	1
CD4022A *	IDN	8,13,15	16	2
	IDP	8,13,15	16	1
CD4023A	IDN	1,2,7,8,11-13	3-5,14	6
	IDP	1-3,7,8,11-13	4,5,14	1

Refer to applicable data sheet for $\mathbf{V}_{\mathbf{O}}$ values. Voltage outputs shall be supplied by an external power supply.

Туре	M♦	Ground	V _{DD}	٧o
CD4024A*	IDN	1,7	2,14	12
(K,D)	IDP	2,7	14	
CD4024A*	IDN	1,12	2,3	11
(T)	IDP	3.12	2	
CD4025A	IDN	1-4,7,8,11-13	5,14	6
	IDP	1-5,7,8,11-13	14	
CD4026A	IDN	1-3,8,15	16	10
	IDP	1,2,8	3,15,16	
CD4027A	IDN	3,5-13	4,16	1
	IDP	3-6,8-13	7,16	
CD4028A	IDN	8,10-13	16	2
	IDP	8,10-13	16	3
CD4029A	IDN	3,4,8,10,12,	1,5,9,16	6
	I _D P	13,15 5,8,15	1,3,4,9,10,12,	
CD4030A	IDN	1,2,5-9,12,13	13,16 14	3
	IDP	2,5-9,12,13	1,14	
CD4031A	IDN	1,2,8,10,15	7,16	6
	IDP	1,2,7,8,10,15	16	
CD4032A	IDN	2,3,5-8,10-15	16	9
	IDP	2,3,5,6,8,10-15	7,16	
CD4033A	IDN	1-3,8,14	15,16	10
	IDP	1-3,8,15	14,16	
CD4034A	IDN	1-8,10-12,15	9,13,14,24	16
	IDP	10-12,15	1-9,13,14,24	
CD4035A	IDN	2-4,6-12	2,5,16	1
	IDP	2-4,6-12	5,16	
CD4036A	IDN	3-12,21-23	1,2,24	13
02 1000/1	IDP	11,12,21-23	1-10,24	
CD4037A	IDN	7	1-5,14	10
05.00771	IDP	2-7	14:	
CD4038A	IDN	2,3,5-8,10-15	10,11,16	9
05 100071	IDP	2,3,5,6,8,12-15	7,10,11,16	
CD4039A	I _D N	3-12,21-23	1,2,24	13
-5 1000A	IDP	11,12,21-23	1-10,24	
CD4040A*	IDN	8,10	11,16	9
SUTUTOR	IDN	8,11	16	١
004044	IDN	3,6,7,10,13	14	1
CD4041A (TRUE)	<u> </u>		3,14	
CD4041A	IDP	6,7,10,13	3,14	2
(COMP)	IDN	6,7,10,13		1
	IDP	3,6,7,10,13	14	L

[♦] M = Measurement

^{*} These types must be clocked into the proper state.

DRIVE-CURRENT TEST-CIRCUIT CONNECTIONS (Cont'd)


Туре	M♦	Ground	V _{DD}	Vο
CD4042A	IDN	4,7,8,13,14	5,6,16	2
	1 _D P	7,8,13,14	4-6,16	
CD4043A	IDN	4,6-8,11,12 14,15	3,5,16	2
	IDP	3,6-8,11,12 14,15	4,5,16	
CD4044A	IDN	4,8	3,5-7,11,12, 14-16	13
	1 _D P	3,8	4-7,11,12, 14-16	
CD4045A (\$\psi\$ to 16)	IDN	2,14	1,3	8
(φιο 10)	IDP	2,14	1,3	
CD4046A	IDN	5,8,9	3,14,16	2
COMP 1	IDP	5,8,9,14	3,16	
	IDN	5,8,9,14	3,16	13
COMP 2	1 _D P	5,8,9	3,14,16	
CD4047A	IDN	5,7,12	4,6,8,9,14	10
	1 _D P	7,9	3-6,8,12,14	
CD4048A	IDN	3-14	2,15,16	1
	IDP	2-14	15,16	
CD4049A	IDN	5,7-9,11,14	1,3	2
	1 _D P	5,7-9,11,14	1	
CD4050A	IDN	3,5,7-9,11,14	1	2
	1 _D P	5,7-9,11,14	1,3	
CD4054A	IDN	2,7-15	1,16	3
	IDP	2,7-14	1,15,16	
CD4055A	IDN	2-4,6-8	5,16	9
	IDP	2-8	16	
CD4056A	1 _D N	2-4,6-8	1,5,16	9
	1 _D P	2-8	1,16	
CD4057A	IDN	1-3,6,7,14,21 23,25,27,28	8,9,13,15,19, 22,26	24
ZERO IND	IDP	6,14,21,23 25,28	1-3,7-9,13,15, 19,20,22,26,27	
	IDN	1-3,6,14,21,23, 25,27,28	7-9,13,15,19 20,22,26	4
NEG IND	IDP	1-3,6,7,14,21, 23,25,27,28	8,9,13,15,19, 20,22,26	
	IDN	1-3,5,7-9,14,19 22,23,25,27,28	6,13,15,20, 21,26	17
OVERFLOW IND	IDP	5,7-9,14,19,22, 23,25,28	1-3,6,13,15,20, 21,26,27	
OTHER OUTPUTS	IDN	6,7,21,25	8,9,13,15,19,20, 22,23,26	1
DATA OUT 1 & 3	IDP	6,7,21,22,25	8,9,13,15,19,20, 23,26	27
CD4060A*	I _D N	8,11	12,16	7
	IDP	8,12	16	
CD4061A*	IDN	1-4,6,7,9-12, 15,16	5	13
	IDP	1-4,6,7,9-11, 15,16	5,12	

Туре	M♦	Ground	V _{DD}	Vο
CD4062AK*	IDN	2-5,8	11,13,16	7
CLD	IDP	3-5,8	2,11,13,16	1
	I _D N	2-5,8	11,13,16	12
۵	IDP	3-5,8	2,11,13,16	l
CD4062AT*	IDN	2-5,7	9,11,12	6
CLD	1 _D P	3-5,7	2,9,11,12	ļ
	I _D N	2-5,7	9,11,12	10
a	IDP	3-5,7	2,9,11,12	
CD4063B	I _D N	1,3,4,8-15	3,16	5
	IDP	1-3,8-15	4,16	l
CD4066A	IDN			
	IDP	NO I	oN, IDP	ŀ
CD4068B	IDN	7	2-5,9-12,14	13
	IDP	2-5,7,9-12	14	i
CD4069B	IDN	7	1,3,5,9,11,13,14	2
	IDP	1,3,5,7,9,11,13	14	
CD4071B	IDN	1,2,5-9,12,13	14	10
	IDP	7	1,2,5-9,12,13,14	i
CD4072B	IDN	2-5,7,9-12	14	1
	IDP	7	2-5,9-12,14	ŀ
CD4073B	IDN	1-5,7,8,11-13	14	6
	IDP	7	1-5,8,11-14	1
CD4075B	IDN	1-5,7,8,11-13	14	6
	IDP	7	1-5,8,11-14	
CD4078B	I _D N	7	2-5,9-12,14	13
	IDP	2-5,7,9-12	14	1
CD4081B	IDN	1,2,5-9,12,13	14	3
	IDP	7	1,2,5,6,8,9, 12-14	
CD4082A	I _D N	2-5,7,9-12	14	1
	IDP	7	2-5,9-12,14	1
CD4085B	IDN	1,2,5-9,11-13	10-14	3
	I _D P	1,2,5-13	14	1
CD4086B	I _D N	1,2,5-9,11,13	11,14	3
	IDP	1,2,5-10,12,13	11,14	<u> </u>
CD4514B	IDN	2,3,12,21,22	1,2,3,24	11
	IDP	2,3,12,21-23	1,24	1
CD4515B	I _D N	2,3,12,21-23	1,24	11
	I _D P*	2,3,12,21,22	1,23,24	
CD4518B*	I _D N	1,2,7-10	15,16	14
	IDP	1,2,7,8,10,15	16	1
CD4520B	I _D N	1,2,7-10	15,16	14
	IDP	1,2,7,8,10,15	16	1

[♦] M = Measurement

^{*} These types must be clocked into the proper state.

THRESHOLD-VOLTAGE TEST-CIRCUIT CONNECTIONS




	and the second s								
			V _{TH} N me				VTHP measured at		
Туре	Ground	10V	-20 μA Supply		Ground	-10V	20 μA Supply	10 μA Supply	
CD4000A	3	14		1,2,4,5,7,8, 11-13	3	1,2,4,5,7,8, 11-13		14	
CD4001A	1	14		2,5-9,12,13	1	2,5-9,12,13		14	
CD4002A	2	14		3-5,7,9-12	2	3-5,7,9-12		14	
CD4006A	3	14	1,4-7		3	1,4-7	14		
CD4007A	6	14,8		7	6	7,13		14	
CD4008A	9	2,4,6,15,16	1,3,5,7,8		9	1,3,5,7,8	2,4,6,15,16		
CD4009A	3	1,16		5,7-9,11,14	3	5,7-9,11,14		1,16	
CD4010A	3	1,16		5,7-9,11,14	3	5,7-9,11,14		1,16	
CD4011A	2	1,14		5-9,12,13	2	5-9,12,13		1,14	
CD4012A	2	3-5,14		7,9-12	2	7,9-12		3-5,14	
CD4013A	3	14		4-11	3	4-11		14	
CD4014A	10	16	1,4-9,11,13-15		10	1,4-9,11,13-15	16		
CD4015A	1	16	6-9,14,15		1	6-9,14,15	16		
CD4016A	13	5,6,12,14		7	13	5-7,12		14	
CD4017A	15	16	8,13,14		15	8	13,14,16		
CD4018A	15	16	1-3,7-10,12,14		-15	1-3,7-10,12,14	16.		
CD4019A	9	14-16	1-8		9	1-8	14-16		
CD4020A	10,11	16	8		10	8,11	16		
CD4021A	10	16	1,4-9,11,13-15		10	1,4-9,11,13-15	16		
CD4022A	14	13,15,16	8		14	8,13,15	16		
CD4023A	3	4,5,14		1,2,7,8,11-13	3	1,2,7,8,11-13		4,5,14	
CD4024A (K,D)	1,2	14	7		1	2,7	14		
CD4024A (T)	1,3	2	12		1	3,12	2		
CD4025A	3	14		1,2,4,5,7,8, 11-13	3	1,2,4,5,7,8, 11-13		14	
CD4026A	1	2,3,15,16		8	1 .	2,3,8,15		16	
CD4027A	13	3-7,9-12,16	-	8	13	3-12		16	
CD4028A	10	16	8,11-13		10	8,11-13	16		
CD4029A	10	1,3-5,9,12,13, 15,16	8		10	1,3-5,8,9,12, 13,15	16		
CD4030A	8	14		1,2,5-7,12,13	8	1,2,5-7,9,12,13		14	
CD4031A	2	1,10,15,16*	8		2	1,8,10,15*	16		
CD4032A	3	2,5-7,10-16		8	3	2,5-8,10-15		16	
CD4033A	1	2,3,14-16	8		1	2,3,8,14,15	16		

THRESHOLD-VOLTAGE TEST-CIRCUIT CONNECTIONS (CONT'D)

,		N-C	Channel Tests		P-Channel Tests			
			VTHN m	easured at			VTHP measured at	
Туре	Ground	10V	-20 μA Supply	–10 μA Supply	Ground	-10V	20 μA Supply	10 μA Supply
CD4034A	10	9,11,13-24		12	10	1-9,11-15		24
CD4035A	6	16	2-5,7-12		6	2-5,7-12	16	
CD4036A	23	1-11,21,22,14	12		23	1-12,21,22	24	
CD4038A	3	2,5,6,10-16		8	3	2,5-8,10-15		16
CD4039A	23	1-11,21,22,24	12		23	1-12,21,22	24	
CD4040A	10,11	16	8		10	8,11	16	
CD4041A	3	14		6,7,10,13	3	6,7,10,13		14
CD4042A	6	16		4,5,7,8,13,14	6	4,5,7,8,13,14		16
CD4043A	5	16		3,4,6-8,11,12, 14,15	5	3,4,6-8,11,12, 14,15		16
CD4044A	5	16		3,4,6-8,11,12, 14,15	5	3,4,6-8,11,12, 14,15		16
CD4045A	16	1,3 °		2,14,15	16	2,14,15°		1,3
CD4046A	3,5-8,14	9,11,12,16		10	3,5-9,11,14	16		12
CD4047A	4,8,12	3,5,6,14		7	4,8,12	3,5.7,9		14
CD4048A	10	16	2-9,11-15		10	2-9,11-15	16	
CD4049A	3	1		5,7-9,11,14	3	5,7-9,11,14		1
CD4050A	3	1		5,7-9,11,14	3	5,7-9,11,14		1
CD4057A	L		A special det	ailed test set-up is	reuired			
CD4060A	12	16		9-11	12	9,10,11		16
CD4061A	1	2,3,5,6,7,9,10 11,15,16	4		1	2-4,6,7,9-12, 15,16	5	
CD4062AK	5	10,13,16	2-4,8		10	2-5,8	13,16	
CD4062AT	5	8,11,12	2-4,7		8	2-5,7	11,12	
CD4063B	1	16	2-4,8-15		1	2-4,8-15	16	
CD4066A	13	5,6,12,14		7	13	5-7,12		14
CD4068B	2	3-5,14		7,9-12	2	7,9-12		3-5,14
CD4069B	1	14		3,5,7,9,11,13	1	3,5,7,9,11,13		14
CD4071B	1	14		2,5-9,12,13	1	2,5-9,12,13		14
CD4072B	2	14		3-5,7,9-12	2	3-5,7,9-12		14
CD4073B	3	4,5,14		1,2,7,8,11-13	3	1,2,7,8,11-13		4,5,14
CD4075B	3	14		1,2,4,5,7,8, 11,12,13	3	1,2,4,5,7,8, 11-13		14
CD4078B	2	14		3-5,7,9-12	2	3-5,7,9-12		14
CD4081B	2	1,14		5-9,12,13	2	5-9,12,13		1,14
CD4082B	2	3-5,14		7,9-12	2	7,9-12		3-5,14
CD4085B	1	2,14		5-13	1	5-13		2,14
CD4086B	1	2,14		5-13	1	5-13		2,14
CD4514B	1	24		2,3,12,21-23	1	2,3,12,21-23		24
CD4515B	1	24		2,3,12,21-23	1	2,3,12,21-23		24
CD4518B	15	16	1,2,7-10		15	1,2,7-10	16	
CD4520B	15	16	1,2,7-10		15	1,2,7-10	16	
		test -5V for p-char						

Use 5V for n-channel test, -5V for p-channel test.
 Use 4V for n-channel test, -4 V for p-channel test.

LIFE-TEST CIRCUIT CONNECTIONS



LIFE-TEST CIRCUIT CONNECTIONS (CONT'D)

	Operating Life Tests							Biased Life Tests		
Туре	Open	Ground	5V	10V	Oscillate 50-KHz	or 25-KHz	Open	Ground	10V	
CD4035A	Jumpered 1,3,4	2,5,7-12,14,15	13	16	6		1,13-15	4-10	2,3,11,12,16	
CD4036A		11,12,21,22	13-20	2,24	1,23	3-10	1,13-20	3-12,21,22	2,23,24	
CD4038A		2,5-8	1,4,9	16	3,11,13,15	10,12,14	1,4,9	2,3,5-8,10-13	14-16	
CD4039A		11,12	13-20	24	1,2,21-23	3-10	1,13-20	3-12,21,22	2,23,24	
CD4040A		8,11	1-7,9,12-15	16	10		1-7,9,13-15	8,11	10,16	
CD4041A		7	1,2,4,5,8, 9,11,12	14	3,6,10,13		1,2,4,5, 8,9,11,12	3,6,7	10,13,14	
CD4042A		8	1,2,3,9-12,15	6,16	5	4,7,13,14	1-3,9-12,15	6,8,13,14	4,5,7,16	
CD4043A	13	8	1,2,9,10	5,16	4,6,12,14	3,7,11,15	1,2,9,10,13	3,7,8,12,14	4,5,6,11,15,16	
CD4044A	2	8	1,9,10,13	5,16	4,6,12,14	3,7,11,15	1,2,9,10,13	4,6,8,11,15	3,5,7,12,14,16	
CD4045A	4-6,9-13,15	2,14°		1,3°,7,8	16		4-6,9-13,15	2,14●	1,3°, 7, 8, 16	
CD4046A	1,4,6,7 10,11,13,15	8,9	2	3,5,12,16	14		1,2,4,6,7, 10,11,13,15	3,8,9,14	5,12,16	
CD4047A		7,9,12	1,2,10,11,13	4,5,14	6,8	3	1,2,10,11,13	4,7,12	3,5,6,8,9,14	
CD4048A		8,15	1	2,16	9-14	3-7	1	3-6,8,15	2,7,9-14,16	
CD4049A	13	8	2,4,6,10, 12,15	1,16	7,9 11,14	3,5	2,4,6,10 12,13,15	3,5,7,8	1,9,11,14,16	
CD4050A	13	8	2,4,6,10, 12,15	1,16	3,5,7,9 11,14		2,4,6,10, 12,13,15	3,5,7,8	1,9,11,14,16	
CD4057A		1,8-10,18,19, 21-23,25	4,16,17,24	2,3,5,6,26	2	29		1-3,8-10 13,21,22,25	6,7,15,18, 20,23,26,27	
CD4060A		8,12	1-7,9,10,13-15	16	11		1-7,9,10,13-15	8,11	12,16	
CD4061A	8	4,15	13,14	5,12	16	1-3,6,7,9-11	8,13,14	4,15,16	1-3,5-7,9-12	
CD4062AK	5-7,9-11,14,15	3,4,8,13	12	16	1	2	1,6,7,9,10, 12,14,15	2-5, 8	11,13,16	
CD4062AT	5,6,8,9	3,4,7,11	10	12	1	2	1,6,8,10	2-5,7	9,11,12	
CD4063B		1,2,4,8,10, 11,13	5-7	3,16	12.15	9,14		1,2,4,8-12	3,13-16	
CD4066A		7	2,3,9,10	14	5,6,12,13	1,4,8,11	2,3,9,10	1,6-8,12	4,5,11,13,14	
CD4068B	1,6,8	7	13	14	2-5,10-12		1,6,8,13	2-5,7	9-12,14	
CD4069B		7	2,4,6,8,10,12	14	1,3,5,9,11,13	2,4,6,8,10,12	1,3,5,7	9,11,13,14		
CD4071B		2,6,7,9,13	3,4,10,11	14	1,5,8,12		3,4,10,11	1,2,5,7	8,9,12,14	
CD4072B	6,8	3,5,7,10,12	1,13	14	2,9		1,6,8,13	2,5,7	9,12,14	
CD4073B		7	6,9,10	1,2,4,5,12-14		3,8,11	6,9,10	1,5,7,8	11-14	
CD4075B		1,2,4,5,7,12,13	6,9,10	14	3,8,11		3,4,10,11	1,5,7,8	11,14	
CD4078B	1,6,8	7	13	14	3,5,9,11	2,4,10,12	1,6,8,13	2-5,7	9-12,14	
CD4081B		7	3,4,10,11	2,6,9,13,14	1,5,8,12		3,4,10,11	1,2,5-7	8,9,12-14	
CD4082B	6,8	7	1,13	3-5,10-12,14	2,9		1,6,8,14	2-5,7	9-12,14	
CD4085B		7,10,11	3,4	2,6,9,13,14	1,5,8,12		3,4	2,6,9-11,13	1,5,8,12,14	
CD4086B		7,10	3	1,5,8,11,12,14	2,6,9,13		3	1,5,7,8,10,12	2,6,9,11,14	
CD4514B		2,3,12	4-11,13-20	21,22,24	1	23	4-11,13-20	12,21-23	1-3,24	
CD4515B		2,3,12	4-11,13-20	21,22,24	1	23	4-11,13-20	12,21-23	1-3,24	
CD4518B		7,8,15	3-6,11-14	16	1,9	2,10		1,2,7,8	9,10,15,16	
CD4520B		7,8,15	3-6,11-14	16	1,9	2,10		1,2,7,8	9,10,15,16	

No 47-KΩ resistor.

DIMENSIONAL OUTLINES FOR INTEGRATED CIRCUITS

Ceramic Flat Packs

14-LEAD CERAMIC FLAT PACKAGE MIL-M-38510 CASE OUTLINE F-2

SYMBOL	INC	HES	NOTE	MILLI	MILLIMETERS	
31 MIDGE	MIN.	MAX.	TIVOTE	MIN.	MAX.	
Α	0.045	0.085		1.14	2.16	
ь	0.010	0.019	5	0.25	0.48	
C	0.003	0.006	5	0.08	0.15	
D		0.390	3		9.91	
Ε	0.235	0.280	3	5.97	7.11	
E ₁	0.125			3.18		
E ₂	0.030			0.76		
е	0.050	BSC	4, 6	1.27	BSC	
L	0.250	0.370		6.35	9.40	
L ₁	0.735			18.67		
Q	0.010	0.040	2	0.25	1.02	
S	0.005		7, 8	0.13		
S ₁		0.045	7		1.14	

16-LEAD CERAMIC FLAT PACKAGE MIL-M-38510 CASE OUTLINE F-5

SYMBOL	INC	HES	NOTE	MILLI	METERS
STWIBUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.045	0.085		1.14	2.16
b	0.015	0.019	5	0.38	0.48
c	0.003	0.006	5	0.08	0.15
D		0.440	3		11.18
E	0.245	0.305	3	6.22	7.75
E ₁	0.130			3.30	
E ₂	0.030			0.76	
е	0.050	BSC	4,6	1.27 BSC	
L	0.250	0.370		6.35	9.40
L ₁	0.745			18.92	
Q	0.010	0.040	2	0.25	1.02
S	0.005		7,8	0.13	
s ₁		0.045	7		1.14

NOTES:


- 1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun. 4. The basic pin spacing is 0.050 in. (1.25 mm) between centerlines. Each
- pin centerline shall be located within ±0.005 in. (0.13 mm) of its exact longitudinal position relative to pins 1 and 14.
- 5. All leads.
- Twelve spaces.
- 7. Applies to all four corners (lead numbers 1, 7, 8, and 14).
- 8. Dimension S may be 0.000 in. (0.00 mm) if lead numbers 1, 7, 8, and 14 bend toward the cavity of the package within one lead width from the point of entry of the lead into the body or if the leads are brazed to the metallized ceramic body.

92CS-24772

NOTES:

- 1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. Dimension Q shall be measured at the point of exit of the lead from the
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. The basic pin spacing is 0.050 in. (1.25 mm) between centerlines. Each pin centerline shall be located within ±0.005 in. (0.13 mm) of its exact longitudinal position relative to pins 1 and 16.
- 5. All leads.
- 6. Fourteen spaces.
- 7. Applies to all four corners (lead numbers 1, 8, 9, and 16).
- 8. Dimension S may be 0.000 in. (0.00 mm) if lead numbers 1, 8, 9, and 16 bend toward the cavity of the package within one lead width from the point of entry of the lead into the body or if the leads are brazed to the metallized ceramic body.

92CS-24786



The lead finish for the packaged types is in accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

Ceramic Flat Packs (Cont'd)

24-LEAD CERAMIC FLAT PACK


	INC	ucc		8411 1 18	ETERC
SYMBOL			NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.075	0.120		1.91	3.04
В	0.018	0.022	1	0.458	- 0.558
С	0.004	0.007	1	0.102	0.177
е	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
Н	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	2	4	3	24	
Q	0.035	0.070		0.89	1.77
S	0.060	0.110	1	1.53	2.79
Z	0.700		4	17.78	
Z1	0.7	750	4	19	.05

92CS-19949

28-LEAD CERAMIC FLAT PACK

SYMBOL	INC	HES	NOTE	MILLIMETERS		
STINBUL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.075	0.120		1.91	3.04	
В	0.018	0.022	1	0.458	0.558	
С	0.004	0.007	1	0.102	0.177	
е	0.05	0 TP	2	1.27 TP		
E	0.600	0.700		15.24	17.78	
Н	1.150	1.350		29.21	34.29	
L	0.225	0.325		5.72	8.25	
N	2	8	3	2	8	
Q	0.035	0.070		0.89	1.77	
S	0	0.060	1	0	1.53	
Z	0.700		4	17.78		
Z1	0.7	750	4	19.05		

92CS-20972



NOTES

- Refer to JEDEC Publication No. 13 for Rules for Dimensioning Peripheral Lead Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at maximum material condition.
- 3. N is the maximum quantity of lead positions.
- 4. Z and Z₁ determine a zone within which all body and lead irregularities lie.

The lead finish for the packaged types is in accordance with MIL- M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

Ceramic Dual-in-Line Packages

14-LEAD DUAL-IN-LINE CERAMIC PACKAGE MIL-M-38510 CASE OUTLINE D-1

SYMBOL	INC	HES	NOTE	MILLIN	METERS
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
Α		0.200			5.08
b	0.014	0.023	8	0.36	0.58
b ₁	0.030	0.070	2, 8	1.02	1.78
С	0.008	0.015	8	0.20	0.38
D		0.796	4		20.22
E	0.220	0.310	4	5.59	7.87
E ₁	0.290	0.320	7	7.37	8.13
E ₂	0.100			2.54	
E3	0.045			1.14	
e	0.100	BSC	5, 9	2.54 BSC	
L	0.125	0.200		3.18	5.08
L ₁	0.150			3.81	
Q	0.015	0.060	3	0.38	1.52
Ω ₁	0.020			0.51	
S	0.005		6	0.13	
S ₁		. 0.098	6		2.49
a	00	15°		00	15 ⁰

NOTES:

- Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown.
 The manufacturer's identification shall not be used as a pin one identification mark.
- The minimum limit for dimension b₁ may be 0.020 in. (0.51 mm) for lead numbers 1, 7, 8, and 14 only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-center lid, meniscus, and glass overrun.
 5. The basic pin spacing is 0.100 in. (2.54 mm) between centerlines. Each pin centerline shall be located within ±0.010 in. (0.25 mm) of its exact lonaitudinal position relative to pins 1 and 14.
- 6. Applies to all four corners (lead numbers 1, 7, 8, and 14).
- 7. Lead center when α is $0^o.$ Eq shall be measured at the centerline of the leads.
- 8. All leads.
- 9. Twelve spaces.

92CS-24773


16-LEAD DUAL-IN-LINE CERAMIC PACKAGE MIL-M-38510 CASE OUTLINE D-2

SYMBOL	INC	HES	NOTE	MILLI	METERS
SYMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α		0.200			5.08
b	0.014	0.023	8	0.36	0.58
b ₁	0.030	0.070	2, 8	1.02	1.78
С	0.008	0.015	8	0.20	0.38
D		0.896	4		22.76
E	0.220	0.310	4	5.59	7.87
E ₁	0.290	0.320	7	7.37	8.13
E ₂	0.100			2.54	
E ₃	0.045			1.14	
е	0.10	BSC	5, 9	2.54 BSC	
٦	Ó.125	0.200		3.18	5.08
L ₁	0.150			3.81	
a	0.015	0.060	3	0.38	1.52
a_1	0.020			0.51	
S	0.005		6	0.13	
S ₁		0.098	6		2.49
а	00	15º		00	15º

NOTES:

- Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The minimum limit for dimension b₁ may be 0.020 in. (0.51 mm) for lead numbers 1, 8, 9, and 16 only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-center lid, meniscus, and glass overrun.
 5. The basic pin spacing is 0.100 in. (2.54 mm) between centerlines. Each pin centerline shall be located within ±0.010 in. (0.25 mm) of its exact longitudinal position relative to pins 1 and 16.
- 6. Applies to all four corners (lead numbers 1, 8, 9, and 16).
- Lead center when a is 0°. E₁ shall be measured at the centerline of the leads.
- 8. All leads.
- 9. Fourteen spaces.

92CS-24787



The lead finish for the packaged types is in accordance with MIL- M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

Ceramic Dual-in-Line Packages (Cont'd)

14-LEAD DUAL-IN-LINE CERAMIC (FRIT-SEAL)
PACKAGE

JEDEC MO-001-AB


SYMBOL	INC	HES	NOTE	MILLIMETERS		
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155	0.200		3.94	5.08	
A1	0.020	0.050		0.51	1.27	
В	0.014	0.020		0.356	0.508	
B ₁	0.050	0.065		1.27	1.65	
С	0.008	0.012		0.204	0.304	
D	0.745	0.770		18.93	19.55	
E	0.300	0.325		7.62	8.25	
E1	0.240	0.260		6.10	6.60	
61	0.10	00 TP	2	2.54 TP		
eA	0.30	00 TP	2,3	7.62 TP		
L	0.125	0.150		3.18	3.81	
L2	0.000	0.030		0.000	0.76	
а	00	150	4	00	150	
N	1	4	5	1	4	
N ₁	0		6		0	
Ω1	0.040	0.075		1.02	1.90	
S	0.065	0.090		1.66	2.28	


92SS-4296R2

16-LEAD DUAL-IN-LINE CERAMIC (FRIT-SEAL) PACKAGE JEDEC MO-001-AC

SYMBOL	INC	HES	NOTE	MILLIN	METERS
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.155	0.200		3.94	5.08
A ₁	0.020	0.050		0.51	1.27
В	0.014	0.020		0.356	0.508
B ₁	0.035	0.065		0.89	1.65
С	0.008	0.012		0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E ₁	0.240	0.260		6.10	6.60
e ₁	0.1	00 TP	2	2.54 TP	
e _A	0.3	00 TP	2, 3	7.62	TP
L	0.125	0.150		3.18	3.81
L ₂	0.000	0.030		0.000	0.76
a	0°	15 ⁰	4	0°	15 ⁰
N	16		5	1	6
N ₁	0		6		0
α ₁	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R2







NOTES:

- 1. Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at guage plane with maximum material condition and unit installed.
- 3. e_A applies in zone L_2 when unit installed.
- 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6. N₁ is the quantity of allowable missing leads.

The lead finish for the packaged types is in accordance with MIL-M- 38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

Ceramic Dual-in-Line Packages (Cont'd)





NOTES


- Refer to Rules for Dimensioning (JEDEC Publication No. 13) for Axial Lead Product Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3. e_A applies in zone L₂ when unit installed.
 4. a applies to spread leads prior to installation.

16-LEAD DUAL-IN-LINE CERAMIC (FRIT-SEAL) PACKAGE JEDEC MO-OO1-AG (CD4026AF, CD4029AF, CD4031AF, CD4033AF ONLY)

	IN	INCHES		MILLIMETERS	
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.165	0.210		4.20	5.33
Α1	0.015	0.045	·	0.381	1.14
В	0.015	0.020		0.381	0.508
B ₁	0.045	0.070	7	1.15	1.77
С	0.009	0.011		0.229	0.279
D.	0.750	0.795		19.05	20.19
E	0.295	0.325		7.50	8.25
E ₁	0.245	0.300		6.23	7.62
. eq	0,100 TP		2	2.54 TP	
ед	0.30	00 TP	2, 3	7.62 TP	
L	0.120	0.160		3.05	4.06
L ₂	0.000	0.030		0.000	0.76
а	20	15º	4	20	15º
N		16	5	16	
N ₁	. 0		6	0	
Ω ₁	0.050	0.080		1.27	2.03
_ \$	0.010	0.060		0.254	1.52

- 5. N is the maximum quantity of lead positions.
- 6. N₁ is the quantity of allowable missing leads.
- 7. B₁ applies to all leads except the four end leads which have one-half the normal width (B₁ min. = 0.025 in.)

16-LEAD DUAL-IN-LINE SIDE-BRAZED CERAMIC PACKAGE



*WHEN THIS DEVICE IS SUPPLIED SOLDER-DIPPED, THE MAX. LEAD THICKNESS (NARROW PORTION) WILL NOT EXCEED OOJS (0.33mm)

NOTE: DIMENSIONS IN PARENTHESES ARE IN MILLIMETERS AND ARE DERIVED FROM THE BASIC INCH DIMENSIONS

92CS-2I2I9

The lead finish for the packaged types is in accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A". When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

Ceramic Dual-in-Line Packages (Cont'd)

24-LEAD CERAMIC DUAL-IN-LINE PACKAGE


SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.090	0.150		2.29	3.81
A ₁	0.020	0.065	2	0.51	1.65
В	0.015	0.020		0.381	0.508
B1	0.045	0.055		1.143	1.397
С	0.008	0.012		0.204	0.304
D	1.15	1.22	1	29.21	30.98
E	0.600	0.625		15.24	15.87
E1	0.480	0.520	l _	12.20	13.20
e1	0.100 TP		3	2.54 TP	
ед	0.60	00 TP	3	15.24 TP	
L	0.100	0.180		2.54	4.57
L ₂	0.000	0.030	3	0.00	0.76
а	00	15°	4	00	15°
N	24		5	24	
N ₁	0		6		0
Q ₁	0.020	0.080		0.51	2.03
S	0.020	0.060	L	0.51	1.52


92CS-19948

28-LEAD CERAMIC DUAL-IN-LINE PACKAGE JEDEC MO-O15-AH

CVAROU	SYMBOL		MILLIN	METERS	NOTES
SYMBOL	MIN.	MAX.	MIN.	MAX.	NOTES
Α	.100	.200	2.6	5.0	•
A ₁	.000	.070	0	1.77	2
В	.015	.020	.381	.508	
В1	.015	.055	.39	1.39	
С	.008	.012	.204	.304	
D	1.380	1.420	35.06	36.06	
E	.600	.625	15.24	15.87	
E ₁	.485	.515	12.32	13.08	
e ₁	.10	10 TP	2.5	4 TP	3
e _A	.60	10 TP	15.2	4 TP	3
L	.100	.200	2.6	5.0	
L ₂	.000	.030	0	.76	
а	0	15	00	15º	4
N		28	2	8	5
N ₁		0		0	6
Q ₁	.020	.070	.51	1.77	
s`	.040	.070	1.02	1.77	
See Note	1				

92CM-20250





NOTES:


- 1. REFER TO RULES FOR DIMENSIONING (JEDEC PUBLICATION No. 13) AXIAL LEAD PRODUCT OUTLINES.
- 2. WHEN BASE OF BODY IS TO BE ATTACHED TO HEAT SINK, TERMINAL LEAD STAND-OFFS ARE NOT REQUIRED AND A $_1$ = 0. WHEN A $_1$ = 0, THE LEADS EMERGE FROM THE BODY WITH THE B $_1$ DIMENSION AND REDUCE TO THE B DIMENSION ABOVE THE SEATING PLANE.
- 3. e₁ AND e_A APPLY IN ZONE L₂ WHEN UNIT INSTALLED. LEADS WITHIN .005" RADIUS OF TRUE POSITION (TP) AT GAUGE PLANE WITH MAXIMUM MATERIAL CONDITION.
- APPLIES TO SPREAD LEADS PRIOR TO INSTALLATION.
- N IS THE MAXIMUM QUANTITY OF LEAD POSITIONS.
- N₁ IS THE QUANTITY OF ALLOWABLE MISSING LEADS.

The lead finish for the packaged types is in accordance with MIL-M-38510, Paragraph 3.6.2.5, Lead Finish "A".


When these devices are supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013".

TO-5 Style Packages

8-LEAD TO-5 WITH DUAL-IN-LINE FORMED LEADS



8-LEAD TO-5 STYLE PACKAGE MIL-M-38510 CASE OUTLINE A-1



SYMBOL	INCH	IES	NOTE	MILLI	METERS
STMBUL	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.165	0.185		4.19 ·	4.70
φb	0.016	0.019	1	0.41	0.48
φb1	0.016	0.021	1	0.41	0.53
φD	0.335	0.370		8.51	9.40
φD ₁	0.305	0.335		7.75	8.51
ϕD_2	0.120	0.160		3.05	4.06
e	0.200	BSC	3	5.08	BSC
e ₁	0.100	BSC	3	2.54	BSC
F		0.040			1.02
k	0.027	0.034		0.69	0.86
k ₁	0.027	0.045	2	0.69	1.14
L	0.500	0.750	1	12.70	19.05
L ₁	0.000	0.050	1	0.00	1.27
L ₂	0.250		1	6.35	
Q	0.010	0.045		0.25	1.14
а	45º I	BSC	3	450	BSC

NOTES.

- (All leads)
 øb applies between L₁ and L₂.
 øb₁ applies between L₂ and 0.500 in. (12.70 mm) from the reference plane. Diameter is uncontrolled in L₁ and beyond 0.500 in. (12.70 mm) from the reference plane.
- 2. Measured from the maximum diameter of the product.
- 3. Leads having a maximum diameter 0.019 in. (0.48 mm) measured in gaging plane 0.054 in. (1.37 mm) +0.001 in. (0.03 mm) -0.000 in. (0.00 mm) below the base plane of the product shall be within 0.007 in. (0.18 mm) of their true position relative to a maximum width tab.
- 4. The product may be measured by direct methods or by gage.

92CS-24774

TO-5 Style Packages (Cont'd)

10-LEAD TO-5 STYLE PACKAGE JEDEC MO-006-AF


SYMBOL	INC	HES	NOTE	MILLIMETERS	
STINIBUL	MIN.	MAX.	NOTE	MIN.	MAX.
а	0.23	30 TP	2	5.8	4 TP
A ₁	0	10		0	0
A ₂	0.165	0.185		4.19	4.70
φB	0.016	0.019	3	0.407	0.482
φ B 1	0	0		0	0
φ B 2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD1	0.305	0.335		7.75	8.50
F1	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L1	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
Lз	0.500	0.562	3	12.7	14.27
α	36º TP			360	TP
N		10	6	1	0
N ₁		1	5		1

92CS-15835

12-LEAD TO-5 PACKAGE JEDEC MO-006-AG

SYMBOL	INCHES		NOTE	MILLIMETERS	
STWBOL	MIN.	MAX.		MIN.	MAX.
а	0.2	230	2	5.84	TP.
A ₁	0	0		0	0
A ₂	0.165	0.185		4.19	4.70
ΦВ	0.016	0.019	3	0.407	0.482
φ B 1	0	0		0	0
φ B 2	0.016	0.021	3	0.407	0.533
φD	0.335	0.370		8.51	9.39
φD ₁	0.305	0.335		7.75	8.50
F ₁	0.020	0.040		0.51	1.01
j	0.028	0.034		0.712	0.863
k	0.029	0.045	4	0.74	1.14
L ₁	0.000	0.050	3	0.00	1.27
L2	0.250	0.500	3	6.4	12.7
L3	0.500	0.562	3	12.7	14.27
α	30° TP			30°	TP
N	12		6	12	
N ₁		1	5		

92CS-19774



NOTES:

- Refer to Rules for Dimensioning Axial Lead Product Outlines.
- 2. Leads at gauge plane within 0.007" (0.178 mm) radius of True Position (TP) at maximum material condition.
- 3. ϕ B applies between L₁ and L₂. ϕ B₂ applies between L₂ and 0.500" (12.70 mm) from seating plane. Diameter is uncontrolled in L₁ and beyond 0.500" (12.70 mm).
- 4. Measure from Max. φD.
- 5. N₁ is the quantity of allowable missing leads.
- 6. N is the maximum quantity of lead positions.



Solid State Devices

Operating Considerations 1CE-402

Operating Considerations for RCA Solid State Devices

Solid state devices are being designed into an increasing variety of electronic equipment because of their high standards of reliability and performance. However, it is essential that equipment designers be mindful of good engineering practices in the use of these devices to achieve the desired performance.

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply-voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

GENERAL CONSIDERATIONS

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces. For specific information on voltage creepage, the user should consult references such as the JEDEC Standard No. 7 "Suggested Standard on Thyristors," and JEDEC Standard RS282 "Standards for Silicon Rectifier Diodes and Stacks".

The metal shells of some solid state devices operate at the collector voltage and for some rectifiers and thyristors at the anode voltage. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

TESTING PRECAUTIONS

In common with many electronic components, solid-state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

TRANSISTORS AND THYRISTORS WITH FLEXIBLE LEADS

Flexible leads are usually soldered to the circuit elements. It is desirable in all soldering operatings to provide some slack or an expansion elbow in each lead to prevent excessive tension on the leads. It is important during the soldering operation to avoid excessive heat in order to prevent possible damage to the devices. Some of the heat can be absorbed if the flexible lead of the device is grasped between the case and the soldering point with a pair of pliers.

TRANSISTORS AND THYRISTORS WITH MOUNTING FLANGES

The mounting flanges of JEDEC-type packages such as the TO-3 or TO-66 often serve as the collector or anode terminal. In such cases, it is essential that the mounting flange be securely fastened to the heat sink, which may be the equipment chassis. Under no circumstances, however, should the mounting flange of a transistor be soldered directly to the heat sink or chassis because the heat of the soldering operation could permanently damage the device. Soldering is the preferred method for mounting thyristors; see "Rectifiers and Thyristors," below. Devices which cannot be soldered can be installed in commercially available sockets. Electrical connections may also be made by soldering directly to the terminal pins. Such connections may be soldered to the pins close to the pin seals provided care is taken to conduct excessive heat away from the seals; otherwise the heat of the soldering operation could crack the pin seals and damage the device.

During operation, the mounting-flange temperature is higher than the ambient temperature by an amount which depends on the heat sink used. The heat sink must have sufficient thermal capacity to assure that the heat dissipated in the heat sink itself does not raise the device mounting-flange temperature above the rated value. The heat sink or chassis may be connected to either the positive or negative supply.

In many applications the chassis is connected to the voltage-supply terminal. If the recommended mounting hardware shown in the data bulletin for the specific solid-state device is not available, it is necessary to use either an anodized aluminum insulator having high thermal conductivity or a mica insulator between the mounting-flange and the chassis. If an insulating aluminum washer is required, it should be drilled or punched to provide the two mounting holes for the terminal pins. The burrs should then be removed from the washer and the washer anodized. To insure that the anodized insulating layer is not destroyed during mounting, it is necessary to remove the burrs from the holes in the chassis.

It is also important that an insulating bushing, such as glass-filled nylon, be used between each mounting bolt and the chassis to prevent a short circuit. However, the insulating bushing should not exhibit shrinkage or softening under the operating temperatures encountered. Otherwise the thermal resistance at the interface between device and heat sink may increase as a result of decreasing pressure.

PLASTIC POWER TRANSISTORS AND THYRISTORS

RCA power transistors and thyristors (SCR's and triacs) in molded-silicone-plastic packages are available in a wide range of power-dissipation ratings and a variety of package configurations. The following paragraphs provide guidelines for handling and mounting of these plastic-package devices, recommend forming of leads to meet specific mounting requirements, and describe various mounting arrangements, thermal considerations, and cleaning methods. This information is intended to augment the data on electrical characteristics, safe operating area, and performance capabilities in the technical bulletin for each type of plastic-package transistor or thyristor.

Lead-Forming Techniques

The leads of the RCA VERSAWATT in-line plastic packages can be formed to a custom shape, provided they are not indiscriminately twisted or bent. Although these leads can be formed, they are not flexible in the general sense, nor are they sufficiently rigid for unrestrained wire wrapping

Before an attempt is made to form the leads of an in-line package to meet the requirements of a specific application, the desired lead configuration should be determined, and a lead-bending fixture should be designed and constructed. The use of a properly designed fixture for this operation eliminates the need for repeated lead bending. When the use of a special bending fixture is not practical, a pair of long-nosed pliers may be used. The pliers should hold the lead firmly between the bending point and the case, but should not touch the case.

When the leads of an in-line plastic package are to be formed, whether by use of long-nosed pliers or a special bending fixture, the following precautions must be observed to avoid internal damage to the device:

- Restrain the lead between the bending point and the plastic case to prevent relative movement between the lead and the case.
- 2. When the bend is made in the plane of the lead (spreading), bend only the narrow part of the lead.
- When the bend is made in the plane perpendicular to that of the leads, make the bend at least 1/8 inch from the plastic case.
- 4. Do not use a lead-bend radius of less than 1/16 inch.
- 5. Avoid repeated bending of leads.

The leads of the TO-220AB VERSAWATT in-line package are not designed to withstand excessive axial pull. Force in this direction greater than 4 pounds may result in permanent damage to the device. If the mounting arrangement tends to impose axial stress on the leads, some method of strain relief should be devised.

Wire wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. Soldering to the leads is also allowed. The maximum soldering temperature, however, must not exceed 275°C and must be applied for not more than 5 seconds at a distance not less than 1/8 inch from the plastic case. When

wires are used for connections, care should be exercised to assure that movement of the wire does not cause movement of the lead at the lead-to-plastic junctions.

The leads of RCA molded-plastic high-power packages are not designed to be reshaped. However, simple bending of the leads is permitted to change them from a standard vertical to a standard horizontal configuration, or conversely. Bending of the leads in this manner is restricted to three 90-degree bends; repeated bendings should be avoided.

Mounting

Recommended mounting arrangements and suggested hardward for the VERSAWATT package are given in the data bulletins for specific devices and in RCA Application Note AN-4142. When the package is fastened to a heat sink, a rectangular washer (RCA Part No. NR231A) is recommended to minimize distortion of the mounting flange. Excessive distortion of the flange could cause damage to the package. The washer is particularly important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate insulating bushings; however, the holes should not be larger than necessary to provide hardware clearance and, in any case, should not exceed a diameter of 0.250 inch.

Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds is specified. Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. An excellent method of avoiding this problem is to use a spacer or combination spacer-isolating bushing which raises the screw head or nut above the top surface of the plastic body. The material used for such a spacer or spacer-isolating bushing should, of course, be carefully selected to avoid "cold flow" and consequent reduction in mounting force. Suggested materials for these bushings are diallphtalate, fiberglass-filled nylon, or fiberglass-filled polycarbonate. Unfilled nylon should be avoided.

Modification of the flange can also result in flange distortion and should not be attempted. The package should not be soldered to the heat sink by use of lead-tin solder because the heat required with this type of solder will cause the junction temperature of the device to become excessively high

The TO-220AA plastic package can be mounted in commercially available TO-66 sockets, such as UID Electronics Corp. Socket No. PTS-4 or equivalent. For testing purposes, the TO-220AB in-line package can be mounted in a Jetron Socket No. DC74-104 or equivalent. Regardless of the mounting method, the following precautions should be taken:

- 1. Use appropriate hardware.
- Always fasten the package to the heat sink before the leads are soldered to fixed terminals.
- Never allow the mounting tool to come in contact with the plastic case.

- 4. Never exceed a torque of 8 inch-pounds.
- 5. Avoid oversize mounting holes.
- Provide strain relief if there is any probability that axial stress will be applied to the leads.
- Use insulating bushings to prevent hot-creep problems.
 Such bushings should be made of diallphthalate, fiber-glass-filled nylon, or fiberglass-filled polycarbonate.

The maximum allowable power dissipation in a solid state device is limited by the junction temperature. An important factor in assuring that the junction temperature remains below the specified maximum value is the ability of the associated thermal circuit to conduct heat away from the device.

When a solid state device is operated in free air, without a heat sink, the steady-state thermal circuit is defined by the junction-to-free-air thermal resistance given in the published data for the device. Thermal considerations require that a free flow of air around the device is always present and that the power dissipation be maintained below the level which would cause the junction temperature to rise above the maximum rating. However, when the device is mounted on a heat sink, care must be taken to assure that all portions of the thermal circuit are considered.

To assure efficient heat transfer from case to heat sink when mounting RCA molded-plastic solid state power devices, the following special precautions should be observed:

- Mounting torque should be between 4 and 8 inchpounds.
- 2. The mounting holes should be kept as small as possible.
- Holes should be drilled or punched clean with no burrs or ridges, and chamfered to a maximum radius of 0.010 inch.
- The mounting surface should be flat within 0.002 inch/inch.
- Thermal grease (Dow Corning 340 or equivalent) should always be used on both sides of the insulating washer if one is employed.
- Thin insulating washers should be used. (Thickness of factory-supplied mica washers range from 2 to 4 mils).
- A lock washer or torque washer, made of material having sufficient creep strength, should be used to prevent degradation of heat sink efficiency during life.

A wide variety of solvents is available for degreasing and flux removal. The usual practice is to submerge components in a solvent bath for a specified time. However, from a reliability stand point it is extremely important that the solvent, together with other chemicals in the solder-cleaning system (such as flux and solder covers), do not adversely affect the life of the component. This consideration applies to all non-hermetic and molded-plastic components.

It is, of course, impractical to evaluate the effect on long-term device life of all cleaning solvents, which are marketed with numerous additives under a variety of brand names. These solvents can, however, be classified with

respect to their component parts as either acceptable or unacceptable. Chlorinated solvents tend to dissolve the outer package and, therefore, make operation in a humid atmosphere unreliable. Gasoline and other hydrocarbons cause the inner encapsulant to swell and damage the transistor. Alcohol is an acceptable solvent. Examples of specific, acceptable alchols are isopropanol, methanol, and special denatured alcohols, such as SDA1, SDA30, SDA34, and SDA44.

Care must also be used in the selection of fluxes for lead soldering. Rosin or activated rosin fluxes are recommended, while organic or acid fluxes are not. Examples of acceptable fluxes are:

- 1. Alpha Reliaros No. 320-33
- 2. Alpha Reliaros No. 346
- 3. Alpha Reliaros No. 711
- Alpha Reliafoam No. 807
- 5. Alpha Reliafoam No. 8096. Alpha Reliafoam No. 811-13
- 7. Alpha Reliafoam No. 815-35
- 8. Kester No. 44

If the completed assembly is to be encapsulated, the effect on the molded-plastic transistor must be studied from both a chemical and a physical standpoint.

RECTIFIERS AND THYRISTORS

A surge-limiting impedance should always be used in series with silicon rectifiers and thyristors. The impedance value must be sufficient to limit the surge current to the value specified under the maximum ratings. This impedance may be provided by the power transformer winding, or by an external resistor or choke.

A very efficient method for mounting thyristors utilizing the "modified TO-5" package is to provide intimate contact between the heat sink and at least one half of the base of the device opposite the leads. This package can be mounted to the heat sink mechanically with glue or an expoxy adhesive, or by soldering, the most efficient method.

The use of a "self-jigging" arrangement and a solder preform is recommended. If each unit is soldered individually, the heat source should be held on the heat sink and the solder on the unit. Heat should be applied only long enough to permit solder to flow freely. For more detailed thyristor mounting considerations, refer to Application Note AN3822, "Thermal Considerations in Mounting of RCA Thyristors".

MOS FIELD-EFFECT TRANSISTORS

Insulated-Gate Metal Oxide-Semiconductor Field-Effect Transistors (MOS FETs), like bipolar high-frequency transistors, are susceptible to gate insulation damage by the electrostatic discharge of energy through the devices. Electrostatic discharges can occur in an MOS FET if a type with an unprotected gate is picked up and the static charge, built in the handler's body capacitance, is discharged through the device. With proper handling and applications procedures, however, MOS transistors are currently being extensively used in production by numerous equipment manufacturers in military, industrial, and consumer applica-

tions, with virtually no problems of damage due to electrostatic discharge.

In some MOS FETs, diodes are electrically connected between each insulated gate and the transistor's source. These diodes offer protection against static discharge and in-circuit transients without the need for external shorting mechanisms. MOS FETs which do not include gate-protection diodes can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs attached to the device by the vendor, or by the insertion into conductive material such as "ECCOSORB* LD26" or equivalent.
 - (NOTE: Polystyrene insulating "SNOW" is not sufficiently conductive and should not be used.)
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- Devices should never be inserted into or removed from circuits with power on.

RF POWER TRANSISTORS

Mounting and Handling

Stripline rf devices should be mounted so that the leads are not bent or pulled away from the stud (heat sink) side of the device. When leads are formed, they should be supported to avoid transmitting the bending or cutting stress to the ceramic portion of the device. Excessive stresses may destroy the hermeticity of the package without displaying visible damage.

Devices employing silver leads are susceptible to tarnishing; these parts should not be removed from the original tarnish-preventive containers and wrappings until ready for use. Lead solderability is retarded by the presence of silver tarnish; the tarnish can be removed with a silver cleaning solution, such as thiourea:

The ceramic bodies of many rf devices contain beryllium oxide as a major ingredient. These portions of the transistors should not be crushed, ground, or abraded in any way because the dust created could be hazardous if inhaled.

Operating

Forward-Biased Operation. For Class A or AB operation, the allowable quiescent bias point is determined by reference to the infrared safe-area curve in the appropriate data bulletin. This curve depicts the safe current/voltage combinations for extended continuous operation.

Load VSWR. Excessive collector load or tuning mismatch can cause device destruction by over-dissipation or secondary breakdown. Mismatch capability is generally included on the data bulletins for the more recent rf transistors.

See RCA RF Power Transitor Manual, Technical Series RMF-430, pp 39-41, for additional information concerning the handling and mounting of rf power transistors.

^{*}Trade Mark: Emerson and Cumming, Inc.

INTEGRATED CIRCUITS

Handing

All COS/MOS gate inputs have a resistor/diode gate protection network. All transmission gate inputs and all outputs have diode protection provided by inherent p-n junction diodes. These diode networks at input and output interfaces protect COS/MOS devices from gate-oxide failure in handling environments where static discharge is not excessive. In low-temperature, low-humidity environments, improper handling may result in device damage. See ICAN-6000, "Handling and Operating Considerations for MOS Integrated Circuits", for proper handling procedures.

Mounting

Integrated circuits are normally supplied with lead-tin plated leads to facilitate soldering into circuit boards. In those relatively few applications requiring welding of the device leads, rather than soldering, the devices may be obtained with gold or nickel plated Kovar leads.* It should be recognized that this type of plating will not provide complete protection against lead corrosion in the presence of high humidity and mechanical stress. The aluminum-foil-lined cardboard "sandwich pack" employed for static protection of the flat-pack also provides some additional protection against lead corrosion, and it is recommended that the devices be stored in this package until used.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high-impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

Operating

Unused Inputs

All unused input leads must be connected to either V_{SS} or V_{DD} , whichever is appropriate for the logic circuit involved. A floating input on a high-current type, such as the CD4049 or CD4050, not only can result in faulty logic operation, but can cause the maximum power dissipation of 200 milliwatts to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed-circuit boards that may temporarily become unterminated, should have a pull-up resistor to V_{SS} or V_{DD} . A useful range of values for such resistors is from 10 kilohms to 1 megohm.

Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than 10 milliamperes. Input currents of less than 10 milliamperes prevent device damage; however, proper operation may be impaired as a result of current flow through structural diode junctions.

Output Short Circuits

Shorting of outputs to VSS or VDD can damage many of the higher-output-current COS/MOS types, such as the CD4007, CD4041, CD4049, and CD4050. In general, these types can all be safely shorted for supplies up to 5 volts, but will be damaged (depending on type) at higher power-supply voltages. For cases in which a short-circuit load, such as the base of a p-n-p or an n-p-n bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation below 200 milliwatts.

For detailed COS/MOS IC operating and handling considerations, refer to Application Note ICAN-6000 "Handling and Operating Considerations for MOS Integrated Circuits".

SOLID STATE CHIPS

Solid state chips, unlike packaged devices, are nonhermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

- Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
 - A. Storage temperature, 40°C max.
 - B. Relative humidity, 50% max.
 - C. Clean, dust-free environment.
- The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
- During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
- 4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

^{*}Mil-M-38510A, paragraph 3.5.6.1 (a), lead material.

	Page		Page
	Nos.		Nos.
۸	1403.		13
4		Consumer's risk	13
A	12	Control chart, quality	13
Acceptance criteria	12	Control limits, quality	23
Acceptable quality level (AQL)	12	Controlled solder process	23
Acceptable reliability level	11	COS/MOS chips:	706
Aerospace high-reliability requirements	14	Handling of (ICAN-6000)	707
Alpha (a) risk	. 69	Storing of (ICAN-6000)	707
Aluminum, glass-passivated		COS/MOS CD4000A slash-series types	714
Aluminum TO-3 packages, hermeticity evaluation of	51	screened to MIL-STD-883 (RIC-102C) Electrical-test and delta limits (RIC-102C)	714
(AN-6071)	52	Environmental sampling inspections (RIC-102c)	
Engineering problem (AN-6071)	52 51	. • .	718
Failure analysis (AN-6071)	51	Final electrical tests (RIC-102C)	716
Failure data (AN-6071)	52	Ordering information (RIC-102C)	716
Thermal-cycling test results (AN-6071)	52	Part-number code (RIC-102C)	719
AND gates, high-relaibility COS/MOS	671	Product-flow diagram (RIC-102C)	719
(technical data, File No. 844)	6/1	Screening levels, description of (RIC-102C)	
Arrays, high-reliability integrated-circuit		Total lot screening, description of (RIC-102C)	228, 427-731
(technical data):	210 220	COS/MOS integrated circuits, high-reliability	238
Diode (File Nos. 722, 704)	316, 336	COS/MOS life-test data	230
Transistor (File No. 762)	.308	COS/MOS MIL-M-38510 CD4000A series types	720
Assignable causes of variation	12	(RIC-104A)	720
Average	12	Electrical sampling inspection (RIC-104A)	
Average outgoing quality (AOQ)	12	Environmental sampling inspection (RIC-104A	723
Average outgoing quality limit (AOQL)	13	Final electrical tests (RIC-104A)	
		Processing and screening requirements (RIC-10	720
		Product flow diagram (RIC-104A)	725
В		Product-number code (RIC-104A)	725 720
		Screening levels (RIC-104A)	720 724
Ballasting, emitter-site	68, 71	Specification numbers (RIC-104A)	724
Ballasting resistors	68	Counters, high-reliability COS/MOS	E47 E00 E04
Beta (β) risk	13	(2007)	517, 533, 584
Bulk leakages	21	Current density, effect on reliability	74, 179
Burn-in	13	Current gain	20
		Currents, collector leakage	20
c ·			
C		D	
Case-temperature effects	72		
Catastrophic failure	13	Darlington power transistor	
Chance failure	13	(technical data)	46, 48
Characteristic	13	DC safe area	69
Collector current, reverse	- 20	Defect	13
Collector-to-emitter saturation voltage	20	Defective	13
Collector leakage currents	20	Degradation failure	13
Bulk leakages	21	Delta tests or limits	233
Surface leakage	21	Derating curve, power-transistor	20
Collector mismatch	72	Differential amplifiers, integrated-circuit	
Commercial reliability requirements	13	high-relaibility types (technical data,	
Comparator, high-relability COS/MOS	į	File Nos. 705, 706, 711, 707)	276-287,
(technical data, File No. 852)	644		325-335, 345
Comparator, high reliability bipolar integrated	1	Diffusion current	20
circuit (technical data, File 832)	259	Dimensional outlines (for integrated circuits)	732
Confidence interval	13	Diode array (technical data, File No. 722, 704)	316, 336
Confidence level	13	Dissipated-limited region	20

	Page		_
	Nos.	1	Page
F			Nos
E		High-reliability power transistors	15
Effect of temperature on allians translature	20	Application notes on	51
Effect of temperature on silicon transistors		Electrical considerations	16
Electrical considerations power-transistor	- 16	JAN, JANTX, and JANTXV types	25, 30-37
Electromigration	69, 179 68	Processing and screening	25
Emitter-finger structure	68, 71	Reliability considerations	16
Emitter-site ballasting		Special rating considerations	16
Energy-handling capability, power-transistor Environment	19 4	Technical data on RCA types	30-50
	73	High-reliability power transistors	22.52
Excess-phase factor	/3	(technical data)	30-50
		High-reliability rf power transistors	67
F		Application note on	179
Г		Design features	68
Following and the	194	JAN, JANTX, and JANTXV types	75, 74-84
Failure analysis		HR-series types	75, 85-134
Failure, catastrophic	13	Premium and ultra-high-reliability types	77, 135-182
Failure, chance or random	13 13	Special rating concepts	70
Failure, degradation		Technical data	79-178
Failure mechanism	13	High-reliability solid-state devices	
Failure mode	13	Commercial requirements	-11
Failure rate	13	Index to RCA types	6
Final Qualification	240	Introduction to	11
Forward-bias second breakdown	17	Military and aerospace requirements	11
		Military specifications for	11
G		High-reliability terms and definitions	12, 239
u		High-reliability thyristors	193 194
Gain, current	15	Basic reliability considerations	194 196
General-purpose transistor	42-44	Basic reliability testing	196
·	69	Failure analysis	196
Glass-passivated aluminum Group A inspections, power-transistor	24	Processing and screening	200-224
Group A inspections, power-transistor	24	Technical data	200-224
		High-speed power transistors	
		(technical data)	39-42, 45
		High-voltage power transistors	
н		(technical data)	42, 46
••		Homogeniety	13
Hermetic rf transistor packages	70	Hometaxial-base power transistors	
Heterogeneity	13	(technical data)	30-32, 38, 40, 43
High-power transistors (technical data)	47	Hot-spot thermal resistance	71
High-reliability COS/MOS CD4000A	• • • • • • • • • • • • • • • • • • • •	HR-series rf power transistors	75, 85-134
slash-series types (RIC-102C)	714	Burn-in test measurements	77
High-reliability integrated circuits	225	Product-flow diagram	77
Applications	228	Processing and screening	75
Device nomenclature	227	Reliability levels	76
General considerations	226	Technical data	85-134
Life-test data, COS/MOS	238		
Manufacturing controls	226	i i	
MIL-M-38510 requirements	234	Industria valence bus dell'accessor design	
MIL-STD-883 requirements	228	Inductive voltage-breakdown tesing,	40
Packages	226	power-transistor	19
Technical data, COS/MOS types	427-705	Inherent reliability	13
Technical data, DMOS types	403-414	Inspection:	40
Technical data, linear types	241-402	By attributes	13
, /r		By variables	13

	D	n
	Page Nos.	Page Nos.
		Lot tolerance per cent defective
inspection act	13 13	(LTPD) 13, 229
Inspection, final Inspection item	13	LTPD sampling plans 28
Inspection Item	14	ETT & Sumpting plans
Inspection for	14	
Inspection process	14	М
Inspection, sampling	14	
Integrated circuit, high-reliability	188	Manufacturing Certification 186
Integrated circuits (1CE-402):	100	Mathematical reliability 14
Handling and mounting	744	Mean time between failure 14
Input signals (for COS/MOS types)	744	Medium power transistor
Operating considerations	744	(technical data) 38, 41, 45
Output short circuits (in COS/MOS types)	744	Microwave power-transistor reliability
Unused inputs (for COS/MOS types)	744	(AN-6229) 179
Interim Qualification	187	Microwave power transistors
Ionizing electromagnetic pulse (AN-6320)	58	(technical data) 113-130
Irradiated power-transistor switches (AN-6320)	59	Military high-reliability requirements 11
•		Military specifications 12
		MIL-M-38510 12
J		MIL-S-19500 12, 26
		MIL-STD-750 26
JAN, JANTX, and JANTXV power transistors	25	MIL-STD-883 requirements 228
RCA types	26	COS/MOS integrated circuits 228
Processing and screening	25	Linear integrated circuits 233
Technical data	30-37	Mismatch, collector 72
JAN, JANTX, JANTXV rf power transistors:		MOS field-effect transistors, handling
RCA types	75	and mounting (1CE-402) 743
Technical data	79-84	MOS integrated circuit,
Junction temperature, effect on reliability	74	handling considerations (ICAN-6000) 706
		MTTF or MTBF 240
L		
Lambda	13	NI .
Layer, polycrystalline silicon	69	N
Lead-forming techniques (1CE-402)	_	N · · · · · · · · · · · · · · · · · · ·
Life-test conditions (for rf power transistors)	74	Neutron-damage coefficeint,
Life-test failure rate	14	derivation of (AN-6320) 65 Neutron testing (AN-6320) 59
Life, useful	14	Neutron testing (AN-6320) 59 Neclear radiation, effects of 24
Line Certification	339	Neclear radiation, effects of 24
Linear integrated circuits, CA3000	404	
MIL-M-38510 series types (RIC-204)	421	0
Linear integrated circuits (CA3000 slash-series types)	415	9
screened to MIL-STD-883 (RIC-202A) Electrical sampling inspection (RIC-202A)	419	Operating time 14
Environmental sampling inspection (RIC-202A)	419	Operational amplifiers, high-reliability
Final electrical tests (RIC-202A)	419	COS/MOS-bipolar (technical data, File No. 823) 397
Ordering information (RIC-202A)	420	Operational amplifiers, high-reliability integrated-
Part-number code (RIC-202A)	420	circuit general-purpose types (technical data,
Product flow diagram (RIC-202A)	415	File Nos. 826, 827, 832, 829, 718, 715) 241-275, 302
Screening levels (RIC-202A)	416	Operation amplifier, high-reliability micro power
Total lot screening (RIC-202A)	418	(technical data, File No. 831) 356

	Page	ı	Pa
	Nos.		Nc
Operation amplifier, high-reliability power-		Bus manufacture accident amountificati	140
hybrid, multipurpose (technical data,		Programmable power-switch amplifier, high-reliability integrated-circuit	
File No. 789)	183	(technical data, File No. 692)	37!
Operational transconductance amplifier	100	(technical data, The No. 032)	37.
(technical data, File No. 709)	363		
Operating considerations for RCA solid-state	-	lα	
device (1CE-402)		_	
Integrated circuits	744	Quality-control chart	1;
MOS transistors	741,743	Quality-control limits	1;
RF power transistors	743	Quality level, acceptable	12
Rectifiers	743	Quality level, indifference	13
Solid-state chips	744	Quality limit, average outgoing	12
Testing precautions	740	Qualified Parts List (QPL)	- 240
Thyristors	743	Qualified products list	12
Transistors	741		
Operating-life-test program, microwave-			
transistor (AN-6229)	179	R	
Estimated MTF	182		
Failure mode	181	Radiation dose rate	25
Test conditions	180	Radiation, effect on power transistors	24
Test data	181	Displacement damage	25
Test vehicle	181	Photocurrents	25
Overlay transistor structure	69	Radiation-enery effects, transient (AN-6320)	65
·		Radiation-hardened power transistors	
		(technical data)	49
		Radiation levels	25
P		Radiation parameter	25
		Radiation resistance of COS/MOS	
Parameter	. 14	CD4000A (ICAN-6224)	712
Photocurrent characteristics, transistor (AN-6320)	65	Random access memory, RAM	
Photocurrent testing (AN-6320)	63	(technical data, File Nos. 751, 842)	561, 630
Plan, sampling	14	Random failure	13
Polycrystalline silicon layer	69	Random selection	14
Population (universe)	14	Range	. 14
Power-switch/amplifier, programmable		Real-time control	14
(technical data, File No. 692)	375	Redandancy	14
Power transistors, high-reliability:		Reliability:	
Electrical considerations	16	As a function of current density	66
JAN, JANTX, and JANTXV types	27, 30-36	As a function of junction temperature	. 66
Manufacturing controls	26	Classes (MIL-M-38510)	12
Reliability considerations	16	Inherent	13
Power transistors (technical data):		Levels (MIL-S-19500)	12
Darlington types	46, 48	Mathematical	14
High-current types	34	Requirements	12
High-power types	47	Terms and definitions	12
	4-37, 42, 46	Risk:	
JAN, JANTX, and JANTXV types	30-36	Alpha	. 14
Radiation-hardened types	49	Beta	13
Precision	14	Consumer's	13
Premium-and ultra-high-reliability		Producer's	14
rf power transistors technical data	135-178	Reverse collector current	20
Process average	14	RF avalanche breakdown voltage	73

Page		Pag
Nos.		Nos
	V	
21	Variables testing	14
21	Video amplifier, high-reliability	
14	integrated-circuit (technical data,	
14	File No. 714)	282
14	Voltage:	
28	Base-to-emitter	20
	Collector-to-emitter saturation	20
	Voltage regulator, positive,	
20	high-reliability integrated-circuit	
	(technical data, File No. 708)	370
16		
240		
14	W	
	Wide-band operational amplifier,	
	high-relaibility intergrated-circuit	
543, 552, 557	(technical data, File No. 825)	383
186		
-		
14	Z	
13		
14	Zero-voltage switch, high-reliability	
20	integrated-circuit	
	(technical data, File No. 703)	350
20		
726		
23		
23		
24, 51		
23		
22		
24		
71		
70		
14		
68		
14		
14		
	Nos. 21 21 21 14 14 14 28 29 20 27 16 240 14 433, 468, 502, 557 186 — 14 13 14 20 20 726 23 23 24, 51 23 22, 24 71 70 14 50 68	V 21 Variables testing Video amplifier, high-reliability integrated-circuit (technical data, File No. 714) Voltage: Base-to-emitter Collector-to-emitter saturation Voltage regulator, positive, high-reliability integrated-circuit (technical data, File No. 708) W Wide-band operational amplifier, high-relaibility intergrated-circuit (technical data, File No. 825) W Zero-voltage switch, high-reliability integrated-circuit (technical data, File No. 703) Zero-voltage switch, high-reliability integrated-circuit (technical data, File No. 703)

