1976 LINEAR AND CONVERSION I.C. PRODUCTS





5050 NEWPORT DR. ROLLING MEADOWS, IL. 60008 (312) 394-4900

INCORPORATED

11430 W. BLUEMOUND RD. MILWAUKEE, WS. 53226 (414) 259-9060 OPERATIONAL AMPLIFIERS COMPARATORS VOLTAGE REFERENCES D/A CONVERTERS A/D CONVERTERS



2.95

INTRODUCTION

Linear integrated circuits have been increasing in complexity and providing significant performance advances for the system designer over the past decade. PMI is dedicated to providing precision state-of-the-art monolithic linear IC operational amplifiers, comparators, voltage references and conversion products to solve the system and circuit designer's most difficult and demanding design performance requirements of linear systems.

This catalog provides complete technical data on Precision Monolithic's full line of linear and converter integrated circuit products. Helpful selection and cross-reference guides and indexes are included to aid the designer's search for the correct devices. In addition, application notes and specification definitions are grouped in separate sections. Hi-Rel manufacturing and screening procedures and available MIL-STD-883B models are grouped separately for easy access for the Hi-Rel customer.

Contact the PMI sales office, representative or distributor nearest you for further assistance or use the action request cards which are included in the back of this catalog.



Copyright 1976

Precision Monolithics Incorporated

PMI reserves the right to make changes to the products contained in this catalog to improve performance, reliability, or manufacturability.

Although every effort has been made to insure accuracy of the information contained in this catalog, PMI assumes no responsibility for inadvertent errors.

PMI assumes no responsibility for the use of any circuits described herein and makes no representation that they are free of patent infringement.





NUMERICAL INDEX

ORDERING INFORMATION

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

Q.A. PROGRAM

SELECTION GUIDES

INDUSTRY CROSS REFERENCE

OPERATIONAL AMPLIFIERS

COMPARATORS

MATCHED TRANSISTORS

VOLTAGE REFERENCES

D/A CONVERTERS - LINEAR

D/A CONVERTERS - COMPANDING

A/D CONVERTERS

DEFINITIONS

MONOLITHIC CHIPS

APPLICATION NOTES

PACKAGE INFORMATION

NOTES

INDEX

SECT	FION 2	
OF	RDERING INFORMATION	2-1
	이 같은 것 같은	
SECT	FION 3	
Q.	A. PROGRAM	3-1
	그녀는 성장은 동안되는 것은 것을 많은 것이 같은 것을 것을 하는 것이 없다. 것은 것은 것이 없는 것이 없다.	
SECT	TION 4	
SE	ELECTION GUIDES	
	General Purpose Operational Amplifiers	4-1
	Precision Operational Amplifiers	4-3
	Digital to Analog Converters	4-5
SECT	FION 5	
IN	IDUSTRY CROSS REFERENCE	
	Fairchild	5.1
	National Semiconductor 5-1	5-2
	Advanced Micro Devices	5-2
	RCA	5-3
	Motorola	5-3
	Texas Instruments	5-3
	Raytheon	5-4
SECT		
OF	PERATIONAL AMPLIFIERS	
	OP-01 Inverting High Speed Operational Amplifier	6-1
	OP-02 High Performance General Purpose Operational Amplifier	6-4
	OP-04 Dual Matched High Performance Operational Amplifier	6-10
	OP-05 Instrumentation Operational Amplifier	6-16
	OP-07 Ultra-Low Offset Voltage Operational Amplifier	6-22
	OP-10 Dual Matched Instrumentation Operational Amplifier	6-28
	.OP-14 Dual Matched High Performance Operational Amplifier	6-38
	SSS725 Instrumentation Operational Amplifier	6-44
	SSS741 Compensated Operational Amplifier	6-51
	SSS747 Dual Compensated Operational Amplifier	6-54
	SSS1458/1558 Dual Compensated Operational Amplifier	6-57
	PM-108A Low Input Current Operational Amplifier	6-59
	PM-725 Instrumentation Operational Amplifier	6-62
	PM-741 Compensated Operational Amplifier	6-64
	PM-747 Dual Compensated Operational Amplifier	6-66
	PM-1458/1558 Dual Compensated Operational Amplifier	6-68
SECT	ION 7	
CC	DMPARATORS	

CMP-01 Fast Precision Comparator	· · · · · · · · · · · · · · · · · · ·	. 7-1
CMP-02 Low Input Current Precision	Comparator	. 7-7
and the second		

SECTION 8

MATCHED TRANSISTORS

	0 1
WAI-UI Ultra-Watched Wonolithic Dual Transistor	 8-1

SEC	τιο	Ν	9
-----	-----	---	---

SECTION 9	
VOLTAGE REFERENCES	
REF-01 +10V Precision Voltage Reference	
REF-02 +5V Precision Voltage Reference 9-8	j
SECTION 10	
D/A CONVERTERS – LINEAR	
DAC-01 6 Bit Monolithic D/A Converter 10-1	
DAC-02 10 Bit Plus Sign Monolithic D/A Converter 10-4	ł
DAC-03 8 & 10 Bit Low Cost Monolithic D/A Converter 10-7	
DAC-04 Two's Complement 10 Bit D/A Converter 10-10	ł
DAC-08 8 Bit High Speed Multiplying D/A Converter 10-14	,
DAC-100 8 & 10 Bit Digital-to-Analog Converter)
SECTION 11	
D/A CONVERTERS – COMPANDING	
DAC-76 COMDAC TM Companding D/A Converter	
SECTION 12	
A/D CONVERTERS	
AD-02 High Speed A/D Converter	
SECTION 13	
DEFINITIONS	
SECTION 14	
MONOLITHIC CHIPS	
SECTION 15	
APPLICATION NOTES	
AN-6 A Low Cost, High Performance Tracking A/D Converter	•
AN-11 A Low Cost, Easy-to-Build Successive Approximation Analog-to-Digital Converter	6
AN-12 Temperature Measurement Method Based on Matched Transistor Pair Requires No Reference 15-15 AN-13 The OP-07 Ultra-Low Offset Voltage Op Amp, A Bipolar Op Amp that Challenges	
Choppers, Eliminates Nulling	
AN-14 Interfacing Precision Monolithics Digital-to-Analog Converters with CMOS Logic	:
AN-15 Minimization of Noise in Operational Amplifier Applications	į.
AN-16 Low Cost, High Speed Analog-to-Digital Conversion with the DAC-08	н:: •
	,
SECTION 16	
PACKAGE INFORMATION	
SECTION 17	
NOTES	
U.S. REPRESENTATIVES 17-2	
INTERNATIONAL REPRESENTATIVES	/
ACTION REQUEST CARDS 17-5	I





NUMERICAL INDEX

ORDERING INFORMATION

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

<u>16</u>

17

Q.A. PROGRAM

SELECTION GUIDES

INDUSTRY CROSS REFERENCE

OPERATIONAL AMPLIFIERS

COMPARATORS

MATCHED TRANSISTORS

VOLTAGE REFERENCES

D/A CONVERTERS - LINEAR

D/A CONVERTERS – COMPANDING

A/D CONVERTERS

DEFINITIONS

MONOLITHIC CHIPS

APPLICATION NOTES

PACKAGE INFORMATION

NOTES

ORDERING INFORMATION

Proprietary and second source products are available with a choice of electrical specifications, packages and operating temperature ranges. This section explains the PMI part numbering system. For specific ordering information such as available electrical grade and package combinations, see the specific product data sheet.



COMPARATORS

CMP-01	-	Hig	h	Spe	ed		
				 • 		0	

CMP-02 = Low Input Current

D/A CONVERTERS

- DAC-02 = 10 Bit + Sign Voltage Output
- DAC-03 = 10 Bit Low Cost Voltage Output
- DAC-04 = 10 Bit Two's Complement
- DAC-08 = 8 Bit Universal High Speed
- DAC-76 = 8 Bit Companding
- DAC-100 = 10 Bit Current Output
- SSS1408 = Improved 8-Bit D/A Converter

OPERATIONAL AMPLIFIERS

- OP-01 = High Speed Inverting
- OP-02 = Precision Low Cost
- OP-04 = Precision Low Cost Matched Dual
- OP-05 = Precision Low Drift
- OP-07 = Precision Low Offset Voltage
- OP-10 = Precision Matched Dual
- OP-14
 - = Precision Low Cost Matched Dual
- SSS725 = Improved Instrumentation Op Amp SSS741 = Improved General Purpose Op Amp
- SSS747 = Improved General Purpose Dual Op Amp
- SSS1458 = Improved General Purpose Dual Op Amp
- PM108 = Low Current Op Amp
- = Instrumentation Op Amp PM725
- PM741 = General Purpose Op Amp
- = General Purpose Dual Op Amp PM747
- PM1458 = General Purpose Dual Op Amp

VOLTAGE REFERENCES

REF-01 = +10V Adjustable

REF-02 = +5V Adjustable

MATCHED TRANSISTORS

MAT-01 = Ultra-matched Monolithic Transistors



1. Basic Device Part Number: OP-01FJ

2. MIL-STD-883A Class B Version: OP01-883-FJ





1 NUMERICAL INDEX 2 ORDERING INFORMATION 3 O.A. PROGRAM 4 SELECTION GUIDES 5 INDUSTRY CROSS REFERENCE 6 **OPERATIONAL AMPLIFIERS** 7 COMPARATORS 8 MATCHED TRANSISTORS 9 VOLTAGE REFERENCES 10 **D/A CONVERTERS - LINEAR** D/A CONVERTERS - COMPANDING 11 12 A/D CONVERTERS 13 DEFINITIONS MONOLITHIC CHIPS 14 15 **APPLICATION NOTES** 16 PACKAGE INFORMATION NOTES 17





MANUFACTURING AND SCREENING PROCEDURES

INTRODUCTION

Precision Monolithics, Inc., in establishing standard procedures for Manufacturing, Screening, Qualification, and Quality Conformance, has incorporated the requirements of both MIL-STD-883A, 15 November 1974, and MIL-Q-9858A. All PMI military temperature range devices exceed Class C requirements, and, in addition, devices meeting and/or exceeding Class B requirements are available off-the-shelf as standard catalog items. Requests for devices with Class A or other special requirements are invited. The internal procedures designed to control and guarantee production of these devices are described herein.

TABLE OF CONTENTS

	1
MANUFACTURING PROCEDURE	1
SCREENING LEVELS	1
SCREENING PROCEDURES	2
QUALITY CONFORMANCE PROCEDURES	3
LTPD TABLE	3
GROUP A	3
GROUP B	3
GROUP C	4
ORDERING INFORMATION	4



SCREENING PROCEDURES



3-2

QUALIFICATION AND QUALITY CONFORMANCE PROCEDURES

MIL-STD-883A Method 5005 establishes Qualification and Quality Conformance Procedures for the 3 classes of devices and divides these procedures into group A, B, and C tests: "The full requirements of group A, B, and C tests and inspections are intended for use in initial device qualification, requalification in the event of product or process change and periodic testing for retention of qualification. Group A and B tests and inspections are intended for quality conformance inspection of individual inspection lots as a condition for acceptance for delivery."

Group A, B and C tests are performed using a sample size determined from the LTPD table below. An initial sample size corresponding to zero rejects (an acceptance number of 0) is used; if necessary the sample size will be increased once to the next higher number to meet the LTPD requirement for the class of device under test.

LOT TOLERANCE PERCENT DEFECTIVE (LTPD) TABLE (PER MIL-M-38510A)

ACCEPTANCE	LTPD 20	LTPD 15	LTPD 10	LTPD 7	LTPD 5	LTPD 3
NUMBER*						
0	11	15	22	32	45	76
1	18	25	38	55	77	129
2	25	34	52	75	105	176
3	32	43	65	94	132	221
4	38	52	78	113	158	265

*Maximum allowable number of failures.

GROUP A ELECTRICAL TESTS: REFERENCE MIL-STD-883A METHOD 5005 (Electrical tests per applicable data sheet specifications)

SUBGROUP	TEST DESCRIPTION	CLASS A LTPD	CLASS B LTPD	CLASS C LTPD
- 1	Static tests at 25°C	5	5	5
2	Static tests at maximum rated operating temperature	5	7	10
3	Static tests at minimum rated operating temperature	5	7	10
4	Dynamic tests at 25°C	5	5	5
7	Functional tests at 25°C	3	5	5
9	Switching tests at 25°C	5	7	10

GROUP B TESTS MIL-STD-883A METHOD 5005

SUBGROUP	TEST	METHODS	CONDITION	CLASS A LTPD	CLASS B LTPD	CLASS C LTPD
1	Physical dimensions	2016		10	15	20
	Resistance to solvents	2015		3 devices (no failures)	3 devices (no failures)	3 devices (no failures)
2	Internal visual and mechanical	2014		1 device (no failures)	1 device (no failures)	1 device (no failures)
	Bond strength Ultrasonic	2011	Test condition C or D	5	15	20
3	Solderability	2003	Soldering temperature of 260 ±10° C	10	15	15
4	Lead integrity	2004	Test condition B2, lead fatigue	10	15	15
-	Seal: Fine, Gross	1014	Test condition B and C	10	15	15

GROUP C TESTS MIL-STD-883A METHOD 5005

SUBGROUP	TEST	METHOD	CONDITION	CLASS A LTPD	CLASS B LTPD	CLASS C LTPD
	Thermal shock	1011	Test condition B as a minimum			the state
	Temperature cycling	1010	Test condition C			
1	Moisture resistance	1004		10	15	15
•	Seal: Fine, Gross	1014	As applicable			
	End point electrical parameters		Per applicable data sheet			
	Mechanical shock	2002	Test condition B			
	Vibration, variable frequency	2007	Test condition A			
2	Constant acceleration	2001	Test condition E	10	15	15
	Seal: Fine, Gross	1014	As applicable			
	End point electrical parameters		Per applicable data sheet			
3	Salt atmosphere	1009	Test condition A	10	15	15
	High temperature storage	1008	Test condition C			
4	End point electrical parameters		Per applicable data sheet	7	7	7
5	Operating life test	1005	Test condition B T _A = +125°C (1000 hours)	5	:: 5	5
	End point electrical parameters		Per applicable data sheet			

MODELS AVAILABLE WITH MIL-STD-	883A CLASS B PRO	CESSING STANDA	RD		
ANALOG-TO-DIGITAL CONVERTERS	PRECISION OPERATIONAL AMPLIFIERS				
AD02-883-AW		OP01-883-J	OP05-883-J	SSS725-883-J	
AD02-883-W		OP01-883-Y	OP05-883-Y	SSS725-883-Y	
		OP01-883-L	OP05-883-L	SSS725-883-L	
DIGITAL-TO-ANALOG CONVERTERS		OP01-883-FY	OP07-883-AJ	PM725-883-J	
DAC01-883-AY	DAC76-883-BX	OP01-883FJ	OP07-883-AY	PM725-883-Y	
DAC01-883-Y	DAC76-883-X	OP01-883-FL	OP07-883-AL	PM108-883-AJ	
DAC01-883-BY		OP01-883-GJ	OP07-883-J	PM108-883-AY	
DAC01-883-FY	DAC-100 (NOTE)	OP01-883-GY	OP07-883-Y	PM108-883-AL	
DAC08-883-AQ		OP01-883-GL	OP07-883-L	PM108-883-J	
DAC08-883-Q	SSS1508A-883-8Q	OP02-883-AJ	OP10-883-AY	PM108-883-Y	
		OP02-883-AY	OP10-883-Y	PM108-883-L	
NOTE: See the DAC-100 data sheet for availab	le models.	OP02-883-J	SSS725-883-AJ		
		OP02-883-Y	SSS725-883-AY		
		0P05-883-AJ	SSS/25-883-AL		
PRECISION VOLTAGE REFERENCES		OP05-883-AY			
		0P05-883-AL			
REF01-883-AJ REF01-883-J	REF02-883-AJ REF02-883-J	DUAL MATCHED HIGH PERFORMANCE OPERATIONAL AMPLIFIER			
		OP04-883-AK	OP14-883-AJ		
		OP04-883-AY	OP14-883-J		
PRECISION VOLTAGE COMPARATORS		OP04-883-K			
Theoloidh Voerade companatons		OP04-883-Y			
CMP01-883-J	CMP02-883-J				
CMP01-883-Y	CMP02-883-Y	GENERAL PURPOSE OPERATIONAL AMPLIFIERS			
		SSS741-883-J	SSS747-883-K	PM747-883-K	
		SSS741-883-Y	SSS747-883-Y	PM747-883-Y	
MATCHED DUAL TRANSICTORS		SSS741-883-GJ	SSS747-883-M	SSS1558-883-J	
MATCHED DUAL TRANSISTORS		SSS741-883-GY	SSS747-883-GK	PM1558-883-J	
MAT01-883-AH	MAT01-883-FH	PM741-883-J	SSS747-883-GY		
MAT01-883-H	MAT01-883-GH	PM741-883-Y	SSS747-883-GM		





NUMERICAL INDEX	1
	2
Q.A. PROGRAM	3
SELECTION GUIDES	4
INDUSTRY CROSS REFERENCE	5
OPERATIONAL AMPLIFIERS	6
COMPARATORS	7
MATCHED TRANSISTORS	8
VOLTAGE REFERENCES	9
D/A CONVERTERS – LINEAR	10
D/A CONVERTERS – COMPANDING	11
A/D CONVERTERS	12
DEFINITIONS	13
MONOLITHIC CHIPS	14
	15
PACKAGE INFORMATION	16
NOTES	17

GENERAL PURPOSE OPERATIONAL AMPLIFIER SELECTION GUIDE

		MAX OVER
DEVICE	MAX, $T_A = 25^{\circ}C$	TEMPERATURE
OP-02A	0.5mV	1.0mV
OP-02E	0.5mV	1.0mV
**OP-01	0.7mV	1.0mV
**OP-01H	0.7mV	1.0mV
OP-02	2.0mV	3.0mV
OP-02C	2.0mV	3.0mV
**OP-01F	2.0mV	3.0mV
**OP-01E	2.0mV	3.0mV
SSS741	2.0mV	3.0mV
*SSS747	2.0mV	3.0mV
SSS741B	3.0mV	4.0mV
*SSS747B	3.0mV	4.0mV
**OP-01G	5.0mV	6.0mV
**OP-01C	5.0mV	6.0mV
SSS741G	5.0mV	6.0mV
*SSS747G	5.0mV	6.0mV
*SSS747C	5.0mV	6.0mV
*SSS1458	5.0mV	6.0mV
*SSS1558	5.0mV	6.0mV
PM741	5.0mV	6.0mV
*PM747	5.0mV	6.0mV
*PM1558	5.0mV	6.0mV
SSS741C	6.0mV	7.5mV

INPUT OFFSET CURRENT					
DEVICE	MAX, T _A = 25°C	MAX OVER TEMPERATURE			
**OP-01	2.0nA	4.0nA			
**OP-01H	2.0nA	4.0nA			
OP-02E	2.0nA	4.0nA			
OP-02A	2.0nA	5.0nA			
**OP-01F	5.0nA	10nA			
**OP-01E	5.0nA	10nA			
OP-02A	5.0nA	10nA			
OP-02E	5.0nA	10nA			
SSS741	5.0nA	10nA			
SSS741B	5.0nA	10nA			
*SSS747	5.0nA	10nA			
*SSS747B	5.0nA	10nA			
**OP-01G	20nA	40nA			
**OP-01C	20nA	40nA			
SSS741G	25nA	50nA			
SSS741C	25nA	50nA			
*SSS747G	25nA	50nA			
*SSS747C	25nA	50nA			
*SSS1458	25nA	50nA			
*SSS1558	25nA	50nA			
PM741	200nA	500nA			
*PM747	200nA	500nA			
*PM1558	200nA	500nA			

	OPEN LOOP GAI	N A STREET
DEVICE	MIN, T _A = 25°C	MIN OVER TEMPERATURE
OP-02	100V/mV	50V/mV
OP-02C	100V/mV	50V/mV
SSS741	100V/mV	50V/mV
*SSS747	100V/mV	50V/mV
**OP-01	50V/mV	30V/mV
**OP-01H	50V/mV	30V/mV
OP-02	50V/mV	25V/mV
OP-02C	50V/mV	25V/mV
**OP-01F	50V/mV	25V/mV
**OP-01E	50V/mV	25V/mV
SSS741G	50V/mV	25V/mV
SSS741B	50V/mV	25V/mV
*SSS747G	50V/mV	25V/mV
*SSS747B	50V/mV	25V/mV
*SSS1458	50V/mV	25V/mV
*SSS1558	50V/mV	25V/mV
*SSS747C	50V/mV	25V/mV
PM741	50V/mV	25V/mV
*PM747	50V/mV	25V/mV
*PM1558	50V/mV	25V/mV
**OP-01G	25V/mV	15V/mV
**OP-01C	25V/mV	15V/mV

INPUT BIAS CURRENT					
DEVICE	MAX OVER TEMPERATURE				
OP-02E	30nA	50nA			
**OP-01	30nA	50nA			
**OP-01H	30nA	50nA			
OP-02A	30nA	55nA			
OP-02	50nA	100nA			
OP-02C	50nA	100nA			
**OP-01F	50nA	100nA			
**OP-01E	50nA	100nA			
SSS741	50nA	100nA			
SSS741B	50nA	100nA			
*SSS747	50nA	100nA			
*SSS747B	50nA	100nA			
**OP-01G	100nA	200nA			
**OP-01C	100nA	200nA			
SSS741G	100nA	200nA			
SSS741C	100nA	200nA			
*SSS747G	100nA	200nA			
*SSS747C	100nA	200nA			
*SSS1458	100nA	200nA			
*SSS1558	100nA	200nA			
PM741	500nA	1500nA			
*PM747	500nA	1500nA			
*PM1558	500nA	1500nA			

*Dual

**High Speed

POWER SUPPLY REJECTION RATIO

	Т	= 25°C	OVER TE	OVER TEMPERATURE	
DEVICE	MIN (dB)	MAX (μ V/V)	MIN (dB)	ΜΑΧ (μV/V)	
**OP-01	90dB	30µ∨/∨	90dB	30µ∨/∨	
**OP-01H	90dB	30µ∨/∨	90dB	30µV/V	
OP-02A	90dB	30µV/V	84dB	60µV/V	
OP-02	90dB	30µV/V	84dB	60µV/V	
OP-02E	90dB	30µV/V	84dB	60µV/V	
OP-02C	90dB	30µV/V	84dB	60µV/V	
**OP-01F	80dB	100µV/V	80dB	100µV/V	
**OP-01G	80dB	100µV/V	80dB	100µV/V	
**OP-01E	80dB	100µV/V	80dB	100µV/V	
**OP-01C	80dB	$100\mu V/V$	80dB	100µV/V	
SSS741	80dB	100µV/V	80dB	100 <i>µ</i> V/V	
SSS741B	80dB	100µV/V	80dB	100µV/V	
*SSS747	80dB	100µV/V	80dB	100µV/V	
*SSS747B	80dB	100µV/V	80dB	100µV/V	
SSS741G	76dB	150µV/V	76dB	150µV/V	
*SSS747G	76dB	150µV/V	76dB	150 ^µ V/V	
*SSS747C	76dB	150µV/V	76dB	150µV/V	
*SSS1458	76dB	150µV/V	76dB	150µV/V	
*SSS1558	76dB	150µV/V	76dB	150µV/V	
PM741	76dB	150µV/V	76dB	150µV/V	
*PM747	76dB	150µV/V	76dB	150µV/V	
SSS741C	76dB	150µV/V	N/S	N/S	
*PM1558	76dB	150µV/V	N/S	N/S	

COMMON MODE REJECTION RATIO

		MIN OVER
DEVICE	MIN, T _A = 25°C	TEMPERATURE
**OP-01	90dB	90dB
**OP-01H	90dB	90dB
OP-02A	90dB	84dB
OP-02E	90dB	84dB
OP-02	90dB	84dB
OP-02C	90dB	84d B
**OP-01F	80dB	80dB
**OP-01G	80dB	80dB
**OP-01E	80dB	80dB
**OP-01C	80dB	80dB
SSS741	80dB	80dB
SSS741B	80dB	80d B
*SSS747	80dB	80dB
*SSS747B	80dB	80dB
SSS741G	70dB	70dB
*SSS747G	70dB	70dB
*SSS747C	70dB	70dB
*SSS1558	70dB	70dB
*SSS1458	70dB	70dB
PM741	70dB	70dB
*PM747	70dB	70dB
SSS741C	70dB	N/S
*PM1558	70dB	N/S

*Dual **High Speed

N/S - Not Specified

PRECISION OPERATIONAL AMPLIFIER SELECTION GUIDE

INPUT OFFSET VOLTAGE		UNNULLEI VOLTAGE	UNNULLED INPUT OFFSET VOLTAGE DRIFT (TCV _{os})		NULLED INPUT OFFSET VOLTAGE DRIFT (TCV _{osn})	
DEVICE	MAX, T _A = 25°C	MAX OVER TEMPERATURE	DEVICE	TCV _{os} MAX	DEVICE	TCV _{osn} MAX
OP-07A OP-07E OP-07 SSS725A OP-05A OP-05E OP-05E OP-05 SSS725 *OP-10A *OP-10A *OP-10 *OP-10E OP-02A OP-02E SSS7255B PM725 OP-05C SSS725C OP-02C PM725C	0.025mV 0.075mV 0.075mV 0.10 mV 0.15 mV 0.50 m	0.06mV 0.13mV 0.20mV 0.24mV 0.25mV 0.60mV 0.70mV 0.70mV 0.70mV 0.70mV 0.70mV 1.0 mV 1.0 mV 1.0 mV 1.5 mV 1.6 mV 1.6 mV 3.0 mV 3.0 mV	OP-07A SSS725A OP-05A OP-07 OP-07E OP-07C OP-05 *OP-10A SSS725 OP-05E *OP-10 *OP-10E SSS725E SSS725E SSS725E OP-05C *OP-10C SSS725C PM725 OP-02A OP-02E OP-02C	$\begin{array}{c} 0.6\mu V/^{\circ} C \\ 0.8\mu V/^{\circ} C \\ 0.9\mu V/^{\circ} C \\ 1.3\mu V/^{\circ} C \\ 1.3\mu V/^{\circ} C \\ **1.8\mu V/^{\circ} C \\ 2.0\mu V/^{\circ} C \\ 2.0\mu V/^{\circ} C \\ **2.0\mu V/^{\circ} C \\ **4.5\mu V/^{\circ} C \\ **4.5\mu V/^{\circ} C \\ **4.5\mu V/^{\circ} C \\ **8.0\mu V/^{\circ} C \\ **8.0\mu V/^{\circ} C \\ **8.0\mu V/^{\circ} C \\ **8.0\mu V/^{\circ} C \\ **10\mu V/^{\circ} C \\ **10\mu V/^{\circ} C \end{array}$	OP-05A OP-05E OP-074 SSS725E OP-05 *OP-10A SSS7255 OP-10 *OP-10E SSS725B OP-07 OP-07E OP-07C *OP-10C SSS725C OP-07C	$0.5\mu V/^{\circ} C$ $0.6\mu V/^{\circ} C$ $0.6\mu V/^{\circ} C$ $0.6\mu V/^{\circ} C$ $1.0\mu V/^{\circ} C$ $1.0\mu V/^{\circ} C$ $1.0\mu V/^{\circ} C$ $**1.0\mu V/^{\circ} C$ $**1.0\mu V/^{\circ} C$ $1.3\mu V/^{\circ} C$ $1.3\mu V/^{\circ} C$ $**1.5\mu V/^{\circ} C$ $**1.5\mu V/^{\circ} C$

	INPUT OFFSET CURRENT			INPUT BIAS CURRENT		
DEVICE	MAX, T _A = 25°C	MAX OVER TEMPERATURE	DEVICE	MAX, T _A = 25°C	MAX OVER TEMPERATURE	
SSS725A	1.0nA	4.0nA	OP-05A	2.0nA	4.0nA	
OP-05A	2.0nA	4.0nA	OP-07A	2.0nA	4.0nA	
OP-07A	2.0nA	4.0nA	OP-05	3.0nA	6.0nA	
OP-02E	2.0nA	4.0nA	OP-07	3.0nA	6.0nA	
OP-02A	2.0nA	5.0nA	*OP-10A	3.0nA	6.0nA	
OP-05	2.8nA	5.6nA	*OP-10	3.0nA	6.0nA	
OP-07	2.8nA	5.6nA	OP-05E	4.0nA	5.5nA	
*OP-10A	2.8nA	5.6nA	OP-07E	4.0nA	5.5nA	
*OP-10	2.8nA	5.6nA	OP-10E	4.0nA	5.5nA	
OP05E	3.8nA	5.3nA	OP-05C	7.0nA	9.0nA	
OP-07E	3.8nA	5.3nA	OP-07C	7.0nA	9.0nA	
*OP-10E	3.8nA	5.3nA	*OP-10C	7.0nA	9.0nA	
SSS725E	5.0nA	7.0nA	OP-02E	30nA	55nA	
OP-02	5.0nA	10nA	OP-02A	30nA	50nA	
OP-02C	5.0nA	10nA	OP-02	50nA	100nA	
SSS725B	5.0nA	.14nA	OP-02C	50nA	100nA	
SSS725	5.0nA	18nA	SSS725A	70nA	120nA	
OP-05C	6.0nA	8.0nA	SSS725B	80nA	150nA	
OP-07C	6.0nA	8.0nA	SSS725	80nA	180nA	
*OP-10C	6.0nA	8.0nA	SSS725E	80nA	100nA	
SSS725C	13nA	25nA	PM725	100nA	200nA	
PM725	20nA	40nA	SSS725C	110nA	180nA	
PM725C	35nA	50nA	PM725C	125nA	250nA	
*Dual Matched						

*Dual Matched

**Parameter is not 100% tested. 90% of all units meet these specifications.

POWER SUPPLY REJECTION RATIO

	Т	= 25°C	OVER TE	MPERATURE
DEVICE	MIN (dB)	MAX (μV/V)	MIN (dB)	ΜΑΧ (μV/V)
SSS725A	114dB	2.0µV/V	106dB	5.0µV/V
SSS725E	106dB	5.0µV/V	103dB	7.0µV/V
SSS725	106dB	5.0µV/V	102dB	8.0µV/V
SSS725B	106dB	5.0µV/V	102dB	8.0µV/V
SSS725C	100dB	10µV/V	96dB	15µV/V
OP-05A	100dB	10µV/V	94dB	20µV/V
OP-05	100dB	10µV/V	94dB	20µV/V
OP-07A	100dB	10µV/V	94dB	20µV/V
OP-07	100dB	10μV/V	94dB	20µV/V
*OP-10A	100dB	10µV/V	94dB	20µV/V
*OP-10	100dB	10µV/V	94dB	20µV/V
PM725	100dB	10µV/V	94dB	20µV/V
OP-05E	94dB	20µV/V	90dB	30µV/V
OP-07E	94dB	20µV/V	90dB	30µV/V
*OP-10E	94dB	20µV/V	90dB	30µV/V
OP-05C	90dB	30µV/V	86dB	50µV/V
OP-07C	90dB	30µV/V	86dB	50µV/V
*OP-10C	90dB	30µV/V	86dB	50µV/V
OP-02A	90dB	30µV/V	84dB	60µV/V
OP-02	90d B	30µV/V	84dB	60µV/V
OP-02E	90dB	30µV/V	84dB	60µV/V
OP-02C	90dB	30µV/V	84dB	60µV/V
PM725C	89dB	35µV/V	N/S	N/S

OPEN LOOP GAIN

MIN OVER

TEMPERATURE 800V/mV

700V/mV

500V/mV

500V/mV 250V/mV 300V/mV 200V/mV 200V/mV 125V/mV 180V/mV[.] 180V/mV 180V/mV 150V/mV 150V/mV 150V/mV 150V/mV 100V/mV 100V/mV 100V/mV

50V/mV 50V/mV

25V/mV 25V/mV

DEVICE	MIN, T _A = 25°C	MIN OVER TEMPERATURE	DEVICE	MIN, T _A = 25°C
SSS725E	120dB	115dB	SSS725E	1000V/mV
SSS725A	120dB	114dB	SSS725A	1000V/mV
SSS725	120dB	110dB	SSS725	1000V/mV
O₽-05A	114dB	110dB	SSS725B	1000V/mV
OP-05	114dB	110dB	PM725	1000V/mV
OP-05E	110dB	107dB	SSS725C	500V/mV
OP-07A	110dB	106dB	OP-05A	300V/mV
OP-07	110dB	106dB	OP-07A	300V/mV
*OP-10A	110dB	106dB	PM725C	250V/mV
*OP-10	110dB	106dB	OP-05E	200V/mV
SSS725B	110dB	106dB	OP-07E	200V/mV
PM725C	110dB	100dB	*OP-10E	200V/mV
OP-07E	106dB	103dB	OP-05	200V/mV
*OP-10E	106dB	103dB	OP-07	200V/mV
OP-05C	100dB	97dB	*OP-10A	200V/mV
OP-07C	100dB	97dB	*OP-10	200V/mV
*OP-10C	100dB	97dB	OP-05C	120V/mV
SSS725C	100dB	97dB	OP-07C	120V/mV
PM725C	94dB	N/S	*OP-10C	120V/mV
OP-02A	90dB	84dB	OP-02A	100V/mV
OP-02	90dB	84dB	OP-02E	100V/mV
OP-02E	90dB	84dB	OP-02	50V/mV
OP-02C	90dB	84dB	OP-02C	50V/mV
	- -			

*Dual Matched

N/S - Not Specified

COMMON MODE REJECTION RATIO

4-4

	TEMP RANGE FOR SPECIFICATION	MAXIMUM NONLINEARITY	MAX FULL SCALE TEMPCO
DEVICE	(°C)	(%FS)	(ppm/°C)
*DAC-100ACQ5	-55/+125	±0.05	60
*DAC-100BBQ5	-55/+125	±0.1	30
*DAC-100CCQ5	-55/+125	±0.2	60
*DAC-100DDQ5	-55/+125	±0.3	120
DAC-100AAQ1	-25/+85	±0.05	15
DAC-100ACQ1	-25/+85	±0.05	60
DAC-100ADQ1	-25/+85	±0.05	120
DAC-100BAQ1	-25/+85	±0.1	15
DAC-100BBQ1	-25/+85	±0.1	30
DAC-100BCQ1	-25/+85	±0.1	60
DAC-100CCQ1	-25/+85	±0.2	60
DAC-100DDQ1	-25/+85	±0.3	120
DAC-100ACQ3 (Q4)	0/+70	±0.05	60
DAC-100BCQ3 (Q4)	0/+70	±0.1	60
DAC-100CCQ3 (Q4)	0/+70	±0.2	60
DAC-100DDQ3 (Q4)	0/+70	±0.3	120

MULTIPLYING CURRENT OUTPUT-8 BIT RESOLUTION

DEVICE		(% FS)	DUAL HIGH UNIV COMPLIANCE LO OUTPUTS IN	
D 4 0 00 4 0	FF (140F			NER
DAC-08AU	-55/+125	±0.1	YES	YES
DAC-08Q	-55/+125	±0.19	YES	YES
DAC-08EQ	0/+70	±0.19	YES	YES
DAC-08CQ	0/+70	±0.39	YES	YES
SSS1508A-8Q	-55/+125	±0.19	NO	NO
SSS1408A-8Q	0/+75	±0.19	NO	NO
SSS1408A-7Q	0/+75	±0.39	NO	NO
SSS1408A-6Q	0/+75	±0.78	NO	NO

				TEMPERATURE RANGE FOR
DEVICE	RESOLUTION (BITS)	MONOTONICITY MIN (BITS)	NONLINEARITY MAX (% FS)	SPECIFICATION (°C)
DAC-02ACX1	10+Sign	10	±0.1	0/+70
DAC-02ACX2	10+Sign	10	±0.1	0/+70
DAC-04ACX2	10	10	±0.1	0/+70
DAC-03ADX1	10	10	±0.1	25
DAC-03ADX2	10	10	±0.1	25

4-5

VOLTAGE OUTP	UT INTERNAL REFER	ENCE		
DEVICE	RESOLUTION (BITS)	MONOTONICITY MIN (BITS)	NONLINEARITY MAX (% FS)	SPECIFICATION (°C)
DAC-02BCX1	10+Sign	9	±0.1	0/+70
DAC-02BCX2	10+Sign	9	±0.1	0/+70
DAC-04BCX2	10	9	±0.1	0/+70
DAC-03BDX1	10	9	±0.1	25
DAC-03BDX2	10	9	±0.1	25
DAC-02CCX1	10+Sign	. 8	±0.2	0/+70
DAC-02CCX2	10+Sign	8	±0.2	0/+70
DAC-04CCX2	10	8	±0.2	0/+70
DAC-03CDX1	10	8	±0.2	25
DAC-03CDX2	10	8	±0.2	25
DAC-01AY	6	- 6	±0.3	-55/+125
DAC-02DDX1	10+Sign	7	±0.4	0/+70
DAC-02DDX2	10+Sign	7	±0.4	0/+70
DAC-04DDX2	10	7	±0.4	0/+70
DAC-03DDX1	10	7	±0.4	25
DAC-03DDX2	10	7	±0.4	25
DAC-01Y	6	6	±0.45	-55/+125
DAC-01BY	6	6	±0.45	-55/+125
DAC-01FY	6	6	±0.45	-55/+125
DAC-01CY	6	6	±0.45	0/+70
DAC-01HY	6	6	±0.45	0/+70







INDUSTRY CROSS REFERENCE

		PMI IMPROVED		
	PMI DIRECT	DIRECT	TEMP	
FAIRCHILD	REPLACEMENT	REPLACEMENT	RANGE	PACKAGE
LM108AH	PM108AJ		MIL	TO-99
LM108H	PM108J		MIL	TO-99
LM208AH	PM208AJ		IND	TO-99
LM208H	PM208J		IND	TO-99
LM308AH	PM308AJ		COM	TO-99
LM308H	PM308J		COM	TO-99
LM108AD	PM108AY		MIL	DIP
LM108D	PM108Y		MIL	DIP
LM208AD	PM208AY		IND	DIP
LM208D	PM208Y		IND	DIP
LM308AD	PM308AY		COM	DIP
LM308D	PM308Y		COM	DIP
LM108AF	PM108AL		MIL	FLATPACK
LM108F	PM108L		MIL	FLATPACK
LM208AF	PM208AL		IND	FLATPACK
LM208F	PM208L		IND	FLATPACK
	66670F I	666705 A I	NA11	ΤΟ 00
725AHM	555725J	SSS/25AJ		TO-99
725HM	PM /25J	SSS/25J	MIL	TO-99
725HC	PM 725CJ	SSS725EJ	COM	10-99
/25EHC	e de la composición d La composición de la c	SSS/25EJ	СОМ	10-99
741HM	PM741J	SSS741GJ	MIL	TO-99
741HC	SSS741CJ	OP-02CJ	COM	TO-99
741DM	PM741Y	SSS741GY	MIL	DIP
741DC	SSS741CY	OP-02CY	COM	DIP
741AHM	OP-02J	OP-02AJ	MIL	TO-99
741EHC	OP-02CJ	OP-02EJ	COM	TO-99
741ADM	OP-02Y	OP-02AY	MIL	DIP
741EDC	OP-02CY	OP-02EY	COM	DIP
L				
74704	DN4747)/			DIR
	PIVI/4/ Y	55574761		
74700	555/4/CY	00-0404	COM	
747HM	PM/4/K	SSS/4/GK		TO-100
747HC	555747CK	0P-04CK		
747ADM	and the second	555/4/ 4	WIL	DIP
747EDC		555/4/BY	COM	
74/AHM		555/4/K	MIL	TO-100
/47EHC		SSS/4/BK	СОМ	10-100
NATIONAL	and a second			
SEMICONDUCTOR				
·	·	·		
LM108AH	PM108AJ		MIL	TO-99
LM108H	PM108J		MIL	TO-99
LM208AH	PM208AJ		IND	TO-99
LM208H	PM208J		IND	TO-99
LM308AH	PM308AJ		COM	TO-99
LM308H	PM308.1		COM	TO-99
LM108AD	PM108AY		MI	DIP
LM108D	PM108Y		MIL	DIP
LM208AD	PM208AY		IND	DIP
LM208D	PM208Y		IND	DIP
LINEOUD	1 1112001	-		

		PMI IMPROVED		
NATIONAL	PMI DIRECT	DIRECT	TEMP	
SEMICONDUCTOR	REPLACEMENT	REPLACEMENT	RANGE	PACKAGE
L			· · · · · · · · · · · · · · · · · · ·	
	PM308AY		COM	DIP.
	PM208V		COM	
	PM100AL		COM	
LMIU8AF	PINITUBAL		IVIT L	FLATPACK
LM108F	PM108L		MIL	FLATPACK
LM208AF	PM208AL		IND	FLATPACK
LM208F	PM208L	· · · · · · · · · · · · · · · · · · ·	IND	FLATPACK
			· ·	
LM725AH	SSS725J	SSS725AJ	MIL	TO-99
LM725H	PM725J	SSS725J	MIL	TO-99
LM725CH	PM725CJ	SSS725CJ	COM	TO-99
LM725D	PM725Y	SSS725Y	MIL	DIP
· · · · · · · · · · · · · · · · · · ·				
LM741H	PM741J	SSS741GJ	MIL	TO-99
LM741CH	SSS741C.1	OP-02C.1	COM	TO-99
	PM741V	SSS741GV	MII	DIP
	FW7411	00.0207	COM	DIR
LIVI741CD	555741CY	09-0201		DIP
LM747H	PM747J	SSS747GK	MIL	TO-100
LM747CH	SSS747CK	OP-04CK	COM	TO-100
LM747F		SSS747GM	MIL	FLATPACK
LM747CF		SSS747BM	COM	FLATPACK
	DM747V	SS5747GV	MII	DIP
	FW/4/1	00.040	NUL OOM	DIP
	555/4/01	UP-04C f	COM	DIP
ſ <u></u>				
LM1458H	SSS1458	OP-14CJ	COM	TO-99
LIVI 1558H	PM1558	5551558	WIL	10-99
· · · · · · · · · · · · · · · · · · ·				
ADVANCED				
MICRO DEVICES				
	· · · · · · · · · · · · · · · · · · ·			
SSS725AJ	SSS725AJ		MIL	TO-99
SSS725J	SSS725J		MIL	TO-99
SSS725BJ	SSS725BJ		IND	TO-99
SSS725EJ	SSS725EJ		COM	TO-99
SSS7411	SSS7411	OP-0241	MII	TO-99
SSS741C1	SSS741C1	OP-02E1	COM	TO-99
00074103		01-02LJ	COM	
00074714	0007.471/	······································		
555/4/K	SSS/4/K	OP-04AK	MIL	10-100
SSS747P	SSS747Y	OP-04AY	MIL	DIP
SSS747M	SSS747M		MIL	FLATPACK
SSS747CK	SSS747CK	OP-04CK	COM	TO-100
SSS747CP	SSS747CY	OP-04CY	COM	DIP
	······			
RCA				
r	· · · · · · · · · · · · · · · · · · ·			1 (1)
CA108AT	PM108AJ		MIL	TO-99
CA108T	PM108J		MIL	TO-99
CA208AT	PM208AJ		IND	TO-99
CA208T	PM208.1		IND	TO-99
CA308AT	PM308A I		COM	TO-99
CA308T	PM2081		COM	TO-00

			TEMP	
BCA	BEPLACEMENT	BEPLACEMENT	BANGE	PACKAGE
				TAORAGE
CA741T	PM7411	SSS741G1	MII	TO-99
CA741CT	SSS741C1	OP-02C-1	COM	TO-99
				10-33
CA747T	PM-747K	SSS747K	MII	TO-100
CA747CT	SSS747CK	OP-04CK	COM	TO-100
CA747E	PM747Y	SSS747Y	MIL	DIP
CA747CE	SSS747CY	OP-04CY	СОМ	DIP
				
CA1458T	SSS1458	OP-14CJ	COM	TO-99
CA1558T	PM1558	SSS1558	MIL	10-99
[]				
MOTOROLA				
L]				
MC1741G	PM741J	SSS741GJ	MIL	TO-99
MC1741L	PM741Y	SSS741GY	MIL	DIP
MC1741CG	SSS741CJ	OP-02CJ	COM	TO-99
MC1741CL	SSS741CY	OP-02CY	COM	DIP
Marrison	Diverso	0004550		70.00
MC1558G	PM1558	5551558 OB 145 I	MIL	TO-99
MC1458G	5551458	OP-14EJ	COM	TO-99
MC1458CG	5551458	UP-14UJ	СОМ	10-99
MC15081-8	· · · · · · · · · · · · · · · · · · ·	SSS1509 A 90	MIL	DIP
MC14081-8		SSS1008A-80	COM	
MC14081-7		SSS1408A-70	COM	DIP
MC1408L-6		SSS1408A-6Q	COM	DIP
TEXAS				
INSTRUMENTS				
SN52558L	PM1558	SSS1558	MIL	TO-99
SN72558L	SSS1458	OP-14CJ	COM	TO-99
L				
SN52741L	PM741J	SSS741GJ	MIL	TO-99
SN52741J	PM741Y	SSS741GY	MIL	DIP
SN72741L	SSS741CJ	OP-02CJ	COM	TO-99
SN72741J	SSS741CY	OP-02CY	COM	DIP
r				
SN52747L	PM747K	SSS747GK		TO-100
SN52747J	PM747Y	SSS747GY		DIP
SN52747Z		SSS747GM		FLATPACK
SN72747L		SSS747CK		TO-100
SN72747J		SSS747CY		DIP
	ar an			
RAYTHEON				
			an a	
LM1084H	PM108A.I		MU	TO.99
LM108H	PM108J		MIL	TO-99
LM208AH	PM208AJ		IND	TO-99
L	· · · · · ·	1		

		PMI IMPROVED		
	PMI DIRECT	DIRECT	TEMP	
RAYTHEON	REPLACEMENT	REPLACEMENT	RANGE	PACKAGE
<u></u>				· · · · · · · · · · · · · · · · · · ·
LM208H	PM208J		IND	TO-99
LM308AH	PM308AJ		COM	TO-99
LM308H	PM308J		COM	TO-99
LM108AD	PM108AY		MIL	DIP
LM108D	PM108Y		MIL	DIP
LM208AD	PM208AY		IND	DIP
LM208D	PM208Y		IND	DIP
LM308AD	PM308AY		COM	DIP
LM308D	PM308Y		COM	DIP
LM108AF	PM108AL		MIL	FLATPACK
LM108F	PM108L		MIL	FLATPACK
		· · · · · · · · · · · · · · · · · · ·		
RM725T	PM725J	SSS725J	MIL	TO-99
RC725T	PM725CJ	SSS725CJ	COM	TO-99
RM741T	PM741J	SSS741GJ	MIL	TO-99
RC741T	SSS741CJ	OP-02CJ	COM	TO-99
RM741D	PM741Y	SSS741GY	MIL	TO-99
RC741D	SSS741CY	OP-02CY	COM	TO-99
RC741DP		SSS741CY	COM	TO-99
RM747T	PM747K	SSS747K	MIL	TO-100
RC747T	SSS747CK	OP-04CK	COM	TO-100
RM747D	PM747Y	SSS747Y	MIL	DIP
RC747D	SSS747CY	OP-04CY	COM	DIP
RC747DP		SSS747CY	COM	DIP
RM1558T	PM1558	SSS1558	MIL	TO-99
RC1458T	SSS1458	OP-14CJ	COM	TO-99



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17



Precision Monolithics' advanced linear integrated circuit design and superior process technology provide a broad range of operational amplifiers for a broad spectrum of applications. Included are families of General Purpose, High Speed, Instrumentation, Ultra-Low Offset Voltage and Dual Matched Instrumentation operational amplifiers. This product line includes precision and general purpose single and dual devices that provide a wide range of performance parameters for military and commercial operating temperature ranges. The ultra-low offset voltage Model OP-07 has a maximum Vos of $25 \,\mu$ V, a TCVos of only 0.6 μ V/°C and is ultra stable (0.2 μ V/month). When fast slew rates are required for inverting amplifier configurations, the OP-01 slews at 18 V/µsec. Matching parameters are specified for the OP-04, OP-10, and OP-14 dual op amps. Many Superior Second Source op amps have specified maximum limits for many key specifications and are available from stock at competitive prices. Models available with MIL-STD-883 level B screening are shown on page 3-4.



INDEX OPERATIONAL AMPLIFIERS

PRODUCT	TITLE	PAGE
OP-01	Inverting High Speed Operational Amplifier	6-1
OP-02	High Performance General Purpose Operational Amplifier	6-4
OP-04	Dual Matched High Performance Operational Amplifier	6-10
OP-05	Instrumentation Operational Amplifier	6-16
OP-07	Ultra-Low Offset Voltage Operational Amplifier	6-22
OP-10	Dual Matched Instrumentation Operational Amplifier	6-28
OP-14	Dual Matched High Performance Operational Amplifier	6-38
SSS725	Instrumentation Operational Amplifier	6-44
SSS741	Compensated Operational Amplifier	6-51
SSS747	Dual Compensated Operational Amplifier	6-54
SSS1458/1558	Dual Compensated Operational Amplifier	6-57
PM-108A	Low Input Current Operational Amplifier	6-59
PM-725	Instrumentation Operational Amplifier	6-62
PM-741	Compensated Operational Amplifier	6-64
PM-747	Dual Compensated Operational Amplifier	6-66
PM-1458/1558	Dual Compensated Operational Amplifier	6-68



OP-01

INVERTING HIGH SPEED OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The OP-01 Series of monolithic High Speed Operational Amplifiers combines high slew rate, fast settling time output performance with excellent D.C. input characteristics.

An internal feed-forward frequency compensation network provides simplicity of application—no external capacitors are required for stable, high-speed performance. The fast output response is achieved without sacrifice in input bias current or power consumption. 250kHz power bandwidth is attained with a small signal bandwidth of 2.5 MHz, allowing noncritical board layout. The OP-01 is completely protected at both input and output, fits standard 741 sockets, and is offset nulled with a 10kn potentiometer.

The low offset voltage, input bias current and offset voltage drift vs. temperature provide accurate D.C. performance in applications such as channel preamplifiers, fast integrators and precision summing amplifiers. The fast output response makes the OP-01 ideal in state-variable filters, servo drivers, waveform generators, analog computing amplifiers, and D/A converter output amplifiers.

FEATURES

- Fast Settling Time 1 μ sec to 0.1%
- High Slew Rate 18 V/μsec
- Power Bandwidth..... 250 kHz
- Excellent D.C. Specifications
- Internally Compensated
- Ideal DAC Output Amplifier
- MIL-STD-883 Processing Available
- Fits Standard 741 Sockets
- Low Cost



an an ann an	OP-0	1 - Charles Charles and Charles an
ABSOLUTE MAXIMUM RATINGS		
Total Supply Voltage OP-01, OP-01F, OP-01E, OP-01H OP-01G, OP-01C Power Dissipation (see note) Differential Input Voltage Input Voltage	±22V ±20V 500mW ±30V ±15V	Short Circuit DurationIndefiniteOperating Temperature RangeOP-01, OP-01F, OP-01G -55° C to $+125^{\circ}$ COP-01H, OP-01E, OP-01C0°C to $+70^{\circ}$ CStorage Temperature Range -65° C to $+150^{\circ}$ CLead Temperature (Soldering, 60 Sec) 300° C
NOTE: Maximum Package Power Dissipation vs. ambient temperature	Package Ty	Maximum Ambient Derate Above Maximum pe Temperature for Rating Ambient Temperature
	TO-99 (J) Dual-in-Line Flat Pack (L)	80°C 7.1mW/°C (Y) 100°C 10.0mW/°C 62°C 5.7mW/°C



APPLICATIONS INFORMATION

The OP-01 incorporates an internal feed-forward compensation network to provide fast slewing and settling times in all inverting applications. Unity gain bandwidth is a function of the total equivalent source resistance seen by the inverting terminal, and proper choice of this resistance will allow the user to maximize bandwidth while assuring proper stability. The equivalent inverting terminal resistance is defined as $R_{|N|}||R_F$. A total equivalent input terminal resistance $>3.3 k\Omega$ will assure stability in all closed loop gain configurations including unity gain. Should $R_{|N|}||R_F < 3.3 k\Omega$, a resistor (Rg) may be placed between the inverting input and the sum node to provide the required resistance. (See Fast Inverting Amplifier Diagram.) Lower values of total equivalent resistance may be used to improve bandwidth. In higher closed loop gain configurations, as indicated by the Open Gain vs. Frequency plot.



			OP-01									
ELECTRICAL CHARACTER	ISTICS)P-01)P-01H		(OP-01F OP-01E		(OP-01G OP-01C		n de la Negeria
These specifications apply for V_S	= ±15V, T,	$a = 25^{\circ}C$ unless otherwi	se noted	•	1				terefet de		1	a shekar Marin
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	v _{os}	R _S ≼50kΩ		0.3	0.7	-	1.0	2.0	$= \frac{1}{2} \left(\frac{1}{1 + 1} \right)$	2.0	5.0	mV
Input Offset Current	los		-	0.5	2.0	1	1.0	5.0	+	2.0	20	nA
Input Bias Current	۱ _B		-	18	30		20	50	-	25	100	nA
Input Voltage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0	. –	±12.0	±13.0	-	v
Common Mode Rejection Ratio	CMRR	V _{CM} = ±CMVR R _S ≼50kΩ	90	110	-	80	100	-	80	100	-	dB
Power Supply Rejection Ratio	PSRR	V _S = ±5 to ±20V R _S ≼50kΩ	90	110	-	80	100	-	80	100	1	dB
Maximum Output Voltage Swing	∨ом	RL≥5kΩ RL≥2kΩ	±12.5 ±12.0	±13.5 ±13.0	_	±12.5 ±12.0	±13.5 ±13.0		±12.5 ±12.0	±13.5 ±13.0	1 1	v v
Large Signal Voltage Gain	Avo	R _L ≥2kΩ,V _O =±10V	50	100	· ·	50	100	<u> </u>	25	75	-	V/mV
Power Consumption	PD	V _{OUT} = 0		40	60		50	90		50	90	mW
Settling Time to 0.1% (Summing Node Error)	n en son en e Status	A _V = -1 (Note) V _{IN} = 5V		0.7	1.0	. - 191	0.7	1.0	-	0.7	1.0	µsec
Slew Rate			-	18	-		18	-	-	18	-	V/µs
Large Signal Bandwidth			-	250	$\left[1-1 ight]$	-	250	-	-	250	-	kHz
Small Signal Bandwidth			-	2.5	° ,		2.5	-	- 4	2.5	1	MHz
Risetime (Note)		A _V = -1 V _{IN} =50mV	-	150	-	. –	150		- : '.	150	- 1	nsec
Overshoot (Note)			-	2	-	-	2	-	-	2	-	%
The following specifications appl OP-01E, OP-01C, unless otherwis	y for V _S = e specified.	±15V, –55°C ≤ T _A ≤ +	125° C fo	or OP-01,	OP-01	F, OP-01	G and 0	°C ≼ T	A ≤ +70°	°C for O	P-01H	•
Input Offset Voltage	Vos	R _S ≤ 50kΩ	-	0.4	1.0	-	1.5	3.0	· · · · · · · · · · · · · · · · · · ·	3.0	6.0	mV
Input Offset Current	IOS		-	1.0	4.0	_	2.0	10	· · ·	4.0	40	nA
Input Bias Current	۱ _B		-	30	50	-	40	100		50	200	nĂ
Input Voltage Range	CMVR		±12.0	±13.0	- '	±12.0	±13.0		±12.0	±13.0	-	v
Common Mode Rejection Ratio	CMRR	V _{CM} =±CMVR R _S ≼50kΩ	90	110	-	80	100	1 <u>-</u>	80	100	-	dB
Power Supply Rejection Ratio	PSRR	V _S =± 5V to ±20V R _S ≼50kΩ	90	110	-	80	100	_	80	100		dB
Large Signal Voltage Gain	Avo	R _L ≥2kΩ,V _O =±10V	30	60	-	25	60	-	15	50		V/mV
Maximum Output Voltage Swing	∨ом	RL≥5kΩ RL≥2kΩ	±12.5 ±12.0	±13.5 ±13.0	-	±12.5 ±12.0	±13.5 ±13.0		±12.5 ±12.0	±13.5 ±13.0		V V
Nulled Offset Voltage Drift	TCVOS	R _S ≼5kΩ	- 1	1.0	5.0	-	2.0	8.0	-	3.0	10.0	µV/°C
NOTE: $R_L = 2k\Omega$, $C_L = 50pF$.	See Settling	Time Test Circuit.		•		••••••					••••••	
SETTLING TIME TEST CIR	CUIT											



Settling time may be measured using the circuit shown; this circuit incorporates the "false sum node" technique to produce more accurate, repeatable results. For a 5 volt input step, 0.1% settling will be achieved when the false sum node settles to within ±2.5mV of its final value. The oscilloscope used for observation of the false sum node should have wide bandwidth, fast overload recovery time, and be used with a low capacity probe (<10pF, including strays). A Tektronix 7504 scope with a 7A11 probe or equivalent is suggested. The pulse generator should have a 50 Ω output impedance and be capable of a 5V rise time in <20 ns with ringing less than 2.5mV after 0.5 μ s. 0.1% measurements require $R_{\rm IN}$ to equal Rp within 0.01%; $R_{\rm D}$ and $R_{\rm G}$ are used as trimming resistors to achieve this matching.

6-3


DP-02 HIGH PERFORMANCE GENERAL PURPOSE OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The OP-02 Series of High Performance General Purpose Operational Amplifiers provides significant improvements over industry-standard and "premium" 741 types while maintaining pin-for-pin compatibility, ease of application, and low cost. Key specifications, such as Vos, Ios, IB, CMRR, PSRR and A_{vo} , are guaranteed over the full operating temperature range. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise." A thermallysymmetrical input stage design provides low TCVos, TCIos and insensitivity to output load conditions. The OP-02 Series is ideal for upgrading existing designs where accuracy improvements are required and for eliminating special low drift or low noise selected types. OP-02's with MIL-STD-883 processing are available. For dual high performance matched general purpose operational amplifiers, refer to the OP-04 and OP-14 data sheets.

FEATURES

	Excellent D.C. Input Specifications
	Fits Standard 741 Socket
D	Internally Compensated
	Low Noise 0.65 μVp-p
	Low Drift (TCV _{os}) $8 \mu V/^{\circ} C$
	"Premium" 741 Replacement
	0°/+70°C and -55°C/+125°C Models
	MIL-STD-883 Processing Available
	Silicon-Nitride Passivation
	Low Cost



	and the second	UF	-02	
ABSOLUTE MAXI	MUM RATINGS			
Supply Voltage Power Dissipation Differential Input V Input Voltage Output Short Circu	(see note) Voltage Jit Duration	±22V 500mW ±30V Supply Voltage Indefinite	Operating Temperature Range OP-02A, OP-02 OP-02E, OP-02C Storage Temperature Range Lead Temperature (Soldering, 60	55°C to +125°C 0°C to +70°C 65°C to +150°C Sec) 300°C
NOTE: Maximum	Package Power Dissipation	n vs. ambient temp Derate Abo	perature. ve Maximum	
Package Type	Temperature for Rating	Ambient 1	Femperature	
TO-99 (J) Dual-in-Line (Y)	80°C 100°C	7.1n 10.0n	nW/°C nW/°C	



OP-02 DEFINITIONS

INPUT OFFSET VOLTAGE (Vos)

The voltage which must be applied between the input terminals to obtain zero output voltage with no load.

INPUT OFFSET CURRENT (Ios)

The difference between the currents into the two input terminals when the output is at zero volts with no load.

INPUT BIAS CURRENT (IB)

The average of the currents into the two input terminals when the output is at zero volts with no load.

INPUT VOLTAGE RANGE (CMVR)

The range of common-mode voltage on the input terminals for which the common-mode rejection specifications apply.

COMMON-MODE REJECTION RATIO (CMRR)

The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.

POWER SUPPLY REJECTION RATIO (PSRR)

The inverse ratio of the change in input offset voltage to the change in power supply voltage producing it.

MAXIMUM OUTPUT VOLTAGE SWING (Vom)

The peak output voltage that can be obtained without clipping.

LARGE SIGNAL VOLTAGE GAIN (Avo)

The ratio of the change in output voltage (over a specified range) to the change in input voltage producing it.

AVERAGE OFFSET VOLTAGE DRIFT (TCVos)

The ratio of the change in the offset voltage to the change in temperature producing it.

AVERAGE OFFSET CURRENT DRIFT (TCIos)

The ratio of the change in the offset current to the change in temperature producing it.

POWER DISSIPATION (Pd)

The total power dissipated in the amplifier with the output at zero volts and no load.

UNITY GAIN CLOSED LOOP BANDWIDTH (BW)

The frequency at which the magnitude of the small signal voltage gain of the amplifier, operated closed-loop as a unity-gain follower, is 3dB below unity.

INPUT NOISE VOLTAGE (enp-p)

The peak to peak noise voltage in a specified frequency band.

INPUT NOISE VOLTAGE DENSITY (.)

The rms noise voltage in a 1 Hz band surrounding a specified value of frequency.

INPUT NOISE CURRENT (inp-p)

The peak to peak noise current in a specified frequency band. INPUT NOISE CURRENT DENSITY (i_n)

The rms noise current in a 1 Hz band surrounding a specified value of frequency.

ELECTRICAL CHARACTERISTICS				UF-UZA			01.02	9	1
These specifications for $V_s = \pm 15V$, T	A = 25°C, u	nless otherwise note	d.						T
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	ł
Input Offset Voltage	Vos	$R_{g} \leq 50 k\Omega$		0.3	0.5		1.0	2.0	╀
Input Onset Current	os			U.5 18	2.0		20	5.0	╀
Input Besistance-Differential Mode	8		38	7.5		23	7.0		╉
	in in			1.5		2.0	7.0		╉
Input Voltage Range	CMVR	V = +CMVR	±12.0	±13.0		±12.0	±13.0		╀
Common Mode Rejection Ratio	CMRR	$R_s \le 50 k\Omega$	90	110		90	100	-	ļ
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k}\Omega$	90	110	-	90	100	-	
Output Voltage Swing	V _{om}	R _L ≥2kΩ	±12.0	±13.0		±12.0	±13.0	-	
Large Signal Voltage Gain	A _{vo}	R _L ≥ 2kΩ V ₀ = ±10V	100	250	- ·	50	200	-	
Power Consumption	P _{cl}	V ₀ = 0V		40	60	-	50	90	Ι
Input Noise Voltage	e _{np-p}	0.1 Hz to 10 Hz	-	0.65		-	0.65		ŀ
		f _o = 10Hz	¹	25		1 ⁻ - 1	25		
Input Noise Voltage Density	en	$f_0 = 100 Hz$ f_ = 1000 Hz		22	-	<u> </u>	22		L
Input Noise Current	i _{np-p}	0.1 Hz to 10 Hz		12.8		: <u>_</u>	12.8	_	t
		f_ = 10Hz		1.4	1		1.4		t
Input Noise Current Density	in i	o f _o = 100 Hz f _o = 1000 Hz		0.7 0.4		- -	0.7 0.4	`	
Slew Rate (Note 1)	SR		0.25	0.5	-	0.25	j 0.5	-	t
Large Signal Bandwidth (Note 1)		V ₀ = 20Vp-p	4.0	8.0	-	4.0	8.0	-	I
Closed Loop Bandwidth (Note 1)	BW	A _{VCL} = +1.0	0.8	1.3	-	0.8	1.3		
Risetime (Note 1)		A _V = +1 V _{IN} = 50mV	-	200	300	н н н н	200	300	
Overshoot (Note 1)			-	5	10	-	5	10	I
The following specifications apply for	· V _s = ±15V,	$-55^{\circ}C \leq T_{A} \leq +12$	25°C,un	less othe	rwise n	oted			
Input Offset Voltage	Vos	$R_{s} \leq 50 k\Omega$	-	0.5	1.0		1.4	3.0	Τ
Average Input Offset Voltage Drift (Note 1)	TCV _{os}	$R_{g} \leq 5k\Omega$	entr <u>in</u> ten Second	2.0	8.0		4.0	10.0	Ţ
Input Offset Current	l _{os}		-	1.0	5.0	-	2.0	10.0	t
Average Input Offset Current Drift	TCI _{os}		-	7.5	75		15	150	I
Input Bias Current	I _B		-	30	60	-	40	100	
Input Voltage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0	-	T
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm CMVR$ $R_s \le 50 k\Omega$	84	110		84	100	-	
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k}\Omega$	84	110		84	100		
Large Signal Voltage Gain	A _{vo}	$R_{L} \ge 2k\Omega$ $V_{o} = \pm 10V$	50	100		25	60		T
Maximum Output Voltage Swing	Vom	$R_{L} \ge 2k\Omega$	±12.0	±13.0	-	±12.0	±13.0	-	t
Note 1: Parameter is not 100% tested. 90%	of all units m	eet these specifications	•		••••••••••••••••••••••••••••••••••••••			م ^ن يتحصيب من الم	-

ELECTRICAL CHARACTERISTIC	S	n an		OP-02E			OP-02C	e Alina	
These specifications for $V_s = \pm 15V$,	T _A = 25 ^{°°} C, un	less otherwise noted	d.	. 4					
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	Vos	$R_{g} \leq 50 k\Omega$	-	0.3	0.5	<u>-</u>	1.0	2.0	mV
Input Offset Current	los			0.5	2.0		1.0	5.0	nA
Input Bias Current	^I в		-	18	30	-	20	50 <u>(</u>	nA
Input Resistance-Differential Mode	R _{in}		3.8	7.5	-	2.3	7.0	-	M۵
Input Voltage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0		v
Common Mode Rejection Ratio	CMRR	V _{CM} = ±CMVR R _s ≤ 50kΩ	.90	110	-	90	100	-	dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k}\Omega$	90	110	-	90	100		dB
Output Voltage Swing	V _{om}	$R_{L} \ge 2k\Omega$	±12.0	±13.0	· _	±12.0	±13.0	-	v
Large Signal Voltage Gain	A _{vo}	R _L ≥ 2kΩ V _o = ±10V	100	250		50	200		V/m
Power Consumption	Pd	V _o = 0V	· – ·	40	60	-	50	90	m۷
nput Noise Voltage	e _{np-p}	0.1 Hz to 10 Hz	· <u>-</u>	0.65	-	- I	0.65	-	µ∨ŗ
		f _o = 10Hz	·	25			25	-	
Input Noise Voltage Density	e _n	f _o = 100 Hz	· _	22	-	1 - 1 - 1	22	-	nV/√
		f _o = 1000 Hz	. —	21	-	-	21	-	
Input Noise Current	i _{np-p}	0.1 Hz to 10 Hz	<u> </u>	12.8	· - · · ·	- 11 <u>-</u>	12.8	-	рA
		f _o = 10 Hz	-	1.4	-		1.4	-	
Input Noise Current Density	in	f _o = 100 Hz	-	0.7	-		0.7	-	pA/
		t _o = 1000 Hz	-	0.4	-		0.4	-	
Slew Rate (Note 1)	SR		0.25	0.5		0.25	0.5	_ ·	V/,
Large Signal Bandwidth (Note 1)		V _o = 20Vp-p	4.0	8.0	- "	4.0	8.0	-	k⊦
Closed Loop Bandwidth (Note 1)	BW	A _{VCL} = +1.0	0.8	1.3	-	0.8	1.3		MI
Risetime (Note 1)		A _V = +1 V _{IN} = 50mV	· _	200	300	-	200	300	nse
Overshoot (Note 1)			-	5	10		5	10	%
The following specifications apply for	or $V_s = \pm 15V, 0$	$^{\circ}C \leq T_{A} \leq +70^{\circ}C,$	unless c	otherwise	noted.		•		
Input Offset Voltage	V _{os}	$R_{g} \leq 50 k\Omega$	-	0.4	1.0	-	1.2	3.0	m
Average Input Offset Voltage Drift (Note 1)	TCV _{os}	R _s ≤5kΩ	-	2.0	8.0	-	4.0	10.0	μV.
Input Offset Current	los		-	0.7	4.0		1.4	10.0	n
Average Input Offset Current Drift	TCI _{os}		-	7.5	120	-	15	250	pА
Input Bias Current	ⁱ B		-	22	50	-	25	100	n
Input Voltage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0	-	
Common Mode Rejection Ratio	CMRR	V _{CM} =±CMVR R _s ≤50kΩ	84	110	-	84	100	-	d
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k}\Omega$	84	110	-	84	100	-	d
Large Signal Voltage Gain	A _{vo}	R _L ≥2kΩ V _o =±10V	50	200	-	25	150	-	V/r
				1	1		1	1	1

TYPICAL PERFORMANCE CURVES UNTRIMMED OFFSET VOLTAGE INPUT OFFSET CURRENT INPUT BIAS CURRENT **VS TEMPERATURE VS TEMPERATURE VS TEMPERATURE** 2 : Vc. ±151 150 ·50g 60 ŝ 2.0 08.01 VOL TAGE (An) ą ⁵⁰ 125 V5= ± 15 V 0P-020 OFFSET 10



Ь

VALUE





OPEN LOOP GAIN VS TEMPERATURE



OPEN LOOP FREQUENCY RESPONSE

120 OP-02 -VS*±15V -80 (Bb) GAN 00 OPENL -40 1.0 look 10 100 Ik 10k FREQUENCY (Hz)

CLOSED LOOP RESPONSE FOR VARIOUS GAIN CONFIGURATIONS



OPEN LOOP GAIN VS POWER SUPPLY VOLTAGE







PSRR VS FREQUENCY









DUAL MATCHED HIGH PERFORMANCE OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The OP-04 Series of Dual Matched High Performance General Purpose Operational Amplifiers provides significant improvements over industry-standard 747 types while maintaining pin-for-pin compatibility, ease of application, and low cost. Key specifications, such as V_{OS} , I_{OS} , IB, CMRR, PSRR and A_{VO} , are guaranteed over the full operating temperature range. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise." A thermally-symmetrical input stage design provides low TCV_{OS}, TCI_{OS} and insensitivity to output load conditions. The OP-04 Series is ideal for upgrading existing designs where accuracy improvements are required and for eliminating special low drift or low noise selected types. For more stringent requirements, refer to the OP-10 Dual Matched Instrumentation Operational Amplifier data sheet.

FEATURES

- Excellent D.C. Input Specifications
- Matched Vos and CMRR
- Fits Standard 747 Socket
- Internally Compensated
- Low Noise
- Low Drift
- Low Cost
- 0°/+70°C and -55°/+125°C Models
- Silicon-Nitride Passivation
- Models With MIL-STD-883A Class B Processing Available From Stock



OP-04								
ABSOLUTE MAXIMUM RATINGS	,							
Supply Voltage	±22V	Operating Temperature Range						
Internal Power Dissipation (Note 1)	500 mW	OP-04A, OP-04 –55°C to +125°C OP-04E, OP-04C 0°C to +70°C						
Differential Input Voltage	±30V	Note 1: Maximum package power dissipation vs. ambient						
Input Voltage	Supply Voltage							
Output Short Circuit Duration	Indefinite	MAXIMUM AMBIENT DERATE ABOVE TEMPERATURE MAXIMUM AMBIENT FOR RATING TEMPERATURE						
Storage Temperature Range	–65° to +150°C	DUAL-IN-LINE (Y) 100°C 10.0mW/°C						
Lead Temperature Range (Soldering, 60 see	c) 300°C	TO-100 (K) 80°C 7.1mW/°C						

MATCHING CHARACTER			OP-04A OP-04E			OP-04 OP-040			
These specifications apply for V_s	= ±15V, T _A = 25	°C, $R_s \le 100\Omega$, unless ot	herwise no	ted.					
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage Match	ΔV _{os}			0.3	1.0	· _	1.0	2.0	mV
Common Mode Rejection Ratio Match	ACMRR	V _{CM} = ± CMVR	94	106	-	.94	106	·	dB
These specifications apply for V $R_s \le 100\Omega$, unless otherwise not	s = ±15V,55°C red.	≤ T _A ≤ +125°C for OP-0	4A and OF	P-04, 0°C ≼	≤ T _A ≤ 70	°C for OP	-04E and (OP-04C,	
Input Offset Voltage Match	۵۷ _{os}		-	0.5	1.5	-	1.5	3.0	mV
Common Mode Rejection Ratio Match	∆CMRR	V _{CM} = ± CMVR	90	100		90	100		dB

MATCHING PARAMETER DEFINITIONS

COMMON MODE REJECTION RATIO MATCH (\triangle CMRR) The difference between the common-mode rejection ratios (expressed in volt/volt) of side A and side B. \triangle CMRR in dB = 20 log₁₀ (\triangle CMRR in volt/volt). **INPUT OFFSET VOLTAGE MATCH** (ΔV_{os}). The difference between the offset voltages of side A and side B; ($V_{OSA} - V_{OSB}$).

OFFSET NULLING CIRCUITS	OP-04 DEFINITIONS
DIP PACKAGE ONLY V_{13} 10 10 10 10 14 0 14 0 14 0 14 10	 INPUT OFFSET VOLTAGE (Vos) The voltage which must be applied between the input terminals to obtain zero output voltage with no load. INPUT OFFSET CURRENT (Ios) The difference between the currents into the two input terminals when the output is at zero volts with no load. INPUT BIAS CURRENT (Ig) The average of the currents into the two input terminals when the output is at zero volts with no load. INPUT BIAS CURRENT (Ig) The average of the currents into the two input terminals when the output is at zero volts with no load. INPUT VOLTAGE RANGE (CMVR) The range of common-mode voltage on the input terminals for which the common-mode rejection specifications apply. COMMON-MODE REJECTION RATIO (CMRR) The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range. POWER SUPPLY REJECTION RATIO (PSRR) The inverse ratio of the change in input offset voltage to the change in power supply voltage producing it. MAXIMUM OUTPUT VOLTAGE SWING (Vom) The peak output voltage that can be obtained without clipping. LARGE SIGNAL VOLTAGE GAIN (Avo) The ratio of the change in output voltage (over a specified range) to the change in input voltage in a specified range) to the change in input voltage producing it.

		OP-04							
ELECTRICAL CHARACTERISTICS	(Each Amplif	fier)		OP-04A			OP-04		
These specifications for $V_s = \pm 15V$, T	$A = 25^{\circ}C$, un	less otherwise note	d.						
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	Vos	$R_{g} \leq 50 k\Omega$	- ⁻	0.3	0.75	-	1.0	2.0	m∨
Input Offset Current	os		-	0.5	2.0	- ·	1.0	5.0	nA
Input Bias Current	В			18	50		20	50	nA
Input Resistance-Differential Mode	R _{in}		3.8	7.5	-	2.3	7.0		MΩ
Input Voltage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0	_	v
Common Mode Rejection Ratio	CMRR	V _{CM} = ±CMVR R _s ≤ 50kΩ	90	110	- -	90	100	_	dB
Power Supply Rejection Ratio	PSRR	V _s = ±5 to ±20V R _s ≤ 50ks2	90	110		90	100	-	dB
Output Voltage Swing	V _{om}	R _L ≥2kΩ	±12.0	±13.0	-	±12.0	±13.0	_	V
Large Signal Voltage Gain	A _{vo}	R _L ≥ 2kΩ V _o = ±10V	100	250	· · · · · · - · · ·	50	200		V/mV
Power Consumption	Pd	V ₀ - 0V		40	60	<u>,</u> – .	50	90	mW
Input Noise Voltage	enp-p	0.1 Hz to 10 Hz		0.65		-	0.65	-	µ∨р-р
		f _o 10Hz		25	-	· _	25	-	
Input Noise Voltage Density	en en	f _o - 100 Hz		22		-1	22	-	nV/√Hz
		f _o - 1000Hz	·	21	·	-	21		
Input Noise Current	ⁱ np-p	0.1 Hz to 10 Hz	·	12.8	-	-	12.8		рАр-р
		f _o 10Hz	-	1.4	-	-	1.4	-	
Input Noise Current Density	'n	f _o - 100 Hz		0.7	-	— "	0.7	· - ;	pA/√Hz
an a	And the second second	f _o = 1000Hz		0.4	· · · · - ·		0.4		
Slew Rate (Note 1)	SR	a an an an an Anna an Anna. An anna an Anna	0.4	0.6		0.4	0.6	1. 1. .	V/µs
Large Signal Bandwidth (Note 1)		V _o = 20Vp-p	4.0	8.0	n na 1. 1. na	4.0	8.0	-	kHz
Closed Loop Bandwidth (Note 1)	BW	A _{VCL} = +1.0	0.8	1.3	-	0.8	1.3	-	MHz
Risetime (Note 1)		A _V = +1 V _{IN} = 50mV	-	200	300	·	200	300	nsec
Overshoot (Note 1)			-	5	10	1	5	10	%
The following specifications apply fo	r V, = ±15V,	$-55^{\circ}C \leq T_A \leq +12$	25°C, un	less othe	rwise no	oted	n e generation. L		8 a. 1
Input Offset Voltage	Vos	$R_{s} \leq 50 k \Omega$	-	0.5	1.5		1.4	3.0	mV
Average Input Offset Voltage Drift (Note 1)	TCV _{os}	$R_{g} \leq 5k\Omega$	-	2.0	8.0	-	4.0	10.0	μV/°C
Input Offset Current	I _{os}		-	1.0	5.0	-	2.0	10.0	nA
Average Input Offset Current Drift	TCI _{os}		-	7.5	75	<u> </u> –	15	150	pA/°C
Input Bias Current	Чв			30	100	-	40	100	nA
Input Voltage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0	-	v
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm CMVR$ $R_s \le 50 k\Omega$	84	110		84	100	1 - <mark></mark> 1	dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k}\Omega$	84	110	-	84	100	_	dB
Large Signal Voltage Gain	Avo	$R_{L} \ge 2k\Omega$ $V_{o} = \pm 10V$	50	100	-	25	60	-	V/mV
Maximum Output Voltage Swing	Vom	$R_1 \ge 2k\Omega$	±12.0	±13.0	-	±12.0	±13.0	- 1	v

Note 1: Parameter is not 100% tested. 90% of all units meet these specifications.

ELECTRICAL CHARACTERISTICS (Each Amplifier)			OP-04E			OP-04C			
These specifications for V _s = ±15V, 1	d.						х		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	Vos	$R_{g} \leq 50 k\Omega$	-	0.3	0.75	-	1.0	2.0	mV
Input Offset Current	los	· · · · · · · · · · · · · · · · · · ·	-	0.5	2.0	- : .	1.0	5.0	nA
Input Bias Current	I _B		-	18	50		20	50	nA
Input Resistance-Differential Mode	R _{in}		3.8	7.5		2.3	7.0	-	MS2
Input Voitage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0	-	v
Common Mode Rejection Ratio	CMRR	V _{CM} = ±CMVR R _s ≤ 50kΩ	90	110	-	90	100	-	dB
Power Supply Rejection Ratio	PSRR	V _s = ±5 to ±20V R _s ≤ 50kΩ	90	110	-	90	100		dB
Output Voltage Swing	V _{om}	$R_{L} \ge 2k\Omega$	±12.0	±13.0	-	±12.0	±13.0		v
Large Signal Voltage Gain	A _{vo}	R _L ≥ 2ks2 V _o = ±10V	100	·250	-	50	200		V/mV
Power Consumption	Pd	V _o = 0V		40	60	-	50	90	mW
Input Noise Voltage	^е пр-р	0.1Hz to 10Hz	-	0.65	-	-	0.65	-	μV p-p
		f _o = 10 Hz	-	25	-	-	25	-	
Input Noise Voltage Density	e _n	f _o = 100 Hz	-	22	-	<u> </u>	22	-	nV/∖ Hz
		f _o = 1000 Hz	-	21	-	-	21	-	
Input Noise Current	ⁱ np-p	0.1 Hz to 10 Hz	-	12.8	-	- 1	12.8	-	рАр∙р
		f _o = 10 Hz		1.4	-	-	1.4		_
Input Noise Current Density	in '	f _o = 100 Hz		0.7	-		0.7	-	pA/、Hz
		t _o = 1000 Hz		0.4			0.4	-	
Slew Rate (Note 1)	SR	· .	0.4	0.6		0.4	0.6		V/µs
Large Signal Bandwidth (Note 1)		V _o = 20Vp-p	4.0	8.0	-,	4.0	8.0		kHz
Closed Loop Bandwidth (Note 1)	BW	A _{VCL} = +1.0	0.8	1.3	-	0.8	1.3		MHz
Risetime (Note 1)		$A_V = +1$ V IN = 50mV	_ ·	200	300		200	300	nsec
Overshoot (Note 1)		• IN 20114	_	5	10	_	5	10	%
The following specifications apply for	$V_{a} = \pm 15V_{0}$	°C < T ^ < +70°C	unless a	therwise	noted	L	L <u>.</u>	<u> </u>	I
Input Offset Voltage		$R_{c} \leq 50 k\Omega$	_	0.4	1.5		1.2	3.0	mV
Average Input Offset Voltage		3- 		20				10.0	N. 60
Drift (Note 1)	· i CV _{os}	н _s ≤ экз2	. —	2.0	8.0		4.0	10.0	μν/ Ο
Input Offset Current	los		-	0.7	4.0	-	1.4	10.0	nA
⁹ Average Input Offset Current Drift	TCI _{os}		-	7.5	120	-	15	250	pA/°C
Input Bias Current	B.		_	22	100	-	25	100	nA
Input Voltage Range	CMVR		±12.0	±13.0	;, ·	±12.0	±13.0		v
Common Mode Rejection Ratio	CMRR	V_{CM} = ±CMVR R _s ≤ 50kΩ	84	. 110	200 - 10 1 - 10	84	100	-	dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k}\Omega$	84	110		84	100	-	dB
Large Signal Voltage Gain	A _{vo}	$R_L \ge 2k\Omega$ $V_0 = \pm 10V$	50	200	-	25	150		V/mV
Maximum Output Voltage Swing	∨ _{om}	$R_{L} \ge 2k\Omega$	±12.0	±13.0	-	±12.0	±13.0	-	V
Note 1: Parameter is not 100% tested. 90%	of all units meet	these specifications,		cinus do s	ù erus	nices in a	ar Gareya	81593515	a Ni katan i







OPEN LOOP GAIN VS



OP ec

100 1k 10k FREQUENCY (Hz)

took IM

ĝ

GAN

8

OPENI

-40

10 10

OPEN LOOP FREQUENCY RESPONSE

CLOSED LOOP RESPONSE FOR VARIOUS GAIN CONFIGURATIONS







UNTRIMMED OFFSET VOLTAGE

VS TEMPERATURE

V---- 15V Rc 500

ć



INPUT OFFSET CURRENT

VS TEMPERATURE



TYPICAL PERFORMANCE CURVES (Each Amplifier)



6-15

 (g_{1}, g_{2}, g_{3})

New Strategy and the state of Alternation

NUMBER OF THE OWNER OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE TOP PROPERTY OF THE PROPERTY OF THE

OP-04





INSTRUMENTATION OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The OP-05 Series of monolithic Instrumentation Operational Amplifiers combines superlative performance in low signal level applications with the flexibility and ease of application of a fully protected, internally compensated op amp. OP-05 characteristics include low offset voltage and bias current and high gain, input impedance, CMRR and PSRR.

The OP-05 is a direct replacement in 725, 108A and unnulled 741 sockets allowing instant system performance improvement without redesign.

The OP-05 is an excellent choice for a wide variety of applications including strain gauge and thermocouple bridges, high gain active filters, buffers, integrators, and sample and hold amplifiers. For dual matched versions, refer to the OP-10 data sheet.

FEATURES

Low Noise $0.6\mu V p$ -p Max., 0.1 to 10Hz
Low Drift vs. Temp $\ldots \ldots 0.5 \mu V/^{\circ} C Max$
Low Drift vs. Time $\ldots \ldots \ldots 0.3 \mu V/Month Typ$
Low Bias Current
Low V _{os} 0.15mV Max
High CMRR
High PSRR
High Gain
High R_{in} Diff
High R_{in} CM 200G Ω Typ
High Slew Rate 0.25V/µsec Typ
Internally Compensated Stable to 500pF Load
Easy to Use Fully Protected
Easy Offset Nulling $\ldots \ldots \ldots$ Single 20k Ω Pot
Fits 725, 108A and 741 Sockets



OP-05								
ABSOLUTE MAXIMUM RATINGS								
Supply Voltage	±22V	Storage Temperature Range	-65°C to +150°C					
Internal Power Dissipation (Note 1)	500mW	Operating Temperature Range	e					
Differential Input Voltage	±30V	OP-05A, OP-05	–55°C to +125°C					
Input Voltage (Note 2)	±22V	OP-05E, OP-05C	0°C to +70°C					
Output Short Circuit Duration	Indefinite	Lead Temperature Range (So	ldering, 60 sec) 300°C					

NOTES:

Note 1: Maximum package power dissipation vs. ambient temperature.

Package Type	Maximum Ambient Temperature for Rating	Derate Above Maximum Ambient Temperature
TO-99 (J)	80°C	7.1mW/°C
Dual-in-Line (Y)	100°C	10.0mW/°C
Flat Pack (L)	62°C	5.7mW/°C

Note 2: For supply voltages less than ±22V, the absolute maximum input voltage is equal to the supply voltage.





APPLICATIONS INFORMATION

OP-05 Series devices may be fitted directly to 725 and 108/108A Series sockets with or without removal of external compensation components. Additionally, OP-05 may be fitted to unnulled 741 Series sockets; however, if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-05 operation. The OP-05 provides stable operation with load capacitances up to 500pF and ±10V swings; larger capacitances should be decoupled with a 50 Ω decoupling resistor. The designer is

cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package. Special selections for tight drift performance with any specified source resistance are available; contact the factory for details.

LECTRICAL CHARACTERIS	TICS			OP-05A	•		OP-05		
These specifications apply fo	$v_s = \pm 1$	5V, T _A = 25°C, unless	otherwis	e noted.			•••		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	V _{os}			0.07	0.15		0.2	0.5	mV
Long Term Input Offset Voltage Stability	V _{os} /Time	(Note 1)		0.2	1.0		0.2	1.0	μV/Mo
Input Offset Current	l _{os}			.7	2.0	, <u></u> 114,	1.0	2.8	'nA
Input Bias Current	۱ _B			±.7	±2.0		±1.0	±3.0	nA
Input Noise Voltage	^e np-p	0.1Hz to 10Hz (Note 2)		0.35	0.6		0.35	0.6	µ∨ р-р
		f _o = 10Hz (Note 2)		10.3	18.0		10.3	18.0	
Input Noise Voltage Density	e _n	f _o = 100Hz (Note 2)		10.0	13.0		10.0	13.0	nV/√Hz
• • • • •		f _o = 1000Hz (Note 2)		9.6	11.0		9.6	11.0	
Input Noise Current	ⁱ np-р	0.1Hz to 10Hz (Note 2)	1. <u></u>	14	30	¹	14	30	рАр-р
		fo = 10Hz (Note 2)		0.32	0.80	*	0.32	0.80	
Input Noise Current Density	i _n	fo = 100Hz (Note 2)		0.14	0.23		0.14	0.23	pA/√Hz
		fo = 1000Hz (Note 2)		0.12	0.17		0.12	0.17	
Input Resistance - Differential Mode	R _{in}		30	80		20	60		мΩ
Input Resistance - Common Mode	R _{inCM}			200			200		GΩ
Input Voltage Range	CMVR		± 13.5	± 14.0		±13.5	±14.0		V.
Common Mode Rejection Ratio	CMRR	V _{cM} = ±CMVR	114	126	`	114	126		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3V$ to $\pm 18V$	100	110		100	110		dB
Large Signal Voltage Gain	A _{vo}	$R_{L} \ge 2k\Omega, V_{o} = \pm 10V$ $R_{L} \ge 500\Omega, V_{o} = \pm .5V$ $V_{s} = \pm .3V$	300 150	500 500		200 150	500 500	¹	V/mV
Maximum Output Voltage Swing	∨ _{oM}	$R_{L} \ge 10k\Omega$ $R_{L} \ge 2k\Omega$ $R_{L} \ge 1k\Omega$	± 12.5 ± 12.0 ± 10.5	± 13.0 ± 12.8 ± 12.0		± 12.5 ±12.0 ±10.5	± 13.0 ±12.8 ± 12.0		v
Slewing Rate	SR	$R_{L} \ge 2k\Omega$		0.25			0.25		V/µusec
Closed Loop Bandwidth	BW	A _{VCL} = +1.0		1.2			1.2		MHz
Open Loop Output Resistance	R _o	V ₀ = 0, I ₀ = 0		60			60		Ω
Power Consumption	Pd	$V_s = \pm 3V$	[*] **	90 4	120 6		90 4	120 6	mW
Offset Adjustment Range		$R_p = 20k\Omega$		4			4		mV
The following specifications a	pply for V _s	=±15V, - 55°C ≤T _A	≤ +125°	°C, unless	otherwi	se noted.			
Input Offset Voltage	V _{os}	[0.10	0.24		0.3	0.7	mV
Average Input Offset Voltage Drift					/ 4 · 1 · . · · ·				
Without External Trim	тсv _{os}			0.3	0.9	٤_	0.7	2.0	μv/°c
With External Trim	TCVosn	$R_p = 20k\Omega$	1	0.2	0.5		0.3	1.0	μv/°c
Input Offset Current	los	2		1.0	4.0		1.8	5.6	nA
Average Input Offset Current Drift	TCIos			5	25 .		8	50	pA/°C
Input Bias Current	ЧВ		· ·	±1.0	±4.0		± 2.0	± 6.0	nA
Average Input Bias Current Drift	тсів			8	25		13	50	pA/°C
Input Voltage Range	CMVR		± 13.0	± 13.5		± 13.0	± 13.5		v
Common Mode Rejection Ratio	CMRR	V _{CM} = ± CMVR	110	123		110	123	· · · _ ·	dB
Power Supply Rejection Ratio	PSRR	V _s = ± 3V to ± 18V	94	106		94	106		dB
Large Signal Voltage Gain	Avo	$R_{L} \ge 2k\Omega, V_{o} = \pm 10V$	200	400	·	150	400		V/mV
Maximum Output Valtage Swing	V		+ 12.0	+ 12 6	1 · · · · · · · · · ·	+ 12.0	+126		

NOTE 1: Long Term Input Offset Voltage Stability refers to the averaged trend line of Vos vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in Vos during the first 30 operating days are typically 2.5µV refer to typical performance curve. Parameter is not 100% tested; 90% of units meet this specification. NOTE 2: Parameter is not 100% tested; 90% of units meet this specification.

6-18

ELECTRICAL CHARACTERIS	TICS			OP-05	E		OP-050		
These specifications apply for	r V _s = ±15V	, T _A = 25°C, unless	otherwise	noted.					
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	V _{os}			0.2	0.5		0.3	1.3	mV
Long Term Input Offset Voltage Stability	V _{os} /Time	(Not	1)	0.3	1.5		0.4	2.0	μV/Mo
Input Offset Current	los			1.2	3.8		1.8	6.0	nA
Input Bias Current	^I B			± 1.2	± 4.0		±1.8	±7.0	nA
Input Noise Voltage	e _{np-p}	0.1Hz to 10Hz (Note	2)	0.35	0.6		0.38	0.65	µ∨ р-р
		f _o = 10Hz (Note		10.3	18.0		10.5	20.0	
Input Noise Voltage Density	e _n	f _o = 100Hz (Note	2)	10.0	13.0		10.2	13.5	nV√Hz
		f _o = 1000Hz (Note	2)	9.6	11.0		9.8	11.5	
Input Noise Current	inp-p	0.1Hz to 10Hz (Not	2)	14	30		15	35	рАр∙р
		f _o = 10Hz (Not	2)	0.32	0.80		0.35	0.90	
Input Noise Current Density	i _n	f _o = 100Hz (Note		0.14	0.23		0.15	0.27	pA/√Hz
		f _o = 1000Hz (Note	2)	0.12	0.17		0.13	0.18	
Input Resistance – Differential Mode	R _{in}		15	50	·	8	33		мΩ
Input Resistance – Common Mode	BinCM			160			120		GΩ
Input Voltage Range	CMVR		± 13.5	± 14.0		± 13.0	± 14.0		v
Common Mode Rejection Ratio	CMRR	V _{eM} = ± CMVR	110	123		100	120		dB
Power Supply Rejection Ratio	PSRR	$V_c = \pm 3V \text{ to } \pm 18V$	94	107		90	104		dB
		$B_{\nu} \ge 2k\Omega V = \pm 10^{2}$	/ 200	500		120	400		
Large Signal Voltage Gain	Avo	$H_{L} \ge 2832, V_{0} = \pm 10$	150	500		100	400		V/mV
		$V_{c} = \pm 3V$	V 150	500			100		
	· · · · · · · · · · · · · · · · · · ·		+ 10.5	+ 120		+ + 2 0	+ + + + + + + + + + + + + + + + + + + +		
Maximum Output Voltage Swing	V in	$R_{L} \ge 10kM$	± 12.5	± 13.0 ± 12.8		± 12.0 ± 11.5	± 13.0 ± 12.8		· ·
	Olvi	R _L ≥1kΩ	± 10.5	± 12.0			± 12.0		Ů
Stewing Rate	SR	$R_1 \ge 2k\Omega$		0.25			0.25		V/µsec
Closed Loop Bandwidth	BW	Avci = +1.0		1.2			1.2		MHz
Open Loop Output Resistance	Ro	V ₀ = 0, I ₀ = 0		60	`	**	60		Ω
		<u>_</u>		90	120		95	150	
Power Consumption	Pd	$V_{e} = \pm 3V$		4	6	· · '	4	8	mW
Offset Adjustment Range		$R_{p} = 20k\Omega$		4			4	·	mV
The following specifications a	apply for V _s	= ±15V, 0°C ≤ Τ _Α	 ≼ +70°C	, unless c	otherwise	noted.			
Input Offset Voltage	Vos	I		0.25	0.6	T	0.35	1.6	mV
Average Input Offset Voltage Drift				1	1		1	1	
Without External Trim	TCVos	(Not	e 2)	0.7	2.0	¹	1.2	4.5	IN I ^o c
With External Trim	TCVosn	$R_p = 20k\Omega$ (Not	e 3)	0.2	0.6		0.4	1.5 (Note 2)	μν/ Ο
Input Offset Current	1.00			1.4	5.3		2.0	8.0	nA
Average Input Offset Current Drift	TCI	(Not	8 2)	8	35	- <u>-</u>	12	50	pA/°C
Input Bias Current	10			± 1.5	±5.5		±2.2	±9.0	nA
Average Input Bias Current Drift	TCIn	(Not	= 2)	13	35		18	50	DA/°C
Input Voltage Range	CMVR		± 13.0	± 13.5		± 13.0	± 13.5		v
Common Mode Rejection Ratio	CMRR	Vou = ± CMVR	107	123		97	120		dB
Power Supply Rejection Ratio	PSBB	$V_{a} = \pm 3V \text{ to } \pm 18V$	90	104		86	100		dB
Large Signal Voltage Gain	A	$R_1 \ge 2k\Omega$, $V_2 = \pm 10V$	/ 180	450		100	400		V/mV
Maximum Output Voltage Swing	Vola	$R_1 \ge 2k\Omega$	± 12.0	± 12.6	+	±11.0	± 12.6		v
	· OM							•	•

NOTE 1: Long Term Input Offset Voltage Stability refers to the averaged trend line of Vos vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in Vos during the first 30 operating days are typically 2.5 μ V - refer to typical performance curve. Parameter is not 100% tested; 90% of units meet this specification.

NOTE 2: Parameter is not 100% tested; 90% of units meet this specification.

NOTE 3: Devices are tested in oil bath environment at 75°C. Adjustments are made for heat sink capabilities of oil.

TYPICAL PERFORMANCE CURVES

MATCHED SOURCE RESISTANCE (NA)









ULTRA-LOW OFFSET VOLTAGE OP AMP

GENERAL DESCRIPTION

The OP-07 Series represents a breakthrough in monolithic operational amplifier performance–Vos of 10μ V, TC Vos of 0.2μ V/°C and long term stability of 0.2μ V/month are achieved by a low noise, chopper-less bipolar input transistor amplifier circuit. Complete elimination of external components for offset nulling, frequency compensation and device protection permits extreme miniaturization and optimization of system Mean-Time-Between-Failure Rates in high performance aerospace/defense and industrial applications. Excellent device interchangeability provides reduced system assembly time and eliminates field recalibrations.

True differential inputs with wide input voltage range and outstanding common mode rejection provide maximum flexibility and performance in high noise environments and non-inverting applications. Low bias currents and extremely high input impedances are maintained over the entire temperature range.

Low cost, high volume production of OP-07 is achieved by electronic adjustment of an on-chip offset trimming network during initial factory testing. The OP-07 provides unparalleled performance for low noise, high accuracy amplification of very low level signals in transducer applications. Other applications include use in

FEATURES

Ultra-Low Vos
Ultra-Low Vos Drift 0.2 $\mu V/^{\circ}C$
Ultra-Stable vs Time 0.2 µV/Month
Ultra-Low Noise 0.35 μVp-p
No External Components Required
Replaces Chopper amps at Lower Cost
Single Chip Monolithic Construction
High Common Mode Input Range ±14.0V
 Wide Supply Voltage Range ±3V to ±18V
Fits 725, 108A/308A, 741 Sockets

stable integrators, precision summing amplifiers for analog computation and test equipment and in ultra-precise voltage threshold detectors and comparators. The OP-07 is recommended as a replacement for modular and monolithic chopper-stabilized amplifiers where reductions in cost, noise, size and power consumption are required. Devices are available in chip form for use in hybrid circuitry. The OP-07 is a direct replacement for 725, 108A/308A, and OP-05 amplifiers; 741-types may be directly replaced by removing the 741's nulling potentiometer.





OP-07 Series units may be fitted directly to 725, 108A/308A and OP-05 sockets with or without removal of external compensation or nulling components. Additionally, OP-07 may be fitted to unnulled 741-type sockets; however if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-07 operation. OP-07 offset voltage may be nulled to zero (or other desired setting) through use of a potentiometer (see diagram above).

The OP-07 provides stable operation with load capacitances up to 500pF and $\pm 10V$ swings; larger capacitances should be decoupled with a 50 Ω decoupling resistor. The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

OP-07											
ELECTRICAL CHARACTERIS	STICS			OP-07A			OP-07		an th r air T		
These specifications apply for $V_s = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.											
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units		
Input Offset Voltage	V _{os}	(Note 1)]]	10	25		30	75	μ̈́ν		
Long Term Input Offset Voltage Stability	V _{os} /Time	(Note 2)		0.2	1.0	· · ·	0.2	1.0	μV/Mo		
Input Offset Current	los			0.3	2.0		0.4	2.8	nA		
Input Bias Current	1 _B			±.7	±2.0		±1.0	±3.0	nA		
Input Noise Voltage	e _{np∙p}	0.1Hz to 10Hz (Note 3)		0.35	0.6		0.35	0.6	μV p-p		
		f _o = 10Hz (Note 3)	1	10.3	18.0		10.3	18.0			
Input Noise Voltage Density	e _n	f _o = 100Hz (Note 3)	·	10.0	13.0		10.0	13.0	nV/√Hz		
		f _o = 1000Hz (Note 3)		9.6	11.0		9.6	11.0			
Input Noise Current	i _{np-p}	0.1Hz to 10Hz (Note 3)		14	30	'	14	30	рАр-р		
		fo = 10Hz (Note 3)	1	0.32	0.80		0.32	0.80			
Input Noise Current Density	'n	fo = 100Hz (Note 3)		0.14	0.23		0.14	0.23	pA/√Hz		
		fo = 1000Hz (Note 3)	I	0.12	0.17		0.12	0.17			
Input Resistance – Differential Mode	Rin		30	80		20	60		MΩ		
Input Resistance - Common Mode	R _{inCM}			200	·		200		GΩ		
Input Voltage Range	CMVR		±13.0	± 14.0		±13.0	±14.0		v		
Common Mode Rejection Ratio	CMRR	V _{cM} = ±CMVR	110	126		110	126		dB		
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3V$ to $\pm 18V$	100	110		100	110		dB		
Large Signal Voltage Gain	A _{vo}	$\begin{aligned} R_{L} &\geq 2k\Omega, V_{0} = \pm 10V \\ R_{L} &\geq 500\Omega, V_{0} = \pm .5V \\ V_{s} &= \pm 3V \end{aligned}$	300 150	500 500		200 150	500 500		V/mV		
Maximum Output Voltage Swing	V _{oM}	$\begin{aligned} \mathbf{R}_{L} &\geq 10 \mathrm{k} \Omega \\ \mathbf{R}_{L} &\geq 2 \mathrm{k} \Omega \\ \mathbf{R}_{L} &\geq 1 \mathrm{k} \Omega \end{aligned}$	± 12.5 ± 12.0 ± 10.5	± 13.0 ± 12.8 ± 12.0		± 12.5 ±12.0 ±10.5	± 13.0 ±12.8 ± 12.0		v		
Slewing Rate	SR	$R_L \ge 2k\Omega$		0.25			0.25		V/µsec		
Closed Loop Bandwidth	BM	A _{VCL} = +1.0		1.2			1.2		MHz		
Open Loop Output Resistance	Ro	V ₀ = 0, I ₀ = 0		60			60		Ω		
Power Consumption	Pd	V _s = ± 3V		75 4	120 6		75 4	120 6	mW		
Offset Adjustment Range	·	$R_p = 20k\Omega$	1	±4			±4		mV		
The following specifications a	pply for V _s	= $\pm 15V$, $-55^{\circ}C \leq T_{A}$	≤ +125°	°C, unless	otherwi	se noted.	60	200	ш ш и у		
Average Input Offset Voltage Drift				<u> </u>	1	1	1		1		
Without External Trim	TCV			0.2	0.6		1	13	INI ^o c		
With External Trim	TCV	$B_0 = 20k\Omega$		0.2	0.6		0.3	1.3	μν/°c		
Inout Offset Current	1		1	0.8	40		12	5.6	nA		
Average Ipout Offset Current Drift	TCI		1	- 0.0 E	25		8	50	an/°c		
Input Bias Current	l n			+10	+40		±2.0	±6.0	nA		
Average Input Pile Current Drift	TCI		╂	1 - 1.0	2=	 	12	E0 10	- acles		
Input Voltage Bance	CMVB		+ 12.0	+ 12 5	20	± 13.0	± 13.5				
Common Mode Rejection Ratio	CMRR	Value + CMVR	106	123	+	106	123	<u> </u>			
Bower Supply Rejection Datio	DCPD		100	123	+	04	106				
Large Signal Voltage Gain	A	$v_s = -3V \text{ to } - 18V$	94	106	+	150	400				
Large Signal Voltage Gain	^A vo	$H_{L} = 2k_{3}\ell, V_{Q} = \pm 10V$	200	400	+	+ 12.0	+100		V/mV		

NOTE 2: Long Term Input Offset Voltage Stability refers to the averaged trend line of Vos vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in Vos during the first 30 operating days are typically 2.5 μ V – refer to typical performance curvel. Parameter is not 100% tested; 90% of units meet this specification. NOTE 3: Parameter is not 100% tested; 90% of units meet this specification.

		OP-0	7		· · · ·		2.1	a de la composición d			
ELECTRICAL CHARACTERI	STICS			OP-07E			OP-07C				
These specifications apply for $V_s = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.											
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units		
Input Offset Voltage	V _{os}	(Note 1)		30	75		60	150	μv		
Long Term Input Offset Voltage Stability	V _{os} /Time	(Note 2		0.3	1.5		0.4	2.0	μν/Μο		
Input Offset Current	los			0.5	3.8		0.8	6.0	nA		
Input Bias Current	I _B			± 1.2	±4.0		± 1.8	± 7.0	nA		
Input Noise Voltage	e _{np∙p}	0.1Hz to 10Hz (Note 3)		0.35	0.6		0.38	0.65	μVρ-p		
		f _o = 10Hz (Note 3)		10.3	18.0		10.5	20.0			
Input Noise Voltage Density	e _n	f _o = 100Hz (Note 3)		10.0	13.0		10.2	13.5	nV/√Hz		
		f _o = 1000Hz (Note 3)		9.6	11.0		9.8	11.5			
Input Noise Current	ⁱ np-p	0.1Hz to 10Hz (Note 3)		14	30		15	35	рАр∙р		
		f _o = 10Hz (Note 3)		0.32	0.80		0.35	0.90			
Input Noise Current Density	ⁱ n	f _o = 100Hz (Note 3)		0.14	0.23		0.15	0.27	pA/√Hz		
		f _o = 1000Hz (Note 3)		0.12	0.17		0.13	0.18			
Input Resistance – Differential Mode	R _{in}		15	50		8	33		мΩ		
Input Resistance Common Mode	RinCM			160			120	¹	GΩ		
Input Voltage Range	CMVR		±13.0	± 14.0		± 13.0	± 14.0		V		
Common Mode Rejection Ratio	CMRR	V _{cM} = ± CMVR	106	123		100	120		dB		
Power Supply Rejection Ratio	PSRR	V _s = ± 3V to ± 18V	94	107		90	104		dB		
Large Signal Voltage Gain	A _{vo}	$R_{L} \ge 2k\Omega, V_{o} = \pm 10V$ $R_{L} \ge 500\Omega, V_{o} = \pm .5V$ $V_{s} = \pm 3V$	200 150	500 500		120 100	400 400		V/mV		
Maximum Output Voltage Swing	V _{oM}	R _L ≥10kΩ R _L ≥2kΩ R _L ≥1kΩ	± 12.5 ± 12.0 ± 10.5	± 13.0 ± 12.8 ± 12.0		± 12.0 ± 11.5 	± 13.0 ± 12.8 ± 12.0		v		
Slewing Rate	SR	R _L ≥2kΩ		0.25			0.25		V/µsec		
Closed Loop Bandwidth	BW	A _{VCL} = +1.0	·	1.2			1.2		MHz		
Open Loop Output Resistance	Ro	V ₀ = 0, I ₀ = 0		60			60		Ω		
Power Consumption	Pd	$V_s = \pm 3V$		75 4	120 6		80 4	150 8	mW		
Offset Adjustment Range		$R_p = 20k\Omega$		± 4			±4		mV		
The following specifications a	apply for V _s	= ±15V, 0°C ≤ T _A	≤ +70°C	, unless c	otherwise	noted.	-				
Input Offset Voltage	V _{os}	(Note 1	j	45	130	I	-85	250	<i>μ</i> ν		
Average Input Offset Voltage Drift		·				t in the s		(Note 3)			
Without External Trim	TCV _{os}			0.3	1.3 [.]	·	0.5	1.8	JN/°C		
With External Trim	TCVosn	$R_p = 20k\Omega$		0.3	1.3		0.4	1.6 (Note 3)	, , , , , , , , , , , , , , , , , , ,		
Input Offset Current	los			0.9	5.3		1.6	8.0	nA		
Average Input Offset Current Drift	TCI _{os}	(Note 3		8	35		12	50	pA/°C		
Input Bias Current	Чв			±1.5	±5.5		±2.2	±9.0	nA		
Average Input Bias Current Drift	тсів	(Note 3)		13	35	L	18	50	pA/°C		
Input Voltage Range	CMVR		± 13.0	± 13.5		±13.0	± 13.5		<u> </u>		
Common Mode Rejection Ratio	CMRR	V _{CM} = ± CMVR	103	123		97	120		dB		

NOTE 1: Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

 $V_s = \pm 3V$ to $\pm 18V$

 $R_L \ge 2k\Omega, V_o = \pm 10V$

RL

≥ 2kΩ,

90

180

± 12.0

104

450

± 12.6

86

100

±11.0

100

400

± 12.6

dB

V/mV

×

PSRR

Avo

VoM

Power Supply Rejection Ratio

Maximum Output Voltage Swing

Large Signal Voltage Gain

NOTE 2: Long Term Input Offset Voltage Stability refers to the averaged trend line of Vos vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in Vos during the first 30 operating days are typically 2.5µV refer to typical performance curve. Parameter is not 100% tested; 90% of units meet this specification. NOTE 3: Parameter is not 100% tested; 90% of units meet this specification.





OP-07 LOW FREQUENCY NOISE - 1 1sec /cm

CMRR VS FREQUENCY



INPUT WIDEBAND NOISE VS BANDWIDTH (.1Hz TO FREQUENCY INDICATED) OP-07 Vs+±15V -TA++25*C (۲ NOISE RMS 0.1. 100 BANDWIDTH (kHz)

OPEN LOOP GAIN VS

POWER SUPPLY VOLTAGE

OP-07 TA = +25°C

±20

100

80

(/m/) 60 GAIN

90

OPEN 1

200

PSRR VS FREQUENCY

TA -2

130 1 120 Vs -±15V TA - 25°C 08-07 110 ą MRR 80 60 IÓO IN FREQUENCY (Hz)

OPEN LOOP FREQUENCY RESPONSE



110

100

ĝ

PSRR

70

50.

-20

io 100 1k

0P-070



ION IOON FREQUENCY (Hz)

POWER CONSUMPTION

VS POWER SUPPLY

10

CLOSED LOOP RESPONSE FOR VARIOUS GAIN CONFIGURATIONS

IO IOO FREQUENCY (Hz)

MAXIMUM UNDISTORTED **OUTPUT VS FREQUENCY** 28

±5 ±10 ±15 POWER SUPPLY VOLTAGE (VOLTS)



OUTPUT SHORT-CIRCUIT CURRENT VS TIME







(gg

OUTPUT VOLTAGE VS. LOAD RESISTANCE





6-27

DUAL MATCHED INSTRUMENTATION OPERATIONAL

GENERAL DESCRIPTION

The OP-10 Series of Dual Matched Instrumentation Operational Amplifiers consists of two independent monolithic high performance operational amplifiers in a single 14-pin Dual-in-Line package. For the first time, extremely tight matching of critical parameters is provided between channels of a dual operational amplifier, whereas previous dual op amp designs have made no attempt towards matching.

The excellent specifications of the individual amplifiers combined with the tight matching and temperature tracking between channels enables realization of extremely high performance instrumentation amplifier designs without resorting to laborious and expensive selection and matching of discrete amplifiers. The designer is assured of achieving the full performance guaranteed by the specification as the common package eliminates the unavoidable temperature differentials incurred by all designs utilizing separately housed amplifiers.

Matching between channels is provided on all critical parameters including offset voltage, tracking of offset voltage vs. temperature, non-inverting bias currents, and common mode and power supply rejection ratios. The individual amplifiers

FEATURES

	Extremely Tight Matching
	Excellent Individual Amplifier Parameters
	Tight Offset Voltage Match 0.18mV Max
	Tight Offset Voltage Match vs. Temp 0.8 μ V/°C Max
	Tight Common Mode Rejection Match 114 dB Min
•	Tight Power Supply Rejection Match 100 dB Min
	Tight Bias Current Match. , 2.8 nA Max
	Low Noise 0.6 μ Vp-p Max
	Low Bias Current 3.0 nA Max
	High Common Mode Input Impedance $\ . \ . \ 200 G\Omega$ Typ
	High Channel Separation 126 dB Min
	Internally Compensated Easy to Use
	Compact 14 Pin Dip Package

feature extremely low offset voltage, offset voltage drift, low noise voltage, low bias current and are completely compensated and protected.





INPUT OFFSET VOLTAGE MATCH (ΔV_{os}) The difference between the offset voltages of side A and side B; ($V_{OSA} - V_{OSB}$). In Fig. 1 if $V_{OSA} = V_{OSB}$, the net differential offset voltage at the output of the amplifier pair equals zero.

INPUT OFFSET VOLTAGE TRACKING (TC Δ **V**_{os}) The ratio of the change in Δ **V**_{os} to the change in temperature producing it.

AVERAGE NON-INVERTING BIAS CURRENT (I_B+) The average of the side A and side B non-inverting input bias currents;

$$BA^+ + BB^+$$

NON-INVERTING INPUT OFFSET CURRENT (I_{os}^+) The difference between the non-inverting input bias currents of side A and side B; $(I_{BA}^+ - I_{BB}^+)$.

INVERTING INPUT OFFSET CURRENT (I_{os}^{-}) The difference between the inverting input bias currents of side A and side B; $(I_{BA}^{-} - I_{BB}^{-})$.

AVERAGE DRIFT OF NON-INVERTING BIAS CURRENT (TCI_B⁺) The ratio of the change in non-inverting bias current to the change in temperature producing it.

AVERAGE DRIFT OF NON-INVERTING OFFSET CURRENT (TCI_{os}⁺) The ratio of the change in non-inverting offset current to the change in tempèrature producing it.



COMMON MODE REJECTION RATIO MATCH (\triangle CMRR) The difference between the common-mode rejection ratios (expressed in volt /volt) of side A and side B. \triangle CMRR in dB = 20 log₁₀ (\triangle CMRR in volt/volt)

SUPPLY VOLTAGE REJECTION RATIO MATCH (\triangle PSRR) The difference between the power supply rejection ratios (expressed in volt /volt) of side A and side B. \triangle PSRR in dB = 20 log₁₀ (\triangle PSRR in volt/volt)

CHANNEL SEPARATION The ratio of the change in input offset voltage of one channel to the change in output voltage in the second channel producing it.

SPECIAL NOTES ON THE APPLICATION OF DUAL MATCHED OPERATIONAL AMPLIFIERS

ADVANTAGES OF DUAL MATCHED OPERATIONAL AMPLIFIERS

Dual Matched Operational Amplifiers provide the engineer a powerful tool for the solution of a number of difficult circuit design problems including true instrumentation amplifiers, extremely low drift, high common mode rejection D.C. amplifiers, low D.C. drift active filters, dual tracking voltage references and many other demanding applications. These designs are based on the principle that careful matching between two operational amplifiers can, to a large extent, eliminate the effect of D.C. errors inherent in the individual amplifiers.

Reference to the circuit shown in Fig. 1, a differential-in, differential-out amplifier, shows how the reductions in error can be accomplished. Assuming the resistors used are ideally matched, the gain of each side will be identical; if the offset voltages of each amplifier are perfectly matched, then the net differential voltage at the amplifiers output will be zero. Note that the output offset error of this amplifier is not a function of the offset voltage of the individual amplifiers, but only a function of the *difference* (degree of matching) between the amplifiers' offset voltages. This error-cancellation principle holds for a considerable number of input referred error parameters - offset voltage, offset voltage drift, inverting and non-inverting bias currents, commonmode and power supply rejection ratios. Note also that the impedances of each input, both common-mode and differential mode, are extremely high and can also be tightly matched, an important feature not possible with single operational amplifier circuits. Common mode rejection can be made exceptionally high; this is especially important in instrumentation amplifiers where errors due to large common-mode voltages can be far greater than those due to noise or drift with temperature.

FIGURE 1

(For example, consider the case of two op amps, each with 80 dB ($100\mu V/V$) CMRR. However, if the CMRR of one device is $+100\mu V/V$ while CMRR of the other is $-100\mu V/V$ for a net $200\mu V/V$ CMRR match, the resultant input referred error over a 10V common-mode input signal will be 2mV.)

POWER SUPPLIES

The V+ supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The V- supply terminals are both connected to the common substrate and must be tied to the same voltage.

OFFSET TRIMMING

Offset trimming terminals are provided for each amplifier of the OP-10 – however, guaranteed performance over temperature can be obtained by trimming only one side (side A) to match the offset of the other for a net differential offset of zero. (See Fig. 1) This is due to the specific procedure used during factory testing of the devices; however, results which are essentially the same may be obtained by trimming side B to match side A, or by nulling each side individually.

The OP-10 is designed to provide lowest drift performance when trimmed with a $20k\Omega$ potentiometer; this value provides about $\pm 4mV$ of adjustment range which should be considerably more than adequate for most applications. Where finer resolution of trimming is desired, or where unwanted changes in potentiometer position with time and temperature could create unacceptable offsets, the sensitivity to offset vs. potentiometer position may be reduced by using the circuit of Fig. 2.



MATCHING CHARACTE	ERISTICS			OP-10A	Y		OP-10Y		
These specifications apply for $V_s = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.									
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage Match	∆v _{os}			0.07	0.18		0.12	0.5	mV
Average Non-Inverting Bias Current	^I в+			± 1.0	± 3.0		± 1.3	±4.5	nA
Non-Inverting Offset Current	I _{os} +			0.8	2.8		1.1	4.5	nA
Inverting Offset Current	I _{os} —			0.8	2.8		1.1	4.5	nA
Common Mode Rejection Ratio Match	∆cmrr	V _{CM} = ± CMVR	114	123	⁻ 1	106	120		dB
Power Supply Rejection-Ratio Match	∆psrr	$V_s = \pm 3V$ to $\pm 18V$	100	112		94	110		dB
Channel Separation			126	140		126	140		dB
				1.1					
These specifications apply for $V_s = \pm 15V$, $-55^{\circ}C \le T_A \le \pm 125^{\circ}C$, unless otherwise noted.									
Input Offset Voltage Match	Δv _{os}			0.10	0.30		0.20	0.90	mV
Input Offset Voltage Tracking							·		
Without External Trim	τc∆v _{os}			0.45	1.3		0.9	2.5 (Note 1)	μv/°c
With External Trim	TC∆V _{osn}	Rp = 20kΩ Channel A only See Page 6-30		0.3	0.8		0.4	1.2 (Note 1)	<i>μ</i> ν/°c
Average Non-Inverting Bias Current	I _В +		·	± 2.0	±6.0		± 2.4	±8.0	nA
Average Drift of Non-Inverting Bias Current	тсі _в +			10	40		15		pA/°C
Non-Inverting Offset Current	I _{os} +			2.0	6.5		2.4	9.0	nA
Average Drift of Non-Inverting Offset Current	TCI _{os} +			12	50		18		pA/°C
Inverting Offset Current	I _{os} —			2.0	6.5		2.4	9.0	nA
Common Mode Rejection Ratio Match	∆cmrr	V _{CM} = ± CMVR	108	120	·	103	117		dB
Power Supply Rejection Ratio Match	∆psrr	$V_s = \pm 3V$ to $\pm 18V$	94	105		90	103		dB
	.								

		OP-10) : .						
INDIVIDUAL AMPLIFIE	R CHAR	ACTERISTICS		OP-10A	1		OP-10Y		
These specifications apply for	or $V_s = \pm 15$	5V, T _A = 25°C, unless	otherwis	e noted.			a da series de la compañía de la com		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	v _{os}			0.2	0.5	<u> </u>	0.2	0.5	mV
Input Offset Voltage Stability	V _{os} /Time	(Note 1)		2.5	9		2.5	9	μν/Μο
Input Offset Current	los	tage and the second second		1.0	2.8	1	1.0	2.8	nA
Input Bias Current	Чв		·	±1.0	±3.0		±1.0	±3.0	nA
Input Noise Voltage	e _{np-p}	0.1Hz to 10Hz (Note 2)		0.35	0.6		0.35	0.6	μV р-р
en beste de la composition de la		f _o = 10Hz (Note 2)		10.3	18.0		10.3	18.0	
Input Noise Voltage Density	e _n	f _o = 100Hz (Note 2)	· ·	10.0	13.0	, ¹	10.0	13.0	nV∕√Hz
		f _o = 1000Hz (Note 2)		9.6	11.0		9.6	11.0	
Input Noise Current	'np-p	0.1Hz to 10Hz (Note 2)		14	30		14	30	рАр-р
		fo = 10Hz (Note 2)		0.32	0.80		0.32	0.80	
Input Noise Current Density	ⁱ n	fo = 100Hz (Note 2)		0.14	0.23		0.14	0.23	pA/\/Hz
· · · · · · · · · · · · · · · · · · ·		fo = 1000Hz (Note 2)		0.12	0.17		0.12	0.17	
Input Resistance - Differential Mode	R _{in}		20	60		20	60		MΩ
Input Resistance - Common Mode	RinCM			200			200		GΩ
Input Voltage Range	CMVR		± 13.0	±14.0		± 13.0	±14.0		V
Common Mode Rejection Ratio	CMRR		110	126		110	126		dB .
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3V$ to $\pm 18V$	100	110	'	100	110		08
Large Signal Voltage Cain	•	$R_{L} \ge 2k\Omega, V_{0} = \pm 10V$	200	500		200	500	· · · · · · · · · · · · · · · · · · ·	V/mV
Large Signal Voltage Gam	∩vo	$V_{c} = \pm 3V$	150	500		150	500		
						+	+ 12.0		
Manager ()	N	$R_{L} \ge 10k\Omega$	± 12.5	± 13.0	1 1 T 1	± 12.5	± 13.0		
Maximum Output Voltage Swing	oM	$H_{L} \ge 1k\Omega$	±10.5	±12.0		± 10.5	± 12.0		ľ
Slewing Bate	SR	 B, ≥ 2kΩ		0.25			0.25	· · · ·	V/Usec
Closed Loop Bandwidth	вw	Avci = +1.0	1	1.2			1.2		MHz
Open Loop Output Resistance	Ro	$V_{-} = 0, 1_{-} = 0$		60		<u> </u>	60		Ω
		0 0	1	90	120	<u>}</u>	90	120	
Power Consumption	Pd	V _s = ± 3V	1	4	6		4	6	mW
Offset Adjustment Range		$R_p = 20k\Omega$	 	±4			±4		mV
Input Capacitance	C _{in}			8			8		pF
The following specifications a	pply for Vs	= ± 15V, -55°C ≤ T _A	≤ +125	°C, unless	otherwi	se noted.			
Input Offset Voltage	V _{os}			0.3	0.7		0.3	0.7	mV
Average Input Offset Voltage Drift			1				1.1		
Without External Trim	TCVos			0.7	2.0		0.7	2.0 (Note 2)	μv/°c
With External Trim	TCV _{osn}	$R_p = 20k\Omega$		0.3	1.0		0.3	1.0 (Note 2)	µv/°c
Input Offset Current	los			1.8	5.6		1.8	5.6	nA
Average Input Offset Current Drift	TCI _{os}			. 8	50		8	50	pA/°C
Input Bias Current	Чв			± 2.0	±6.0		± 2.0	±6.0	. nA
Average Input Bias Current Drift	TCIB			13	50		13	50	pA/ [°] C
Input Voltage Range	CMVR		± 13.0	± 13.5	· ·	± 13.0	± 13.5		V
Common Mode Rejection Ratio	CMRR	V _{CM} = ± CMVR	106	123		106	123		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3V$ to $\pm 18V$	94	106		94	106		dB
Large Signal Voltage Gain	Avo	$R_L \ge 2k\Omega, V_o = \pm 10V$	150	400		150	400		V/mV
Maximum Output Voltage Swing	V _{oM}	$R_L \ge 2k\Omega$	± 12.0	±12.6		± 12.0	±12.6		v

NOTE 1: Exclude first hour of operation to allow for stabilization of external circuitry. Parameter is not 100% tested; 90% of all units meet this specification.

NOTE 2: Parameter is not 100% tested; 90% of all units meet these specifications.

OP-10											
MATCHING CHARACTE	RISTICS			OP-10	EY	n de la	OP-100	Y			
These specifications apply	for $V_s = \pm$: 15V, T _A = 25°C	C, unless	otherw	vise note	d.					
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units		
Input Offset Voltage Match	∆v _{os}			0.12	0.5		0.3		mV		
Average Non-Inverting Bias Current	۱ _B +		·	± 1.3	± 4.5	··	± 2.0		nA		
Non-Inverting Offset Current	I _{os} +			1.1	4.5		1.8		nA		
Inverting Offset Current	I _{os} -			1.1	4.5		1.8		nA		
Common-Mode Rejection Ratio Match	∆cmrr	V _{CM} = ± CM∨R	106	120			117		dB		
Power Supply Rejection Ratio Match	∆psrr	$V_s = \pm 3V$ to $\pm 18V$	94	110			106		dB		
Channel Separation			126	140		120	137		dB		
These specifications apply for $V_s = \pm 15V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.											
Input Offset Voltage Match	∆v _{os}			0.18	0.7		0.4		mV		
Input Offset Voltage Tracking											
Without External Trim	тс∆v _{os}			0.9	2.3	<u> </u>	1.3		μv/°c		
With External Trim	TC∆V _{osn}	Rp = 20kΩ Channel A only See Page 6-30		0.3	0.9		0.6		µv,°c		
Average Non-Inverting Bias Current	1 _B +			± 2.0	± 6.0		± 2.8		nA		
Average Drift of Non-Inverting Bias Current	тсі _в +			12	40 (Note 1)		18		pA/°C		
Non-Inverting Offset Current	I _{os} +			2.0	6.0		2.8		nA		
Average Drift of Non-Inverting Offset Current	TCI _{os} +			15	50 (Note 1)		20		pA/°C		
Inverting Offset Current	I _{os} -			2.0	6.0		2.8		nA		
Common Mode Rejection Ratio Match	∆cmrr		103	117			114		dB		
Power Supply Rejection Ratio Match	∆psrr		90	105			102		dB		

NOTE 1: Parameter not 100% tested; 90% of all units meet these specifications.

Andre and the second		OP-10)						
INDIVIDUAL AMPLIFIE	R CHAR	ACTERISTICS		OP-10E	Y	13 QA	OP-10C	Y	1.1.1.1
These specifications apply for	$V_s = \pm 15V$, T _A = 25°C, unless ot	herwise r	noted.			1. 11 A		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	V _{os}			0.2	0.5		0.3	1.3	mV
Input Offset Voltage Stability	V _{os} /Time	(Note 1)		2.5	9	°	3.5		μν/Μο
Input Offset Current	l _{os}			1.2	3.8		1.8	6.0	nA
Input Bias Current	ЧВ			± 1.2	± 4.0		± 1.8	± 7.0	nA
Input Noise Voltage	e _{np∙p}	0.1Hz to 10Hz (Note 2)		0.35	0.6		0.38	0.65	μV p·p
		f _o = 10Hz (Note 2)		10.3	18.0		10.5	20.0	
Input Noise Voltage Density	e _n	f _o = 100Hz (Note 2)	, . 	10.0	13.0		10.2	13.5	nV√Hz
		f _o = 1000Hz (Note 2)		9.6	11.0		9.8	11.5	
Input Noise Current	ⁱ np-p	0.1Hz to 10Hz (Note 2)	, ^{**} , *	14	30		15	35	рАр-р
		f _o = 10Hz (Note 2)		0.32	0.80		0.35	0.90	
Input Noise Current Density	'n	f _o = 100Hz (Note 2)		0.14	0.23	i	0.15	0.27	pA/√Hz
		f _o = 1000Hz (Note 2)		0.12	0.17		0.13	0.18	
Input Resistance – Differential Mode	R _{in}		15	50		8	33		ſMΩ
Input Resistance – Corr non Mode	R _{inCM}			160		:	120		GΩ
Input Voltage Range	CMVR		± 13.0	± 14.0		± 13.0	± 14.0	·	V
Common Mode Rejection Ratio	CMRR	V _{CM} = ± CMVR	106	123		100	120		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3V$ to $\pm 18V$	94	107		90	104		dB
		$R_L \ge 2k\Omega$, $V_o = \pm 10V$	200	500		120	400	,	and a star
Large Signal Voltage Gain	Avo	$R_L \ge 500\Omega$, $V_o = \pm .5V$	150	500		100	400		V/mV
		V _s = ±3V							and the second
	1	$R_1 \ge 10 k\Omega$	± 12.5	± 13.0		± 12.0	± 13.0		
Maximum Output Voltage Swing	V _{oM}	RL≥2kΩ	± 12.0	± 12.8		± 11.5	± 12.8		v .
		R _L ≥1kΩ	± 10.5	± 12.0			±1/2.0	·	
Slewing Rate	SR	R _L ≥2kΩ	. –	0.25			0.25		V/µsec
Closed Loop Bandwidth	BW	A _{VCL} = +1.0		1.2			1.2		MHz
Open Loop Output Resistance	Ro	V ₀ = 0, I ₀ = 0		60			60		. Ω
Power Contumption	P			90	120		95	150	mW
	ſď	$v_s = \pm 3V$		4	6		4	8	
Offset Adjustment Range		$R_p = 20k\Omega$		±4			±.4	:	m∨
Input Capacitance	C _{in}						.8		pF
The following specifications a	apply for V _s	= ±15V, 0°C ≤ T _A ≤	+70°C	, unless c	otherwise	noted.			
Input Offset Voltage	Vos			0.25	0.6	l	0.35	1.6	mV
Average Input Offset Voltage Drift					1				1
Without External Trim	TCVos	(Note 2)		0.7	2.0	,	1.2	4.5	IN PC
With External Trim	TCV _{osn}	$R_p = 20k\Omega$ (Note 2)		0.3	1.0		0.4	1.5	
Input Offset Current	los			1.4	5.3		2.0	8.0	nA
Average Input Offset Current Drift	TCIOS	(Note 2)		8	35		12	50	pA/°C
Input Bias Current	Чв			± 1.5	± 5.5		± 2.2	±9.0	nA
Average Input Bias Current Drift	тсі _в	(Note 2)		13	35		18	50	pA/°C
Input Voltage Range	CMVR		± 13.0	± 13.5		± 13.0	± 13.5		v .
Common Mode Rejection Ratio	CMRR	V _{CM} = ± CMVR	103	123	1	97	120		dB
Power Supply Rejection Ratio	PSRR	V _s = ± 3V to ± 18V	90	104		86	100		dB
Large Signal Voltage Gain	A _{vo}	$R_L \ge 2k\Omega$, $V_0 = \pm 10V$	180	450		100	400		V/mV
Maximum Output Voltage Swing	V _{oM}	$R_L \ge 2k\Omega$	± 12.0	± 12.6	T	±11.0	± 12.6		V

NOTE 1: Exclude first hour of operation to allow for stabilization of external circuitry. Parameter is not 100% tested; 90% of all units meet this specification.

NOTE 2: Parameter is not 100% tested; 90% of all units meet these specifications.

MATCHING CHARACTERISTIC







UNTRIMMED OFFSET VOLTAGE MATCH AVOS (mV) (CURVES ARE SYMMETRICAL ABOUT ZERO FOR AVOS <0)



LOW FREQUENCY NOISE TEST CIRCUIT



OP-10 LOW FREQUENCY NOISE

an un man man man

TYPICAL OFFSET VOLTAGE

STABILITY VS TIME

-±16V

DEVICE "A" <u>∽<u>u</u>π⊔!!!!!</u>

DEVICE ""

TIME (MONTHS)

1 IIIII

200 N/cm REFERRED TO INPUT

5mV/cm AT OUTPUT

-

BOV0LTS

ŝ

IN

WITH

Ì

ğ Ē

1sec /cm

V,

26°C



OP-10A -55°C TO +125°C -Vg-±15V

.

ž

VS FREQUENCY







MATCHING CHARACTERISTIC

CHANNEL SEPARATION VS FREQUENCY

140

INPUT WIDEBAND NOISE VS BANDWIDTH (.1Hz TO FREQUENCY INDICATED)



TRIMMED OFFSET VOLTAGE **VS TEMPERATURE**



100

1/2 OP-10

±20

IVE SWING

TYPICAL PERFORMANCE CURVES







OPEN LOOP GAIN VS TEMPERATURE



POWER CONSUMPTION VS POWER SUPPLY



INPUT BIAS CURRENT VS DIFFERENTIAL INPUT VOLTAGE



DUE TO THERMAL SHOCK



APPLICATIONS INFORMATION

TRIPLE OP-AMP INSTRUMENTATION AMPLIFIER



INSTRUMENTATION AMPLIFIERS USING OP 10

Instrumentation Amplifiers with performance surpassing those costing many hundreds of dollars can be easily and compactly built using the OP-10. Typical performance for a 2 and 3-amplifier design are given in the table. The 3-amplifier design, while more complex, has the advantages of convenient overall gain adjustment by trimming a single resistor (R_3) and of wide common-mode voltage handling capability at any overall gain, plus improved gain linearity. Slew rate, small signal bandwidth and full power bandwidth are also superior and may be further improved by choosing a high-speed op-amp such as the OP-01 series for the output op-amp.

INSTRUMENTATION AMPLIFIER 2 OP AMP DESIGN



PRECISION DUAL TRACKING VOLTAGE REFERENCES USING OP-10



CMRR VS FREQUENCY

INSTRUMENTATION AMPLIFIER (3 OP-AMP DESIGN)



TYPICAL PERFORMANCE OF INSTRUMENTATION AMPLIFIERS GAIN = 100

PARAMETER	2 OP AMP DESIGN	3 OP AMP DESIGN
Gain Nonlinearity	.004%	.001% (OP-05) .002% (OP-01)
Initial Input Offset Voltage vs. Temp (amplifier A	70µ∨	75µ∨
nulled with 20K pot) vs. Time	0.3µV/ [°] C 3.5µV/month	0.3µV/°C 3.5µV/month
Input Bias Current vs. Temp.	±1.0nA 10pA/ [°] C	±1.0nA 10pA/ [°] C
Input Offset Current vs. Temp.	0.8nA 12pA/ [°] C	0.8nA 12pA/ [°] C
Input Impedance Differential Common Mode	80G\$2 100G\$2	100GΩ 100GΩ
Input Noise Voltage (.1 to 10Hz)	0.5µV p-p	0.5 <i>µ</i> V p⋅p
Input Noise Current (.1 to 10Hz)	14рА р-р	14рА р-р
Common Mode Rejection	120dB	120dB
Power Supply Rejection	112dB	112dB
Frequency Response Small Signal (- 3dB)	8.0kHz	26kHz (OP-05)
Full Power	3.5kHz	4.3kHz (OP-05) 43kHz (OP-01)
Slew Rate	.25V/µs	0.25 V/μsec (OP-05) 4.0 V/μsec (OP-01)

Precision dual tracking voltage references using a single reference source are easily constructed using OP-10. These references exhibit low noise, excellent stability vs temperature and time and have excellent power supply rejection.

In the circuit shown, R_3 should be adjusted to set I_{REF} to operate V_{REF} at its minimum temperature coefficient current. Proper circuit start-up is assured by R_2 , Z_1 , and D_1 .

$$V_{Z1} \le V_{REF} + 2.0V$$
 $V1 = V_{REF} (1 + \frac{R2}{R1})$
 $I_{REF} = (V1 - V_{REF})/R3$ $V2 = V1 (\frac{-R5}{R4})$

Output Impedance (Δ I_L: I.0mA – 5.0mA)0.25 ·10⁻³ Ω





DUAL MATCHED HIGH PERFORMANCE OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The OP-14 Series of Dual Matched High Performance General Purpose Operational Amplifiers provides significant improvements over industry-standard 1458/1558 types while maintaining pin-for-pin compatibility, ease of application, and low cost. Key specifications, such as V_{OS} , I_{OS} , I_B , CMRR, PSRR, and A_{VO} , are guaranteed over the full operating temperature range. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise." A thermally-symmetrical input stage design provides low TCV_{OS}, TCI_{OS} and insensitivity to output load conditions. The OP-14 Series is ideal for upgrading existing designs where accuracy improvements are required and for eliminating special low drift or low noise selected types. For similar devices with nulling capability, refer to the OP-04 data sheet.

Excellent D.C. Input Specifications

- Matched Vos and CMRR
- Fits Standard 1458/1558 Socket
- Internally Compensated
- Low Noise
- Low Drift
- Low Cost
- 0°/+70°C and -55°/+125°C Models
- Silicon-Nitride Passivation
- Models With MIL-STD-883A Class B Processing Available From Stock



ABSOLUTE MAXIMUM RATINGS			
Supply Voltage Internal Power Dissipation (Note 1) Differential Input Voltage Input Voltage	±22V 500 mW ±30V Supply Voltage	Operating Temperature Range OP-14A, OP-14 OP-14E, OP-14C Note 1: Maximum package po temperature.	-55°C to +125°C 0°C to +70°C wer dissipation vs. ambient
Output Short Circuit Duration Storage Temperature Range Lead Temperature Range (Soldering, 60 sec	Indefinite -65° to +150°C c) 300°C	MAXIMUM AMBIE TEMPERATURI FOR RATING TO-99 (J) 80°C	ENT DERATE ABOVE E MAXIMUM AMBIENT TEMPERATURE 7.1mW/ ^o C

MATCHING CHARACTERISTICS			OP-14A OP-14E			OP-14 OP-14C			
These specifications apply for V _s = ±15V, T _A = 25°C, R _s \leq 100 Ω , unless otherwise noted.									
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage Match	ΔV _{os}		-	0.3	1.0	- ,	1.0	2.0	mV
Common Mode Rejection Ratio Match	∆CMRR	V _{CM} = ± CMVR	94	106	-	94	106	_	dB
These specifications apply for $V_s = \pm 15V$, $-55^{\circ}C \le T_A \le \pm 125^{\circ}C$ for OP-14A and OP-14, $0^{\circ}C \le T_A \le 70^{\circ}C$ for OP-14E and OP-14C, $R_s \le 100\Omega$ unless otherwise noted.									
Input Offset Voltage Match	۵۷ _{os}	· · ·	· · · · -	0.5	1.5	-	1.5	3.0	mV
Common Mode Rejection Ratio Match	ACMRR	V _{CM} = ± CMVR	90	100	-	90	100	-	dB

MATCHING PARAMETER DEFINITIONS

COMMON MODE REJECTION RATIO MATCH (Δ CMRR). The difference between the common-mode rejection ratios (expressed in volt/volt) of side A and side B. Δ CMRR in dB = 20 log₁₀ (Δ CMRR in volt/volt). INPUT OFFSET VOLTAGE MATCH (ΔV_{os}). The difference between the offset voltages of side A and side B; ($V_{OSA}-V_{OSB}$).

OP-14 DEFINITIONS

INPUT OFFSET VOLTAGE (Vos) **AVERAGE OFFSET VOLTAGE DRIFT (TCVos)** The voltage which must be applied between the input terminals to The ratio of the change in the offset voltage to the change in temobtain zero output voltage with no load. perature producing it. INPUT OFFSET CURRENT (Ios) AVERAGE OFFSET CURRENT DRIFT (TCIos) The difference between the currents into the two input terminals The ratio of the change in the offset current to the change in when the output is at zero volts with no load. temperature producing it. INPUT BIAS CURRENT (IB) POWER DISSIPATION (Pd) The average of the currents into the two input terminals when the The total power dissipated in the amplifier with the output at zero output is at zero volts with no load. volts and no load. INPUT VOLTAGE RANGE (CMVR) UNITY GAIN CLOSED LOOP BANDWIDTH (BW) The range of common-mode voltage on the input terminals for The frequency at which the magnitude of the small signal voltage which the common-mode rejection specifications apply. gain of the amplifier, operated closed-loop as a unity-gain follower, COMMON-MODE REJECTION RATIO (CMRR) is 3 dB below unity. INPUT NOISE VOLTAGE (enp-p) The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range. The peak-to-peak noise voltage in a specified frequency band. INPUT NOISE VOLTAGE DENSITY (en) POWER SUPPLY REJECTION RATIO (PSRR) The inverse ratio of the change in input offset voltage to the change The rms noise voltage in a 1 Hz band surrounding a specified value in power supply voltage producing it. of frequency. MAXIMUM OUTPUT VOLTAGE SWING (Vom) INPUT NOISE CURRENT (inp-p) The peak output voltage that can be obtained without clipping. The peak-to-peak noise current in a specified frequency band. LARGE SIGNAL VOLTAGE GAIN (Avo) INPUT NOISE CURRENT DENSITY (in) The ratio of the change in output voltage (over a specified range) to The rms noise current in a 1 Hz band surrounding a specified value the change in input voltage producing it. of frequency.
		OP-14							
ELECTRICAL CHARACTERISTICS (Each Amplif	ier)		OP-14A		t haife	OP-14	, the th	
These specifications for $V_c = \pm 15V$, T	<u>⊿</u> = 25 ^{°°} C, ur	nless otherwise note	d.						
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	Vos	$R_s \le 50 k\Omega$	· · -	0.3	0.75		1.0	2.0	m∨
Input Offset Current	l _{os}		-	0.5	2.0		1.0	5.0	nA
Input Bias Current	ЧB		. – ".	18	50		20	50	nA
Input Resistance-Differential Mode	R _{in}		3.8	7.5	-	2.3	7.0	-	MΩ
Input Voltage Range	CMVR		±12.0	±13.0		±12.0	±13.0		v
Common Mode Rejection Ratio	CMRR	V _{CM} ⁼ ±CMVR R _s ≤ ^{50k Ω}	90	110	-	90	100		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k} \Omega$	90	110	20 20 <u>–</u> 1 ⁰ 21	90	100	- -	dB
Output Voltage Swing	V _{om}	R _L ≥2kΩ	±12.0	±13.0	-	±12.0	±13.0	-	V
Large Signal Voltage Gain	A _{vo}	R _L ≥ 2kΩ V ₀ = ±10V	100	250		50	200	_	V/mV
Power Consumption	P _d	V ₀ = 0V	-	40	60	. –	50	90	mW
Input Noise Voltage	^e np-p	0.1Hz to 10Hz	1. 1.	0.65			0.65	-	μV p-p
		f _o 10Hz		25	. –		25	-	
Input Noise Voltage Density	e _n	f _o – 100Hz		22		<u>,</u> ,	22	-	nV/√Hz
	1	f _o = 1000 Hz		21	. 	- ' ' .	21		
Input Noise Current	ⁱ np-p	0.1 Hz to 10 Hz		12.8	_	· · · ·	12.8	-	рАр-р
	1. A 1.	f _o – 10Hz		1.4	<u> </u>	, - ·	1.4	·	
Input Noise Current Density	'n	f _o ~ 100 Hz f _o = 1000 Hz		0.7 0.4		n T Na ti n	0.7 0.4		pA/√Hz
Slew Rate (Note 1)	SR		0.4	0.6		0.4	0.6	-	V/µs
Large Signal Bandwidth (Note 1)		V ₀ = 20Vp-p	4.0 [.]	8.0	· <u>-</u>	4.0	8.0	-	kHz
Closed Loop Bandwidth (Note 1)	BW	A _{VCL} = +1.0	0.8	1.3	··· - ·	0.8	1.3	-	MHz
Risetime (Note 1)		A _V = +1 V _{IN} = 50mV	_	200	300		200	300	nsec
Overshoot (Note 1)				5	10	-	5	10	%
The following specifications apply for	$V_{s} = \pm 15V,$	$-55^{\circ}C \le T_{A} \le +12$	25°C,un	less othe	rwise no	oted		11.16 1.12	
Input Offset Voltage	V _{os}	$R_{s} \leq 50 k \Omega$	-	0.5	1.5		1.4	3.0	mV
Average Input Offset Voltage Drift (Note 1)	TCV _{os}	$R_{s} \leq 5k\Omega$	-	2.0	8.0	-	4.0	10.0	µV/°C
Input Offset Current	l _{os}			1.0	5.0	· -	2.0	10.0	nA
Average Input Offset Current Drift	TCI _{os}		1 - 1	7.5	75	· · · _ · ·	15	150	рА/°С
Input Bias Current	1 _B		-	30	100	· · · · ·	40	100	nA
Input Voltage Range	CMVR		±12.0	±13.0		±12.0	±13.0		v
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm CMVR$ $R_s \le 50 k\Omega$	84	110		84	100	-	dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20V$ $R_s \le 50 \text{ k}\Omega$	84	110		84	100	-	dB
Large Signal Voltage Gain	A _{vo}	$R_{L} \ge 2k\Omega$ $V_{o} = \pm 10V$	50	100	- -	25	60	-	V/mV
Maximum Output Voltage Swing	V _{om}	$R_{L} \ge 2k\Omega$	±12.0	±13.0	-	±12.0	±13.0		v
Note 1: Parameter is not 100% tested, 90%	of all units me	et these specifications						•	

OP-14											
ELECTRICAL CHARACTERISTICS (Each Amplifi	er)		OP-14E			OP-14C				
These specifications for $V_s = \pm 15V$, $T_A = 25$ °C, unless otherwise noted.											
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units		
Input Offset Voltage	V _{os} .	$R_s \le 50 k\Omega$. –	0.3	0.75	-	1.0	2.0	mV		
Input Offset Current	los		-	0.5	2.0	-,	1.0	5.0	nA		
Input Bias Current	В		-	18	50	-	20	50	nA		
Input Resistance-Differentiel Mode	R _{in}		3.8	7.5		2.3	7.0	-	MΩ		
input Voltage Range	CMVR		±12.0	±13.0		±12.0	±13.0		V		
Common Mode Rejection Ratio	CMRR	V _{CM} = ±CMVR R _s ≤ 50kΩ	90	110	-	90	100	-	dB		
Power Supply Rejection Ratio	PSRR	V _s = ±5 to ±20V R _s ≤ 50kΩ	90	110 [.]	-	90	100		dB		
Output Voltage Swing	V _{om}	$R_{L} \ge 2k\Omega$	±12.0	±13.0	_	±12.0	±13.0		v		
Large Signal Voltage Gain	A _{vo}	$R_L \ge 2k\Omega$ $V_o = \pm 10V$	100	250		50	200	-	V/mV		
Power Consumption	P _d	V ₀ = 0V	-	40	60	-	50	90	mW		
Input Noise Voltage	^e np-p	0.1Hz to 10Hz	-	0.65		-	0.65		μV p-p		
		f _o = 10 Hz	-	25	-	-	25	-			
Input Noise Voltage Density	e _n	f _o = 100 Hz	-	22			22		nV/∖Hz		
		f _o = 1000 Hz		21		-	21	· _			
Input Noise Current	ⁱ np-p	0.1 Hz to 10 Hz	_	12.8	-	_	12.8	-	рАр∙р		
		f _o = 10 Hz	. –	1.4	— ·	-	1.4				
Input Noise Current Density	ⁱ n	f _o = 100 Hz	-	0.7	-	-	0.7		pA/、Hz		
		$f_0 = 1000 \text{ Hz}$	-	0.4	-	-	0.4	-			
Slew Rate (Note 1)	SR		0.4	0.6	-	0.4	0.6	-	V/µs		
Large Signal Bandwidth (Note 1)		V _o = 20Vp-p	4.0	8.0	_	4.0	8.0	-	kHz		
Closed Loop Bandwidth (Note 1)	BW	A _{VCL} = +1.0	0.8	1.3	-	0.8	1.3	-	MHz		
Risetime (Note 1)		A _V = +1 V _{IN} = 50mV		200	300	-	200	300	nsec		
Overshoot (Note 1)			-	5	10		5	10	%		
The following specifications apply for	V, = ±15V, 0	$^{\circ}C \leq T_{A} \leq +70^{\circ}C,$	unless o	otherwise	noted.						
Input Offset Voltage	v _{os}	$R_{s} \leq 50 k\Omega$	-	0.4	1.5		1.2	3.0	mV		
Average Input Offset Voltage Drift (Note 1)	тсv _{os}	$R_{g} \leq 5k\Omega$	-	2.0	8.0	-	4.0	10.0	μV/°C		
Input Offset Current	los			0.7	4.0	 	1.4	10.0	nA		
Average Input Offset Current Drift	TCIos		-	7.5	120	-	15	250	pA/°C		
Input Bias Current	Чв			22	100	-	25	100	nA		
Input Voltage Range	CMVR		±12.0	±13.0	-	±12.0	±13.0	-	V		
Common Mode Rejection Ratio	CMRR	V _{CM} [≟] ±CMVR R _s ≤50kΩ	84	110		84	100	-	dB		
Power Supply Rejection Ratio	PSRR	$V_s = \pm 5 \text{ to } \pm 20 \text{V}$ $R_s \le 50 \text{k}\Omega$	84	110		84	100	1 <u>-</u>	dB		
Large Signal Voltage Gain	A _{vo}	$R_L \ge 2k\Omega$ $V_o = \pm 10V$	50	200	-	25	150		V/mV		
Maximum Output Voltage Swing	Vom	$R_{L} \ge 2k\Omega$	±12.0	±13.0	-	±12.0	±13.0	-	v		
Note 1: Parameter is not 100% tested. 90%	of all units mee	t these specifications.									

6-41



100 lk FREQUENCY (Hz)



OPEN LOOP GAIN VS

UNTRIMMED OFFSET VOLTAGE

0P- 14

20 40 60 TEMPERATURE (*C)

OPEN LOOP GAIN

VS TEMPERATURE

OP- 14

OP- 144

100 120

0P - 14 Vs = ±15V

VS TEMPERATURE

Ve - 15V R_S 50 n

15

12

.00

7AGF

ő

OFF SET

ž

21115

≚ c 50

O 25

300

250

200

150

DPEN 00 50

-60 -40 -20

LOOP GAIN





FREQUENCY (Hz)

CMRR VS FREQUENCY

100k

Vs *±15\

10

P-14A 8

120

110

100

(Bb

MRR

50









PSRR VS FREQUENCY

IOO 1k FREQUENCY (Hz)

T. 25*

120

10

8

SRR

11118

10







TYPICAL PERFORMANCE CURVES (Each Amplifier)



6-43





INSTRUMENTATION OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The SSS725 Series of monolithic Instrumentation Operational Amplifiers is specifically designed for accurate high-gain amplification of low level input signals in the presence of large common mode voltages. Superior DC input characteristics include very low offset voltage and current, extremely high open loop gain, low 1/f and wideband noise and a complete absence of "popcorn" noise. The extremely low offset voltage drift is further improved by an advanced nulling technique that provides optimum TCV_{OS} performance when V_{OS} has been nulled to zero. Very high common mode and power supply rejection enable accurate performance in the presence of large spurious signals.

Flexible external compensation provides wide bandwidth and high slew rate operation in high closed-loop gain applications. The superior long term stability, and compatibility with MIL-STD-883 processing make the SSS725 an excellent choice for high reliability process control and aerospace applications, including strain gauge and thermocouple amplifiers, low noise audio amplifiers and instrumentation amplifiers. The SSS725

FEATURES

	Very High Voltage Gain 1000 kV/V Min
	Low Offset Voltage and Offset Current
	Low Drift vs. Temperature (TCV _{os}) 0.6 μ V/°C Max
	Low Input Voltage and Current Noise
	Low Offset Voltage Drift with Time
	High Common Mode Rejection 120 dB Min
	High Power Supply Rejection 2 μ V/V Max
	Wide Supply Range $\dots \dots \dots \pm 1.5V$ to $\pm 22V$
.	±30V Input Overvoltage Protection
	MIL-STD-883 Processing Available

Series are direct replacements for all 725 types providing superior DC and noise performance plus the unique feature of complete input differential voltage and output short circuit protection. Further improvements in input performance plus complete internal frequency compensation are available: request the OP-05 Instrumentation and OP-07 Ultra-low Offset Voltage Operational Amplifier data sheets.





6-45

and a second second Second second			SSS-725			1		1	
ELECTRICAL CHARACTE	RISTICS			SSS725A			SSS725		
These specifications apply	for V _s =	±15V, T _A = 25°C	, unless othe	rwise noted	1.				
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	Vos	$R_{s}\leqslant$ 20k Ω		0.06	0.1	'	0.2	0.5	mV
Input Offset Current	los			0.3	1.0		0.75	5.0	'nA
Input Bias Current	IB .			30	70		30	80	nA
Input Noise Voltage Density	e _n	f ₀ = 10Hz (Note 1) f ₀ = 100Hz (Note 1) f ₀ = 1000Hz (Note 1)		9.0 8.0 7.0	15.0 9.0 7.5		9.0 8.0 7.0	15.0 9.0 7.5	nV/√Hz
Input Noise Current Density	'n	fo = 10Hz (Note 1) fo = 100Hz (Note 1) fo = 1000Hz (Note 1)		0.5 0.25 0.15	1.2 0.6 0.25		0.5 0.25 0.15	1.2 0.6 0.25	pA/√Hz
Input Resistance	R _{in}		0.8	1.8	· ·	0.7	1.8		мΩ
Large Signal Voltage Gain	A _{vo}	R _L ≥2kΩ V _o =±10V	1,000,000	3,000,000		1,000,000	3,000,000		v/v
Output Voltage Swing	Vom	$R_L ≥ 10kΩ$ $R_L ≥ 2kΩ$ $R_L ≥ 1kΩ$	±12.5 ±12.0 ±11.0	±13.0 ±12.8 ±12.5	* * *	±12.5 ±12.0 ±11.0	±13.0 ±12.8 ±12.5		v v v
Input Voltage Range	CMVR		±13.5	±14.0		±13.5	±14.0		v
Common Mode Rejection Ratio	CMRR	$R_s \leq 20k\Omega$	120	126	·	120	126		dB
Power Supply Rejection Ratio	PSRR	${ m R_s} \leqslant 20 { m k} \Omega$		0.5	2.0		1.0	5.0	μ ν /ν
Power Consumption	Pd			90	120		90	120	mW
Large Signal Voltage Gain	Avo	$R_{L} \ge 500\Omega$ $V_{0}^{=\pm0.5V}$ $V_{s}^{=\pm3V}$	100,000	600,000		100,000	600,000	-	v/v
Power Consumption	Pd	V _s =±3V		4	6	· ·	4	6	mW
The following specification	ns apply f	or V _s = ±15V, -55°	°c ≤ τ _A ≤	+125°C, ur	niess othe	rwise noted	d.		
Input Offset Voltage (Without external trim)	V _{os}	$R_s \leq 20k\Omega$		0.08	0.18		0.3	0.7	mV
Average Input Offset Voltage Drift (without external trim)	тсv _{os}	R_s =50 Ω (Note 2)		0.3	0.8		0.7	2.0	µv/°c
Average Input Offset Voltage Drift (with external trim)	TCV _{osn}	$R_s=50\Omega$ (Note 2)		0.2	0.6		0.28	1.0	<i>μ</i> ν/°c
Input Oifset Current	l _{os}	T _A MAX T _A MIN		0.25 0.8	1.0 4.0		0.6 2.0	4,0 18.0	nA nA
Average Input Offset Current Drift	TCI _{os}			3	20		8	90	pA/ [°] C
Input Bias Current	I _B	т _А МАХ Т _А ́ MIN		22 40	60 120		25 45	· 70 180	nA nA
Common Mode Rejection Ratio	CMRR	$R_s \leq 20k\Omega$	114	124		110	122		dB
Power Supply Rejection Ratio	PSRR	$R_s \leq 20k\Omega$		1.0	5.0		2.0	8.0	μv/v
Large Signal Voltage Gain	Avo	V _o ≡±10V; RL≫2kΩ T _A MAX T _A MIN	1,000,000 700,000	.3,500,000 2,000,000		1,000,000 500,000	3,500,000 1,800,000		v/v
Maximum Output Voltage Swing	Vom	$R_L \ge 2k\Omega$	±12.0	±12.6	·	±12.0	±12.6		v

specifications.

approximately the same temperature. Therefore, the device ambient Note 2: Thermoelectric voltages generated by dissimilar metals at the temperature should not be altered without simultaneously changing the

SSS-725

ELECTRICAL CHARACTERIS					SSS725B				
These specifications apply for	$V_{s} = 15V, T_{A} = 25$	5°C, unless otherwise n	oted.	· · · ·					
Parameter	Symbol	Test Conditions	Min	Тур	'Max	Units			
Input Offset Voltage	V _{os}	${ m R_s} \leqslant 20 { m k} \Omega$		0.3	0.75	mV			
Input Offset Current	I _{OS}		1 	0.75	5.0	nA			
Input Bias Current	IВ			30	80	nA			
Input Noise Voltage Density	e _n	f ₀ = 10Hz (Note 1) f ₀ = 100Hz (Note 1) f ₀ = 1000Hz (Note 1)		9.0 8.0 7.0	15.0 9.0 7.5	nV/√Hz			
Input Noise Current Density	in	fo = 10Hz (Note 1) fo = 100Hz (Note 1) fo = 1000Hz (Note 1)		0.5 0.25 0.15	1.2 0.6 0.25	pA/√Hz			
Input Resistance	R _{in}	-	0.7	1.8		MΩ			
Large Signal Voltage Gain	Avp	$R_L \ge 2k\Omega$ $V_0=\pm 10V$	1,000,000	3,000,000		v/v			
Output Voltage Swing	V _{om}	$\begin{array}{l} R_{L} \geq 10 \mathrm{k}\Omega \\ R_{L} \geq 2 \mathrm{k}\Omega \\ R_{L} \geq 1 \mathrm{k}\Omega \end{array}$	±12.5 ±12.0 ±11.0	±13.0 ±12.8 ±12.5		v v v			
Input Voltage Range	CMVR		±13.5	±14.0		V			
Common Mode Rejection Ratio	CMRR	$R_s \leq 20k\Omega$	110	115		dB			
Power Supply Rejection Ratio	PSRR	$R_s \leq 20k\Omega$		1.0	5.0	μv/v			
Power Consumption	Pd			90	120	mW			
Large Signal Voltage Gain	Avo	$R_{L} \ge 500\Omega$ $V_{o}^{=\pm0.5V}$ $V_{s}^{=\pm3V}$	100,000	600,000		v/v			
Power Consumption	Pd	V _s =±3V		4	6	mW			
The following specifications a	pply for $V_s = \pm 15V$,	$-25^{\circ}C \leq T_{A} \leq +85$	°C, unless ot	herwise noted	l.				
Input Offset Voltage (Without external trim)	V _{os}	${ m R_s} \leqslant 20 { m k} \Omega$		0.4	1.0	mV			
Average Input Offset Voltage Drift (without external trim)	тсv _{оs}	R_s =50 Ω (Note 2)		1.0	2.8 (Note 1)	μv/°c			
Average Input Offset Voltage Drift (with external trim)	TCV _{osn}	${\sf R}_{\sf s}$ =50 Ω (Note 2)		0.3	1.0 (Note 1)	<i>μ</i> v/°c			
Input Offset Current	l _{os}	T _A MAX T _A MIN		0.7 1.3	5.0 14.0	nA nA			
Average Input Offset Current Drift	TCI _{os}		*	6	90 (Note 1)	pA/ [°] C			
Input Bias Current	IB	T _A MAX T _A MIN	$\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}$	30 40	89 150	nA nA			
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 20 k \Omega$	106	113		dB			
Power Supply Rejection Ratio	PSRR	$R_S \leq 20 k \Omega$		2.0	8.0	μνιν			
Large Signal Voltage Gain	Avo	V _o =±10V; R _L ≫2kΩ T _A MAX T _A MIN	1,000,000 500,000	3,500,000 2,300,000		v/v			
Maximum Output Voltage Swing	Vom	$R_1 \ge 2k\Omega$	±12.0	±12.6		v			

specifications.

Note 2: Thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent the realization of the

performance indicated if both sides of the contacts are not kept at approximately the same temperature. Therefore, the device ambient temperature should not be altered without simultaneously changing the contact temperature.

SSS-725

ELECTRICAL CHARACTER	RISTICS		11	SSS725E		SSS725C			
These specifications apply i	for V _s = ±	15V, TA = 25°C, un	less otherwi	se noted		· · ·			No.
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	Vos	$R_s \leq 20k\Omega$		0.2	0.5		0.4	1.3	mV
Input Offset Current	los			0.75	5.0	-	2	13	nA
Input Bias Current	۱ _B			30	80	· · · · ·	40	110	nA
Input Noise Voltage Density	. e _n	f _O = 10Hz (Note 1) f _O = 100Hz (Note 1) f _O = 1000Hz (Note 1)		9.0 8.0 7.0	15.0 9.0 7.5		9.0 8.0 7.0	15.0 9.0 7.5	nV/√Hz
Input Noise Current Density	in	fo = 10Hz (Note 1) fo = 100Hz (Note 1) fo = 1000Hz (Note 1)		0.5 0.25 0.15	1.2 0.6 0.25		0.6 0.3 0.2	1.4 0.7 0.3	pA/√Hz
Input Resistance	R _{in}		0.7	1.8		0.5	1.5		MΩ
Large Signal Voltage Gain	A _{vo}	R _L ≥ 2kΩ Vo ^{⇔±} 10V	1,000,000	3,000,000		500,000	3,000,000		v/v
Output Voltage Swing	V _{om}	$\begin{array}{l} R_{L} \geqslant 10 k \Omega \\ R_{L} \geqslant 2 k \Omega \\ R_{L} \geqslant 1 k \Omega \end{array}$	±12.5 ±12.0 ±11.0	±13.0 ±12.8 ±12.5		±12,0 ±11.5 	±13.0 ±12.8 ±12.0		v v v
Input Voltage Range	CMVR		±13.5	±14.0		±13.5	±14.0		·
Common Mode Rejection Ratio	CMRR	$R_{s} \leq 20k\Omega$	120	126	·	100	115		dB
Power Supply Rejection Ratio	PSRR	$R_s \leq 20k\Omega$	21 111 - - -	1.0	5.0		2.0	10	μν/ν
Power Consumption	Pd			90	120		110	150	mW
Large Signal Voltage Gain	A _{vo}	$\begin{array}{c} R_{L} \geqslant 500\Omega \\ V_{O} \ \pm 0.5V \\ V_{S} \ \pm 3V \end{array}$	100,000	600,000		60,000	600,000		v/v
Power Consumption	Pd	V _s ±3V	·	4	6		4	8	mW
The following specification	ns apply f	or $V_s = \pm 15V, 0^{\circ}C$	≤ T _A ≤ +	70°C, unle	ss otherw	ise noted.			
Input Offset Voltage (Without external trim)	V _{os}	$R_s \leq 20k\Omega$		0.25	0.6		0.5	1.6	mV
Average Input Offset Voltage Drift (without external trim)	TCV _{os}	R _s 50Ω (Note 2)		0.7	2.0 (Note 1)		1.4	4.5 / (Note 1)	μv/°c
Average Input Offset Voltage Drift (with external trim)	TCV _{osn}	R _s 50Ω (Note 2)		0.2	0.6		0.5	1.5 (Note 1)	μv/°c
Input Offset Current	los	T _A MAX T _A MIN		0.65 0.9	5.0 7.0	<u> </u>	2.0 3.0	15 25	nA nA
Average Input Offset Current Drift	тсі _{os}			4	40 (Note 1)		14	150 (Note 1)	pA/°C
Input Bias Current	IВ	T _A MAX T _A MIN		30 35	80 100		35 45	110 180	nA nA
Common Mode Rejection Ratio	CMRR	R _S ≤ 20k\$2	115	118		97	113		dB
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 20kS^{2}$		1.5	7.0		3.0	15	μν/ν
Large Signal Voltage Gain	A _{vo}	V _o ±10V; R _L ≥2kΩ T _A MAX T _A MIN	1,000,000 800,000	3,200,000 2,700,000		400,000 300,000	3.200,000 2,700,000		v/ v
Maximum Output Voltage Swing	Vom	RL≥2kΩ	±12.0	±12.6		±11.0	±12.6		V.

Note 1: Parameter is not 100% tested. 90% of all units meet these specifications.

Note 2: Thermoelectric voltages generated by dissimilar metals at the te contacts to the input terminals can prevent the realization of the

performance indicated if both sides of the contacts are not kept at approximately the same temperature. Therefore, the device ambient temperature should not be altered without simultaneously changing the contact temperature.

SSS-725





TRIMMED OFFSET VOLTAGE DRIFT AS A FUNCTION OF TRIMMING, POTENTIOMETER (Rp) SIZE AND VOS



CMRR VS FREQUENCY



TYPICAL INPUT NOISE VOLTAGE





OFFSET CURRENT VS TEMPERATURE



PSRR VS FREQUENCY (SSS725, SSS725B, SSS725E)



INPUT WIDEBAND NOISE VS BANDWIDTH





OFFSET VOLTAGE DRIFT

WITH TIME

OUTPUT POWER



NOISE FIGURE VS SOURCE RESISTANCE



Note: For further information refer to AN-15, "Minimization of Noise in Operational Amplifier Applications."







COMPENSATED OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The SSS741 Series of Internally Compensated Operational Amplifiers provides significant performance improvement while retaining full pin-for-pin interchangeability with industrystandard general-purpose types. Improved offset voltage, bias current, bandwidth and noise performance enable immediate system performance upgrading without redesign and eliminate costly special selections. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost. The SSS741 Series is ideal for use in summing amplifiers. integrators, active filters and in other circuits where improved dynamic performance and accuracy are required. SSS741's with processing per the requirements of MIL 38510/883 are available. For dual versions, see the SSS747 Series data sheet. For very high performance general purpose operational amplifiers, refer to the OP-02 Series data sheet.

FEATURES

Improved DC Specifications
 Low Input Bias Current. 50 nA Max
 High Large Signal Voltage Gain . . . Up to 100 kV/V
 Internal Frequency Compensation
 Large Common Mode Voltage Range ±12V
 Low Power Consumption 85 mW Max
 Continuous Short Circuit Protection
 MIL-STD-883 Processing Available
 Silicon-Nitride Passivation



ABSOLUTE MAXIMUM RATI	NGS									
Supply Voltage SSS741, SSS741B, SSS741G ±22V NOTES: SSS741C ±18V Note 1: Maximum package power dissipation vs. ambient temperature Internal Power Dissipation (Note 1) 500 mW ±30V Differential Input Voltage ±30V Input Voltage Supply Voltage Output Short Circuit Duration Indefinite Storage Temperature Range -65°C to +150°C Operating Temperature Range -55°C to +125°C SSS741, SSS741G -55°C to +25°C SSS741C 0°C to +70°C Lead Temperature Range (Soldering, 60 sec) 300°C										
ELECTRICAL CHARACTER	ISTICS		SSS	5741	SSS74	41G				
These specifications apply for	$\pm 5V \le V_{s}$ unless othe	$_{ m S} \leq$ ±20V rwise noted	$\pm 5V \le V_S$ unless other	\leq ±15V wise noted						
Parameter	Symbol	Test Conditions	Min	Max	Min	Max	Units			
Input Offset Voltage	VOS	$R_{S} \leq 50 k\Omega$	-	2.0	-	5.0	mV			
Input Offset Current	IOS			5.0	- · ·	25	nA			
Input Bias Current	Ι _Β		-	50	-	100	nA			
Input Resistance	RIN		2.0	- .!	1.0		ΜΩ			
Large Signal Voltage Gain	Avo	$\begin{array}{l} R_L \geq 2k\Omega \; V_S \texttt{=} \pm 15V \\ V_O \texttt{=} \pm 10V \end{array}$	100,000		50,000		V/V			
Output Voltage Swing	∨ом	$V_S = \pm 15V R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$	±12 ±10		±12 ±10	-	v v			
Input Voltage Range	CMVR	V _S = ±15V	±12		±12		v			
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 50 k\Omega$	80		70		dB			
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k\Omega$		100		150	μV/V			
Power Consumption	PD	V _S = ±15V	-	85		85	mW			
The following specifications a $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$	oply for		$\pm 5V \le V$ unless othe	$s \leq \pm 20V$ erwise noted	$\pm 5 V \leq V_S$ unless other	$\leq \pm 15V$ wise noted	±15V e noted			
Input Offset Voltage	vos	$R_{S} \leq 50 k\Omega$		3.0		6.0	mV			
Input Offset Current	los		-	10	-	50	nA			
Input Bias Current	۱ _B			100	_	200	nA			
Large Signal Voltage Gain	Avo	$\begin{array}{l} R_L \geq 2 k \Omega \\ V_S = \pm 15 V \\ V_O = \pm 10 V \end{array}$	50,000	-	25,000	_	v/v			
Output Voltage Swing	∨ом	$\begin{array}{l} R_L \geq 10 k \Omega \\ R_L \geq 2 k \Omega \\ V_S = \pm 15 V \end{array}$	±12 ±10		±12 ±10	-	V V			
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 50 k\Omega$	80	·	70		dB			
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k\Omega$	-	100	-	150	μν/ν			

BALANCING CIRCUIT





ELECTRICAL CHARACTER	ELECTRICAL CHARACTERISTICS				SSS	741C	· .
These specifications apply for	T _A = 25°C		±5V ≤ V unless o spe	$V_{\rm S} \le \pm 20V$ otherwise cified	V _S =	±15V	
Parameter	Symbol	Test Conditions	Min	Max	Min	Max	Units
Input Offset Voltage	v _{os}	$R_{S} \leq 50 k\Omega$	_	3.0	_	6.0	mV
Input Offset Current	IOS			5.0		25	nA
Input Bias Current	IB		-	50		100	nA
Input Resistance	R _{IN}		2.0	-	1.0	_	MΩ
Large Signal Voltage Gain	Avo	$ \begin{array}{l} R_L \geq 2 k \Omega \; V_S = \pm 15 V \\ V_O = \pm 10 V \end{array} $	50,000	_	25,000	-	V/V
Output Voltage Swing	∨ом	$V_S = \pm 15V R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$	±12 ±10		±12 ±10		v v
Input Voltage Range	CMVR	V _S = ±15V	±12	-	±12	_	V
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 50 k \Omega$	80	-	70	. –	dB
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k\Omega$	-	100	-	150	μV/V
Power Consumption	PD	V _S = ±15V	-	85	-	85	mW
The following specifications a $-25^{\circ}C \le T_{A} \le +85^{\circ}C - SSS7$ $0^{\circ}C \le T_{A} \le +70^{\circ}C - SSS74$	pply for '41B 1C		±5V ≤ V unless spe	$V_{\rm S} \le \pm 20V$ otherwise cified	V _S = ±15V		
Input Offset Voltage	v _{os}	$R_{S} \leq 50 k \Omega$		4.0	_	7.5	mV
Input Offset Current	los		-	10	$r = \frac{1}{\sqrt{2\pi^2}}$	50	nA
Input Bias Current	IВ	. :	-	100	-	200	nA
Large Signal Voltage Gain	Avo	$R_{L} \ge 2k\Omega$ $V_{S} = \pm 15V$ $V_{O} = \pm 10V$	25,000	_	15,000	_	v/v
Output Voltage Swing	Vом	$V_S = \pm 15V R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$	±12 ±10	· –	±12 ±10	-	v v
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 50 k\Omega$	80	. – "	-	-	dB
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k \Omega$	-	100		_	μV/V





DUAL COMPENSATED OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The SSS747 Series of Internally Compensated Dual Operational Amplifiers provides significant performance improvements while retaining full pin-for-pin interchangeability with industrystandard general-purpose types. Improved offset voltages, bias current, bandwidth and noise performance enable immediate system performance upgrading without redesign and eliminate costly special selections. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost. The SSS747 is ideal for use in summing amplifiers, integrators, active filters and in other circuits where improved performance and accuracy are required. For very high performance dual operational amplifiers with the same pinout as SSS747, see the OP-04 data sheet.

- Improved D.C. Specifications
- Low Input Bias Current
- High Large Signal Voltage Gain
- Internal Frequency Compensation
- Large Common Mode Voltage Range
- Low Power Consumption
- Continuous Short Circuit Protection
- MIL-STD-883A Processing Available
- Silicon-Nitride Passivation



Supply Voltage	±22V	NOTES:
Internal Power Dissipation (Note 1) Differential Input Voltage	500 mW ±30V	Note 1: Maximum package power dissipation vs. amb- ient temperature.
Input Voltage Output Short Circuit Duration Storage Temperature Range	Supply Voltage Indefinite -65° to 150°C	MAXIMUM AMBIENT DERATE ABOVE TEMPERATURE MAXIMUM AMBIENT PACKAGE TYPE FOR RATING TEMPERATURE DUAL-IN-LINE (Y) 100°C 10.0mW/°C
Operating Temperature Range SSS747, SSS747G SSS747B SSS747C	-55°C to +125°C -25°C to +85°C 0°C to +70°C	TO-100 (K) 80°C 7.1mW/°C 14-LEAD FLATPACK (M) 62°C 5.7mW/°C

ELECTRICAL CHARACTERISTICS (Each Amplifier)			SSS7	SSS747 SSS747G			
These specifications apply for	T _A = 25°C.		$\pm 5 V \leq V_S$ unless other	$\pm V_{S} \le \pm 20V$ $\pm 5V \le V_{S} \le \pm 15V$ otherwise noted unless otherwise noted			
Parameter	Symbol	Test Conditions	Min	Max	Min	Max	Units
Input Offset Voltage	V _{OS}	$R_{S} \leq 50 k_{\Omega}$	-	2.0	_	5.0	mV
Input Offset Current	los		-	5.0		25	,nA
Input Bias Current	۱ _B		-	50	-	100	nA
Input Resistance	RIN		2.0	-	1.0	-	MΩ
Large Signal Voltage Gain	Avo	$ \begin{array}{l} R_L \geq 2 k \Omega \ V_S \texttt{=} \pm 15 V \\ V_O \texttt{=} \pm 10 V \end{array} $	100,000		50,000	-	V/V
Output Voltage Swing	√ом	$V_S = \pm 15V R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$	±12 ±10		±12 ±10		> >
Input Voltage Range	CMVR	V _S = ±15V	±12		±12	-	v
Common Mode Rejection Ratio	CMRR	$R_S \le 50 k\Omega$	80	-	70	_	dB
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k\Omega$	-	100	. –	150	μV/V
Power Consumption	P _D	V _S = ±15V	_	85	-	85	mW
Channel Separation	CS		100	-	80	— .	dB
The following specifications a	oply for -55	$^{\circ}C \leq T_{A} \leq +125^{\circ}C.$	$\begin{array}{c} \pm 5 V \leq V_S \leq \pm 20 V \\ \text{unless otherwise noted} \\ \end{array} \begin{array}{c} \pm 5 V \leq V_S \leq \pm 15 V \\ \text{unless otherwise noted} \end{array}$				
Input Offset Voltage	Vos	$R_{S} \leq 50 k\Omega$. –	3.0	— .	6.0	mV
Input Offset Current	los	5	_	10		50	nA
Input Bias Current	IB.		_	100		200	nA
Large Signal Voltage Gain	Avo	$\begin{array}{c} R_L \geq 2k\Omega\\ V_S = \pm 15V\\ V_O = \pm 10V \end{array}$	50,000	-	25,000	_	V/V
Output Voltage Swing	VOM	$\begin{array}{c} R_L \geq 10 \mathrm{k}\Omega \\ R_L \geq 2 \mathrm{k}\Omega \\ V_S = \pm 15 \mathrm{V} \end{array}$	±12 ±10	-	±12 ±10	_	v v
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 50 k\Omega$	80	-	70		dB
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k \Omega$	_	100		150	μV/V



ELECTRICAL CHARACTERI Each Amplifier	ELECTRICAL CHARACTERISTICS Each Amplifier					SSS747C		
These specifications apply for	Γ _Α = 25°C		±5V ≤ V _S unless ot speci	\leq ±20V herwise fied	±5V ≤ V _S unless ot speci			
Parameter	Symbol	Test Conditions	Min	Max	Min	Max	Units	
Input Offset Voltage	V _{OS}	$R_{S} \leq 50 k \Omega$	_	3.0	. – ".	5.0	mV	
Input Offset Current	los		-	5.0	-	25	пА	
Input Bias Current	۱ _B		-	50	-	100	rıA	
Input Resistance	RIN	e de la composition d	2.0		1.0	-	MΩ	
Large Signal Voltage Gain	Avo	$ \begin{array}{l} R_L \geq 2 k \Omega \; V_S = \pm 15 V \\ V_O = \pm 10 V \end{array} $	50,000		50,000		V/V	
Output Voltage Swing	Vом	$ \begin{array}{l} V_{S} \texttt{=} \pm 15V \; R_{L} \geq 10 k \Omega \\ R_{L} \geq 2 k \Omega \end{array} $	±12 ±10		±12 ±10	_	v v	
Input Voltage Range	CMVR	V _S = ±15V	±12	$= \frac{1}{2} \sum_{i=1}^{n-1} \sum_{j=1}^{n-1} \sum_{i=1}^{n-1} \sum_{i$	±12	_	V	
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 50 k\Omega$	80		70	-	dB	
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k \Omega$		100		150	μV/V	
Power Consumption	PD	V _S = ±15V	-	85		85	mW	
Clannel Separation	CS		100	<u> </u>	80		dB	
The following specifications ap $-25^{\circ}C \le T_A \le +85^{\circ}C - SSS74$ $0^{\circ}C \le T_A \le +70^{\circ}C - SSS7476$	ply for 17B C/SSS1458		±5V ≤ V _S unless c speci	$\leq \pm 20V$ otherwise fied	±5V ≤ Vs unless of spec	$s \leq \pm 15V$ therwise ified		
Input Offset Voltage	v _{os}	$R_{S} \leq 50 k\Omega$		4.0	_	6.0	mV	
Input Offset Current	IOS			10		50	nA	
Input Bias Current	۱ _B			100	-	200	nA	
Large Signal Voltage Gain	Avo	$R_{L} \ge 2k\Omega$ $V_{S} = \pm 15V$ $V_{O} = \pm 10V$	25,000		25,000		V/V	
Output Voltage Swing	∨ом	$ \begin{array}{l} V_{S} = \pm 15 V \ R_{L} \geq 10 k \Omega \\ R_{L} \geq 2 k \Omega \end{array} $	±12 ±10	·	±12 ±10	-	V V	
Common Mode Rejection Ratio	CMRR	$R_S \le 50 k \Omega$	80	-	70	-	dB	
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k \Omega$	-	100	-	150	μV/V	



SSS1458/1558

DUAL COMPENSATED OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The SSS1458/1558 Series of Internally Compensated Dual Operational Amplifiers provides significant performance improvements while retaining full pin-for-pin interchangeability with industry-standard types. Improved offset voltages, bias current, bandwidth and noise performance enable immediate system performance upgrading without redesign and eliminate costly special selections. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost. The SSS1458/1558 is ideal for use in summing amplifiers, integrators, active filters and in other circuits where improved performance and accuracy are required. For very high performance dual operational amplifiers with the same pinout as SSS1458/1558, see the OP-14 data sheet.

Improved D.C. Specifications
Low Input Bias Current
High Large Signal Voltage Gain
Internal Frequency Compensation
Large Common Mode Voltage Range \ldots .>±12V
Low Power Consumption
Continuous Short Circuit Protection
MIL-STD-883A Processing Available
Silicon-Nitride Passivation Low Noise



ABSOLUTE MAXIMUM RATINGS	
Supply Voltage ±22V	Lead Temperature Bange (Soldering, 60 sec) 300°C
Internal Power Dissipation (Note) 500 mW	Operating Temperature Range
Differential Input Voltage ±30V	SSS1558 -55°C to +125°C
Output Short Circuit Duration Indefinite	NOTE: Denote at 7.1 mW/ $^{\circ}$ C above 80 $^{\circ}$ C
Storage Temperature Range -05 to +150 C	NOTE: Defate at 7.1 mwy C above 80 C.

ELECTRICAL CHARACTERISTICS (Each Amplifier)				1558	SSS1		
These specifications apply for T_{A}	= 25°C and	$\pm 5V \leq V_{s} \leq \pm 15V$ unle	ss otherwise	noted.			t.
Parameter	Symbol	Test Conditions	Min	Max	Min	Max	Units
Input Offset Voltage	v _{os}	$R_{S} \leq 50 k\Omega$	-	5.0	-	5.0	mV
Input Offset Current	los			25		25	nA
Input Bias Current	۱ _B			100		100	os nA so
Input Resistance	R _{IN}		1.0		1.0	-	MΩ
Large Signal Voltage Gain	Avo	$\begin{array}{l} R_L \geq 2 k \Omega \; V_S = \pm 15 V \\ V_O = \pm 10 V \end{array}$	50,000	····-	50,000	-	V/V
Output Voltage Swing	V _{OM}	$V_S = \pm 15V R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$	±12 ±10	-	±12 ±10	-	v v
Input Voltage Range	CMVR	V _S = ±15V	±12	.	±12		v
Common Mode Rejection Ratio	CMRR	$R_{S} \leq 50 k\Omega$	70	-	70		dB
Power Supply Rejection Ratio	PSRR	$R_S \le 50 k \Omega$	-	150		150	μV/V
Power Consumption	PD	V _S = ±15V		85	-	85	mW
Channel Separation	CS		80	-	80	-	dB
The following specifications appl $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$ for SSS1458	y for ±5V ≤ unless other	$V_s \le \pm 15V$, $-55^{\circ}C \le T$ wise noted.	_A ≤ +125°C	for SSS155	8, and		
Input Offset Voltage	Vos	$R_{S} \leq 50 k\Omega$	-	6.0	-	6.0	mV
Input Offset Current	los		-	50	-	50	nA
Input Bias Current	IВ		-	200		200	nA
Large Signal Voltage Gain	Avo	$R_{L} \ge 2k\Omega$ $V_{S} = \pm 15V$ $V_{O} = \pm 10V$	25,000	-	25,000	-	V/V
Output Voltage Swing	∨ом	$V_S = \pm 15V R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$	±12 ±10	_	±12 ±10	-	V V
Common Mode Rejection Ratio	CMRR	$R_S \le 50k\Omega$	70	- 1	70	—	dB
Power Supply Rejection Ratio	PSRR	$R_{S} \leq 50 k \Omega$	-	150	-	150	μV/V



LOW INPUT CURRENT OPERATIONAL AMPLIFIER PM108A / PM208A / PM308A / PM108 / PM208 / PM308

GENERAL DESCRIPTION

The PM108A Series of precision monolithic operational amplifiers features extremely low input offset and bias currents. Although directly interchangeable with industrystandard types, Precision Monolithics' advanced processing technique provides a significant improvement in input noise voltage. Low supply current drain over a wide power supply range makes the PM108A attractive in battery operated and other low power applications. Low offset current and low bias current provide excellent performance in high impedance circuits such as long period integrators, sample-and-holds, and with piezoelectric and capacitive transducers.

Low Offset Current
Low Bias Current 2.0nA Max
Low Power Consumption 18mW Max @ ±15V
Low Offset Voltage Drift $5.0\mu V/^{\circ} C Max$
High Common Mode Input Range ±13.5V Min
MIL-STD-883 Processing Available
Silicon-Nitride Passivation





PRELIMINARY		PM-108A							
ABSOLUTE MAXIMUM RATIN	GS		1					te de la	n na stand te
Supply Voltage PM108A, 108, 208A, 208 PM308A, 308 Internal Power Dissipation (N Differential Input Current (No Input Voltage (Note 3) Output Short Circuit Duration	ote 1) ote 2) n	Ope ±20V F ±18V F 500mW F ±10mA Stor ±15V Lea Indefinite (rating Tr M108A, M208A, M308A, rage Tem d Tempe Solderin	emperatu PM108 PM208 PM308 sperature rature R g, 60 sec	ure Ran Range ange)	ge	-5 - -6	5°C to 25°C t 0°C t 55°C to	+125°C o +85°C o +70°C +150°C 300°C
ELECTRICAL CHARACTERI	STICS		PN PN	/108A		PI	M108		х
These specifications apply for ± 5	$5V \leq V_{s} \leq \pm 20$	V and $T_A = 25^{\circ}C$ unless of	herwise r	noted.					L
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	V _{os}		-	0.3	0.5	-	0.7	2.0	mV
Input Offset Current	los		-	0.05	0.2	-	0.05	0.2	nA
Input Bias Current	۱ _В			0.8	2.0		0.8	2.0	nA
Input Resistance	R _{in}		30	70	-	30	70	·	мΩ
Large Signal Voltage Gain	A _{vo}	$V_{s}^{\pm 15V, V_{out}^{\pm \pm 10V, R_{out}^{\pm + 1$	80	300	-	50	300	-	V/mV
Supply Current	I _s	$I_{out} = 0, V_{out} = 0$	-	0.3	0.6	. –	0.3	0.6	mA
The following specifications apply PM208 and PM208A, unless other	for ±5V≤VS≤± wise noted.	20V, –55°C ≤ T _A ≤ +125°C	for PM1(D8 and PM	1108A, -	-25°C < ⁻	Γ _Α ≤+85°	C for	
Input Offset Voltage	V _{os}		-	0.4	1.0		1.0	3.0	mV
Average Input Offset Voltage Drift	TCV _{os}		-	1.0	5.0	·	3.0	15	μv/°c
Input Offset Current	l _{os}		-	0.1	0.4		0.1	0.4	nA
Average Input Offset Current Drift	TCI _{os}		an - an	0.5	2.5	-	0.5	2.5	pA/ [°] C
Input Bias Current	В		-	1.0	3.0		1.0	3.0	nA
Large Signal Voltage Gain	A _{vo}	$V_s = \pm 15V, V_{out} = \pm 10V$ $R_L \ge 10k\Omega$	40	200	-	25	200	-	V/mV
Output Voltage Swing	V _{oM}	$V_s = \pm 15V, R_L = 10k\Omega$	±13	±14	-	±13	±14	-	V
Input Voltage Range	CMVR	V _s =±15V	±13.5		-	±13.5	, -, [,] ,	·	, V

 $V_{out} = 0, T_A = MAX$

96

96

-

110

110

0.15

-

0.4

85

80

_

100

96

0.15

_

0.4

dB

dB

mΑ

CMRR

PSRR

۱_s

Common Mode Rejection Ratio

Supply Voltage Rejection Ratio

Supply Current

ABSOLUTE MAXIMUM RATINGS

NOTE 1: Maximum package power dissipation vs. ambient temperature:

•••	Maximum Ambient Temperature	Derate Above Maximum Ambient
Package Tupe	for Bating	Tomporatura
rackage type	for nating	remperature
TO-99 (J)	80°C	7.1 mW/°C
Dual-in-Line (Y)	100°C	10.0 mW/°C
Flat Pack (L)	62°C	5.7 mW/°C

NOTE 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is provided.

NOTE 3: For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.

ELECTRICAL CHARACTERISTICS PM308A PM308												
These specifications apply for ± 5 V	These specifications apply for $\pm 5V \le V_S \le \pm 15V$ and $T_A = 25^{\circ}C$ unless otherwise noted.											
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Units			
Input Offset Voltage	V _{os}		-	0.3	0.5	. · · ·	2.0	7.5	mV			
Input Offset Current	l _{os}		-	0.2	1.0	-	0.2	1.0	nA			
Input Bias Current	۱ _B		_	1.5	7.0	1	1.5	7.0	nA			
Input Resistance	R _{in}		10	40	-	10	40	. –	mΩ			
Large Signal Voltage Gain	A _{vo}	$V_s = \pm 15V, V_{out} = \pm 10V$ $R_L \ge 10k\Omega$	80	300	-	25	300	-	V/mV			
Supply Current	I _s	I _{out} = 0, V _{out} = 0	-	0.3	0.8	-	0.3	0.8	mA			
The following specifications apply	for ±5∨ ≤ V _s	$\leq \pm 15V$ and $0^{\circ}C \leq T_{A} \leq +70^{\circ}$	C unless	s otherwis	e noted.		T					
Input Offset Voltage	V _{os}		-	0.4	0.73	-	3.0	10.0	mV			
Average Input Offset Voltage Drift	TCV _{os}		-	1.0	5.0	- 1	6.0	30	μv/°c			
Input Offset Current	los		-	0.3	1.5	-	0.3	1.5	nA			
Average Input Offset Current Drift	TCI			2.0	10	-	2.0	10	pA/ [°] C			
Input Bias Current	I _В		-	2.0	10	-	2.0	10	nA			
Large Signal Voltage Gain	A _{vo}	$V_s = \pm 15V, V_{out} = \pm 10V, R_L \ge 10k\Omega$	60	200	-	15	100		V/mV			
Output Voltage Swing	∨ _{oM}	$V_s = \pm 15V, R_L = 10k\Omega$	±13	±14	-	±13	±14	-	V			
Input Voltage Range	CMVR	V _s = ±15∨	±14	-	_	±14	-	-	v			
Common Mode Rejection Ratio	CMRR		96	110	1	80	100	-	dB			
Supply Voltage Rejection Ratio	PSRR		96	110	-	80	96	-	dB			
Supply Current	I _s	V _{out} = 0, T _A = MAX		0.23	-	- "	0.23		mA			





INSTRUMENTATION OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The PM725 Series of monolithic Instrumentation Operational Amplifiers provides industry-standard 725 specifications. In addition, Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost. For improved specifications, see the SSS725 Series data sheet. For devices with internal frequency compensation request the OP-05 Instrumentation and OP-07 Ultra-low Offset Voltage Operational Amplifier data sheets.

- Extremely High Voltage Gain 3MV/V Typ
- Low Offset Voltage and Offset Current
- Low Drift with Temperature
- Low Input Voltage And Current Noise
- High Power Supply Rejection 10μν/ν max
- Silicon-Nitride Passivation
- Differential Input Overvoltage Protection





PM-725

LECTRICAL CHARACTERISTICS			PM725						
These specifications apply for $V_s = \pm$	15V, T _A =	= 25°C, unless otherwise no	ted.				A		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage (Without external trim)	Vos	R _S ≤ 10 kΩ		0.5	1.0		0.5	2.5	mV
Input Offset Current	los			2.0	20		2.0	35	nA
Input Bias Current	۱ _B			42	100		42	125	nA
in and in the second		f _o = 10 Hz		15			15		nV/ √Hz
Input Noise Voltage	en	f _o = 100 Hz		9.0			9.0		nV/ √Hz
		f _o = 1 kHz		8.0			8.0		nV/√Hz
		f _o = 10 Hz		1.0			1.0		pA/ √Hz
Input Noise Current	in	f _o = 100 Hz		0.3			0.3		pA/√Hz
		f _o = 1 kHz		0.15			0.15		pA/ √Hz
Input Resistance	Rin			1.5			1.5	-	MΩ
Input Voltage Range	*CMVR		±13.5	±14		±13.5	±14		v
Large Signal Voltage Gain	Avo	$R_L \ge 2 k\Omega$, $V_0 = \pm 10 V$	1,000,000	3,000,000		250,000	3,000,000		V/V
Common Mode Rejection Ratio	CMRR	R _S ≤ 10 kΩ	110	120		94	120		dB
Power Supply Rejection Ratio	PSRR	R _S ≤ 10 kΩ		2.0	10		2.0	35	μV/V
		R _L ≥ 10 kΩ	±12	±13.5		±12	±13.5		v
Output Voltage Swing	Vom	R _L ≥2kΩ	±10	±13.5		±10	±13.5		v
Output Resistance	Ro			150			150		Ω
Power Consumption	Pd			80	105		80	150	mW
The following specifications apply for	l V _s = ±15V	L	or PM725, 0°	'C ≼ T _A ≼ +	70° C	for PM725	C, unless ot	herwi	se noted.
Input Offset Voltage (Without external trim)	Vos	R _S ≤ 10 kΩ			1.5		-	3.5	mV
Average Input Offset Voltage Drift (Without external trim)	тсv _{os}	R _S = 50Ω		2.0	5.0		2.0		µV/°C
Average Input Offset Voltage Drift (With external trim)	TCV _{osn}	R _S = 50Ω		0.6			0.6		μV/°C
In put Offert Current		T _A = MAX		1.2	20		1.2	35	nA
Input Offset Current	los	T _A = MIN		7.5	40		4.0	50	nA
Average Input Offset Current Drift	TCIos			35	150		10		pA/°C
La ant Bine Courset		T _A = MAX		20	100			125	nA
Input Blas Current	'В	T _A = MIN		80	200			250	nA
		$R_L \ge 2 k\Omega, T_A = MAX$	1,000,000			125,000			V/V
Large Signal Voltage Gain	Avo	$R_L \ge 2 k\Omega, T_A = MIN$	250,000			125,000	14. 1		V/V
Common Mode Rejection Ratio	CMRR	R _S ≤ 10 kΩ	100				115		dB
Power Supply Rejection Ratio	PSRR	R _S ≤ 10 kΩ			20	· .	20		μV/V
Output Voltage Swing	Vom	R _L ≥2kΩ	±10			±10	1		V





COMPENSATED OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The PM741 Series of Internally Compensated Operational Amplifiers provides industry-standard 741 specifications. In addition, Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost. For improved specifications, see the SSS741 Series data sheet. For very high performance general purpose op amps, refer to the OP-02 Series data sheet.

FEATURES

- Industry Standard 741 Specifications
- Internal Frequency Compensation
- Continuous Short Circuit Protection
- MIL-STD-883 Processing Available
- Silicon-Nitride Passivation
- Low Noise



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
PM741	±22V
PM741C	±18V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30V
Input Voltage	Supply Voltage
Output Short Circuit Duration	Indefinite
Storage Temperature Range	–65°C to +150°C
Lead Temperature Range (Soldering,	60 sec) 300°C

Operating Tempera	ture Bange	
PM741		–55°C to +125°C
PM741C		0°C to +85°C
Note 1. Maximum temperature	package power diss e.	ipation vs ambient
N N	AXIMUM AMBIENT	DERATE ABOVE
	TEMPERATURE	MAXIMUM AMBIENT
PACKAGE TYPE	FOR RATING	TEMPERATURE
TO-99 (J)	80°C	7.1mW/°C
DUAL-IN-LINE (Y)	100 [°] C	10.0mW/ [°] C

		PM-741						
LECTRICAL CHARACTERIST	ECTRICAL CHARACTERISTICS							
These specifications apply for $T_A = 25^{\circ}C$, $V_S = \pm 15V$, unless otherwise specified.			PM	1741	PM7			
Parameter	Symbol Test Conditions		Min	Max	Max Min		Units	
Input Offset Voltage	V _{OS}	$R_S \le 10 k\Omega$		5.0		6.0	mV	
Input Offset Current	los		-	200		200	nA	
Input Bias Current	۱ _B		-	500	-	500	nA	
Input Resistance	R _{IN}		0.3	-	0.3	-	MΩ	
Large Signal Voltage Gain	Avo	R _L ≥ 2kΩ V _O = ±10V ΄	50,000	-	25,000	-	V/V	
Supply Current	۱ _S			2.8	-	2.8	mA	
The following specifications a PM741 and $0^{\circ}C \leqslant T_{A} \leqslant +85^{\circ}$	pply for –55°(C – PM741C.	$C \leq T_A \leq +125^{\circ}C -$	V _S = ±15V		V _S = ±15V			
Input Offset Voltage	v _{os}	R _S ≤ 10kΩ	-	6.0	· _ ··	7.5	mV	
Input Offset Current	IOS			500		300	nA	
Input Bias Current	۱ _B			1.5	1 <u>-</u> 1 1	0.8	μA	
Large Signal Voltage Gain	Avo	R _L ≥ 2kΩ V _O = ±10V	25,000	-	15,000	-	V/V	
Output Voltage Swing	V _{OM}	R _L ≥ 10kΩ R _L ≥ 2kΩ	±12 ±10	-	±12 ±10		v v	
Input Voltage Range	CMVR		±12	-	±12	-	. V	
Common Mode Rejection Ratio	CMRR	R _S ≤ 10kΩ	70	-	70	-	dB	
Power Supply Rejection Ratio	PSRR	R _S ≤ 10kΩ	77	-	77		dB	





DUAL COMPENSATED OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The PM747 Series of Internally Compensated Dual Operational Amplifiers provides industry-standard 747 specifications. In addition, Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost. For improved specifications, see the SSS747 Series data sheet. For very high performance dual op amps, refer to the OP-10 Dual Matched Instrumentation Operational Amplifier data sheet.

FEATURES

- Dual PM 741 Internally Compensated Operational Amplifier
- Internal Frequency Compensation
- Continuous Short Circuit Protection
- MIL-STD-883 Processing Available
- Silicon-Nitride Passivation
- Low Noise



ABSOLUTE MAXIMUM RATINGS **BALANCING CIRCUIT** Storage Temperature Range -65° to 150°C Supply Voltage ±22V PM747 Lead Temperature Range PM747C ±18V (Soldering, 60 sec) 300° C Internal Power Dissipation **Operating Temperature Range** (See note) PM747 -55°C to +125°C в 10 Metal Can (K) package 500mW PM747C 0°C to +70°C DIP (Y) Package 670mW 10KΩ 1**0K**Ω ±30 V NOTE: For the TO-100(K) package derate Differential Input Voltage Input Voltage Supply Voltage at 7.1mW/°C above 80°C; for the **Output Short Circuit** DIP(Y) package derate at 10.0mW/ Indefinite Ò Ô Duration °C above 100°C. DIP PACKAGE PINOUT

ach Amplifier					PM/4/					
These specification unless otherwise no	s apply for T _A = ited.	25°C, V _s =	±15V,		• .	**	7			
Paramet	er	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltag	je	vos	R _S ≤ 10 kΩ		1.0	5.0	_	1.0	6.0	mV
Input Offset Currer	nt	los		-	20	200	-	20	200	nA
Input Bias Current		IВ		-	80	500	-	80	500	nA
Input Resistance		RIN		0.3	2.0	-	0.3	2.0	-	MΩ
Input Capacitance		CIN		-	1.4	-	-	1.4	-	рF
Offset Voltage Adju	ustment Range		the Arrest of th	-	±15	-	-	±15	-	mV
Large Signal Voltag	e Gain	Avo	$R_L \ge 2 k\Omega$, $V_O = \pm 10 V$	50	200	-	25	200	-	V/mV
Output Resistance	••••••••••••••••••••••••••••••••••••••	Ro			75		-	75	-	Ω
Output Short Circu	it Current	ISC		-	25		-	25	-	mA
Supply Current		Isy		-	1.7	2.8	-	1.7	2.8	mA
Power Consumption	n	PD	Vs = ±15 V	-	50	85		50	85	mW
Transient Response	Risetime		$V_{IN} = 20 \text{mV}, \text{R}_{L} = 2 \text{k}\Omega$	-	0.3	-		0.3	-	μsec
(Unity Gain)	Overshoot		C _I ≤ 100 pF		5.0			5.0	-	%
Slew Rate			⁻ R _L ≤ 2 kΩ		0.7	-		0.7	-	V/µsec
Channel Separation		CS			120		-	120	-	dB
The following speci ≤ +125°C for PM7 otherwise noted.	fications apply f 47, 0°C ≤ T _A ≤	or V _s = ±15 +70°C for P	V, –55°C ≤ T _A M747C, unless							
Input Offset Voltag	je	vos	R _S < 10 kΩ	127	1.0	6.0	-	- 1.0	7.5	mV
Input Offset Curren	ht	los	T _A = MAX		7.0	200	-	7.0	200	nA
input Office Ourier	N	.03	T _A = MIN	-	85	500	-	30	300	nA
Input Bias Current		IB	T _A = MAX T _A = MIN	-	0.03	0.5	-	0.03	0.5	μA μA
Input Voltage Bang	16	CMVB		±12	±13	_	±12	±13	_	V
Common Mode Rei	ection Ratio	CMRR	Rs ≤ 10 kΩ	70	90	·	70	90	-	dB
Power Supply Reie	ction Ratio	PSRR	Rs ≤ 10 kΩ	· _	30	150		30	150	μV/V
Large Signal Voltag	e Gain	Avo	$R_1 \ge 2 k\Omega, V_0 = \pm 10 V$	25			15			V/mV
			 R ₁ ≥ 10 kΩ	±12	±14	_	±12	±14		V
Output Voltage Sw	ing	Vом	$R_L \ge 2 k\Omega$	±10	±13		±10	±13	- 1	v
Supply Current		lev	T _A = MAX	-	1.5	2.5	-	1.5	2.5	mA
		1 '01	T MINI	1	20	1 22	1 · · · · ·	1 20	1 22	4
				-	2.0	3.3	_	2.0	3.3	mA
Power Consumptio		PD	$T_A = MAX$		45	75	-	45	3.3 75	mA mW

.

PM-747

PM-1458/1558

GENERAL DESCRIPTION

The PM1558 Series of Internally Compensated Dual Operational Amplifiers provides industry-standard 1558 specifications and pin-for-pin compatibility. In addition, Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process eliminates "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost. For improved specifications, refer to the SSS747/1558 Dual Internally Compensated Operational Amplifier data sheet. For precision dual op amps, refer to the OP-10 Dual Matched Instrumentation Operational Amplifier data sheet.

- Dual PM 741 Internally Compensated Operational Amplifier
- Internal Frequency Compensation
- Low Power Consumption
- Continuous Short Circuit Protection
- MIL-STD-883 Processing Available
- Silicon-Nitride Passivation



Supply Voltage		Operating Temperature Range	
PM1558	±22V		
PM1458	±18V	PM1558	55°C to +125°C
Internal Power Dissipation		PM1458	0° C to +70° C
(See note)	500 mW		
Differential Input Voltage	±30V		
Input Voltage	Supply Voltage		
Output Short Circuit			
Duration	Indefinite	For the TO-99(J) package der	rate at 7.1 mW/°C above 80°C.
Storage Temperature			
Range	-65° to 150°C		
Lead Temperature Range			
(Soldering, 60 sec)	300° C		

PM-1458/1558

ELECTRICAL CHARACTERIS Each Amplifier		ананананананананананананананананананан							
These specifications apply for $T_A = 25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.			PM1558			PM1458			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	Vos	R _S < 10kΩ	-	1.0	5.0	-	2.0	6.0	mV
Input Offset Current	IOS	1	-	0.03	0.2	-	0.03	0.2	μA
Input Bias Current	IB		-	0.2	0.5	-	0.2	0.5	μA
Input Resistance	R _{IN}		0.3	2.0	-	0.3	2.0	-	MΩ
Large Signal Voltage Gain	Avo	$R_L \ge 2K\Omega, V_0 = \pm 10V$	50	200	-	20	100	-	V/mV
Output Voltage Swing	VOM	R _L > 10KΩ	±12	±14	-	±12	±14	-	v
Input Voltage Range	CMVR	V _S = ±15V	±12	±13	-	±12	±13	-	v
Common Mode Rejection Ratio	CMRR	$R_{S} \le 10 k\Omega$	70	90	-	70	90	-	dB
Power Supply Rejection Ratio	PSRR	R _S ≤ 10kΩ	-	30	150		30	150	μV/V
Power Consumption both Amplifiers	PD	V ₀ = 0		70	150	-	70	170	mW
Channel Separation	CS	1	-	120	_	-	120	-	dB
The following specifications apply for $V_s = \pm 15V$, $-55^{\circ}C < T_A < \pm 125^{\circ}C$ for PM1558, $0^{\circ}C < T_A < \pm 70^{\circ}C$ for PM1458, unless otherwise noted.									
Input Offset Voltage	Vos	$R_S \le 10k\Omega$	_	-	6.0	-	_	7.5	mV
Input Offset Current	los		-	-	0.5	-	-	0.3	μA
Input Bias Current	۱ _B		-	-	1.5	-	-	0.8	μA
Large Signal Voltage Gain	Avo	$R_L > 2k\Omega$, $V_0 = \pm 10V$	25	-	-	15	-	-	V/mV
Output Voltage Swing	∨ом	R _L > 2kΩ	±10	±13	-	±10	±13	-	v



	NUMERICAL INDEX	1
		2
	Q.A. PROGRAM	3
	SELECTION GUIDES	4
	INDUSTRY CROSS REFERENCE	5
	OPERATIONAL AMPLIFIERS	6
IHMI >	COMPARATORS	7
	MATCHED TRANSISTORS	8
	VOLTAGE REFERENCES	9
	D/A CONVERTERS – LINEAR	10
	D/A CONVERTERS – COMPANDING	11
	A/D CONVERTERS	12
	DEFINITIONS	13
	MONOLITHIC CHIPS	14
	APPLICATION NOTES	15
	PACKAGE INFORMATION	16
	NOTES	17

INDEX COMPARATORS

PRODUCT	TITLE PA	GE
CMP-01	Fast Precision Comparator	7-1
CMP-02	Low Input Current Precision Comparator	7-7



CMP-01

FAST PRECISION COMPARATOR

GENERAL DESCRIPTION

The CMP-01 is a monolithic Fast Precision Voltage Comparator using an advanced compatible NPN-Schottky Barrier Diode process. It features fast response time to both large and small input signals, while maintaining excellent input characteristics. The CMP-01 is capable of operating over a wide range of supply voltages, including single 5 volt supply operation. The large output current sinking and high output voltage capability assure good application flexibility, while the combination of fast response, high accuracy, and freedom from oscillation assure performance in precision level detectors and 12 and 13 bit A/D converters. The CMP-01 is pin compatible to earlier 111, 106, and 710 types. For applications requiring lower input offset and bias currents, refer to the CMP-02 data sheet.

FEATURES

	Fast Response Time 110 ns typ., 180 ns Max
	High Input Slew Rate
	Low Offset Voltage 0.3 mV typ., 0.8 mV Max
	Low Offset Current 4 nA typ., 25 nA Max
	Low Offset Drift 1.0 μ V/°C, 30 pA/°C
	Standard Power Supplies $\pm 5V$ to $\pm 18V$
	Guaranteed Operation from Single +5V Supply
	No Pull-up Resistor Required for TTL Drive
	Wired OR Capability
	Fits 111, 106, 710 Sockets
	Easy Offset Nulling Single $2k\Omega$ Potentiometer
-	Easy to Use Free from Oscillations



7-1



С	MP	-01

ELECTRICAL CHARACTERIS	CMP-01					
These specifications apply for	V _s = ± 15V, T	$_{\rm A}$ = 25°C unless otherwise note	d		an te Cherre E that an te c	
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.3	0.8	mV
Input Offset Current	los	(Note 1)		4	25	nA
Input Bias Current	I _B			350	600	nA
Differential Input Resistance	R _{in}		3.0	14		MΩ
Voltage Gain	Av	V _o = 0.4V to 2.4V	200	500		V/mV
Response Time	4	100mV step, 5mV overdrive		<u> </u>		- · · ·
	1	no load (no pull-up)	1	110	180	nsec
	1	5kΩ to 5V	1	110	I I	nsec
	1 F	TTL fan out = 4, no pull up	· · · · · · · · · · · · · · · · · · ·	110	l	nsec
	1	5V step 5mV overdrive			· · ·	
	-1 - T	no load (no pull-up)	I	160	l I	nsec
	1 1	5kΩ to 5V	• • • • • • • • •	160	I 1	nsec
	_ <u>_</u>	TTL fan-out = 4, no pull up	1	160	l	nsec
Input Slew Rate			<u> </u>	92	<u> </u>	V/μ sec
Input Voltage Range	CMVR		± 12.5	±13.0		V
Common Mode Rejection Ratio	CMRR		94	110		dB
Power Supply Rejection Ratio	PSRR	$5V \leq V_{s+} \leq 18V$, $-18V \leq V_{s-} \leq 0V$	80	100	<u> </u>	dB
Positive Output Voltage	VOH	V _{in} ≥3mV, I _o = 320µA	2.4	3.2	I	V
		$V_{in} \ge 3mV$, $I_o = 0$	2.4	4.8	l <u> </u>	V
	Vent	V:- <-10mV. leint = 6.4mA		0.3	0.4	
	· • • •	$V \leq -10 \text{mV}$ $I_{\text{sink}} \leq 12 \text{mA}$		0.36	0.45	l'attende
	1	V _{in} < runny, sink	1 <u> </u>	····		I
Output Leakage Current	LEAK	V _{in} ≥10mV, V _o = 30V		0.03	2.0	μΑ
Positive Supply Current	1+	V _{in} ≤ -10mV		5.6	8.0	mA
Negative Supply Current	1-	V _{in} ≤ -10mV		1.3	2.2	mA
Power Dissipation	Pd	V _{in} ≤ -10mV		103	153	mW
Offset Voltage Adjustment Range		Nulling Pot $\geq 2k\Omega$		±5		mV
These specifications apply for	V_{s} + = 5V, V_{s} ·	$- = 0V, T_A = 25^{\circ}C, \text{ unless other}$	wise noted			
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.4	1.5	mV
Input Offset Current	los	(Note 1)		3	21	nA
Input Bias Current	18			250	500	nA
Voltage Gain	Av	V _o = 0.4V to 2.4V (Note 1)		50		V/mV
Response Time	t,	100mV step, 5mV overdrive			ł	l
	- I	5kΩ to 5V	I	150	I !	nsec
	1 1	TTL fan-out = 4, 5k Ω to 5V	· · ·	150	l	nsec
Innut Voltage Range	CMVR		1.8 to 3.5	1.7 to 3.8	I	
Saturation Voltage	VSAT	V _{in} ≤-3.5mV, I _{sink} ≤6.4mA		0.30	0.4	V
Positive Supply Current	1 1+ 1	V _{in} < -10mV	l	2.3	3.2	mA
Power Dissipation	Pd		t	11.5	16.0	mW
The following specifications ar			-loss otherw	lice noted.	L	
1110 TOHOWINg Speed		-15V, -55 0 ~ 1A	T	T 05	16	<u></u>
Input Onset Voltage	Yos			0.0	28	mV
		0 = 50 V = (1V (Note 1)	-	. u.u	a.u ,	
Ausrage Input Offset Voltage Drift	++	$v_{s+} = 5v, v_{s-} = 0v$ (Note 1)				- 10 A. 10
Average Input Offset Voltage Drift	TOV	$v_{s+} = 5V, v_{s-} = 0V$ (Note 1) R = 500	<u>├</u>	15	<u> </u>	v/∘c
Average Input Offset Voltage Drift Without External Trim	TCV _{os}	$v_{s+} = 5v, v_{s-} = 0v$ (Note 1) $R_s = 50\Omega$ $R = 50\Omega$		1.5		μV/°C \//°C
Average Input Offset Voltage Drift Without External Trim With External Trim		$v_{s+} = 50$, $v_{s-} = 60$ (Note 1) $R_s = 50\Omega$ $R_s = 50\Omega$ $T_{-} = \pm 125^{\circ}C$ (Note 1)		1.5 1.0		μ∨/∘c μ∨/°C
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current	TCV _{os} TCV _{osn} I _{os}	$V_{s+} = 50$, $V_{s-} = 60^{\circ}$ (Note 1) $R_s = 50\Omega$ $R_s = 50\Omega$ $T_A = +125^{\circ}C$ (Note 1) $T_{} = 55^{\circ}C$ (Note 1)		1.5 1.0 4	 25 90	μV/°C μV/°C nA
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current	TCV _{os} TCV _{osn} Ios	$V_{s+} = 5V, V_{s-} = 6V$ (Note 1) $R_s = 50\Omega$ $T_a = +125^{\circ}C$ (Note 1) $T_A = -55^{\circ}C$ (Note 1) $25^{\circ}C < T_a < +125^{\circ}C$		1.5 1.0 4 8	 25 80	μV/°C μV/°C nA nA
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift	TCV _{as} TCV _{asn} I _{os} TCI _{os}	$V_{5+} = 50.$ $R_{5} = 50.$ $R_{5} = 50.$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $r_{C} = -25^{\circ}C \text{ (Note 1)}$		1.5 1.0 4 8 12	25 80	μV/°C μV/°C nA nA pA/°C
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift	TCV _{os} TCV _{osn} I _{os} TCI _{os}	$V_{5+} = 50.$ $R_{s} = 50.0$ $R_{s} = 50.0$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq 25^{\circ}C$		1.5 1.0 4 8 12 35	25 80	μV/°C μV/°C nA nA pA/°C pA/°C
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current	TCV _{os} TCV _{osn} I _{os} TCI _{os} I _B	$V_{5+} = 5V, V_{5-} = 6V \text{ (Note 1)}$ $R_{5} = 50\Omega$ $R_{4} = 50\Omega$ $T_{4} = +125^{\circ}C \text{ (Note 1)}$ $T_{4} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{4} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{4} \leq 25^{\circ}C$ $T_{4} = +125^{\circ}C$ $T_{5} = -55^{\circ}C = -55^{\circ}C = -55^{\circ}C$		1.5 1.0 4 8 12 35 300	25 80 	μV/°C μV/°C nA nA pA/°C pA/°C
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current	TCV _{os} TCV _{osn} I _{os} TCI _{os} I _B	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C$ $-55^{\circ}C \leqslant T_{A} \leqslant 25^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C$ $T_{A} = -55^{\circ}C$		1.5 1.0 4 8 12 35 300 550	25 80 600 1400	μV/°C μV/°C nA nA pA/°C pA/°C nA nA
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain	TCV _{os} TCV _{osn} I _{os} TCI _{os} I _B A _V	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq 25^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{0} = 0.4V \text{ to } 2.4V$		1.5 1.0 4 8 12 35 300 550 500	25 80 	μV/°C μV/°C nA nA pA/°C pA/°C nA nA V/mV
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time	TCV _{os} TCV _{osn} I _{os} TCI _{os} IB Av t _r	$v_{s+} = 5V, v_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{o} = 0.4V \text{ to } 2.4V$ $100\text{ mV step, 5mV overdrive}$		1.5 1.0 4 8 12 35 300 550 500	 25 80 600 1400	μV/°C μV/°C nA nA pA/°C pA/°C nA nA V/mV
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time	TCV _{os} TCV _{osn} I _{os} TCI _{os} IB Av t _r	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{o} = 0.4V \text{ to } 2.4V$ 100mV step, 5mV overdrive $T_{A} = +125^{\circ}C, \text{ no load}$		1.5 1.0 4 8 12 35 300 550 500 160	 25 80 600 1400 	μV/°C μV/°C nA pA/°C pA/°C nA nA V/mV
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time	TCVos TCVosn los TClos IB Av tr	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq 25^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{o} = 0.4V \text{ to } 2.4V$ $100\text{mV step, 5mV overdrive}$ $T_{A} = +125^{\circ}C, \text{ no load}$ $T_{A} = -55^{\circ}C, \text{ no load}$		1.5 1.0 4 8 12 35 300 550 500 160 90	 25 80 600 1400 	μV/°C μV/°C nA pA/°C pA/°C pA/°C nA nA V/mV
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time Input Voltage Range	TCVos TCVosn los TClos IB Av tr CMVR	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq 25^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{0} = 0.4V \text{ to } 2.4V$ $100\text{mV step, 5mV overdrive}$ $T_{A} = +125^{\circ}C, \text{ no load}$ $T_{A} = -55^{\circ}C, \text{ no load}$		1.5 1.0 4 8 12 35 300 550 500 160 90 ±13.0		μV/°C μV/°C nA nA pA/°C pA/°C nA nA V/mV nsec nsec V
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time Input Voltage Range Common Mode Rejection Ratio	TCVos TCVosn los TClos IB Av tr CMVR CMRR	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq 25^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -125^{\circ}C$ $V_{0} = 0.4V \text{ to } 2.4V$ $100\text{mV step, 5mV overdrive}$ $T_{A} = +125^{\circ}C, \text{ no load}$ $T_{A} = -55^{\circ}C, \text{ no load}$		1.5 1.0 4 8 12 35 550 550 550 160 90 ±13.0 106	 25 80 600 1400 	μV/°C μV/°C nA nA pA/°C pA/°C nA nA v/mV nsec nsec V dB
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time Input Voltage Range Common Mode Rejection Ratio Power Supply Rejection Ratio	TCV _{os} TCV _{osn} I _{os} TCI _{os} IB Av tr CMVR CMRR PSRR	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = +55^{\circ}C$ $V_{0} = 0.4V \text{ to } 2.4V$ $100mV \text{ step, 5mV overdrive}$ $T_{A} = +125^{\circ}C, \text{ no load}$ $T_{A} = -55^{\circ}C, \text{ no load}$ $T_{A} = -55^{\circ}C, \text{ no load}$ $5V \leq V_{s+} \leq 15V, -15V \leq V_{s-} \leq 0V$		1.5 1.0 4 8 12 35 300 550 550 500 160 90 ±13.0 106 96	25 80 	μV/°C μV/°C nA nA pA/°C pA/°C nA nA V/mV nsec nsec V V V dB dB
Average Input Offset Voltage Drift Without External Trim With External Trim Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time Input Voltage Range Common Mode Rejection Ratio Power Supply Rejection Ratio Positive Output Voltage	ТСV ₀₅ ТСV ₀₅ I ₀₅ ТСI ₀₅ IB Аv t _r СМVR СМVR СМVR СМRR РSRR Vон	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $25^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{o} = 0.4V \text{ to } 2.4V$ $100\text{mV step, 5mV overdrive}$ $T_{A} = +125^{\circ}C, \text{ no load}$ $T_{A} = -55^{\circ}C, \text{ no load}$ $5V \leq V_{s+} \leq 15V, -15V \leq V_{s} < 0V$ $V_{in} > 4\text{mV}, I_{0} = 200\mu\text{A}$		1.5 1.0 4 8 12 35 300 550 550 500 160 90 ±13.0 106 96 3.0		μV/°C μV/°C nA nA pA/°C pA/°C nA nA NA v/mV nsec nsec V dB dB V
Average Input Offset Voltage Drift Without External Trim Input Offset Current Input Offset Current Average Input Offset Current Drift Input Bias Current Voltage Gain Response Time Input Voltage Range Common Mode Rejection Ratio Power Supply Rejection Ratio Positive Output Voltage Saturation Voltage	TCVos TCVosn los TClos IB Av tr CMVR CMRR PSRR Voh VSAT	$V_{s+} = 5V, V_{s-} = 6V \text{ (Note 1)}$ $R_{s} = 50\Omega$ $R_{s} = 50\Omega$ $T_{A} = +125^{\circ}C \text{ (Note 1)}$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C < T_{A} < +125^{\circ}C$ $T_{A} = +125^{\circ}C$ $T_{A} = -55^{\circ}C \text{ (Note 1)}$ $25^{\circ}C < T_{A} < 25^{\circ}C$ $T_{A} = -55^{\circ}C$ $V_{o} = 0.4V \text{ to } 2.4V$ $100\text{mV step, 5mV overdrive}$ $T_{A} = +125^{\circ}C, \text{ no load}$ $T_{A} = -55^{\circ}C, \text{ no load}$ $5V < V_{s+} < 15V, -15V < V_{s} < 0V$ $V_{in} > 4mV, I_{o} = 200\mu A$ $V_{in} < -10mV, I_{sink} = 0$		1.5 1.0 4 8 12 35 300 550 500 160 90 ±13.0 106 96 3.0 0.20		μV/°C μV/°C nA nA pA/°C pA/°C nA nA V/mV vymV dB dB dB dB v V

NOTE 1: These parameters are specified as the maximum values required to drive the output between the logic levels of 0.4V and 2.4V with a 1k Ω load tied to +5V; thus,

these parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.
CMP-01											
ELECTRICAL CHARACTERISTICS CMP-01E CMP-01C											
These specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$ unless otherwise noted.											
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Units		
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.3	0.8		0.4	2.8	mV		
Inout Offset Current		(Note 1)		4	25	· · · · · · · · ·	5	80	nA		
Input Bias Current	1.			350	600		400	900	nA		
Differential Input Resistance	Rin		3.0	14		1.0	10		MΩ		
Voltage Gain	Au	$V_0 = 0.4V$ to 2.4V	200	500		100	500		V/mV		
Response Time	t,	100mV step, 5mV overdrive						· · ·	14 - 1 - 1 - 1 - 1		
and the second		no load (no pull-up)	• <u></u>	110	180	·	110	180	nsec		
		5kΩ to 5V		110			110		nsec		
		TTL fan-out = 4, no pull up		110			110		nsec		
		5V step 5mV overdrive									
and the second	1.15	no load (no pull-up)	1. <u>1. 1</u> . 1.	160			160		nsec		
		5kΩ to 5V		160			160		nsec		
		TTL fan-out = 4, no pull up		160		·	160		nsec		
Input Slew Rate				92			110		V/µsec		
Input Voltage Range	CMVR		±12.5	±13.0		±12.5	±13.0		v		
Common Mode Rejection Ratio	CMRR	and the second	94	110		90	110	`	dB		
Power Supply Rejection Ratio	PSRR	5V <v.+<18v18v<v<0v< td=""><td>80</td><td>100</td><td></td><td>74</td><td>98</td><td></td><td>dB</td></v.+<18v18v<v<0v<>	80	100		74	98		dB		
Positive Output Voltage	Vou	$V_{in} \ge 3mV$, $I_0 = 320\mu A$	2.4	3.2					v		
		$V_{in} \ge 3mV$, $I_{in} = 240\mu A$				2.4	3.4		v		
	1	$V_{in} \ge 3mV$, $I_0 = 0$	2.4	4.8		2.4	4.8		v		
Saturation Voltage		$V_{in} \leq -10 \text{mV}, I_{sink} = 0$		0.16	0.4		0.16	0.4	v		
		V _{in} ≤ -10mV, I _{sink} ≤ 6'.4mA	19 <u> 1</u> 9	0.31	0.4		0.31	0.4	v		
and the second second second	· · · .		194								
Output Leakage Current I	LEAK	$V_{in} \ge 10 m V$, $V_{in} = 30 V$		0.03	4.0		0.05	8.0	μA		
Positive Supply Current	1+	$V_{in} \leq -10 mV$	· · · <u>· · ·</u> ·	5.6	8.0		5.6	8.5	mA		
Negative Supply Current I- Vin S - 10mV			1.3	22		1.3	2.2	mA			
Power Dissipation Pd Vin < -10mV				103	153		103	161	mW		
Offset Voltage Adjustment Range		Nulling Pot $\geq 2k\Omega$	· · · · · · · · · · · · · · · · · · ·	±5			±5		m∀		
These enablings and the EV $\lambda = 0^{1/2} - 2^{1/2}$									•		
These specifications apply it	л v _s . –	$5V, V_{s} = -0V, T_{A} = 25C$	uniess ou	lei wise ii	loteu						
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.4	1.5		0.5	3.5	mV		
Input Offset Current	los	(Note 1)		3	21		4	65	nA		
Input Bias Current	I _B			250	500		300	720	nA		
Voltage Gain	Av	V _o = 0.4V to 2.4V (Note 1)		50			50		V/mV		
Response Time	t _r	100mV step, 5mV overdrive	1					1			
		5kΩ to 5V	n , in	150			150	·	nsec		
		TTL fan-out = 4, 5k Ω to 5V		150			150		nsec		
Input Voltage Range	CMVR		1.8/3.5	1.7/3.8		1.8/3.5	1.7/3.8		V		
Saturation Voltage	VSAT	V _{in} ≤-3.5mV, I _{sink} ≤6.4mA		0.30	0.4	·	0.30	0.4	V		
Positive Supply Current	1+	V _{in} ≤ -10mV		2.3	3.2		2.4	3.8	mA		
Power-Dissipation	Pd	V _{in} ≤ -10mV		11.5	16.0		12.0	19.0	mW		
The following specifications	apply for	r V _s = ±15V, $0^{\circ} \leq T_{A} \leq +$	70°C unl	ess other	wise no	oted.					
Input Offset Voltage	Ver	$B_{*} \leq 5k\Omega$ (Note 1)	·	0.4	1.4		0.5	3.5	mV		
	- 03	$V_{e+} = 5V, V_{e-} = 0V$ (Note 1)		0.5	24	··	0.6	43	mv		
Average Input Offset Voltage Drift				0.0			0.0	4.0			
Without External Trim	TCV	B. = 50.0		15			1.8		"W/PC		
With External Trim	TCV	$B_{\rm s} = 500$		10			12	·			
Input Offset Current	l	$T_{A} = +70^{\circ}C \text{ (Note 1)}$		4	25	<u> </u>	5	80	nA		
		$T_{A} = 0^{\circ}C (Note 1)$		5	45		6	120			
Average Input Offset Current Drift	TCL	25°C < T. < +70°C		12			12	120	nA/%C		
		0°C < T. < 25°C		35		<u> </u>	40		nA/°C		
Inout Bias Current		$T_{1} = +70^{\circ}C$		330	600		340	900	pA, C		
		$T_{\rm c} = 0^{\circ}C$		400	050		450	1200	-		
Voltage Gain	Δ.,	V = 0.4V to 2.4V	100	500	350	70	500	1200	V/mV		
Response Time	<u>↓</u>				<u> </u>	- ^0			V////V		
nesponse Time	4	$T_{\rm e} = \pm 70^{\circ}$ C po load		130			130				
		$T_{\rm e} = 0^{\circ} C_{\rm encload}$		100			100		nsec		
Input Voltage Basse	CMVP		+12.0	+12.2		+12.0	+12.2	+	insec		
Common Mode Painstion Patie	CMPP		±12.0	100	- <u>-</u> -	+12.0	100	<u>↓</u>			
Power Supply Relection Patio	PSPP	SVEV EISV JEVEN CON	77	08		70	99		dB		
Positive Output Voltage	Vali	$V_{in} \ge 4mV$, $I_{a} = 200\muA$	24	32		24	3.2		V		
Saturation Voltage		$V_{in} \leq -10 \text{mV} \text{ Link} = 0$	<u> </u>	0.17	0.4		0.17	0.4	i v		
	J. J. J. A. I.	Vin < -10mV. Isink = 6.4mA		0.30	0.4		0.31	0.4	v		
	L	Sink Grand	L	L	L	u	L	L	l		

NOTE 1: These parameters are specified as the maximum values required to drive the output between the logic levels of 0.4V and 2.4V with a $1k\Omega$ load tied to +5V; thus, these

parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.



APPLICATION NOTES

The CMP-01 provides fast response times even with small input overdrives; to achieve this performance requires very high gain at high frequencies. The CMP-01 is completely free of oscillations; however, small values of stray capacitance from output to input when combined with high-source resistances can cause an unstable condition. D. C. characteristics are not affected, but when the input is within a few microvolts of the transition level, certain conditions can create an oscillation region. The width of this oscillatory region and the size of source resistance where oscillations begin is a strong function of the stray coupling present. The following suggestions are offered as a guide towards minimizing the conditions for oscillation: matched source resistors, minimized stray capacitances (e.g. a ground plane between output and input), capacitive output loading (CL), or a capacitor from the compensation terminal to A.C. ground (DIP and Flatpak only). The capacitive loading techniques will eliminate the oscillations, but result in slower response time. Positive resistive feedback creating a hysteresis condition can be very effective – see diagram on page 6. Matched bypass capacitors across the input resistors also can eliminate the instability,

and if
$$C_{S} \ge 20 \text{ pF}\left[\frac{\text{maximum step size}}{\text{minimum overdrive}}\right]$$

the response time will approximate the response time for low values of $R_{\rm g}$. It should be noted that the offset nulling terminals do not require bypassing for stability. As with all wideband circuits, it is recommended that the supplies be bypassed near the socket of the device



TYPICAL APPLICATIONS



7-6





LOW INPUT CURRENT PRECISION COMPARATOR

GENERAL DESCRIPTION

The CMP-02 is a monolithic low input current comparator using an advanced compatible NPN-Schottky Barrier Diode process. It features superior input characteristics with extremely low offset voltage, offset current, bias current and temperature drift. High common mode and power supply rejection plus good response time contribute to excellent performance in the most demanding applications. The balanced offset nulling, large output drive, and wired-or capability combined with internal pull-up maximize application convenience. The CMP-02 is capable of operating over a wide range of supply voltages, including single plus 5 volt supply operation, and is pin-compatible to earlier 111, 106, and 710 types. For applications requiring faster response time, please refer to the CMP-01 Fast Precision Comparator data sheet.

FEATURES

Low Offset Voltage 0.3 mV typ., 0.8 mV Max
Low Offset Current 0.3 nA typ., 3.0 nA Max
Low Bias Current
Low Offset Drift
High Gain
High CMRR 110 dB typ., 94 dB Min
High Input Impedance
Fast Response Time 190 ns typ., 270 ns Max
Standard Power Supplies ±5V to ±18V
Guaranteed Operation from Single +5V Supply
No Pull-up Resistor Required for TTL Drive
Wired-OR Capability
Fits 111, 106, 710 Sockets
Easy Offset Nulling Single $2K\Omega$ Potentiometer

Easy to Use Free from Oscillations



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage, V+ to V-	36V
Output to Ground	-5V to +32V
Output to Negative Supply Voltage	50V
Ground to Negative Supply Voltage	30V
Positive Supply Voltage to Ground	30V
Positive Supply Voltage to Offset Null	0 to 2V
Power Dissipation (See Note)	500 mW
Differential Input Voltage	±11V
Input Voltage (V _s = ±15V)	±15V

Output Sink Current (Continuous Operati	ion) 75 mA
Operating Temperature Range –	• •
CMP-02	-55°C to +125°C
CMP-02E, -02C	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 Sec)	300°C
Output Short Circuit Duration – to grour	nd Indefinite
to V+	1 min.

Note: Maximum package power dissipation vs. ambient temperature

Package Type	Maximum Ambient Temperature for Rating	Derate Above Maximum Ambient Temperature
TO-99 (J)	80°C	7.1 mW/°C
Dual-in-Line (Y)	100°C	10.0 mW/°C
Flatpack (L)	62°C	5.7 mW/°C

CMP-02



ELECTRICAL CHARACTER						
These specifications apply for	V _s = ± 15V, T	$_{\rm A}$ = 25°C unless otherwise note	d.		· · · ·	
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Units
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.3	0.8	mV
Input Offset Voltage	V _{os}	$R_s \leq 50 K\Omega \text{ (Note 1)}$		0.3	0.9	mV
Input Offset Current	los	(Note 1)		0.3	3.0	nA
Input Bias Current	۱ _B			28	50	nA
Differential Input Resistance	R _{in}		5.0	16		MΩ
Voltage Gain	Av	$V_0 = 0.4V$ to 2.4V	200	500		V/mV
Response Time	t _r	100mV step, 5mV overdrive		100		
		no load (no pull-up)		190	270	nsec
		TT! fan-out = 4 no pull up		190	1	nsec
Input Slew Rate	-			12.5		V/µ sec
Input Voltage Range	CMVR		± 12.5	±13.0		v
Common Mode Rejection Ratio	CMRR	n an	94	110		dB
Power Supply Rejection Ratio	PSRR	$5V \le V_{c+} \le 18V_{c-1}8V \le V_{c-1} \le 0V$	80	100		dB
Positive Output Voltage	VOH	V _{in} ≥3mV, I _n = 320µA	2.4	3.2		v
	0	$V_{in} \ge 3mV$, $I_{o} = 0$	2.4	4.8		v
Saturation Voltage	V _{SAT}	V _{in} ≤ -10mV, I _{sink} = 6.4 mA V _{in} ≤ -10mV, I _{sink} = 12mA		0.3 0.36	0.4 0.45	v v
Output Leakage Current	here	V ≥10mV V = 30V		0.03	2.0	
Positive Supply Current	l+	V < -10mV		5.5	8.0	
Negative Supply Current		$V_{in} \ll -10mV$		1.1	2.0	mA
Power Dissipation	D	$V_{in} \ll -10mV$		00	152	
Offeet Voltage Adjustment Bange	'd			+5.0	155	mw
					1	mv
These specifications apply for	V_{s} + = 5V, V_{s} -	$- = 0V$, $T_A = 25^{\circ}C$, unless other	wise noted			r
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.4	1.5	mV
Input Offset Current	los	(Note 1)		0.25	3.0	nA
Input Bias Current	l _B			24	45	nA
Voltage Gain	Av	$V_0 = 0.4V$ to 2.4V (Note 1)		50		V/mV
Hesponse Time	ι Γ _Γ	5kΩ to 5V TTL fan out = 4, 5kΩ to 5V	1111 <u>-</u> 111	250 250		nsec
Input Voltage Range	CMVR		1.8 to 3.5	1.7 to 3.9		v
Saturation Voltage	VSAT	$V_{in} \leq -3.5 \text{mV}, I_{sink} \leq 6.4 \text{mA}$		0.30	0.4	v
Positive Supply Current	1+	V _{in} ≤ -10mV		2.2	3.0	mA
Power Dissipation	Pd	V _{i0} ≤ -10mV		11.0	15.0	mW
The following specifications a	pply for $V_{-} = :$	$\pm 15V - 55^{\circ}C \leq T_{A} \leq \pm 125^{\circ}C$	nless otherw	vise noted.	.	.
		$\frac{1}{B_c} \leq 5k\Omega (Note 1)$		0.5	16	mV
	- 05	$V_{s+} = 5V, V_{s-} = 0V$ (Note 1)		0.6	2.8	mV
Average Input Offset Voltage Drift	TOV	B = 500		1.5		IN/PC
With External Trim	TCVos	$H_{s} = 5002$		1.5		μν/°c
Input Offset Current	los	$T_{A} = +125^{\circ}C$ (Note 1)	·	0.3	4.0	nA
		$T_{A} = -55^{\circ}C$ (Note 1)	•	0.6	12.0	nA
Average Input Offset Current Drift	TCI _{os}	$25^{\circ}C \leq T_A \leq +125^{\circ}C$ $-55^{\circ}C \leq T_A \leq 25^{\circ}C$		2.0 4.0		рА/°С рА/°С
Input Bias Current	¹ B	$T_{A} = +125^{\circ}C$ $T_{A} = 55^{\circ}C$		25	50	nA nA
Voltage Gain	Av	$V_0 = 0.4V \text{ to } 2.4V$	100	500		V/mV
Response Time	tr	100mV step, 5mV overdrive $T_A = +125^{\circ}C$, no load		310		nsec
Input Voltage Bange	CMVB	1 A = - 55°C, no load		155		nsec
			±12.0	±13.0		V
Common Mode Rejection Ratio	CMRR		88	106	:	dB
Fower Supply Rejection Hatio	PSRR	$5V \leq V_{s+} \leq 15V, -15V \leq V_{s-} \leq 0V$	75	96		dB
Positive Output Voltage	Voн	V _{in} ≥ 4mV, I _o = 200µA	2.4	3.0		V .
Saturation Voltage	VSAT	$V_{in} \leq -10mV$, $I_{sink} = 0$ $V_{in} \leq -10mV$, $I_{sink} = -6.4mA$		0.20 0.32	0.4 0.4	v

NOTE 1: These parameters are specified as the maximum values required to drive the output between the logic levels of 0.4V and 2.4V with a $1k\Omega$ load tied to +5V; thus,

these parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.

ELECTRICAL CHARACTERISTICS			CMP-02E						
These specifications apply for	erwise no	oted.			1. A. S.				
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage V_{os} $B_{s} \leq 5k\Omega$ (Note 1)				0.3	0.8		0.4	2.8	mV
Input Offset Voltage	Var	R. < 50KΩ (Note 1)		0.3	0.9		0.4	3.0	mV
Input Offset Current	105	(Note 1)		0.3	3.0		0.4	.15	nA
Input Bias Current				28	50		35	100	nA
Differential Input Besistance	B		5.0	16		15	12		MQ
Voltage Gain	Δ	Y = 0.4Y to 2.4Y	200	500		100	500		V/mV
Besponse Time		100mV step. 5mV overdrive	200	500					
	. ·	no load (no pull-up)		190	270		190	270	nsec
		5kΩ to 5V	¹ .	190			190		nsec .
	- 	TTL fan⋅out = 4, no pull up		190			190		nsec
Input Slew Rate				12.5			12.5		V/µsec
Input Voltage Range	CMVR		± 12.5	±13.0		± 12.5	±13.0		V
Common Mode Rejection Ratio	CMRR		94	110		90	110		dB
Power Supply Rejection Ratio	PSRR	5V≤V _{s+} ≤18V, -18V≤V _s -≤0V	80	100		74	98		dB
Positive Output Voltage	V _{OH}	V _{in} ≥3mV, I _o = 320µA	2.4	3.2			· ·		v
		V _{in} ≥3mV, I _o = 240µA				2.4	3.4		v
		V _{in} ≥3mV, I _o = 0	2.4	4.8		2.4	4.8		V
Saturation Voltage		V 5 10 V 1 = 0	_	0.16	0.4		0.16	04	
Saturation Voltage		$V_{in} \ll -10mV$, $I_{sink} = 0$ $V_{in} \ll -10mV$, $I_{sink} \ll 6.4 mA$		0.31	0.4		0.10	0.4	v ·
	la de la composición de la com	Tin Cloud, Isink Colling					0.01		
Output Leakage Current	LEAK	$V_{in} \ge 10 \text{mV}, V_0 = 30 \text{V}$		0.03	4.0		0.05	8.0	μA
Positive Supply Current	1+	V:- ≤ -10mV		5.5	80		5.6	85	mA
Negative Supply Current	1-	V ₁ ≤ -10mV		11	22		12	22	mA
Power Dissination	P.	$V_{\rm in} \leq 10 {\rm mV}$		00	153		102	161	mW
			33	155		102			
Offset Voltage Adjustment Range		±5.0			±5.0	<u></u>	mV		
These specifications apply for	or $V_s + = !$	5V, V _s - = 0V, Τ _Α = 25°C ι	unless oth	nerwise n	oted				· · · ·
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.4	1.5		0.5	3.5	mV
Input Offset Current	los	(Note 1)		0.25	3.0		0.35	14	nA
Input Bias Current	I _B	and the second second	1	24	45		30	90	nA
Voltage Gain	Av	V _o = 0.4V to 2.4V (Note 1)		50			50		V/mV
Response Time	tr	100mV step, 5mV overdrive							
	1	5kΩ to 5V		250	- 		250		nsec
		TTL fan-out = 4, $5k\Omega$ to 5V		250			250		nsec
Input Voltage Hange	CMVR		1.8/3.5	1.7/3.8		1.8/3.5	1.7/3.8		V
Saturation Voltage	VSAT	$V_{in} \leq -3.5 \text{mV}, I_{sink} \leq 6.4 \text{mA}$		0.3	0.4		0.3	0.4	V
Positive Supply Current	<u> !+</u>	V _{in} ≤ -10mV	-,-	2.2	. 3.0		2.3	3.6	mA
Power Dissipation	Pd	V _{in} ≤ -10mV		11.0	15.0	11 1 - 1	11.5	18.0	mW
The following specifications	apply for	$V_s = \pm 15V, 0^\circ \le T_A \le \pm 7$	70°C unl	ess other	wise no	ted.			
Input Offset Voltage	Vos	$R_s \leq 5k\Omega$ (Note 1)		0.4	1.4		0.5	3.5	mV
		$V_{s+} = 5V, V_{s-} = 0V$ (Note 1)		0.5	2.4		0.6	4.3	mV.
Average Input Offset Voltage Drift Without External Trim	TCV	R. = 50Ω		1.5		· · ·	1.8	·	uV/°C
With External Trim	TCVosn	R _s = 50Ω		1.0			1.2	1 - <u>-</u> -	μV/°C
Input Offset Current	los	T _A = +70°C (Note 1)		0.3	3.0		0.4	15	nA
		$T_A = 0^{\circ}C \text{ (Note 1)}$		0.4	6.0		0.5	25	nA
Average Input Offset Current Drift	TClos	$25^{\circ}C \leq T_A \leq +70^{\circ}C$, · ·	2.0			3.0		pA/°C
Input Bias Current	10	$\frac{0}{1} C \leq 1_A \leq 25 C$		4.0			5.0	100	pA/°C
		$T_{A} = 0^{\circ}C$	<u>></u>	34	80		42	160	nA
Voltage Gain	Av	$V_0 = 0.4V$ to 2.4V	100	500		70	500		V/mV
Response Time tr 100mV step, 5mV o		100mV step, 5mV overdrive		1	1.	1	1		
	1.1	T _A = +70°C, no load		225	·		225		nsec
	L	$T_A = 0^{\circ}C$, no load		180			180		nsec
Input Voltage Range	CMVR		±12.0	±13.0	L	±12.0	±13.0	· ·	V
Common Mode Rejection Ratio	CMRR		90	108		86	108	1 ¹ 1 1	dB
Power Supply Rejection Ratio	PSRR	$5V \le V_{s+} \le 15V$, $-15V \le V_{s} - \le 0V$	77	98		70	88	-	dB
Positive Output Voltage	V _{OH}	V _{in} ≥ 4mV, I _o = 200µA	2.4	3.2		2.4	3.2	· · · _ *	V
Saturation Voltage	VSAT	V _{in} ≤ -10mV, I _{sink} = 0		0.17	0.4		0.17	0.4 .	V
	L	$V_{in} \leq -10 \text{mV}, I_{sink} = 6.4 \text{mA}$	<u> </u>	0.30	0.4	<u> </u>	0.31	0.4	V

NOTE 1: These parameters are specified as the maximum values required to drive the output between the logic levels of 0.4V and 2.4V with a $1k\Omega$ load tied to +5V; thus, these

parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.



7-11

APPLICATION NOTES

The CMP-02 provides fast response times even with small input overdrives; to achieve this performance requires very high gain at high frequencies. The CMP-02 is completely free of oscillations; however, small values of stray capacitance from output to input when combined with high-source resistances can cause an unstable condition. D. C. characteristics are not affected, but when the input is within a few microvolts of the transition level, certain conditions can create an oscillation region. The width of this oscillatory region and the size of source resistance where oscillations begin is a strong function of the stray coupling present. The following suggestions are offered as a guide towards minimizing the conditions for oscillation: matched source resistors, minimized stray capacitances (e.g. a ground plane between output and input), capacitive output loading (C_L), or a capacitor from the compensation terminal to A.C. ground (DIP and Flatpak only). The capacitive loading techniques will eliminate the oscillations. but result in slower response time. Positive resistive feedback

creating a hysteresis condition can be very effective – see diagram on page 6. Matched bypass capacitors across the input resistors also can eliminate the instability,

nd if
$$C_{S} \ge 20 \text{ pF}\left[\frac{\text{maximum step size}}{\text{minimum overdrive}}\right]$$

the response time will approximate the response time for low values of $R_{\rm s}$. It should be noted that the offset nulling terminals do not require bypassing for stability. As with all wideband circuits, it is recommended that the supplies be bypassed near the socket of the device.



TYPICAL APPLICATIONS



PRECISION PHOTODIODE LEVEL DETECTOR



For $R_1 = 2.5 \text{ M}\Omega$, $R_2 = R_3 = 5M\Omega$, the output state changes at a photo diode current $(I_{\lambda T})$ of $0.5\mu A$. (The output changes state at threshold current $I_{\lambda T} = \frac{V_s^+}{2R_2}$ where $R_1 = \frac{R_2}{2}$ and $R_3 = R_2$)

	NUMERICAL INDEX	1						
	ORDERING INFORMATION							
	O.A. PROGRAM	3						
		4						
	INDUSTRY CROSS REFERENCE	5						
	OPERATIONAL AMPLIFIERS	6						
	COMPARATORS	7						
	MATCHED TRANSISTORS	8						
	VOLTAGE REFERENCES	9						
	D/A CONVERTERS – LINEAR	10						
	D/A CONVERTERS – COMPANDING							
	A/D CONVERTERS							
	DEFINITIONS	13						
	MONOLITHIC CHIPS	14						
	APPLICATION NOTES	15						
	PACKAGE INFORMATION	16						
C	NOTES	17						



INDEX MATCHED TRANSISTORS

PRODUCT	TITLE	Р	AGE
MAT-01	Ultra-Matched Monolithic Dual Transistor		8-1





ULTRA-MATCHED MONOLITHIC DUAL TRANSISTOR EXCELLENT LOG CONFORMANCE

GENERAL DESCRIPTION

The MAT-01 series are monolithic ultra-tightly matched dual NPN transistors, fabricated using an exclusive Silicon Nitride "Triple-Passivation" process which provides extreme stability of critical parameters versus both temperature and time. Outstanding matching characteristics include offset voltages of $40\mu V$, temperature drift of V_{os} of $0.15\mu V/^{\circ}C$ and hFE matching of 0.7%. Very high hFE is provided over a six decade range of collector current, including an exceptional hFE of 590 @ Ic = 10nano amperes! Excellent logarithmic conformance over a seven decade collector current span suggests application in log/antilog and multiplier/divider circuitry. The very low values of noise voltage and current make the MAT-01 ideal for usage in critical low-level input stages while the 6 pin TO-78 package allows direct replacement of most previous dual transistors for immediate performance improvements. The very high hFE at low collector

FEATURES

Tight Vos (VBE Match	n)	40 μ'	V Typ, '	100 μ	V Max					
Low TC Vos	0.15μV,	/°C 1	Гур, 0.5	μV/	°C Max					
Tight hFE Match		0.	.7% Тур	, 3.0	% Max					
High hFE			770 Ty	p, 5	00 Min					
Excellent hFE Line	arity fr	om	10nA	to	10mA					
High hFE at Low IC		59	0 Typ @	• ا د	= 10nA					
Low Noise Voltage	0.23 μ	Vp-r	o — 0.1⊦	lz to	10 Hz					
Excellent Long Term	Stability		0.2µV/№	Nont	h, Typ					
High Breakdowns			45V an	nd 60	OV Min					
Precision Logarithmic	Conforma	an ce								
Direct Replacement for Most Dual Transistors										

currents also makes the MAT-01 attractive in all high impedance and micropower circuit designs.

ABSOLUTE MAXIMUM RATINGS									
C.	MAT-01 AH, GH	MAT-01 H, FH	Total Power Dissipation	MAT-01 AH, GH	МАТ-01 .н., FH				
Collector-Base Voltage (BV _{CBO})	45V	60V	Case Temperature ≤40°C (Note 2)	1.8W	1.8W				
Collector-Emitter Voltage (BVCFO)	45V	60V	Ambient Temperature ≤ 70°C						
Collector-Collector Voltage (BV _{CC})	45V	60V	(Note 3)	500mW	500mW				
Emitter-Emitter Voltage (BV _{FF})	45V	60V	Operating Ambient Temperature	–55 C to +	125 C				
Emitter-Base Voltage (BV _{EBO)} (Note 1)	5V	5V	Operating Junction Temperature	-55°C to +	150°C				
Collector Current (I _C)	25mA	25mA	Storage Temperature	–65°C to +	150°C				
Emitter Current (IE)	25mA	25mA	Lead Temperature (Soldering, 60 sec.)	30	o~c				

NOTES

Note 1: Application of reverse bias voltages in excess of rating shown can result in degradation of h_{FE} and h_{FE} matching characteristics. Do not attempt to measure BV_{EBO} greater than the 5V rating shown.

Note 2: Rating applies to applications using heat sinking to control case temperature. Derate linearly at $16.4 \text{mW}/^{\circ}\text{C}$ for case temperatures above 40°C .

Note 3: Rating applies to applications not using heat sinking; device in free air only. Derate linearly at $6.3 \text{mW/}^{\circ}\text{C}$ for ambient temperatures above 70°C .

CONNECTION DIAGRAM



ELECTRICAL CHARACTERISTICS

	These specification		ν _{CB} = 15ν, 1C = 10μ Α,	' A -	25 C,	umess o		30 11010	u.	
				MAT-01AH			MAT-01GH			
	Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
	Breakdown Voltage	BVCEO		45			45		·	V
	Offset Voltage	V _{os}			0.04	0.1		0.10	0.50	mV
	Offset Voltage Stability									
	First Month	V _{os} /Time	(Note 1)		2.0			2.0		μV/Month
	Long Term	V _{os} /Time	(Note 2)		0.2			0.2		$\mu V/Month$
	Offset Current	os			0.1	0.6		0.2	3.2	nA
	Bias Current	B			13	20		18	40	nA
	Current Gain	hFE	I _C = 10nA		590			430		
		nFE	$1_{\rm C} = 10\mu A$	500	240		250	610		
	Current Cain Match	11FE			040	20		1.0	~~	0/
	Corrent Gain Match		100nA≤lc≤10mA		0.7	3.0		1.0	0.0	%
	Low Frequency Noise Voltage	enp-p	0.1 Hz to 10 Hz		0.23	0.4	<u> </u>	0.23	0.4	μ∨р-р
		np p	(Note 3)							
	Broadband Noise Voltage	^e nRMS	1Hz to 10kHz	· <u> </u>	.60			.60		μv _{RMS}
	Narrowband Noise Voltage	e _n	f _o = 10Hz (Note 3)		7.0	9.0	· ·	7.0	9.0	nV/√Hz
	Density		f _o = 100Hz (Note 3)	·	6.1	7.6		6.1	7.6	nV/VHz
		A., (A.)	$I_0 = 1000 \text{Hz} (Note 3)$		0.0	7.5		6.0	7.5	
		Δv _{os} /ΔvCB	$0 \leq V_{CB} \leq 30V$		0.5	3.0		0.8	8.0	$\mu v / v$
	Offset Current Change	^{∆l} os [/] ∆VCB	0 ≈ v _{CB} ≈ 30v		2.0	15		3.0	70	pA/V
	Collector-Base Leakage Current	СВО	V _{CB} = 30V, I _E = 0 (Note 4)		15	50		25	200	рА
	Collector-Emitter Leakage Current	CES	V _{CE} = 30V, V _{BE} = 0 (Note 4)		50	200		90	400	рА
	Collector-Collector Leakage Current		V _{CC} = 30		20	200		30	400	рA
	Collector Saturation Voltage	V _{CE} (SAT)	I _B = 0.1mA, I _C = 1mA		0.12	0.20		0.12	0.25	\mathbf{V}_{ij}
		V _{CE(SAT)}	I _B = 1mA, I _C = 10mA		0.8		· ——	0.8		v
	Gain-Bandwidth Product	fт	V _{CE} = 10V, I _C = 10mA		450	<u></u>		450		MHz
	Output Capacitance	C _{ob}	V _{CE} = 15V, I _E = 0		2.8	<u> </u>		2.8		pF
	Collector-Collector Capacitance	с _{сс}	V _{CC} = O		8.5			8.5		pF
	The following specifications ap	ply for V_{CB} =	15V, I _C = 10μA, –55°C	≤T _A	≤+12	5°C, un	less ot	herwis	e note	d.
	Offset Voltage	V _{os}			0.06	0.15		0.14	0.70	mV
	Average Offset Voltage Drift	TCVos			0.15	0.50		0.35	1.8	μv/°c
	Offset Current	los		<u> </u>	0.9	8.0		1.5	15.0	nA
	Average Offset Current Drift	TCIOS			10	90		15	150	pA/°C
	Bias Current	lp 03			28	60		36	130	nA
	Current Gain	hcc		167	400		77	300		
	Collector Base Leakage Current	ГСВО	T _A = 125 [°] C, V _{CB} = 30V,		15	80	· ·	25	200	nA hand hand
			I _E = O (Note 4)							
	Collector-Emitter Leakage Current	ICES	T _A = 125 [°] C, V _{CE} = 30V, V _{BE} = 0, (Note 4)		50	300	n. <u>-</u>	90	400	nA
,	Collector-Collector Leakage Current	^I cc	$T_{A} = 125^{\circ}C, V_{CC} = 30V$		30	200		50	400	nA

. 0-° 0

NOTES:

Note 3: Parameter is not 100% tested; 90% of all units meet this specification.

Note 1: Exclude first hour of operation to allow for stabilization of external circuitry.

Note 2: Parameter describes long term average drift trend after first month of operation.

Note 4: The collector-base (I_{CBO}) and collector-emitter (I_{CEO}) leakage currents may be reduced by a factor of two to ten times by connecting the substrate (package) to a potential which is lower than either collector voltage.

ELECTRICAL CHARACTERISTICS

			M	AT-01	н	 MA	AT-01	-н		
Parameter	Symbol	Test Conditions	Min Typ		Max	Min	Тур	Max	Units	
Breakdown Voltage	BVCEO		60			60			V	
Offset Voltage	v _{os}			0.04	0.1		0.10	0.50	mV	
Offset Voltage Stability										
First Month	V _{os} /Time	(Note 1)		2.0			2.0		μV/Month	
Long Term	V _{os} /Time	(Note 2)		0.2			0.2		μν/Month	
Offset Current	os				0.8		0.2	3.2	nA '- A	
Bias Current	1 ^B			15	30		18	40	ΠA	
Current Gain	hFE	$I_C = 10nA$	220	520		250	430			
	NFE	$I_C = 10\mu A$	330	740		250	610			
Current Gain Match	MPE Abee			0.7	27		1.0	80	%	
Current Gam Match		100nA≤lc≤10mA		0.7	2.7		1.0	<u></u>	%	
Low Frequency Noise Voltage	P	0.1 Hz to 10 Hz		0.23	04		0.23	04	uV p-p	
Low Prequency Noise Voltage	°np-p	(Note 3)	2	0.20	0.1		0.20			
Broadband Noise Voltage	e one	1 Hz to 10kHz		.60	<u> </u>		.60	· ·	UV PMS	
Narrowband Noise Voltage	en en	$f_0 = 10Hz$ (Note 3)		7.0	9.0	·	7.0	9.0	nV/\sqrt{Hz}	
Density	-11	f _o = 100Hz (Note 3)		6.1	7.6		6.1	7.6	nV/√Hz	
		f _o = 1000Hz (Note 3)		6.0	7.5		6.0	7.5	nV/√Hz	
Offset Voltage Change	$\Delta v_{os} / \Delta v_{CB}$	0 ≤ V _{CB} ≤ 45V	·	0.5	3.0		0.8	8.0	$\mu \nabla / \nabla$	
Offset Current Change	ΔI _{os} /ΔV _{CB}	0≤V _{CB} ≤45V		2.0	15.0		3.0	70	pA/V	
Collector-Base Leakage Current	СВО	V _{CB} = 45V, I _E = 0 (Note 4)		15	50		25	200	рА	
Collector-Emitter Leakage Current	CES	V _{CE} = 45V, V _{BE} = 0 (Note 4)		50	200		90	400	рА	
Collector-Collector Leakage Current	lcc	V _{CC} = 45	۲ <u>ــــ</u>	20	200		30	400	рА	
Collector Saturation Voltage	VCE(SAT)	I _B = 0.1mA, I _C = 1mA		0.12	0.20	·	0.12	0.25	V	
	V _{CE} (SAT)	I _B = 1mA, I _C = 10mA		0.8			0.8		v	
Gain-Bandwidth Product	f _T	V _{CF} = 10V, I _C = 10mA		450			450		MHz	
Output Capacitance	C _{ob}	V _{CE} = 15V, I _E = 0		2.8			2.8		pF	
Collector-Collector Capacitance	ccc	V _{CC} = 0		8.5			8.5		pF	
The following specifications ap	ply for V_{CB} =	ι 15V, I _C = 10μΑ, –55°C	≤T _A	≤+12	5°C, ur	nless otl	nerwis	e note	d.	
Offset Voltage				0.06	0 15		0.14	0.70	mV	
Average Offset Voltage Drift				0.15	0.50		0.35	18	uv/°c	
Offset Current	10005			0.10	9.00		1.5	15.0	nA	
Average Offset Current Drift				11	110		15	150	nA/°C	
Ries Current				20	05		26	130	nA	
Blas Current	'B		105	250	55		200	130	10	
Current Gain	PFE	T = 105°0 14 4514	105	300		11	300	2000		
Collector-Base Leakage Current	СВО	$I_A = 125 \text{ C}, V_{CB} = 45 \text{ V},$ $I_E = 0 \text{ (Note 4)}$		15	80		25	200	nA 	
Collector-Emitter Leakage Current	ICES	T _A = 125 [°] C, V _{CE} = 45V, V _{BE} = 0, (Note 4)		50	300		90	400	nA	
Collector-Collector Leakage	'cc	T _A = 125°C, V _{CC} = 45V		30	200	· · <u>-</u>	50	400	nA	

Note 1: Exclude first hour of operation to allow for stabilization of external circuitry.

Note 2: Parameter describes long term average drift trend after first month of operation.

this specification.

Note 4: The collector-base (I_{CBO}) and collector-emitter (I_{CEO}) leakage currents may be reduced by a factor of two to ten times by connecting the substrate (package) to a potential which is lower than either collector voltage.

MAT-01

TYPICAL PERFORMANCE CURVES



APPLICATION INFORMATION

Application of reverse bias voltages to the emitter-base junctions in excess of ratings (5V) may result in degradation of hFE and hFE matching characteristics; circuit designs should be checked to insure that such reverse bias voltages cannot be applied during transient conditions, such as at circuit turn-on and turn-off.

The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input terminals are maintained at the same temperature, preferrably close to the temperature of the device's package.







MAT-01 MATCHING MEASUREMENT CIRCUIT



* MATCHED TO 0.01%

MAT-01 NOISE MEASUREMENT CIRCUIT



CO DECEDEN							
33 NEFENEN	СЕ — МАТ-01 ТО	MONOLITHI	C DUAL TRANS	ISTORS (I _C =	10μA)		
	BVCEO	V _{os}		hFE		l _{os}	
JEVILE	(V)	(mV)	(μV/°C)	MIN		(nA)	(pA/°C)
/AT-01AH	45	0.1	0.5	500		0.6	90
AT-01H	60	0.1	0.5	330		0.8	110
IAT-01FH	60	0.5	1.8	250		3.2	150
IAT 01GH	45	0.5	1.8	250		3.2	150
M114A	45	0.5	2.0	500		2.0	
M114	45	2.0	10	250		10	·
M115A	60	0.5	2.0	250		2.0	
M115	60	2.0	10	250		10	• • • `
D810	35	3.0	15	100		2.0	600
D811	45	1.5	7.5	200		10	300
D812	35	1.0	5.0	400		2.5	300
D813	45	0.5	2.5	200		5	300
D818	20	1.0	5.0	200		10	300
051/205	BVCEO	Vos	TCV _{os}	hFE	%hFE	los	TCIos
DEVICE	BV _{CEO} MIN (∨)	V _{os} MAX (mV)	ΤCV _{os} ΜΑΧ (μV/°C)	hFE MIN	^{%h} FE MATCH MAX	l _{os} MAX (nA)	TCI _{os} MAX (pA/°C)
DEVICE IAT-01GH	BV _{CEO} MIN (V) 45	V _{os} MAX (mV) 0.5	TCV _{os} ΜΑΧ (μV/°C) 1.8	hFE MIN 250	^{%hFE} MATCH MAX 8	l _{os} MAX (nA) 3.2	TCI _{os} MAX (pA/°C) 150
DEVICE 1AT-01GH 1N2639	BVCEO MIN (V) 45 45	V _{os} MAX (mV) 0.5 5.0	TCV _{os} MAX (μV/° C) 1.8 10	hFE MIN 250 50	%hFE MATCH MAX 8 10	l _{os} MAX (nA) 3.2 20	TCl _{os} MAX (pA/°C) 150 1000
DEVICE 1AT-01GH 1N2639 1N2640	BVCEO MIN (V) 45 45 45	Vos MAX (mV) 0.5 5.0 10	TCV _{os} MAX (μV/°C) 1.8 10 20	hFE MIN 250 50 50	%hFE MATCH MAX 8 10 20	los MAX (nA) 3.2 20 40	TCI _{os} MAX (pA/°C) 150 1000 2000
DEVICE MAT-01GH N2639 N2640 N2642	BVCEO MIN (V) 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10	hFE MIN 250 50 50 100	%hFE MATCH MAX 8 10 20 10	los MAX (nA) 3.2 20 40 10	TCI _{os} MAX (pA/°C) 150 1000 2000 500
DEVICE MAT-01GH N2639 N2640 N2642 N2642 N2643	BVCEO MIN (V) 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20	hFE MIN 250 50 50 100 100	%hFE MATCH MAX 8 10 20 10 20	los MAX (nA) 3.2 20 40 10 20	TCI _{os} MAX (pA/°C) 150 1000 2000 500 375
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915	BVCEO MIN (V) 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10	hFE MIN 50 50 100 100 60	%hFE MATCH MAX 8 10 20 10 20 10 20 10	los MAX (nA) 3.2 20 40 10 20 17	TCI _{os} MAX (pA/°C) 150 1000 2000 500 375 600
DEVICE 1AT-01GH 12639 12640 12642 12643 12643 12915 12915A	BVCEO MIN (V) 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0	hFE MIN 50 50 100 100 60 60	%hFE MATCH MAX 8 10 20 10 20 10 10 15	los MAX (nA) 3.2 20 40 10 20 17 26	TCI _{os} MAX (pA/°C) 150 1000 2000 500 375 600 900
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10	hFE MIN 50 50 100 100 60 60 150	%hFE MATCH MAX 8 10 20 10 20 10 15 10	los MAX (nA) 3.2 20 40 10 20 17 26 7	TCl _{os} MAX (pA/°C) 150 1000 2000 500 375 600 900 N.C.
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916 N2916A	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0	hFE MIN 50 50 100 100 60 60 150 150	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15	los MAX (nA) 3.2 20 40 10 20 17 26 7 10	TCI _{os} MAX (pA/°C) 150 1000 2000 500 375 600 900 N.C. 300
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916 N2916A N2916A N2917	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0 10	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0 20	hFE MIN 250 50 50 100 100 60 60 150 150 60	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17	TCl _{os} MAX (pA/°C) 150 1000 2000 500 375 600 900 N.C. 300 1450
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916 N2916A N2916 N2917 N2918	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0 10 5.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0 20 20 20	hFE MIN 50 50 100 100 60 60 150 150 60 150	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 7	TCI _{os} MAX (pA/*C) 150 1000 2000 500 375 600 900 N.C. 300 1450 750
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2915A N2916A N2916A N2917 N2918 MAT-01FH	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 60	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0 10 5.0 0.5	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0 20 20 20 1.8	hFE MIN 250 50 100 100 60 60 150 150 60 150 250	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20 8	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 7 3.2	TCI _{os} MAX (pA/°C) 150 1000 2000 500 375 600 900 N.C. 300 1450 750
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916A N2916A N2917 N2918 MAT-01FH N2919	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 2.0 5.0 2.0 10 5.0 2.0 10 5.0 2.0 10 5.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0 20 20 20 1.8 10	hFE MIN 250 50 100 100 60 60 150 150 60 150 250 60	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20 20 8 10	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 7 8.2 7 3.2 17	TCI _{os} MAX (pA/°C) 150 1000 2000 500 375 600 900 N.C. 300 1450 750 150 600
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916 N2916A N2916A N2917 N2918 MAT-01FH N2919 N2919A	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0 10 5.0 2.0 10 5.0 3.0 1.5	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0 20 20 20 1.8 10 5.0	hFE MIN 250 50 50 100 100 60 60 150 150 60 150 60 60 60 60	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20 8 10 10	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 26 7 10 17 7 3.2 17 17	TCI _{os} MAX (pA/° C) 150 2000 500 375 600 900 N.C. 300 1450 750 150 600 600
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916 N2916A N2917 N2918 MAT-01FH N2919 N2919A N2919A	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0 10 5.0 2.0 10 5.0 5.0 3.0 1.5 3.0	TCVos MAX (μV/°C) 1.8 10 20 10 20 10 20 10 20 10 20 10 5.0 20 10 5.0 20 1.8 10 5.0 10 5.0 10 5.0 10	hFE MIN 250 50 50 100 60 60 150 150 250 60 60 60 150	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20 8 10 10 10 10	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 26 7 10 17 7 3.2 17 17 7	TCI _{os} MAX (pA/° C) 150 1000 2000 500 375 600 900 N.C. 300 1450 750 150 600 600 600 N.C.
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916A N2916A N2917 N2918 MAT-01FH N2919 N2919A N2919A N2919A N2920A	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0 10 5.0 2.0 10 5.0 2.0 10 5.0 3.0 1.5 3.0 1.5	TCVos MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0 20 20 10 5.0 20 10 5.0 20 20 10 5.0 20 10 5.0 10 5.0 10 5.0 10 5.0	hFE MIN 250 50 50 100 60 60 150 150 250 60 60 150 150 150	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20 8 10 10 10 10 10	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 26 7 10 17 7 3.2 17 17 7 7	TCI _{os} MAX (pA/° C) 150 1000 2000 500 375 600 900 N.C. 300 1450 750 150 600 600 600 N.C. 300
DEVICE MAT-01GH N2639 N2640 N2642 N2643 N2915 N2915A N2916 N2916A N2917 N2918 MAT-01FH N2919 N2919A N2919A N2920 N2920A N2920A N2920A	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 45	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 5.0 2.0 10 5.0 2.0 10 5.0 3.0 1.5 3.0 1.5 3.0 1.5 5.0	TCV _{os} MAX (μV/°C) 1.8 10 20 10 20 10 5.0 10 5.0 20 20 20 1.8 10 5.0 10 5.0 10 5.0 10	hFE MIN 250 50 100 100 60 60 150 150 60 150 60 60 150 150 150 25	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20 8 10 10 10 10 10 10	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 26 7 10 17 7 3.2 17 17 7 40	TCI _{os} MAX (pA/° C) 150 1000 2000 500 375 600 900 N.C. 300 1450 750 150 600 600 600 N.C. 300 N.C.
DEVICE MAT-01GH N2639 N2640 N2642 N2915 N2915A N2916 N2916A N2917 N2918 MAT-01FH N2919 N2919A N2920A N2920A N2920A N2920A N2920A	BVCEO MIN (V) 45 45 45 45 45 45 45 45 45 45 45 45 60 60 60 60 60 60 60 60 60	Vos MAX (mV) 0.5 5.0 10 5.0 10 3.0 2.0 10 5.0 2.0 10 5.0 2.0 10 5.0 3.0 1.5 3.0 1.5 3.0 1.5 5.0 3.0	TCVos MAX (μV/° C) 1.8 10 20 10 20 10 20 10 20 10 5.0 20 20 10 5.0 20 10 5.0 10 5.0 10 5.0 10 5.0 10 5.0 10 5.0 10 5.0 10 5.0	hFE MIN 250 50 100 100 60 150 150 60 150 60 60 150 250 25 25	%hFE MATCH MAX 8 10 20 10 20 10 15 10 15 20 20 8 10 10 10 10 10 10 10	los MAX (nA) 3.2 20 40 10 20 17 26 7 10 17 26 7 10 17 7 3.2 17 17 7 40 40	TClos MAX: (pA/°C) 150 1000 2000 500 375 600 900 N.C. 300 1450 750 150 600 600 600 N.C. 300 N.C. 300 N.C.

Notes: 1. $\mathsf{TCI}_{\mathsf{OS}}$ Max and I_{OS} Max calculated from published data.

2. N.C. = Insufficient published data to calculate.

3. All of the above are physically interchangeable pin-for-pin with MAT-01 series.

ι,

			a an
•			
		NUMERICAL INDEX	
			2
		Q.A. PROGRAM	3
en e		SELECTION GUIDES	4
		INDUSTRY CROSS REFERENCE	5
		OPERATIONAL AMPLIFIERS	6
		COMPARATORS	7
		MATCHED TRANSISTORS	8
	IHMI)	VOLTAGE REFERENCES	9
	& d`&d /	D/A CONVERTERS – LINEAR	10
		D/A CONVERTERS – COMPANDIN	G 11
		A/D CONVERTERS	12
		DEFINITIONS	13
		MONOLITHIC CHIPS	14
		APPLICATION NOTES	15
		PACKAGE INFORMATION	16
		NOTES) 17

INDEX VOLTAGE REFERENCES

PRODUCT	TITLE	PAGE
REF-01	+10V Precision Voltage Reference	9-1
REF-02	+5V Precision Voltage Reference	9-8





+10V PRECISION VOLTAGE REFERENCE

GENERAL DESCRIPTION

The REF-01 Series of Precision Voltage References provides a stable +10V output which can be adjusted over a $\pm 3\%$ range with minimal effect on temperature stability. Single supply operation over an input voltage range of 12 to 40V, low current drain of 1mA, and excellent temperature stability are achieved with an improved bandgap design. Low cost, low noise and low power make the REF-01 an excellent choice whenever a stable voltage reference is required, such as in D/A and A/D converters, in portable instruments, and in digital voltmeters. Full military temperature range devices with screening to MIL-STD-883A are available.

FEATURES

	Adjustable 10 Volt Output±3%
	Excellent Temperature Stability 3 ppm/°C
	Low Noise $\dots \dots 20 \mu Vp-p$
	Low Power 15mW
	Wide Input Voltage Range 12 to 40V
	High Load Driving Capability
ر ملا	No External Components
	Short Circuit Proof
	MIL-STD-883A Screening Available





PIN CONNECTIONS AND ORDERING INFORMATION



TO-99 (J-Suffix)

ORDER: REF-01AJ (-55°/+125°C) REF-01J (-55°/+125°C) REF-01EJ (0°/70°C) REF-01HJ (0°/70°C) REF-01CJ (0°/70°C)

BSOLUTE MAXIMUM RAT	INGS	2 								
nput Voltage REF-01,A,E,H	lų –	40 \	40 V Operating Temperature Range							
REF-01C			/ N	REF-01	A, REF-0	REF-01 -55°C to +125°C				
Output Short Circuit Duration (to ground or V _{IN}) Storage Temperature Range		Indefinit	E, REF-0	1H, REF	-01C	0	°C to +70°			
		machine	-65°C to +150°C Note: Derate at 7.1mW/°C above 80°C ambient							
		–65°C to +150°								
ead Temperature (Soldering	g, 60 sec)	300°	C	tem	perature.					
ELECTRICAL CHARACTE	RISTICS				. 1		1	. :		
				REF-01A			REF-01			
These specifications apply fo	or VIN = +15	V, $T_A = 25^{\circ} C$, unless ot	nerwise no	ted.				1		
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units	
Output Voltage	V _O .	t _L = 0	9.97	10.00	10.03	9.95	10.00	10.05	V	
Output Adjustment Range	۵V _{trim}	R _p = 10kΩ	± 3.0	±3.3	_	± 3.0	±3.3	-	%	
Output Voltage Noise	e _{np-p}	0.1Hz to 10Hz (Note 5)	-	20	30 - 2 - 1		20	30	µVp-p	
Input Voltage Range	VIN		12	<u>-</u>	40	12	—	40	V	
Line Regulation (Note 4)		V _{IN} = 13 to 33V	, –	0.006	0.010	-	0.006	0.010	%/V	
Load Regulation (Note 4)		۱ _L = 0 to 10mA		0.005	0.008		0.006	0.010	%/mA	
Turn-on Settling Time	ton	To ±0.1% of final value		5.0	-		5.0	-	µзес	
Quiescent Current	ISY	No Load	_	1.0	1.4		1.0	1.4	mA	
Load Current	IL.		10	21	_	10	21	-	mA	
Sink Current	۱ _S		-0.3	-0.5	·	-0.3	-0.5	14 - 14	mA	
Short Circuit Current	ISC	V _O = 0	-	30		· · - · ·	30		mA	
The following specifications	apply for V	N = +15V, –55 °C ≤ T _A	≤ +125 [°] C	, unless othe	nwise notec	L				
Output Voltage Change	۵۷ _{0T}	0°≤T _A ≤+70° C		0.02	0.06	-	0.07	0.17	%	
(Notes 1 and 2)		–55° ≤T _A ≤ +125° C	_	0.06	0.15		0.18	0.45	%	
Output Voltage	тсv _о	(Note 3)	_	3	8.5	-	10	25	ppm/°C	
Change in VO Temperature Coefficient with Output Adjustment		R _p = 10k Ω		0.7			0.7		ppm/%	
Line Regulation		0° ≤T _A ≤ +70° C	-	0.007	0.012	-	0.007	0.012	%/V	
(VIN = 13 to 33V) (Note 4)	-	-55°≤T _A ≤+125° C	_	0.009	0.015	· · _ · · ·	0.009	0.015	* %/V	
Load Regulation		0° ≤T _A ≤ +70° C	_	0.006	0.010	-	0.007	0.012	%/mA	
(Note 4)		-55°≤T _A ≤+125° C	_	0.007	0.012	. <u> </u>	0.009	0.015	%/mA	
NOTE 1: ΔV_{OT} is define	d as the abso	lute difference between	the maxim	um output v	voltage and	minimum c	output volta	ge over the	specified	
temperature ran	ige expressed VMAX – V	as a percentage of 10V:								
∆v _{ot} =	10V	——————————————————————————————————————								
NOTE 2: ΔV_{OT} specifica	tion applies	trimmed to 10.000V or u	untrimmed			Δνητ 0	°to+70″C			
NOTE 3: TCV _O is define	d as ∆V _{OT} d	ivided by the temperatur	re range; i.	e., TCV _O (0°1	to+70''C) =	70	°C			
and TCV _O (-55°	to+125°C) =	ΔVOT -55 to+125°C 180°C								

REF-01

REF-01 DEFINITIONS

LINE REGULATION

The ratio of the change in output voltage to the change in line voltage producing it.

LOAD REGULATION

The ratio of the change in output voltage to the change in load current producing it.

QUIESCENT CURRENT (ISY)

The current required from the supply to operate the device with no load.

OUTPUT TURN-ON SETTLING TIME (ton)

The time required for the output voltage to reach its final value within a specified error band after application of V $_{\mbox{IN}}$

ELECTRICAL CHARACTERISTICS

OUTPUT VOLTAGE NOISE (enp-p)

The peak to peak output noise voltage in a specified frequency band.

OUTPUT CHANGE WITH TEMPERATURE (ΔV_{OT})

The absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 10V:

$$\Delta V_{OT} = \frac{V_{MAX} - V_{MIN}}{10V} \times 100$$

OUTPUT TEMPERATURE COEFFICIENT (TCVO)

The ratio of the output change with temperature to the specified temperature range expressed in ppm/°C.

				REF-01	E	1	REF-01	Н		REF-0	IC	
These specifications apply	for V _{IN} =	+15V, T _A = 25°C,	unless o	therwise	noted.							
Parameter	Symbol	Test Conditions	.Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Output Voltage	٧o	I _L = 0	9.97	10.00	10.03	9.95	10.00	10.05	9.90	10.00	10.10	v
Output Adjustment Range	ΔV _{trim}	R _p = 10kΩ	±3.0	±3.3	-	±3.0	±3.3	-	±2.7	±3.3	<u> </u>	%
Output Voltage Noise	e _{np-p}	0.1Hz to 10Hz (Note 5)	-	20	30		20	30	-	25	35	μ́Vp-p
Input Voltage Range	VIN		12	-	40	12		40	12	-	30	v
Line Regulation		V _{IN} = 13 to 33V		0.006	0.010		0.006	0.010	, . .	(¹ , 1-1)		%/∨
(Note 4)		V _{IN} = 13 to 30V	-		· _	. —	-	-	-	0.009	0.015	%/V
Load Regulation		I _L = 0 to 10 mA		0.005	0.008	-	0.006	0.010	-	-	-	%/mA
(Note 4)		I _L = 0 to 8 mA		· _	-	-	. —	-	-	0.006	0.015	%/mA
Turn-on Settling Time	ton	To +0.1% of final value		5.0	-	· · _ ·	5.0	-	-	5.0		μsec
Quiescent Current	ISY	No Load	-	1.0	1.4	-,	1.0	1.4	-	1.0	1.6	mA
Load Current	١		10	21	-	10	21	-	8	21	-	mA
Sink Current	١s		-0.3	0.5		-0.3	-0.5	-	-0.2	-0.5	-	mA
Short Circuit Current	Isc	V _O = 0	-	30	-	-	30	-	-	30		mA
The following specification	s apply fo	r V _{IN} = +15V, 0°C	≤ T _A ≤	+70° C, u	nless oth	erwise n	oted.					
Output Voltage Change with Temperature	∆VOT	(Notes Land 2)	-	0.02	0.06	1.	0.07	0.17		0.14	0.45	%
Output Voltage Tem- perature Coefficient	тсv _о	(Note 3)	-	3	8.5	-	10	25	-	20	65	ppm/°C
Change in V _O Temper- ature Coefficient With Output Adjustment		Ŕ _p = 10kΩ	-	0.7	-	-	0.7	-		0.7	-	ppm/%
Line Regulation		V _{IN} ≕ 13 to 33V	-	0.007	0.012	-	0.007	0.012	-	-	-	%/V
(10012 4)		V _{IN} = 13 to 30V	-		-	-	-	_ `	+	0.011	0.018	%/V
Load Regulation		I _L = 0 to 8 mA	-	0.006	0.010	-	0.007	0.012	-	-	-	%/mA
(NOTE 4)		I _L = 0 to 5 mA	-	-	-	-	-	·		0.008	0.018	%/mA
NOTE 1: △VOT is de specified ter △VO NOTE 2: △VOT speci	fined as the state of the second sec	ne absolute difference range expressed as a A <u>X - VMIN</u> X 100 10V X 100 pplies trimmed to +	e betwe a percen 10.000\	en the ma tage of 10 / or untri	aximum o DV: mmed.	output v	voltage av	nd the mi	nimum	output v	oltage ov	er the
NOTE 3: TCV _O is de	fined as Δ	VOT divided by the	temper	ature rang	ge; i.e., T	CV _O = -						

NOTE 4: Line and Load Regulation specifications include the effects of self heating.

NOTE 5: Parameter is not 100% tested; 90% of units meet this specification.



MAXIMUM LOAD CURRENT VS TEMPERATURE



QUIESCENT CURRENT VS TEMPERATURE 202

è

REGULATION

R



REF-01



9-5

OPERATING INFORMATION

The REF-01 trim terminal can be used to adjust the output voltage over a 10V \pm 300mV range. This feature allows the system designer to trim system errors by setting the reference to a voltage other than 10V. Of course, the output can also be set to exactly 10.000V, or to 10.240V for binary applications.

Adjustment of the output does not significantly affect the temperature performance of the device. Typically the temperature coefficient change is 0.7 ppm/°C for 100mV of output adjustment.



OUTPUT ADJUSTMENT

The addition of a power transistor, a resistor, and a capacitor converts the REF-01 into a precision 10V supply with one ampere current capability. At V+ = 15V, the REF-01 can carry in excess of 14mA of load current with good regulation. If the power transistor current gain exceeds 75, a one ampere supply can be realized. At V+ = 20V, the REF-01's maximum usable load current increases, reducing the power transistor's current gain requirement to 50 for a one ampere supply.



REF-01

APPLICATIONS INFORMATION

REF-01

PRECISION CURRENT SOURCE

A current source with 25V output compliance and excellent output impedance can be obtained using this circuit. REF-01 (2) keeps the line voltage and power dissipation constant in device (1); the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical $3\mu V/V$ PSRR of the OP-02E will create an 8 ppm change ($3\mu V/V \times 25V/10V$) in output current over a 25V range; for example, a 10mA current source can be built (R = 1k Ω) with 300 M Ω output impedance

$$R_0 = \frac{25V}{8 \times 10^{-6} \times 10 \text{ mA}}$$



REFERENCE STACK WITH EXCELLENT LINE REGULATION

Three REF-01's can be stacked to yield 10.000, 20.000 and 30.000V outputs. An additional advantage is near-perfect line regulation of the 10.000 and 20.000 output voltages. A 32V to 60V input change produces an output change which is less than the noise voltage of the devices. A load bypass resistor (R_B) provides a path for the supply current (I_{SY}) of the 20.000V regulator.

In general any number of REF-01's can be stacked this way. For example, ten devices will yield outputs of 10, 20, 30, ... 100V. The line voltage can range from 105 to 130V. However, care must be taken to ensure that the total load currents do not exceed the maximum usable current (typically 21mA).







+5V PRECISION VOLTAGE REFERENCE

GENERAL DESCRIPTION

The REF-02 Precision Voltage Reference provides a stable +5V output which can be adjusted over a $\pm 6\%$ range with minimal effect on temperature stability. Single supply operation over an input voltage range of 7V to 40V, low current drain of 1mA, and excellent temperature stability are achieved with an improved bandgap design. Low cost, low noise and low power make the REF-02 an excellent choice whenever a stable voltage reference is required, such as in D/A and A/D converters, in portable instruments, and in digital voltmeters. The versatility of the REF-02 is illustrated by its use as a monolithic thermometer and as a 5V, 4-A regulator. For +10V Precision Voltage References see the REF-01 data sheet.

FEATURES

Adjustable 5 Volt Output ±6%
Excellent Temperature Stability 3 ppm/°C
Low Noise
Low Power
Wide Input Voltage Range 7V to 40V
High Load Driving Capability
Temperature Voltage Output 2.1 mV/°C
No External Components
Short Circuit Proof
MIL-STD-883A Screening Available



ABSOLUTE MAXIMUM R	ATINGS				-		· · ·	•		
Input Voltage REF02, A, REF-02C Power Dissipation (see not	E, H te)	40 V Operating Temperature Range 30 V REF-02A, REF-02 -55°C to +125°C 500mW REF-02E REF-02U REF-02C -0°C to +120°C								
Output Short Circuit Dura (to ground or V _{IN}) Storage Temperature Ran Lead Temperature (Solder	Indefin -65°C to +150	nite D°C N D°C	REF-02E lote: Der	, REF-02F ate at 7.1r	l, REF-02 nW/°C ab	C ove 80°C a	0°C to ambient	o +70°C		
	ing, oo se									
ELECTRICAL CHARACT	ERISTICS		r							
These specifications apply fo	or Visi = +1	$5V$ TA = 25° C upless	othenwise no	REF-02A	المحسب أخسب		REF-02			
Parameter	Symbol	Test Conditions	Min	Typ	Max	Min	Typ	Max	Units	
Output Voltage	Vo	IL = 0	4.985	5.000	5.015	4.975	5.000	5.025	V	
Output Adjustment Range	ΔV _{trim}	R _p = 10kΩ	±3.0	±6.0	-	±3.0	±6.0	_ 1	%	
Output Voltage Noise	e _{np p}	0.1Hz to 10Hz (Note 1)		10	15	-	10	15	μ∨р-р	
Input Voltage Range	VIN		7		40	7		40	V	
Load Regulation (Note 2)		V _{IN} = 7 to 33V		0.006	0.010	-	0.006	0.010	%/∨	
Line Regulation (Note 2)		۱ _L = 0 to 10mA		0.005	0.008		0.006	0.010	%/mA	
Turn-on Settling Time	ton	To ±0.1% of final value		5.0	· - *	2 <u>-</u> 1 	5.0	-	μsec	
Quiescent Current	ISY.	No Load	-	1.0	1.4	-	1.0	1.4	mA	
Load Current	۱_ ۲		10	21	-	10	21	-	mA	
Sink Current	۱ _S		-0.3	-0.5	-	-0.3	-0.5		,mA	
Short Circuit Current	Isc	V _O = 0	-	30	-	-	30		mA	
Temp Voltage Output	V _T .	(Note 3)	-	630	-	-	630	-	mV	
The following specifications	apply for V	IN = +15V, –55°C ≤ T,	_A ≤ +125°C	, unless other	wise noted.		•			
Output Voltage Change	ΔVOT	0° ≤ T _A ≤ +70° C	-	0.02	0.06	-	0.07	0.17	%	
with Temperature (Notes 4 and 5)		–55°≤T _A ≤+125°C		0.06	0.15	1. <u>-</u>	0.18	0.45	%	
Output Voltage Temperature Coefficient	тсуо	(Note 6)		3	8.5	-	10	25	ppm/°C	
Change in V _O Temperature Coefficient with Output Adjustment	1. 2 11.	R _p = 10kΩ		0.7	-		0.7	1	ppm/%	
Line Regulation		0°≤T _A ≤+70°C	_	0.007	0.012	-	0.007	0.012	%/∨	
(V _{IN} = 7 to 33V) (Note 2)		-55°≤T _A ≤+125°C	<u> </u>	0.009	0.015	· · · ·	0.009	0.015	%/V	
Load Regulation		0°≤T _A ≤+70°C	-	0.006	0.010	-	0.007	0.012	%/mA	
(Note 2)		–55°≤T _A ≤+125°C	_ ·	0.007	0.012		0.009	0.015	%/mA	
Temp Voltage Output Temperature Coefficient	тсv _т	(Note 3)	-	2.1	-	-	2.1		mV/°C	
NOTE 1: Parameter is no	t 100% test	ted; 90% of units meet t	this specifica	tion.			-			
NOTE 2: Line and Load	Regulation	specifications include the	he effects of	self heating.		n ka wa shi n				
NOTE 3: Limit current in	n or out of	pin 3 to 50nA and capa	citance on p	in 3 to 30pF.	•					
NOTE 4: ΔV_{OT} is define temperature ra	d as the ab	solute difference betwe ed as a percentage of 5\	en the maxi /:	mum output	voltage and	minimum (output volta	ge over the	specified	
∆v _{ot} =	5V	X 100								
NOTE 5: ΔV_{OT} specific	ation applie	s trimmed to 5.000V o	r untrimmed	.		۸\/~	+ 0° to +70	۴c		
NOTE 6: TCVO is define	d as ∆VOT	divided by the tempera	ature range;	i.e., TCV _O (0)° to +70°C	$=\frac{\Delta v 0}{2}$	70°C	<u> </u>		
and TCVO (-5	5° to +125°	$C) = \frac{\Delta V_{OT} - 55^{\circ} \text{ to}}{100^{\circ} \text{ c}}$	+125°C		·					

REF-02

180°C

REF-02

REF-02 DEFINITIONS

LINE REGULATION

The ratio of the change in output voltage to the change in line voltage producing it.

LOAD REGULATION

The ratio of the change in output voltage to the change in load current producing it.

QUIESCENT CURRENT (ISY)

The current required from the supply to operate the device with no load.

OUTPUT TURN-ON SETTLING TIME (ton)

The time required for the output voltage to reach its final value within a specified error band after application of $\rm V_{IN}$

ELECTRICAL CHARACTERISTICS

OUTPUT VOLTAGE NOISE (enp-p)

The peak to peak output noise voltage in a specified frequency band.

OUTPUT CHANGE WITH TEMPERATURE (AVOT)

The absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 5V:

$$\Delta V_{OT} = \frac{V_{MAX} - V_{MIN}}{EV} \times 100$$

OUTPUT TEMPERATURE COEFFICIENT (TCVO)

The ratio of the output change with temperature to the specified temperature range expressed in ppm/°C.

ELEO INICAL ONAIL		01100	1.		1997 - 1997 -							· · · · ·
	1		REF-02E			F	REF-02H			REF-02C		
These specifications apply	for VIN	= +15V, T _A = 25°0	C, unless	otherwise	noted.				1		e se te	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Output Voltage	vo	1 _L = 0	4.985	5.000	5.015	4.975	5.000	5.025	4.950	5.000	5.050	V
Output Adjustment Range	∆V _{trim}	R _p = 10kΩ	±3.0	±6.0	-	±3.0	±6.0	-	±2.7	±6.0		%
Output Voltage Noise	e _{np-p}	0.1Hz to 10Hz (Note 1)	-	10	15		10	15	· —	12	18	μVp-p
Input Voltage Range	VIN		7	 1 (199	40	7	-	40	7	-	30	V
Load Regulation		V _{IN} = 7 to 33V	-	0.006	0.010	а. 11 — П.	0.006	0.010	-	-		%/V
(Note 2)		V _{IN} = 7 to 30V		(- 10)	in the state	-	-	-	-	0.009	0.015	%/V
Line Regulation		I _L = 0 to 10 mA		0.005	0.008	-	0.006	0.010	·			%/mA
(Note 2)		I _L = 0 to 8 mA	-		. – .	-		-	-	0.006	0.015	%/mA
Turn-on Settling Time	ton	To ±0.1% of final value	-	5.0	1 4 1 4	-	5.0	-	-	5.0		μsec
Quiescent Current	ISY	No Load	-	1.0	1.4	. —	1.0	1.4	Т,	1.0	1.6	mA
Load Current	۱L		10	21		10	21	-	8	21		mA
Sink Current	۱ _S		-0.3	-0.5	—	-0.3	-0.5	1999 - 1999	-0.2	-0.5		mA
Short Circuit Current	ISC	V _O = 0	-	30		-	30	-		30		mA
Temp Voltage Output	۷T	(Note 3)	- 1 - 1	630			630			630		mV
The following specification	ns apply	for V _{IN} = +15V, 0	°C ≤ T _A	≤ +70° C,	unless of	therwise	noted.	1	·		,	
Output Voltage Change with Temperature	Δνοτ	(Notes 4 and 5)	-	0.02	0.06	-	0.07	0.17	· -	0.14	0.45	%
Output Voltage Tem- perature Coefficient	тсуо	(Note 6)	-	3	8.5	-	10	25	-	20	65	ppm/°C
Change in V _O Temper- ature Coefficient With Output Adjustment		R _p = 10kΩ		0.7			0.7	-	-	0.7		ppm/%
Line Regulation		V _{IN} = 7 to 33V		0.007	0.012		0.007	0.012	-	-	-	%/V
(Note 2)		V _{IN} = 7 to 30V		-	,				1	0.011	0.018	%/V
Load Regulation		I _L = 0 to 8 mA		0.006	0.010	r 2 - 1	0.007	0.012		-	. 4	%/mA
(NOTE 2)		I _L = 0 to 5 mA		-		,	-	-	_	0.008	0.018	%/mA
Temp Voltage Output Temperature Coefficient	TCVT	(Note 3)	-	2.1		- 	2.1	-		2.1		mV/°C
NOTE 1: Parameter is NOTE 2: Line and Lo	s not 100 ad Regul	% tested; 90% of u ation specifications	nits meet s include	t this speci the effect	fication. s of self l	neating.						

NOTE 3: Limit current in or out of pin 3 to 50nA and capacitance on pin 3 to 30pF.

NOTE 4: ΔV_{OT} is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 5V:

$$\Delta V_{\text{OT}} = \frac{V_{\text{MAX}} - V_{\text{MIN}}}{5V} \qquad \text{X 100}$$

NOTE 5: ΔV_{OT} specification applies trimmed to +5.000V or untrimmed.

NOTE 6: TCV_O is defined as ΔV_{OT} divided by the temperature range; i.e., TCV_O = $\frac{\Delta V_{OT}}{70^{\circ}C}$



9-11

والإيرانية المرتوعة بعجر بالإنوانية والمحدين بالمنان أومعان التاريك والمراب

REF-02

OUTPUT ADJUSTMENT

The REF-02 trim terminal can be used to adjust the output voltage over a 5V \pm 300mV range. This feature allows the system designer to trim system errors by setting the reference to a voltage other than 5V. Of course, the output can also be set to exactly 5.000V, or to 5.12V for binary applications.

Adjustment of the output does not significantly affect the temperature performance of the device. Typically the temperature coefficient change is 0.7 ppm/°C for 100mV of output adjustment.

TYPICAL APPLICATIONS

D/A CONVERTER REFERENCE



OUTPUT POWER BOOSTING - 5 VOLT 4 AMP PRECISION REGULATOR

THEORY OF OPERATION

With no output load, the voltage across R1 is determined by the REF-02's typical supply current of 1mA. With an output load, Q1 turns on and provides most of the load current. The total current that the REF-02 must supply is the base current of Q1 and approximately 4mA through R1.

Both current limiting and remote sensing may be added using the circuitry shown below. Since untrimmed output accuracy depends on the grade of REF-02 selected, an optional trimming potentiometer may be used to adjust the output to exactly 5.000V. The voltage drop across R3 at 5 amps causes 02 to turn on and remove the base current for 01.



BATTERY OPERATED D/A CONVERTER REFERENCE



BASIC REGULATOR

RI 430.0 01 POWER DARLINGTON 2N6053 2N6053 44MPS REF-02 TEMP TRIM 50 6 44MPS

REF-02

TYPICAL APPLICATIONS

REFERENCE STACK WITH EXCELLENT LINE REGULATION

Two REF-01's and one REF-02 can be stacked to yield 5,000, 15,000 and 25,000V outputs. An additional advantage is near-perfect line regulation of the 5,000 and 15,000 output voltages. A 27V to 55V input change produces an output change which is less than the noise voltage of the devices. A load bypass resistor (Rg) provides a path for the supply current (I_{SY}) of the 15,000V regulator.

In general any number of REF-01's and REF-02's can be stacked this way. For example, ten devices will yield ten outputs in 5 or 10V steps. The line voltage can range from 100 to 130V. However, care must be taken to ensure that the total load currents do not exceed the maximum usable current (typically 21mA),



PRECISION CURRENT SOURCE

A current source with 35V output compliance and excellent output impedance can be obtained using this circuit. REF-02 (2) keeps the line voltage and power dissipation constant in device (1); the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical $3\mu V/V$ PSRR of the OP-02E will create a 20 ppm change ($3\mu V/V \times 35V/5V$) in output current over a 35V range; for example, a 5mA current source can be built (R = 1k\Omega) with 350 MΩ output impedance:

$$R_{O} = \left(\frac{35V}{20 \times 10^{-6} \times 5mA}\right)$$





· · · · ·		NUMERICAL INDEX	
· ·		ORDERING INFORMATION) 2
		Q.A. PROGRAM) 3
		SELECTION GUIDES) 4
		INDUSTRY CROSS REFERENCE) 5
		OPERATIONAL AMPLIFIERS) 6
		COMPARATORS	7
		MATCHED TRANSISTORS	8
		VOLTAGE REFERENCES	9
	IHMI)	D/A CONVERTERS – LINEAR	10
	h d`bb /	D/A CONVERTERS – COMPANDING) [11]
		A/D CONVERTERS	12
		DEFINITIONS	13
		MONOLITHIC CHIPS) 14
		APPLICATION NOTES	15
			16
		NOTES	17

•

PMI has the industry's broadest line of monolithic D/A Converters including the new companding (compression/expansion) transfer function D/A Converter, the DAC-76. Our line of D/A Converters includes a choice of current or voltage outputs, 6-bit to sign plus 10-bit resolution, \pm 0.05% to \pm 0.4% nonlinearity, and 85 nsec to 1.5 μ sec settling time to \pm 1/2 LSB. All PMI converters are packaged in hermetically sealed DIP packages to provide high reliability and small size. Use the Selection Guide to choose a D/A Converter for a specific application. When the application requires a 12-bit DAC, see the Companding D/A Converter section of this catalog. We'll be introducing higher-resolution D/A Converters in the coming year. We'll keep you informed as these new products are introduced.



INDEX D/A CONVERTERS – LINEAR

PRODUCT	TITLE PAGE	
DAC-01	6 Bit Monolithic D/A Converter	
DAC-02	10 Bit Plus Sign Monolithic D/A Converter 10-4	,
DAC-03	8 & 10 Bit Low Cost Monolithic D/A Converter 10-7	•
DAC-04	Two's Complement 10 Bit D/A Converter 10-10)
DAC-08	8 Bit High Speed Multiplying D/A Converter 10-14	ŀ
DAC-100	8 & 10 Bit Digital-to-Analog Converter	ŀ
SSS1508A/	8 Bit Multiplying D/A Converter	į
1408A		

1-91





6 BIT MONOLITHIC D/A CONVERTER

GENERAL DESCRIPTION

The DAC-01 is a complete monolithic 6-bit digital-to-analog converter, incorporating current steering logic, current sources, diffused resistor ladder network, precision voltage reference and fast summing op amp on one chip. Monolithic construction provides small size, light weight, low power consumption and very high reliability. Wide power supply range, three output voltage options, and three input code options assure flexibility for a wide variety of applications. A seventh bit may also be added for greater resolution. The DAC-01 is ideal for CRT deflection circuits, servo positioning controls, digitally programmed power supplies and pulse generators, modem and telephone system digitizing and demodulation circuits, digital filters, and 6-bit A/D converters.

FEATURES




UA	
ABSOLUTE MAXIMUM RATINGS	
Operating Temperature	Storage Temperature -65° C to $\pm 150^{\circ}$ C
DAC-01A 01 01B 01E -55° C to $+125^{\circ}$ C	
DAC-01C 01H $0^{\circ}C$ to +70°C	
V+ Supply Voltage to Ground 0 to +18V	Lead Soldering Temperature 300°C (60 sec)
V- Supply Voltage to Ground 0 to -18V	
Logic Input to Ground -0.7 to +6V	
Internal Power Dissipation (Note 1) 500 mW	Output Short Circuit Duration (Note 2) Indefinite
NOTE 1. Bating applies up to ambient temperatures of	NOTE 2: Short circuit may be to ground or either supply
100° C For temperatures above 100° C derate	Bating applies to +125°C case temperature or
linearly at 10mW/°C	$+75^{\circ}$ C ambient temperature
e per en la construcción de la cons	
BASIC CIRCUIT CONNECTIONS	
SUPPLY SEQUENCING PROTECTION AND ADDITION FULL SCALE AD UISTMENT TECHNIQUE	N OF 7TH BIT OPTIONAL ZERO SCALE OR BIPOLAR OFFSET ADJUSTMENT
-I5V o	10040
+5νρ ρ+15ν	\$ V-0
	<u>}2.7ΜΩ</u>
TREATER T	- D ++
	IN4148 本IN4148
	ANALOG
E.S. 5000 V-INAIAR GND.	

APPLICATIONS INFORMATION

INPUT CODES—The DAC-01 utilizes standard complementary binary coding for unipolar mode operation (all inputs high produces zero output voltage). Complementary offset binary (bipolar) mode operation may be implemented by shorting pin 11 to pin 12 (all inputs high produces negative full scale output voltage). One's complement coding may be implemented by shorting pin 11 to pin 12 and inverting the MSB before entering pin 1 (all other bits are not inverted). Two's complement coding may be implemented by shorting pin 11 to pin 12, inverting the MSB before entering pin 1, and injecting approximately 5µA into pin 11 (which is at ground potential) by using the "zero scale or bipolar offset adjustment" circuit.

POWER SUPPLIES—Care should be taken to insure that positive voltages are not applied to the logic inputs for more than approximately 300ms before the V+ supply is applied. It is also important that V- not be removed during operation. The addition of three clamping diodes (see fig, above) is recommended where random supply sequences may be encountered. Power supplies should be bypassed near the package with a $.1\mu F$ disk capacitor. Chip users should connect the substrate to V-.

FULL SCALE ADJUST-A 500Ω pot from pin 14 to V- can be used to adjust the full scale output voltage to exactly 10 volts in unipolar mode or 10 to 20 volts p-p in bipolar mode. If no pot is used, tie pin 14 to V-.

SCALE FACTOR-For +10 volt or ± 5 volt outputs, short pin 10 to pin 11 (adjusts the feedback resistor around the output amplifier). For ± 10 volt output, leave pin 10 open. Intermediate output voltages may be obtained by placing a pot between pin 10 and pin 11, but this will seriously degrade the full scale temperature coefficient due to the mismatch between the +1150 ppm/°C tempco of the diffused resistors and the pot tempco.

CAPACITIVE LOADS-When driving capacitive loads greater than 50 pF in Unipolar mode or 30 pF in Bipolar mode a 100 pF capacitor may be placed from pin 11 to ground for added stability.

LOWER RESOLUTION APPLICATIONS—When less than 6 bits of resolution is required, tie off unused bits to a voltage level greater than +2.1 volts. The +5 volt logic supply is usually convenient.

DAC-01

ELECTRICAL CHARACTERISTICS

These specifications apply for V_{S} = ±15V and over the rated operating temperature range unless otherwise noted.

Parameter	DAC-01A	DAC-01	DAC-01B	DAC-01F	DAC-01C	DAC-01H	Units
Output Options	Unipolar Bipolar	Unipolar Bipolar	Unipolar Bipolar	Unipolar	Unipolar Bipolar	Unipolar	
Temperature Range	-55/+125	-55/+125	-55/+125	-55/+125	0/+70	0/+70	°C
Nonlinearity 25°C - Max	±0.20	±0.40	±0.40	±0.40	±0.40	±0.40	%FS
Nonlinearity Over Temperature - Max	±0.30	±0.45	±0.45	±0.45	±0.45	±0.45	%FS
Full Scale Tempco – Max	± 40	±80	±120	±80	±160	±160	ppm/°C
Unipolar Zero Scale Output Voltage – Max (Note 1, 2)	25	25	25	40	25	40	mV

These specifications apply for all DAC-01 grades, V_S = ±15V and over the rated operating temperature range unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
Unipolar Full Scale Output Voltage (Note 3)	$2K\Omega$ load, logic \leqslant 0.5V, short pin 13 to pin 14. Short pin 12 to Ground and pin 10 to pin 11.	+10.00	-	+11.75	Volts
Bipolar Output Voltage (Note 3)	$2K\Omega$ Load, Short pin 11 to pin 12.			te e	
±5 Volt Range	Short pin 13 to pin 14, Short pin 10 to pin 11.				
V _{FS+}	Logic Inputs ≤ 0.5V	+4.93	- · ·	+5.94	Volts
V _{FS-}	Logic Inputs ≥ 2.1V	-5.94	-	-4.93	Volts
±10 Volt Range	Open pin 10				
V _{FS+}	Logic Inputs ≤ 0.5V	+9.86	_	+11.89	Volts
V _{FS-}	Logic Inputs ≥ 2.1V	-11.89	-	-9.86	Volts
Bipolar Offset Voltage (Note 1) ±1/2 (I V _{FS+} I–I V _{FS–} I)	±5 Volt Range ±10 Volt Range		±40 ±80	±70 ±140	mV mV
Resolution		· -		6	bits
Logic Input "0"			-	0.5	Volts
Logic Input "1"		2.1			Volts
Logic Input Current, Each Input		-	2.2	8.0	μA
Power Supply Sensitivity	$\pm 12V \leq V_S \leq \pm 18V$ V _{FS} $\cong 10.0$ V	-	±0.01	±0.15	%VFS/V
Power Consumption		-	200	250	mW
Settling Time to ±1/2 LSB	$2.1V \le \text{logic level} \le 0.5V \text{ T}_A = 25^{\circ}\text{C}.$	-	1.5	3	μsec

NOTES:

1. Zero scale or bipolar offset voltage is trimmable to zero volts or to the exact one's or two's complement condition with an external resistor network to pin 11.

2. Logic input voltage ≥ 2.1 volts.

3. Full scale is adjustable to precisely 10 volts for unipolar operation and 10 volt or 20 volt p-p bipolar operation with an external 500 ohm potentiometer from pin 14 to V-.



DAC-02

10 BIT PLUS SIGN MONOLITHIC D/A CONVERTER

GENERAL DESCRIPTION

The DAC-02 is a complete 10 bit plus sign D/A converter on a single 82 x 148 mil monolithic chip. All elements of a complete sign/magnitude DAC are included—precision voltage reference, current steering logic, current sources, R-2R resistor network, logic controlled polarity switch and high speed internally compensated output op amp. Monotonicity guaranteed over the 0° to 70°C temperature range is achieved by the untrimmed diffused R-2R resistor ladder network. The buffered reference input is capable of tracking over a wide range of voltages, increasing application flexibility. The wide power supply range, low power consumption, choice of full scale output voltages and sign/magnitude coding assure utility in a wide range of applications including CRT displays, data acquisition systems, A/D converters, servo positioning controls, and voice and music digitizing and reconstruction systems.

FEATURES

and the second secon
Complete Includes Reference and Op Amp
Compact Single 18 Pin DIP Package
Bipolar OutputSign/Magnitude Coding
Monotonicity Guaranteed
Nonlinearity±1 LSB
Fast 1.5 μ sec Settling Time
Stable
Low Power Consumption
TTL, DTL, CMOS Compatible Inputs
Reliable 100% Burned in 72 Hrs @ 125°C



DERING INFORMATION				and the second second
MODEL	MONOTONICITY	FS TEMPCO	TEMP RANGE	PACKAGE HERMETIC
DAC-02 ACX1 (or X2)*	10 BITS	60 ppm/°C MAX	0°/+70°C	18 PIN DIP
DAC-02 BCX1 (or X2)*	9 BITS	60 ppm/°C MAX	0° /+70° C	18 PIN DIP
DAC-02 CCX1 (or X2)*	8 BITS	60 ppm/°C MAX	0°/+70°C	18 PIN DIP
DAC-02 DDX1 (or X2)*	7 BITS	150 ppm/°C MAX	0° /+70° C	18 PIN DIP

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	0°C to 70°C	Internal Reference Output Current	300µA
Storage Temperature Range	-65°C to +150°C	Reference Input Voltage	0 to +10V
V+ Supply to Analog Ground	0 to +18V	Internal Power Dissipation	500 mW
V– Supply to Analog Ground	0 to -18V	Lead Soldering Temperature	300°C (60 sec)
Analog Ground to Digital Ground	0 to ±0.5V	Output Short Circuit Duration	Indefinite
Logic Inputs to Digital Ground	–5V to (V ₊ – .7V)	(Short circuit may be to ground or eithe	er supply.

ELECTRICAL CHARACTERISTICS

These specifications apply for V_S = \pm 15V and over the 0°C to 70°C temperature range, unless otherwise specified.

		GRAD	DES AC,	BC, CC		GRADE	DD	
Parameter	Condition	Min	Тур	Max	Min	Тур	Max	Units
Resolution	Bipolar Output Unipolar Output	11 10	11 10	11 10	11 10	11 10	11 10	bits bits
Monotonicity (See Note 1)	0° C to 70° C Grade AC Grade BC Grade CC Grade DD	10 9 8			7			bits bits bits bits
Nonlinearity (See Note 1)	0° C to 70° C Grade AC Grade BC Grade CC Grade DD			±0.1 ±0.1 ±0.2	-		±0.4	% % %
Settling Time	To ±1/2 LSB, 10 Volt Step	-	1.5	_	-	1.5	-	μsec
Full Scale Tempco	Total, Internal Reference Connected	-	-	±60	_ ·	-, ,	±150	ppm/°C
Full Scale Tempco	External Reference	-	±30	-	-	±30	-	ppm/°C
Reference Input Bias Current		-	100	-	-	100	-	nA
Reference Input Impedance		-	200	-	-	200	-	MΩ
Reference Input Slew Rate		-	1.5	-	-	1.5	-	V/µsec
Reference Output Voltage		-	6.7	-	-	6.7		V
Zero Scale Offset	Sign Bit High, All Other Logic Inputs Low	-	±5	±10	-	±5	±10	mV
Zero Scale Symmetry	X2 Models (±5V Full Scale) X1 Models (±10V Full Scale)		±1 ±1	±2.5 ±5		±1 ±1	±5 ±10	mV mV
Full Scale Bipolar Symmetry	(See Definitions) (See Note 2)	-	±30	±60	-	±30	±80	mV
Power Supply Sensitivity	V _S = ±12V to ±18V	-	±0.015	±0.05		±0.015	±0.1	% V _{FS} /V
Power Dissipation	IOUT = 0	-	225	300	· _ · ·	225	350	mW
Logic Input Current	Each Input, $-5V$ to (V_+7V)	-	1	-		· 1		μA
Logic Input "0"		-	-	0.8		-	0.8	V
Logic Input "1"		2.0	-	-	2.0	— ·	-,	V
Full Scale Output Voltage	(See Note 3)				1.1			
±10 Volt Models	V _{FS+} (Sign Bit High)	+10.0	_	+11.5	+10.0		+11.5	\mathbf{v} is the second s
	V _{FS-} (Sign Bit Low)	-11.5	-	-10.0	-11.5		-10.0	v
±5 Volt Models	V _{FS+} (Sign Bit High)	+5.00		+5.75	+5.00	-	+5.75	V
	V _{FS-} (Sign Bit Low)	-5.75	-	-5.00	-5.75	-	-5.00	V

NOTE 1: This parameter is 100% tested at 0°C, 25°C and 70°C.

NOTE 2: These specifications apply for X1 (±10V) models; for X2 (±5V) models, divide specifications shown by 2.

NOTE 3: Reference Output terminal connected directly to Reference Input terminal, $R_L = 2K\Omega$, all logic inputs $\ge 2.0 V$.

DEFINITION OF SPECIFICATIONS*

BIPOLAR FULL SCALE SYMMETRY

The magnitude of the difference between $|V_{\mbox{FS+}}|$ and $|V_{\mbox{FS-}}|$

LOGIC "0"

The (low) logic input voltage necessary to hold a bit OFF.

The (high) logic input voltage necessary to hold a bit ON.

SIGN/MAGNITUDE CODING

The input logic coding used by the DAC-02. The polarity of the output voltage is determined by the logic level of the Sign Bit; the magnitude of the output voltage is determined by the binarily-weighted logic inputs.

OPERATING INSTRUCTIONS

FULL SCALE ADJUSTMENT-Full Scale output voltage may be trimmed by use of a potentiometer and series resistor as shown; however, best results will be obtained if a low tempco resistor if used or if pot and resistor tempcos match. Alternatively, a single pot of $> 75 K\Omega$ may be used.

REFERENCE OUTPUT-For best results, Reference Output current should not exceed $100\mu A$.

USE WITH EXTERNAL REFERENCES—Positive-polarity external reference voltages referred to Analog Ground may be applied to the Reference Input terminal to improve full scale tempco, to provide tracking to other system elements, or to slave a number of DAC-02's to the Reference Output of any one of them.

REFERENCE INPUT BYPASS-Lowest noise and fastest settling operation will be obtained by bypassing the Reference Input to Analog Ground with a 0.01μ F disk capacitor.

VARIABLE REFERENCES—Operation as a two-quadrant multiplying DAC is achieved by applying an analog input varying between 0 and ± 100 to the Reference Input terminal. The DAC output is then the scaled product of this voltage and the digital input. ± 50 output models (X2) must be used if Reference Input voltages will exceed $\pm 6.7V$ in order to prevent saturation of the output amplifier.

LOWER RESOLUTION APPLICATIONS-For applications not requiring full 10 bit resolution, unused logic inputs should be tied to ground.

UNIPOLAR OPERATION-Operation as a 10 bit straight binary converter may be implemented by permanently tying the Sign Bit to +5V (for positive Full Scale output) or to ground (for negative Full Scale output).

POWER SUPPLIES—The DAC-02 will operate within specifications for power supplies ranging from ±12V to ±18V. Power supplies should be bypassed near the package with a 0.1μ F disk capacitor. Chip users should connect the substrate to V-.

CAPACITIVE LOADING-The output operational amplifier provides stable operation with capacitive loads up to 100pF.

•SEE SECTION 13 FOR COMPLETE D/A CONVERTER DEFINITIONS

ZERO SCALE OFFSET

The output voltage (V_{ZS+}) produced by a positive zero scale input code (1-000000000)

ZERO SCALE SYMMETRY

The change in the output voltage produced by switching the Sign Bit with all logic bits low $(V_{ZS+}-V_{ZS-})$

FULL SCALE ADJUSTMENT CIRCUIT



POSITIVE SIGN/MAGNITUDE CODING TABLE

	SIGN BIT	M	SB							Ľ	SB	
+ FULL SCALE	1	. 1.	1	1	1	1	.1	1	1	1	1	
+ "HALF" SCALE	1	. 1.	0	0	0	0	0	Ó	0	0	0	
ZERO SCALE (+)	1	0	0	0	0	0	0	0	0	0	0	
ZERO SCALE (-)	0	0	0	0	0	0	0	0	.0	0	0	
- "HALF" SCALE	0	1	0	0	0	0	0	0	0	0	0	
-FULL SCALE	0	1	1	1	1	1	1	1	1	1	1	

GROUNDING-for optimum noise rejection, separate digital and analog grounds have been brought out. Best results will be obtained if these grounds are connected together at one point only, preferably near the DAC-02 package, so that the large digital currents do not flow through the analog ground path.





8 & 10 BIT LOW COST MONOLITHIC D/A CONVERTER

GENERAL DESCRIPTION

The DAC-03 is a complete 10 bit low cost D/A converter on a single 82 x 148 mil monolithic chip. All elements of a complete DAC are included—precision voltage reference, current steering logic, current sources, R-2R resistor network and high speed internally compensated output op amp. The untrimmed diffused R-2R resistor ladder network achieves monotonic operation over a wide temperature range. The buffered reference input is capable of tracking over a wide range of voltages, increasing application flexibility. The wide power supply range, low power consumption and choice of full scale output voltages assure utility in a wide range of applications including CRT displays, data acquisition systems, A/D converters, and servo positioning controls. For bipolar DAC's refer to the DAC-02 and DAC-04 data sheets.

FEATURES

Monotonicity Guaranteed
Low Cost
Complete Includes Reference and Op Amp
Compact Single 18 Pin DIP Package
Fast 1.5 µsec Settling Time
Stable
Standard Power Supplies ±12V to ±18V
Low Power Consumption
TTL, DTL, CMOS Compatible Inputs
5V and 10V Models Available



ORDERING INFORMATION

MODEL	MONOTONICITY	TEMP RANGE	FS TEMPCO	PACKAGE HERMETIC	
DAC-03 ADX1 (or X2)*	10 BITS	0°/+70°C	60 ppm/°C TYP	18 PIN DIP	
DAC-03 BDX1 (or X2)*	9 BITS	0°/+70°C	60 ppm/°C TYP	18 PIN DIP	
DAC-03 CDX1 (or X2)*	8 BITS	0°/+70°C	60 ppm/°C TYP	18 PIN DIP	
DAC-03 DDX1 (or X2)*	7 BITS	0°/+70°C	60 ppm/°C TYP	18 PIN DIP	

ABSOLUTE MAXIMUM RATINGS			
Operating Temperature Range	0°C to 70°C	Internal Reference Output Current	300µA
Storage Temperature Range	-65°C to +150°C	Reference Input Voltage	0 to +10V
V+ Supply to Analog Ground	0 to +18V	Internal Power Dissipation	500 mW
V- Supply to Analog Ground	0 to -18V	Lead Soldering Temperature	300°C (60 sec)
Analog Ground to Digital Ground	0 to ±0.5V	Output Short Circuit Duration	Indefinite
Logic Inputs to Digital Ground	-5V to (V ₊ 7V)	(Short circuit may be to ground or	r either supply.)

DAC-03

ELECTRICAL CHARACTERISTICS

These specifications apply for VS = $\pm 15V$ and TA = $25^{\circ}C$ unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Units
Resolution		10	10	10	bits
Monotonicity	Grade AD Grade BD Grade CD Grade DD	10 9 8 7	-		bits bits bits bits
Nonlinearity	Grade AD Grade BD Grade CD Grade DD			±0.1 ±0.1 ±0.2 ±0.4	% % %
Settling Time	To ±1/2 LSB, 10 Volt Step	· <u>-</u>	1.5	_	μ sec
Full Scale Tempco	Total, Internal Reference Connected	-	±60		ppm/°C
Full Scale Tempco	External Reference		±40	-	ppm/°C
Reference Input Bias Current		-	100	-	nA
Reference Input Impedance		_	200	-	MΩ
Reference Input Slew Rate		-	1.5	-	V/µsec
Reference Output Voltage		<u></u>	6.7	- - 1	v
Zero Scale Offset		-	±1.0	±10	mV
Power Supply Sensitivity	V _S = ±12V to ±18V	_	±.015	±0.1	% V _{FS} /V
Power Dissipation	I _{OUT} = 0	—	225	350	mW
Logic Input Current	(Each Input, -5V to (V ₊ 7V)	-	1		μA
Logic Input "0"			-	0.8	V
Logic Input "1"		2.0	· · · · - · · ·	<u>-</u>	
Full Scale Output Voltage 10 Volt Models (X1) 5 Volt Models (X2)	(See Note)	+10.0 +5.00		+11.5 +5.75	v v

NOTE: Reference Output terminal connected directly to Reference Input terminal and pin 18, RL = 2KΩ, all logic inputs > 2.0 V.

DEFINITION OF SPECIFICATIONS

LOGIC "0"

The (low) logic input voltage necessary to hold a bit OFF.

The (high) logic input voltage necessary to hold a bit ON.

APPLICATION NOTES

FULL SCALE ADJUSTMENT-Full Scale output voltage may be trimmed by use of a potentiometer and series resistor as shown; however, best results will be obtained if a low tempco resistor is used or if pot and resistor tempcos match. Alternatively, a single pot of $> 75K\Omega$ may be used.

REFERENCE OUTPUT-For best results, Reference Output current should not exceed 100µA.

USE WITH EXTERNAL REFERENCES—Positive-polarity external reference voltages referred to Analog Ground may be applied to the Reference Input terminal to improve full scale tempco, to provide tracking to other system elements, or to slave a number of DAC-03's to the Reference Output of any one of them.

REFERENCE INPUT BYPASS-Lowest noise and fastest settling operation will be obtained by bypassing the Reference Input to Analog Ground with a 0.01μ F disk capacitor.

LOWER RESOLUTION APPLICATIONS-For applications not requiring full 10 bit resolution, unused logic inputs should be tied to ground.

POWER SUPPLIES—The DAC-03 will operate within specifications for power supplies ranging from $\pm 12V$ to $\pm 18V$. Power supplies should be bypassed near the package with a 0.1 μ F disk capacitor. Chip users should connect the substrate to V-.

INTERFACING WITH CMOS LOGIC

The DAC-03's logic input stages require about 1μ A and are capable of operation with inputs between -5 volts and V+ less .7 volt. This wide input voltage range allows direct CMOS interfacing in most applications, the exception being where the CMOS logic and D/A converter must use the same positive power supply.

In this special case, a diode should be placed in series with the CMOS driving device's V_{DD} lead as shown in Figure 1. The diode limits V_{DD} to V+ less .7 volt—since the output from the CMOS device cannot exceed this value, the DAC's maximum input voltage rule is satisfied. Summarizing: in all applications, the DAC-03 requires either no interfacing components, or at most a single inexpensive diode for full CMOS compatibility.

SEE SECTION 13 FOR COMPLETE D/A CONVERTER DEFINITIONS

ZERO SCALE OFFSET

The output voltage (V_{ZS}) produced by a zero scale input code (0000000000)

FULL SCALE ADJUSTMENT CIRCUIT



GROUNDING-for optimum noise rejection, separate digital and analog grounds have been brought out. Best results will be obtained if these grounds are connected together at one point only, preferably near the DAC-03 package, so that large digital currents do not flow through the analog ground path.

CAPACITIVE LOADING—the output operational amplifier provides stable operation with capacitive loads up to 100pF.







TWO'S COMPLEMENT 10 BIT D/A CONVERTER

GENERAL DESCRIPTION

The DAC-04 is a complete 10 bit Two's Complement D/A Converter on a single 82 x 148 mil monolithic chip. All elements of a complete bipolar output Two's Complement DAC are included-precision voltage reference, current steering logic, current sources, R-2R resistor network, bipolar offset circuit and high speed internally compensated output op amp. Monotonicity guaranteed over the entire 0° to 70°C temperature range is achieved using an untrimmed diffused R-2R resistor network. The buffered reference input is capable of tracking over a wide range of voltages, increasing application flexibility. The user may also easily implement One's Complement, Straight Offset Binary, or unipolar operation. The ±12V to ±18V power supply range, low power consumption TTL and CMOS compatibility, choice of full scale output voltages and adaptable logic coding capability assure utility in a wide range of applications.

FEATURES

Complete Includes Reference and Op Amp
Compact
Bipolar Output Two's Complement Coding
Monotonicity Guaranteed
Nonlinearity ±1 LSB
Fast
Standard Power Supplies $\dots \dots \dots \pm 12V$ to $\pm 18V$
Low Power Consumption 300 mW Max
TTL, DTL, CMOS Compatible Inputs
Reliable 100% Burned-in 72 Hrs @ 125°C



ORDERING INFOR	MATION				a sa waxaa ahaa
MODEL	Ουτρυτ	MONOTONICITY	FS TEMPCO	TEMP RANGE	PACKAGE HERMETIC
DAC-04ACX2	±5V	10 BITS	90 ppm/°C MAX	0°/+70°C	18 PIN DIP
DAC-04BCX2	±5V	9 BITS	90 ppm/°C MAX	0°/+70°C	18 PIN DIP
DAC-04CCX2	±5V	8 BITS	90 ppm/°C MAX	0° /+70° C	18 PIN DIP
DAC-04DDX2	±5V	7 BITS	150 ppm/°C MAX	0°/+70°C	18 PIN DIP

	DAC	-04							
ABSOLUTE MAXIMUM RATINGS									
Operating Temperature Range	0°C to 70°C	Internal Reference Output Current	300 μA						
Storage Temperature Range	–65°C to +150°C	Reference Input Voltage	0 to +10V						
V+ Supply to Analog Ground	0 to +18V	Internal Power Dissipation	500 mW						
V- Supply to Analog Ground	0 to -18V	Lead Soldering Temperature	300°C (60 sec)						
Analog Ground to Digital Ground	0 to ±0.5V	Output Short Circuit Duration	Indefinite						
Logic Inputs to Digital Ground	–5V to (V ₊ – .7V)	(Short circuit may be to ground or	either supply.)						
a second and the second sec		• • • • • • • • • • • • • • • • • • •	-						

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_S = \pm 15V$ and over the 0°C to 70°C temperature range, unless otherwise specified.

		_	1	1. A.A.				
		GRA	DES AC, B	ic, cc	(GRADE	DD	
Parameter	Condition	Min	Тур	Max	Min	Тур	Max	Units
Resolution		10	10	10	10	10	10	bits
Monotonicity	0°C to 70°C							
(See Note 1)	Grade AC	10	-	- 1			1	bits
	Grade BC	9	-	·				bits
	Grade CC	8	-	-				bits
	Grade DD				7	· - ·	_	bits
Nonlinearity	0°C to 70°C					1.1		
(See Note 1)	Grade AC	_	-	± 0.1				%
	Grade BC	. –	-	±0.1				%
	Grade CC	-	-	± 0.2				%
	Grade DD				-	-	±0.4	%
Settling Time	To ±1/2 LSB, 10 Volt Step		1.5	-	-	2.5		μsec
Full Scale Tempco	Total, Internal Reference Connected	-	±45	±90	-	±60	±150	ppm/°C
Full Scale Tempco	Zero Drift External Reference Applied	-	±30	-	-	±50	-	ppm/°C
Reference Input Bias Current		-	100	-	· · · ·	100		nA
Reference Input Impedance		-	200	-	-	200	_	MΩ
Reference Input Slew Rate		-	1.5	-	-	1.5	-	V/µsec
Reference Output Voltage			6.7			6.7	-	V
Unipolar Zero Scale Output Voltage	Short Pin 18 to ground (See Note 2)	-	±5.0	- ¹	<u> </u>	±5.0	_	mV
Bipolar Offset Voltage	Short Pins 15 and 18 to Pin 17 (See Note 3)	-5.0	-	-0.1	-5.0		-0.1	% Range
Power Supply Sensitivity	V _S = ±12V to ±18V	-	±0.015	±0.1	_	± 0.15	-	%/V
Power Dissipation	I _{OUT} = 0	-	225	300	-	300	350	mW
Logic Input Current	Each Input, -5V to (V+7V)	-	1.0			1.0	-	μA
Logic Input "O"		-	_	0.8	-	-	0.8	v
Logic Input "1"		2.0	-	-	2.0	-		V
Full Scale Output Range	Short Pin 15 to Pin 17 (See Note 4)	10	-	11.5	10	-	11.5	V

NOTE 1: This parameter is 100% tested at 0°C, 25°C and 70°C.

NOTE 2: May be operated in 0 to +10V Unipolar mode by shorting Pin 18 to ground.

NOTE 3: Bipolar Offset Voltage is trimmable to exact Two's or One's Complement condition with the circuit shown on the next page.

NOTE 4: Full Scale Output Voltage is trimmable to exact desired output range of 10V with the circuit shown on the next page.

DEFINITION OF SPECIFICATIONS

BIPOLAR OFFSET VOLTAGE $1/2(|V_{FS+}|-|V_{FS-}|)$ The maximum error due to asymmetry around zero output expressed as a percentage of Full Scale Output Range.

FULL SCALE OUTPUT RANGE

The peak-to-peak voltage swing of the converter's output, i.e. $|V_{FS+}|+|V_{FS-1}|$ for bipolar operation, and $(V_{FS-}V_{ZS})$ for unipolar operation.

NEGATIVE BIPOLAR FULL SCALE OUTPUT VOLTAGE (VFS_)

The output voltage for 1000000001 input code for Two's

OPERATING INSTRUCTIONS

ADJUSTING FOR TWO'S COMPLEMENT CODING

- Connect Full Scale Adjust and Bipolar Adjust Circuitry as shown in figure.
- 2. Turn all bits off (V_{FS}–LSB) 100000000
- 3. Adjust Bipolar Pot for VFS- -LSB at output -5.0098V
- 4. Turn all bits on (V_{FS+}) 0 1 1 1 1 1 1 1 1 1
- 5. Adjust Full Scale Pot for desired V_{FS+} value +5.0000V
- Check Zero Scale Reading (V_{ZS}) 0 0 0 0 0 0 0 0 0 0 0 If this reading is outside desired V_{ZS} range, readjust Bipolar Pot till the output reads 0.0000 V.

TWO'S COMPLEMENT CODING TABLE

					INF	דטי							IDEAL
	MSB								LSB				OUTPUT
V _{FS+}	0	1	1	1	1	1	1	<u>_</u> 1	1	1			+5.000V
V _{FS+} – LSB	0	1	1	1	1	1	1	1	1	0			+4.990V
+1 LSB	0	0	0	0	0	0	0	0	0	1		, ¹	+0.010V
Zero	0	0	0	0	0	0	0	0	0	0			0.000V
–1 LSB	1	ì	1	1	1	1	1	1	1	1			-0.010V
VFS_ + LSB	1	0	0	0	0	0	0	. 0	1	0			-4.990V
VFS-	1	0	0	0	0	0	0	0	0	1			-5.000V

ADJUSTING FOR ONE'S COMPLEMENT CODING

- 1. Connect Full Scale Adjust and Bipolar Adjust Circuitry as shown in above figure.
- 2. Turn all bits off (V_{FS}) 100000000
- 4. Turn all bits on (V_{FS+}) 0111111111

5. Adjust Full Scale Pot for desired V_{FS+} value +5.0000V ONE'S COMPLEMENT CODING TABLE

		INPUT								IDEAL	
	M	SB							Ľ	SB	OUTPU
V _{FS+}	0	1	1	1	1	1	1	1	1	1 1	+5.000V
V _{FS+} – LSB	0	1	1	1	1	1	1	1	1	0	+4.990V
+0	0	0	0	0	0	0	0	0	0	0	+0.005V
-0	° 1.	1	1	1	1	1	1	1	1	1	-0.005V
V _{FS} + LSB	1	0	0	0	0	0	0	• 0	0	1	-4.990V
V _{FS-}	1	0	0	0	0	0	0	0	0	0	-5.0 0 0V

SEE SECTION 13 FOR COMPLETE D/A CONVERTER DEFINITIONS

Complement coding, or the output voltage for 1000000000 input code for One's Complement coding.

POSITIVE BIPOLAR FULL SCALE OUTPUT VOLTAGE (VFS+)

The output for 0111111111 input code.

UNIPOLAR FULL SCALE OUTPUT VOLTAGE (VFS) The (positive) output voltage for 0111111111 input code.

UNIPOLAR ZERO SCALE OUTPUT VOLTAGE (VZS) The output voltage for 1000000000 input code.

FULL SCALE OUTPUT RANGE AND BIPOLAR OFFSET ADJUSTMENT CIRCUIT

NOTE that two zero states will straddle $(\pm 1/2 \text{ LSB})$ the true zero. Therefore the DAC will have symmetrical outputs for both positive and negative full scale.

EXTERNAL ADJUSTMENT NETWORK-Full Scale Output Range and Bipolar Offset may be adjusted by using the circuit shown in the figure above. Best results will be obtained when low tempco pots and resistors are used, or if pot and resistor tempcos match.

IMPLEMENTING STRAIGHT OFFSET BINARY CODING-Straight Offset Binary coding is exactly the same as One's Complement coding except that the most significant bit occurs in true, rather than inverted form and the output states are relabeled. To convert the DAC-04 to Straight Offset Binary code operation, simply place a logic inverter in series with the MSB input (Pin 1) and invert the MSB value shown in steps 2, and 4 of the One's Complement adjustment procedure shown above.

STRAIGHT OFFSET BINARY CODING TABLE

		IDEAL										
	MSB							LSB				OUTPUT
VES+	1	1	1	1	1	1	1	1	1	៍1		+5.000V
V _{FS+} – 1 LSB	1	1	1	1	1	1	1	1	1	0		+4.990∨
+ 1/2 LSB Zero	; 1	0	0	0	0	0	0	0	0	0		+0.005V
– 1/2 LSB	0	1	1	1,	. 1	1	1	1	, 1,	, 1		-0.005V
VFS_ +1 LSB	0	0	0	0	0	0	0	0	0	1		-4.990V
VFS-	0	0	0	0	0	0	0	0	0	0		-5.000V

REFERENCE OUTPUT—For best results, Reference Output current should not exceed 100µA.

10-12

OPERATING INSTRUCTIONS - CONT'D

USE WITH EXTERNAL REFERENCES—Positive-polarity external reference voltages referred to Analog Ground may be applied to the Reference Input terminal to improve full scale tempco, to provide tracking to other system elements, or to slave a number of DAC-04's to the Reference Output of any one of them.

POWER SUPPLIES—The DAC-04 will operate within specifications for power supplies ranging from ±12V to ±18V. Power supplies should be bypassed near the package with a 0.1μ F disk capacitor. Chip users should connect the substrate to V-.

GROUNDING-for optimum noise rejection, separate digital and analog grounds have been brought out. Best results will be obtained if these grounds are connected together at one point only, preferably at the DAC-04 package, so that large digital currents do not flow through the analog ground path.

CAPACITIVE LOADING—the output operational amplifier provides stable operation with capacitive loads up to 100pF. **REFERENCE INPUT BYPASS**-Lowest noise and fastest settling operation will be obtained by bypassing the Reference Input to Analog Ground with a 0.01μ F disk capacitor.

VARIABLE REFERENCES—Operation as a two-quadrant multiplying DAC is achieved by applying an analog input varying between 0 and +10V to the Reference Input terminal. The DAC output is then the scaled product of this voltage and the digital input. A reference input of 6.27V will produce approximately nominal output range.

LOWER RESOLUTION APPLICATIONS—For applications not requiring full 10 bit resolution, unused logic inputs should be tied to ground.

UNIPOLAR OPERATION—Operation as a 10V positive output 10 bit converter may be implemented by permanently tying pin 18 to ground.





8 BIT HIGH SPEED MULTIPLYING D/A CONVERTER UNIVERSAL DIGITAL LOGIC INTERFACE

GENERAL DESCRIPTION

The DAC-08 series of 8 bit monolithic multiplying Digitalto-Analog Converters provide very high speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 85 nsec settling times with very low "glitch" and at low power consumption. Monotonic multiplying performance is attained over a wide 40 to 1 reference current range. Matching to within 1 LSB between reference and full scale currents eliminates the need for full scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.

High voltage compliance dual complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.

All DAC-08 series models guarantee full 8 bit monotonicity, and nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the $\pm 4.5V$ to $\pm 18V$ power supply range, with 33 mW power consumption attainable at $\pm 5V$ supplies.

FEATURES

Fast Settling Output Current
Full Scale Current Prematched to ±1 LSB
Direct Interface to TTL, CMOS, ECL, HTL, PMOS
Nonlinearity to ±0.1% Max Over Temp Range
➡ High Output Impedance and Compliance10V to +18V
Differential Current Outputs
Wide Range Multiplying Capability 1 MHz Bandwidth
➡ Low FS Current Drift ±10ppm/°C
■ Wide Power Supply Range ±4.5V to ±18V
➡ Low Power Consumption
Low Cost

The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications; devices processed to MIL-STD-883, Level B are available.

DAC-08 applications include 8 bit, 1 μ sec A/D converters, servo-motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high speed modems and other applications where low cost, high speed and complete input/output versatility are required.



ABSOLUTE MAXIMUM RATINGS	$(T_A = 25^{\circ}C \text{ unless otherw})$	vise noted.)	
Operating Temperature		V+ Supply to V- Supply	36V
DAC-08AQ, Q	–55°C to +125°C	Logic Inputs	V– to V– plus 36V
DAC-08EQ, CQ	0°C to +70°C	V _{LC}	V- to V+
Storage Temperature	65°C to +150°C	Analog Current Outputs	See Fig. 12
Power Dissipation	500 mW	Reference Inputs (V ₁₄ , V ₁₅)	V- to V+
Derate above 100°C	10mW/°C	Reference Input Differential Volta	ge (V ₁₄ to V ₁₅) ±18V
Lead Soldering Temperature	300°C (60 sec)	Reference Input Current (I14)	5.0mA

BAO 00



10-15

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_S = \pm 15V$, $I_{REF} = 2.0$ mA, $T_A = -55^{\circ}C$ to $\pm 125^{\circ}C$ unless otherwise specified. Output characteristics refer to both I_{OUT} and $\overline{I_{OUT}}$.

			Ē	AC-08A					
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Resolution			8	8	8	8	8	8	bits
Monotonicity			8	8	8	8	8	8	bits
Nonlinearity		T _A = -55°C to +125°C	-	-	±0.1	-	-	±0.19	% FS
Settling Time	t _s	To ±¼LSB, all bits switched ON or OFF T _A = 25°C		85	135	l	85	135	nsec
Propagation Delay Each bit All bits switched	^ւ թլн, ^ւ թнլ	Τ _Α = 25°C		35 35	60 60	-	35 35	60 60	nsec nsec
Full Scale Tempco	TCIFS		I _	±10	±50	· · ·	±10	±50	ppm/°C
Output Voltage Compliance	v _{oc}	Full scale current change <½ LSB ROUT > 20 Megohm typ.	-10	-	+18	-10	—	+18	Volts
Full Scale Current	IFS4	VREF = 10.000V R ₁₄ , R ₁₅ = 5.000k Ω T _A = 25°C	1.984	1.992	2.000	1.94	1.99	2.04	mA
Full Scale Symmetry	IFSS	IES4 - IES2	-	±0.5	±4.0		±1.0	±8.0	μA
Zero Scale Current	Izs		-	0.1	1.0		0.2	2.0	μA
Output Current Range	IFSR	V- = -5.0V V- = -7.0V to -18V	0 0	2.0 2.0	2.1 4.2	0	2.0 2.0	2.1 4.2	mA mA
Logic Input Levels Logic "0" Logic "1"	VIL VIH	V _{LC} = 0V	2.0	:- -	0.8 —	2.0	-	0.8 -	Volts Volts
Logic Input Current Logic ''0'' Logic ''1''	lı∟ IfH	V _{LC} = 0V V _{IN} = -10V to +0.8V V _{IN} = 2.0V to 18V		-2.0 0.002	-10 10		-2.0 0.002	-10 10	μΑ μΑ
Logic Input Swing	Vis	V- = -15V	-10	_ ·	+18	-10	-	+18	Volts
Logic Threshold Range	VTHR	Vs = ±15V	-10	-	+13.5	-10	-	+13.5	Volts
Reference Bias Current	115		-	-1.0	-3.0	-	-1.0	-3.0	μA
Reference Input Slew Rate	di/dt	See Figs. 5, 27	4.0	8.0	-	4.0	8.0	-	mA/µsec
Power Supply Sensitivity	PSSIFS+ PSSIFS-	V+ = 4.5V to 18V V- = -4.5V to -18V I _{REF} = 1.0 mA		±0.0003 ±0.002	±0.01 ±0.01	-	±0.0003 ±0.002	±0.01 ±0.01	%/% %/%
Power Supply Current	+. -	V _S = ±5V, I _{REF} = 1.0 mA V _S = +5V, -15V,		2.3 -4.3	3.8 5.8		2.3 -4.3	3.8 -5.8	mA mA
	i+ i-	I _{REF} = 2.0 mA	-	2.4 -6.4	3.8 7.8	-	2.4 -6.4	3.8 7.8	mA mA
	+ -	5 ner		2.5 -6.5	3.8 7.8		2.5 -6.5	3.8 -7.8	mA mA
Power Dissipation	PD	±5V, I _{REF} = 1.0 mA +5V, -15V, I _{REF} = 2.0 mA ±15V, I _{REF} = 2.0 mA		33 108 135	48 136 174		33 108 135	48 136 174	m₩ m₩ m₩

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_S = \pm 15V$, I_{REF}	= 2.0 mA, T _A	= 0° C to 70° C unless	otherwise specified. Output
characteristics refer to both IOUT and IOUT.			

			DAC-08E			· (DAC-08C		
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Resolution	1		8	8	8	8	8	8	bits
Monotonicity			8	8	8	- 8	8	8	bits
Nonlinearity		T _A = 0°C to 70°C	-	-	±0.19	5. j 	-	±0.39	% FS
Settling Time	ts	To ±½LSB, all bits switched ON or OFF T _A = 25°C		85	150	-	85	150	nsec
Propagation Delay Each bit All bits switched	tРĽН, tРН	Т _А = 25°С	-	35 35	60 60		35 35	60 60	nsec nsec
Full Scale Tempco	TCIFS		-	±10	±50		±10	±80	ppm/°C
Output Voltage Compliance	v _{oc}	Full scale current change <½ LSB R _{OUT} > 20 Megohm typ.	-10		+18	-10	—	+18	Volts
Full Scale Current	IFS4	V _{REF} = 10.000V R ₁₄ , R ₁₅ = 5.000k Ω T _A = 25°C	1.94	1.99	2.04	1.94	1.99	2.04	mA
Full Scale Symmetry	IESS	IES4 - IES2	_	±1.0	±8.0		±2.0	±16	μA
Zero Scale Current	Izs		-	0.2	2.0		0.2	4.0	μA
Output Current Range	IFSR	V− = −5.0V V− = −7.0V to −18V	0 0	2.0 2.0	2.1 4.2	0 0	2.0 2.0	2.1 4.2	mA mA
Logic Input Levels Logic ''0'' Logic ''1''	VIL VIH	V _{LC} = 0V	_ 2.0	1-1	0.8 —	_ 2.0		0.8 -	Volts Volts
Logic Input Current Logic ''0'' Logic ''1''	ι III	V _{LC} = 0V V _{IN} = -10V to +0.8V V _{IN} = 2.0V to 18V	_	-2.0 0.002	10 10	-	-2.0 0.002	-10 10	μΑ μΑ
Logic Input Swing	VIS	V- = -15V	-10	-	+18	-10	-	+18	Volts
Logic Threshold Range	V _{THR}	V _S = ±15V	-10	-	+13.5	-10	-	+13.5	Volts
Reference Bias Current	¹ 15		-		-3.0	-	-1.0	-3.0	μA
Reference Input Slew Rate	dl/dt	See Figs. 5, 27	4.0	8.0	_	4.0	8.0		mA/µsec
Power Supply Sensitivity	PSSIFS+ PSSIFS-	V+ = 4.5V to 18V V- = -4.5V to -18V IREF = 1.0 mA	-	±0.0003 ±0.002	±0.01 ±0.01	-	±0.0003 ±0.002	±0.01 ±0.01	%/% %/%
Power Supply Current	+ -	V _S = ±5V, I _{REF} = 1.0 mA V _C = +5V, -15V	-	2.3 -4.3	3.8 5.8	_	2.3 -4.3	3.8 -5.8	mA mA
	1+ 1-,	I _{REF} = 2.0 mA		2.4 -6.4	3.8 7.8	_ _	2.4 -6.4	3.8 -7.8	mA mA
	+ 	V _S = ±15V, I _{REF} = 2.0 mA		2.5 -6.5	3.8 -7.8	- ,	2.5 -6.5	3.8 -7.8	mA mA
Power Dissipation	PD	±5V, I _{REF} = 1.0 mA +5V, -15V, I _{REF} = 2.0 mA ±15V, I _{REF} = 2.0 mA		33 108 135	48 136 174	-	33 108 135	48 136 174	mW mW mW



10:18



10-19





10-21

APPLICATIONS INFORMATION

REFERENCE AMPLIFIER SETUP

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0mA. The full scale output current is a linear function of the reference current and is given by:

 $I_{FS} = \frac{255}{256} \times I_{REF}$ where $I_{REF} = I_{14}$.

In positive reference applications (Fig. 18), an external positive reference voltage forces current through R₁₄ into the V_{REF(+)} terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to V_{REF(-)} at pin 15 (Fig. 20); reference current flows from ground through R₁₄ into V_{REF(+)} as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R₁₅ (nominally equal to R₁₄) is used to cancel bias current errors; R₁₅ may be eliminated with only a minor increase in error.

Bipolar references may be accomodated by offsetting V_{REF} or pin 15 as shown in Fig. 28. The negative common mode range of the reference amplifier is given by: $V_{CM^-} = V^-$ plus (I_{REF} × 1 KΩ) plus 2.5V. The positive common mode range is V+ less 1.5V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R_{14} should be split into two resistors with the junction bypassed to ground with a 0.1 μ F capacitor.

For most applications, a +10.0V reference is recommended for optimum full scale temperature coefficient performance. This will minimize the contributions of reference amplifier V_{OS} and TCV_{OS} . For most applications the tight relationship between I_{REF} and I_{FS} will eliminate the need for trimming I_{REF} . If required, full scale trimming may be accomplished by adjusting the value of R_{14} , or by using a potentiometer for R_{14} . An improved method of full scale trimming which eliminates potentiometer T.C. effects in shown in Fig. 19.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. The recommended range for operation with a DC reference current is +0.2mA to +4.0mA.

The reference amplifier must be compensated by using a capacitor from pin 16 to V–. For fixed reference operation, a 0.01 μ F capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

MULTIPLYING OPERATION

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between I_{FS} and I_{REF} over a range of 4 mA to 4 μ A. Monotonic operation is maintained over a typical range of I_{REF} from 100 μ A to 4.0 mA; consult factory for devices selected for monotonic operation over wider I_{REF} ranges.

REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V⁻. The value of this capacitor depends on the impedance presented to pin 14: for R₁₄ values of 1.0, 2.5 and $5.0 K\Omega$, minimum values of C_c are 15, 37, and 75 pF. Larger values of R₁₄ require proportionately increased values of C_c for proper phase margin.

For fastest response to a pulse, low values of R₁₄ enabling small C_c values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R₁₄ = 1 K Ω and C_c = 15 pF, the reference amplifier slews at 4 mA/µsec enabling a transition from I_{REF} = 0 to I_{REF} = 2 mA in 500 nsec.

Operation with pulse inputs to the reference amplifier may be accomodated by an alternate compensation scheme shown in Fig. 27. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ($I_{REF} = 0$) condition. Full scale transition (0 to 2 mA) occurs in 120 nsec when the equivalent impedance at pin 14 is 200 Ω and C_c = 0. This yields a reference slew rate of 16 mA/µsec which is relatively independent of R_{IN} and V_{IN} values.

LOGIC INPUTS

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 2µA logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -10V and +18V. This enables direct interface with +15V CMOS logic, even when the DAC-08 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V- plus (I_{REF} \times 1 K Ω) plus 2.5V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V_{LC}). Fig. 11 shows the relationship between V_{LC} and V_{TH} over the temperature range, with V_{TH} nominally 1.4 above VLC. For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an IREF = 1 mA is recommended. For interfacing other logic families, see Fig. 26. For general setup of the logic control circuit, it should be noted that pin 1 will source 100 μ A typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a 1 K Ω divider, for example, it should be bypassed to ground by a 0.01 μ F capacitor.

APPLICATIONS INFORMATION

ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided, where $I_O + \overline{I_O} = I_{FS}$. Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases $\overline{I_O}$ as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing I_{FS} ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36V above V- and is independent of the positive supply. Negative compliance is given by V- plus ($I_{REF} \cdot 1 K\Omega$) plus 2.5V.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

POWER SUPPLIES

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9V to 36V. When operating at supplies of \pm 5V or less, I_{REF} \leq 1 mA is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5V with I_{REF} = 2 mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be useful to insure logic swings, etc. remain between acceptable limits.

Power consumption may be calculated as follows:

 $P_d = (I+) (V+) + (I+) (V-) + (2 I_{REF}) (V-)$. A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

TEMPERATURE PERFORMANCE

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is tight, typically $\pm 10 \text{ ppm/}^{\circ}$ C, with zero scale output current and drift essentially negligible compared to 1/2 LSB.

Full scale output drift performance will be best with +10.0V references as V_{OS} and TCV_{OS} of the reference amplifier will be very small compared to 10.0V. The temperature coefficient of the reference resistor R₁₄ should match and track that of the output resistor for minimum overall full scale drift. Settling times of the DAC-08 decrease approximately 10% at -55°C; at +125°C an increase of about 15% is typical.

SETTLING TIME

The DAC-08 is capable of extremely fast settling times, typically 85nsec at I_{REF} = 2.0mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35 nsec for each of the 8 bits. Settling time to within 1/2 LSB of the LSB is therefore 35 nsec, with each progressively larger bit taking successively longer. The MSB settles in 85 nsec, thus determining the overall settling time of 85 nsec. Settling to 6-bit accuracy requires about 65 to 70 nsec. The output capacitance of the DAC-08 including the package is approximately 15 pF, therefore the output RC time constant dominates settling time if $R_L > 500\Omega$.

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for I_{REF} values down to 1.0mA, with gradual increases for lower I_{REF} values. The principal advantage of higher I_{REF} values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve $\pm 4 \ \mu$ A, therefore a 1 K Ω load is needed to provide adequate drive for most oscilloscopes. The settling time fixture of Fig. 29 uses a cascode design to permit driving a 1 K Ω load with less than 5pF of parasitic capacitance at the measurement node. At I_{REF} values of less than 1.0 mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 01111111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within $\pm 0.2\%$ of the final value, and thus settling times may be observed at lower values of I_{REF}.

DAC-08 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and V_{LC} terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; $0.1 \,\mu\text{F}$ capacitors at the supply pins provide full transient protection.



DAC-100

8 & 10 BIT DIGITAL-TO-ANALOG CONVERTER

GENERAL DESCRIPTION

The DAC-100 series are complete 10 bit resolution Digitalto-Analog converters constructed on two monolithic chips in a single 16-pin DIP or 24-pin flatpack. Featuring excellent linearity vs. temperature performance, the DAC-100 includes a low tempco voltage reference, 10 current source/switches and a high stability thin-film R-2R ladder network. Maximum application flexibility is provided by the fast current output and by matched bipolar offset and feedback resistors which are included for use with an external op amp for voltage output applications. Although all units have 10-bit resolution, a wide choice of linearity and tempco options are provided to allow price/performance optimization.

The small size, wide operating temperature range, low power consumption and high reliability construction make the DAC-100 ideal for aerospace applications. Other applications include use in servo-positioning systems, X-Y plotters, CRT

FEATURES

	Complete Internal Reference
•	Flexible 0 to 2mA Output
	Fast Settling 225 nsec (8 Bits), 375 nsec (10 Bits)
	Stable Tempcos to ±15ppm/°C Max
	0°/+70°C, -25°C/+85°C, -55°/+125°C Models
	Available
	TTL and DTL Compatible Logic Inputs
89	Wide Supply Range $\pm 6V$ to $\pm 18V$
	8 and 10 Bit Versions Available
	MIL-STD-883 Level B Processing on Military Units
	Low Cost Q3, Q4 Series

displays, programmable power supplies, analog meter movement drivers, waveform generators and high speed Analog-to-Digital converters.



GENERAL INFORMATION	FULL SCALE TEST CIRCUIT
 The DAC-100 series are digital-to-analog current converters; voltage outputs are implemented by using an external operational amplifier with the internally-provided feedback resistor. For clarity and convenience, most specifications will reference full scale output voltage rather than full scale output current, assuming an "ideal" op amp has been utilized for conversion (See test circuit at right). The logic coding used for driving the DAC-100 should be complementary binary or offset complementary binary to obtain unipolar and bipolar analog outputs, respectively. 	+ISV 14 I3 I2 I1 I0 9 8 7 5 5 4 DAC -100 V- V- VOLTAGE 00 VOLTS R3 0-2mA R3 0-2mA (R1 - R3) (R1 - R3) -15 V 0 VOLTAGE 00 VOLTS 0 VOLTAGE 0
3. As shown in the ordering information below, the DAC-100 series provides a wide variety of worst-case nonlinearity and full-scale tempco combination options. All devices have 10 bits of resolution; the nonlinearity options of 0.05%, 0.1%, 0.2% and 0.3% guarantee monotonic operation for resolutions of 10, 9, 8, and 7 bits respectively. When less than the full 10 bits are utilized, the unused logic inputs must be connected to a "high" logic level (>2.1V).	DEFINITION: Full Scale Tempco is defined as the change in output voltage measured in the circuit above and is expressed in ppm between 25°C and either temperature extreme divided by the corresponding temperature change. NOTE: Since R _S precisely tracks the internal R-2R ladder network over temperature, the absolute I _{FS} Tempco of ±120ppm/°C is cancelled by R _S when the output voltage is used as in the above circuit

ORDERING INFORMATION

			OR	RDER NUMBER: DAC-100 X X	X X
NOM	NLINEARITY	F.	S. TEMPCO	PACKAGE	TEMP RANGE AND OUTPUT VOLTAGE
A B C D	.05% MAX .1% MAX .2% MAX .3% MAX	A B C D	15 ppm/°C MAX 30 ppm/°C MAX 60 ppm/°C MAX 120 ppm/°C MAX	Q 16 Pin Dip N 24 Pin Flat Pack	1 -25°/+85°C, 10V & ±5V 2 -25°/+85°C, 5V & ±2.5V 3 0°/+70°C, 10V & ±5V 4 0°/+70°C, 5V & ±2.5V
					5 -55°/+125°C, 10V & ±5V 6 -55°/+125°C, 5V & ±2.5V MIL-STD-883 CLASS B
					5 -55°/+125°C, 10V & ±5V 6 -55°/+125°C, 5V & ±2.5V 7 -25°/+85°C, 10V & ±5V 8 -25°/+85°C, 5V & ±2.5V

Model	–55° /+125° C 883B	–25° /+85° C 883B	–25°/+85°C	0° /+70° C
DAC-100AA	-	Q7, Q8, N9	Q1, Q2	$\frac{1}{2} = \frac{1}{2} \left[\frac{1}{2} + \frac{1}{2} \right]$
DAC-100AB		Q7, Q8, N9	Q1, Q2	
DAC-100AC	Q5, Q6	Q7, Q8, N9	Q1, Q2	Q3, Q4
DAC-100BA	· · · · · ·	Q7, Q8, N9	Q1, Q2	
DAC-100BB	Ω5, Q6	Q7, Q8, N9	Q1, Q2	-
DAC-100BC	Q5, Q6	Q7, Q8, N9	Q1, Q2	Q3, Q4
DAC-100CC	Q5, Q6	Q7, Q8, N9	Q1, Q2	Q3, Q4
DAC-100DD	· · · ·	Q7, Q8, N9	Q1, Q2	Q3, Q4

	1000			
-		• •	nn	
	мι.		UU.	
			_	

ABSOLUTE MAXIMUM RATINGS	
	and the second secon
V+ Supply to V– Supply 0 to +36V	Operating Temperature Range
V+ Supply to Output 0 to +18V	Q1,Q2,Q5,Q7,Q8 and N9 Packages (Note 1) -55°C to +125°C
V– Supply to Output 0 to –18V	Q3, Q4 $0^{\circ}C to + 70^{\circ}C$
Logic Inputs to Output -1V to +6V	
Power Dissipation (Note 1) 500mW	Storage Temperature Range
	Q and N Packages -65°C to +150°C
NOTES:	
1. Rating applies to ambient temperature of 100°C. Above	Lead Temperature (Soldering)
100°C, derate at 10mW/°C.	Q and N Packages +300°C (60 sec)

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_s = \pm 15V$, $-25^{\circ}C \le T_A \le +85^{\circ}C$ for Q1, Q2, Q7, Q8 and N devices; $0^{\circ}C \le T_A \le +70^{\circ}C$; for Q3 and Q4, $-55^{\circ}C \le T_A \le +125^{\circ}C$ for Q5 and Q6 devices, unless otherwise specified.

Parameter Conditions		Min	Тур	Max	Units
Resolution		10	10	10	bits
Nonlinearity (For honlinearity/tempco combinations, see Availability chart.)	"A" option (±½ LSB –10 bits) "B" option (±½ LSB –9 bits) "C" option (±½ LSB –8 bits) "D" option (±½ LSB –8 bits)			± 0.05 ± 0.1 ± 0.2 ± 0.3	% IFS % IFS % IFS % IFS
Full Scale Tempco (See Full Scale Test Circuit.)	"A" option "B" option "C" option "D" option			± 15 ± 30 ± 60 ±120	ррт/ [°] С ррт/°С ррт/°С ррт/°С ррт/°С
Settling Time	$T_{A} = 25^{\circ}C, \text{ to } \pm 0.05\% \text{ FS}$ $T_{A} = 25^{\circ}C, \text{ to } \pm 0.1\% \text{ FS}$ $T_{A} = 25^{\circ}C, \text{ to } \pm 0.2\% \text{ FS}$ $T_{A} = 25^{\circ}C, \text{ to } \pm 0.4\% \text{ FS}$ $T_{A} = 25^{\circ}C, \text{ to } \pm 0.8\% \text{ FS}$			375 300 225 150 100	ns ns ns ns ns
Full Scale Output Voltage (Limits guarantee adjustability to exact 10.0 (5.0) V with a 200Ω, Trimpot [®] between FS Adjust and V)	Connect FS Adjust to V– 10V Models (Q1, Q3, Q5,Q7 [,] N9) 5V Models (Q2, Q4, Q6,Q8)	10 5	-	11.1 5.55	V V
Zero Scale Output Voltage				0.006	% FS
Logic Inputs High Low	Measured with respect to output pin	2.1 -	_	- 0.7	V
Logic Input Current, Each Input	V _{IN} = 0 to +6V	-	-	5	μΑ
Logic Input Resistance	V _{IN} = 0 to +6V	<u> </u>	3	_	MΩ
Logic Input Capacitance		-	2	-	pF
Output Resistance		_	500	-	kΩ
Output Capacitance		-	13	1. -	pF
Applied Power Supplies: V+ V–	Linearity within specification Linearity within specification	+6 -6	_	+18 18	V V
Power Supply Sensitivity	$V_s = \pm 6V$ to $\pm 18V$		e - 11	±0.10	%per volt
Power Consumption Q1, Q2, Q5, Q6, Q7, Q8, N9 models Q3, Q4 models	$V_{s} = \pm 6V$ $V_{s} = \pm 15V$ $V_{s} = \pm 15V$		80 200 200	100 250 300	mW mW mW



APPLICATIONS INFORMATION

FULL SCALE OUTPUT ADJUSTMENT – The output current of the DAC-100 may be reduced to produce an exact 10.000 (5.000) volt output by connecting a 200Ω adjustable resistance between the Full Scale Adjust pin and V-. Adjustment should be made with an input of all "zeroes."

LOWER RESOLUTION APPLICATIONS – The DAC-100 may be used in applications requiring less than 10 bits of resolution. All unused logic inputs *must* be tied to the high logic for proper operation. "Floating" logic inputs can cause improper operation.

LOGIC CODING — The DAC-100 uses complementary or inverted binary logic coding, i.e., an all "zeroes" input produces a full scale output, while an all "ones" input produces a zero scale output. Each lesser significant bit's weight is one-half the previous more significant bit's value. High logic input level turns the bit "off," low logic input level turns the bit "on."

LOGIC COMPATIBILITY – The input logic levels are directly compatible with DTL and TTL logic and may also be used with CMOS logic powered from a single +5 volt supply.

NONLINEARITY DEFINITION – Nonlinearity is the maximum deviation of the output voltage from the straight line through zero scale and full scale at a given temperature, expressed as a percentage of $(V_{FS} - V_{ZS})$.

BIPOLAR OPERATION – The DAC-100 may be converted to bipolar operation by injecting a half-scale current into the output; this is accomplished by connecting the internal bipolar resistor to a +6.4 volt reference. Trimming of the zero output may be facilitated by placing a 500 Ω adjustable resistance in series with the +6.4 volts.

POWER SUPPLY SEQUENCING – IMPORTANT – Occasional early DAC-100 devices may suffer temporary malfunction and possible permanent damage if voltage is present at the logic inputs before the V+ supply is available. A simple protection circuit may be implemented by using two silicon diodes to clamp the V+ terminal to the logic supply. DAC-100 devices with date codes of 7351 and later incorporate design changes which eliminate this effect and require no special precautions or protective circuitry.

VOLTAGE AT OUTPUT PIN – The DAC-100 is designed to be operated with the voltage at the output pin held very close to zero volts. Input logic threshold levels are directly affected by output pin voltage changes; voltage swings at the output may cause loss of linearity due to improper switching of bits. Large voltage swings may cause permanent damage and should be avoided. Proper operation can be obtained with output voltages held within ± 0.7 volts; a pair of back-to-back silicon diodes tied from the output to this limit.



10-28

CURRENT DIVIDER)

INTERFACING WITH CMOS LOGIC

The DAC-100 requires only about 1μ A of input current into each logic stage. This enables use with CMOS inputs as long as one rule is observed: logic input voltages should not exceed 6.5 volts or V+, whichever is smaller. To provide an understanding of this rule, it is necessary to discuss the logic input stage design.

LOGIC INPUT STAGE DESIGN

For simplicity, only one of the ten identical input circuits is shown below. The DAC-100 uses a fast current-steering technique that switches a bit-weighted current between the positive supply (V+) and the analog output, which is usually constrained to be at zero volts (virtual ground) by an external summing amplifier.

Switching is accomplished by forward biasing Q4, a diodeconnected transistor, for the bit "on" condition and back biasing Q4 in the "off" condition. For the "on" condition $(V_{IN} \leq .7 \text{ volts})$, Q3 is "off"-all of the bit-weighted current, I₁, flows from the analog output through Q4 and ultimately to V-. In the "off" condition $(V_{IN} \ge 2.1 \text{ volts})$, Q3 is "on", Q4 is back biased, and the bit-weighted current is sourced from the positive power supply instead of the analog output.

If V_{1N} is too high, Q4's emitter-base junction will experience reverse breakdown and a fault condition will occur. Equation 1 describes this condition:

1) $BV_{IH} = V_{BE1} + V_{BE2} + V_{BE3} + BV_{EB4} \approx 7.7$ volts

Using this relationship, it can be seen that a conservative input voltage limit would be around 6.5 volts. When the 6.5V input limit is observed, DAC-100 operation with CMOS inputs is easily achieved.

±6 VOLT POWER SUPPLY OPERATION

This is the most convenient method of interfacing the DAC-100 with CMOS logic. At ± 6 volts, DAC-100 power dissipation is only 80mW, which is very small considering the inclusion of a complete internal reference. No interfacing components are required with $\pm 5\%$ power supplies, and the CMOS logic and DAC-100 can use the same ± 6 volt power supply. In this application the device is directly CMOS compatible.

HIGH LEVEL CMOS INTERFACING

The block diagram below illustrates a convenient method for interfacing CMOS input levels between 6.5 volts and 15 volts with DAC-100. Inexpensive and readily available CMOS hex buffer/converters step down the high-level inputs to TTL levels that cannot exceed 5 volts-clearly satisfying the input stage voltage rule.

In addition to level shifting, buffer/converters provide input coding flexibility since they are available as inverting (CD4049A) or noninverting (CD4050A) devices. This gives the user a choice between negative-true and positive-true binary coding and allows the same basic DAC-100-to-CMOS interfacing method to be used in either type of application.

Since buffer/converter power consumption is very low, the required +5 volts can be provided by a simple regulator or even a resistive divider in some applications. In a multi-DAC system, one central, inexpensive 3-terminal IC regulator can supply several level shifting devices.

NOTE: For a more complete explanation and detailed circuit connections, refer to AN-14, "Interfacing PMI D/A's with CMOS Logic."



FMI BIT MULTIPLYING D/A CONVERTER

GENERAL DESCRIPTION

The SSS1508A/1408A are 8 bit monolithic multiplying Digital-to-Analog Converters consisting of a reference current amplifier, an R-2R ladder, and eight high speed current switches. For many applications, only a reference resistor and reference voltage need be added. Improvements in design and processing techniques provide faster settling times combined with lower power consumption while retaining direct interchangeability with MC1508/1408 devices.

The R-2R ladder divides the reference current into eight binarily-related components which are fed to the switches. A remainder current equal to the least significant bit is always shunted to ground, therefore the maximum output current is 255/256 of the reference amplifier input current. For example, a full scale output current of 1.992 mA would result from a reference input current of 2.0mA.

The SSS1508A/1408A is useful in a wide variety of applications, including waveform synthesizers, digitally programmable gain and attenuation blocks, CRT character generation, audio digitizing and decoding, stepping motor drives, programmable power supplies and in building Tracking and Successive Approximation Analog-to-Digital Converters.

FEATURES

- Improved Direct Replacement For MC1508/MC1408
 ±0.19% Nonlinearity Guaranteed Over Temperature
- Improved Power Consumption 157 mW, Typ.
- Compatible With TTL, CMOS Logic
- Standard Supply Voltages +5.0V and -5.0V to -15V
- Output Voltage Swing +0.5V to -5.0V
- High Speed Multiplying Input 4.0 mA/µsec

For significantly improved speed and applications flexibility the user's attention is directed to the DAC-08 8 bit High Speed Multiplying D/A Converter data sheet. For D/A converters which include precision voltage references on the chip please refer to the DAC-02, DAC-04 and DAC100 data sheets.



MAXIMUM RATINGS (T _A = +25°C unless otherwise noted.)				
Rating	Symbol	Value	Units	
Power Supply Voltage	V _{CC} V _{EE}	+5.5 -16.5	Vdc Vdc	
Digital Input Voltage	V ₅ thru V ₁₂	+5.5,0	Vdc	
Applied Output Voltage	v _o	+0.5,-5.2	Vdc	
Reference Current	¹ 14	5.0	mA	
Reference Amplifier Inputs	V ₁₄ , V ₁₅	V _{CC} , V _{EE}	Vdc	
Power Dissipation (Package Limitation) Ceramic Package Derate above T _A = +25°C	PD	1000 6.7	m₩ mW/°C	
Operating Temperature Range SSS1508A-8 SSS1408A Series	TA	-55 to +125 0 to +75	°C °C	
Storage Temperature Range	T _{stg}	-65 to +150	°C	

ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 Vdc, V_{EE} = -15 Vdc, $\begin{array}{c} V_{ref} \\ R14 \end{array}$ = 2.0 mA, SSS1508A-8: T_A = -55°C to +125°C, SSS1408A Series: T_A = 0 to +75°C unless otherwise noted. All digital inputs at high logic level.)

Parameter	Conditions	Symbol	Min	Тур	Max	Units
Relative Accuracy SSS1508A-8, SSS1408A-8 SSS1408A-7 SSS1408A-6		Er			±0.19 ±0.39 ±0.78	% IFS % IFS % IFS
Settling Time to within 1/2 LSB (includes tPLH)	(T _A = +25°C)	ts	-	250	-	ns
Propagation Delay Time	T _A = +25°C	^t PLH ^{,t} PHL	-	30	100	ns
Output Full Scale Current Drift		тсіо	-	±20	_	PPM/°C
Digital Input Logic Levels (MSB) High Level, Logic "1" Low Level, Logic "0"		V _{IH} V _{IL}	2.0 		 0.8	Vdc Vdc
Digital Input Current (MSB)	High Level, V _{IH} = 5.0V Low Level, V _{IL} = 0.8V	I¦IH IIL	-	0 0.4	0.04 0.8	mA mA
Reference Input Bias Current (Pin 15)		¹ 15	-	-1.0	-3.0	μA
Output Current Range	V _{EE} = -5.0V V _{EE} = -6.0 to -15V	IOR	0 0	2.0 2.0	2.1 4.2	mA mA
Output Current	V _{ref} = 2.000V, R14 = 1000Ω	۱o	1.9	1.99	2.1	mA
Output Current (All bits low)		^I O(min)	-	0	4.0	μA
Output Voltage Compliance (E _r < 0.19% at T _A = +25°C)	V _{EE} = -5 V _{EE} below -10V	vo	-		-0.6, +0.5 -5.0, +0.5	Vdc Vdc
Reference Current Slew Rate		SRI _{ref}	-	4.0	<u> </u>	mA/μs
Output Current Power Supply Sensitivity		PSSI0-	-	0.5	2.7	μA/V
Power Supply Current	(All bits low)			+9 -7.5	+14 -13	mA mA
Power Supply Voltage Range	(T _A = +25°C)	V _{CCR} V _{EER}	+4.5 -4.5	+5.0 -15	+5.5 -16.5	Vdc Vdc
Power Dissipation	All bits low $V_{EE} = -5.0 \text{ Vdc}$ $V_{EE} = -15 \text{ Vdc}$ All bits high $V_{EE} = -5.0 \text{ Vdc}$ $V_{EE} = -15 \text{ Vdc}$	Pd		82 157 70 132	135 265 — —	mW mW mW
				• • • • • • •		

SSS-1508 / 1408



GENERAL INFORMATION AND APPLICATION NOTES

REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current, 114, must always flow into pin 14 regardless of the setup method or reference voltage polarity.

Connections for a positive voltage are shown on page 3. The reference voltage source supplies the full current I14. For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R15 with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R14 to maintain proper phase margin; for R14 values of 1.0, 2.5 and 5.0 kilohms, minimum capacitor values are 15, 37, and 75 pF. The capacitor may be tied to either VEE or ground, but using VEE increases negative supply rejection.

A negative reference voltage may be used if R14 is grounded and the reference voltage is applied to R15 as shown. A high input impedance is the main advantage of this method. Compensation involves a capacitor to V_{EE} on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4.0-volts above the V_{EE} supply. Bipolar input signals may be handled by connecting R14 to a positive reference voltage equal to the peak positive input level at pin 15.

When a dc reference voltage is used, capacitive bypass to ground is recommended. The 5.0 V logic supply is not recommended as a reference voltage. If a well regulated 5.0 V supply which drives logic is to be used as the reference, R14 should be decoupled by connecting it to ± 5.0 V through another resistor and bypassing the junction of the two resistors with 0.1 μ F to ground. For reference voltages greater than 5.0 V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.6 to +0.5 volts when V_{EE} = -5V due to the current switching methods employed in the SSS1508A-8.

The negative output voltage compliance of the SSS1508A-B is extended to -5.0 V volts where the negative supply voltage is more negative than -10 volts. Using a full scale current of 1.992 mA and load resistor of 2.5 kilohms between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980 volts. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of R_u pt o 500 ohms do not significantly affect performance but a 2.5-kilohm load increases "worst case" settling time to 1.2 μ s (when all bits are switched on). Refer to the subsequent text section on Settling Time for more details on output loading.

OUTPUT CURRENT RANGE

The output current maximum rating of 4.2 mA may be used only for negative supply voltages more negative than -7.0 volts, due to the increased voltage drop across the resistors in the reference current amplifier.

GENERAL INFORMATION AND APPLICATION NOTES (CONTINUED)

ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full scale current. The relative accuracy of the SS1508A-8 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the SS1508A-8 has a very low full scale current drift with temperature.

The SSS1508A-8/SSS1408A Series is guaranteed accurate to within $\pm 1/2$ LSB at a full scale output current of 1.992 mA. This corresponds to a reference amplifier output current drive to the ladder network of 2.0 mA, with the loss of one LSB (8.0 μ A) which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1 mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown on page 3. The 12-bit converter is calibrated for a full scale output current of 1.992 mA. This is an optional step since the SSS1508A-8 accuracy is essentially the same between 1.5 and 2.5 mA. Then the SSS1508A-8 incruits' full scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activitated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter, 16-bit accuracy implies a total error of $\pm 1/2$ of one part in 65, 536, or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.19\%$ specification provided by the SSS1508A-8.

MULTIPLYING ACCURACY

The SSS1508A-8 may be used in the multiplying mode with eight-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from 16 μ A to 4.0 mA, the additional error contributions are less than 1.6 μ A. This is well within eight-bit accuracy when referred to full scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the SSS1508A-8 is monotonic for all values of reference current above 0.5 mA. The recommended range for operation with a dc reference current is 0.5 to 4.0 mA.

SETTLING TIME

The "worst case" switching condition occurs when all bits are switched "on", which corresponds to a low-to-high transition for all bits. This time is typically 250 ns for settling to within $\pm 1/2$ LSB for 8-bit accuracy, and 200 ns to 1/2 LSB for 7 and 6-bit accuracy. The turn off is typically under 100 ns. These times apply when RL \leq 500 ohms and CO<0.25 pF.

The slowest single switch is the least significant bit. In applications where the D-to-A converter functions in a positive-going ramp mode, the "worst case" switching condition does not occur, and a settling time of less than 250 ns may be realized.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, 100 μ F supply bypassing for low frequencies, and minimum scope lead length are all mandatory.



) 1
ORDERING INFORMATION) 2
Q.A. PROGRAM) 3
) 4
INDUSTRY CROSS REFERENCE) 5
OPERATIONAL AMPLIFIERS	6
COMPARATORS	7
MATCHED TRANSISTORS	8
VOLTAGE REFERENCES	9
D/A CONVERTERS – LINEAR	10
D/A CONVERTERS – COMPANDING	
A/D CONVERTERS	12
DEFINITIONS	13
MONOLITHIC CHIPS	14
	15
PACKAGE INFORMATION	16
NOTES) 17

INDEX

D/A CONVERTERS – COMPANDING

PRODUCT	TITLE	PAGE
DAC-76	COMDAC TM Companding D/A Converter	



COMDAC[™] COMPANDING D/A CONVERTER

FEATURES

- Sign Plus 12 Bit Range With Sign Plus 7 Bit Coding
- 12 Bit Accuracy and Resolution Around Zero
- Sign Plus 72dB Dynamic Range
- True Current Outputs: -5V to +18V Compliance
- Tight Full Scale Tolerance Eliminates Calibration
- Low Full Scale Drift Over Temperature
- Conforms With Bell System μ-255 Companding Law
- Multiplying Reference Inputs
- Low Power Consumption and Low Cost
- Ideal for PCM, Audio, and 8 Bit µP Applications
- Outputs Multiplexed for Time Shared Applications

GENERAL DESCRIPTION

The DAC-76 monolithic COMDACTM D/A Converter provides the dynamic range of a sign + 12-bit DAC in a sign + 7-bit format. A companding (compression/expansion) transfer function is implemented by using three bits to select one of eight binarily-related chords (or segments) and four bits to select one of sixteen linearly-related steps within each chord. Accuracy is assured by specifying chord end point values, chord nonlinearity, and monotonicity over the full operating temperature range.



DAC-76

The 8-bit format with a sign + 72dB dynamic range is especially useful in control systems using 8-bit microprocessors, RAM's and ROM's. Low distortion multiplying capability and conformance with the Bell System μ -255 logarithmic law for PCM transmission make the DAC-76 ideal for use in audio applications. Other applications include servo controls, stress and vibration analysis, digital recording and speech synthesis. Additional applications are listed on the last page.


COMPANDING PRINCIPLES

BACKGROUND

Companding or signal compression and signal expansion is widely used. In FM broadcasting companding is performed by de-emphasis and pre-emphasis. In analog systems companding is performed by log and antilog amplifiers. But in data conversion and transmission, companding has been limited to the telecommunications industry. They recognized the need to efficiently represent analog signals with the fewest possible number of digital bits. With just 8 bits, the standard format of microprocessors, RAM's, ROM's and registers, telecommunications companding systems achieve very low signal-to-quantizing distortion over a 40dB range of speech amplitudes by using the Bell System μ -255 logarithmic companding law.

TRANSFER CHARACTERISTICS



The system transfer characteristics above result when the DAC-76 is used for signal compression (A/D conversion) and for signal expansion (D/A conversion). As one would expect, when the curves are superimposed their average is a straight line because compression and expansion must be equal and opposite.

Both transfer characteristics show outputs divided into 8 chords in both polarities with 16 equal steps in each chord. Note that each chord endpoint is approximately 6dB down from the next higher chord's endpoint and that the chord slopes are binarily-related.

BELL μ -255 LOGARITHMIC CHARACTERISTIC

The output of the DAC-76 is an approximation to the μ -255 law which can be expressed as:

$$Y = 0.18 \ln (1 + \mu x)$$
 where:

- X = Normalized input signal level of the compressor (encoder), V_{IN}/V_{FS} with values from -1 to +1.
- Y = Output signal level of the encoder
- $\mu = 255$

This law is implemented by the DAC-76 with an eight chord (or segment) piecewise linear approximation for each polarity with sixteen linear steps in each chord. A dynamic range of 72dB in both polarities is achieved with 8 bit coding.



The table below relates step size in each chord to other commonly-encountered measurements and to the equivalent, conventional, binary-coded DAC. Step size (except in Chord 0) is about 0.3dB and is an almost constant percentage of reading. In addition, there is a 1 1/2 step change between the maximum code in each chord and the minimum code in the next chord to smooth the chord transitions and to conform with existing telecommunication specifications.

The following three pages contain electrical specifications, the DC test circuit, tables of ideal chord endpoint currents for both encode and decode modes, and parameter definitions.

SIEF SIZ	L SUMMANT TAB	LE DECODE OUT		(CLODLD)		
CHORD	STEP SIZE NORMALIZED TO FULL SCALE	STEP SIZE IN μΑ WITH 2007.75 μΑ F.S.	STEP SIZE AS A % OF FULL SCALE	STEP SIZE IN dB AT CHORD ENDPOINTS	STEP SIZE AS A % OF READING AT CHORD ENDPOINTS	RESOLUTION & ACCURACY OF EQUIVALENT BINARY DAC
0	2	0.5	0.025%	0.60	6.67%	SIGN + 12 BITS
1	4 .	1.0	0.05%	0.38	4.30%	SIGN + 11 BITS
2	8	2.0	0.1%	0.32	3.65%	SIGN + 10 BITS
3	16	4.0	0.2%	0.31	3.40%	SIGN + 9 BITS
4	32	8.0	0.4%	0.29	3.28%	SIGN + 8 BITS
5	64	16	0.8%	0.28	3.23%	SIGN + 7 BITS
6	128	32	1.6%	0.28	3.20%	SIGN + 6 BITS
7	256	64	3.2%	0.28	3.19%	SIGN + 5 BITS

STEP SIZE SUMMARY TABLE DECODE OUTPUT (SIGN BIT EXCLUDED)

ELECTRICAL CHARACTERISTICS

These specifications apply for V_S = ±15V, I_{REF} = 528 μ A, -55°C \leq T_A \leq +125°C, and for all 4 outputs unless otherwise specified.

Note: In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C_0) step size is 0.5 μ A, while in the last chord near full scale (C_7) step size is 64 μ A.

		· · ·		DAC-76	В		DAC-	76	
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Resolution		8 chords with 16 steps each	±128	±128	±128	±128	±128	±128	Steps
Dynamic Range		^{20 log (I} 7,15 ^{/I} 0,1 ⁾	72	72	72	72	72	72	dB
Monotonicity		Sign Bit + or -	128	.—	_	128	-	_	Steps .
Chord Endpoint Accuracy		Error relative to ideal values at I _{FS} = 2007.75µA	-	-	±1/2	-	-	±1	Step
Step Nonlinearity		Step error within chord	-	-	±1/2	-	-	±1	Step
Encode Current		Additional Output Encode/Decode = 1	3/8	1/2	5/8	1/4	1/2	3/4	Step
Settling Time	ts	To within ±1/2 step	-	500		-	500	-	nsec
Full Scale Drift	Δ I _{FS}	Full Temperature Range	-	±1/20	±1/4		±1/10	±1/2	Step
Output Voltage Compliance	v _{oc}	Full scale current change ≤ 1/2 step	-5	-	+18	-5	-	+18	Volts
Full Scale Current Deviation from Ideal (See Tables)	I _{FS} (D) I _{FS} (E)	VREF = 10.000V T _A =25°C R11 = 18.94 kΩ R12 = 20 kΩ	-	-	±1/2 ±1/2	-	-	±1 ±1	Step Step
Full Scale Symmetry Error	¹ O ⁽⁺⁾⁻¹ O ⁽⁻⁾	Decode or Encode Pair	- -	±1/40	±1/8	_	±1/20	±1/4	Step
Zero Scale Current	IZS	Measured at Selected Output with 000 0000 Input	-	1/40	1/4	<u>-</u>	1/20	1/2	Step
Disable Current	I _{DIS}	Leakage of output disabled by E/Dand SB	-	5.0	50		5.0	50	nA
Output Current Range	IFSR		0	2.0	4.2	0	2.0	4.2	mA
Logic Input Levels Logic ''O'' Logic ''1''	VIL VIH	V _{LC} = OV	2.0	-	0.8	2.0	1 1	0.8 —	Volts Volts
Logic Input Current	IIN	V _{IN} = -5V to +18V	-	-	40		-	40	μA
Logic Input Swing	VIS	V- = -15V	-5	-	+18	-5	_	+18	Volts
Reference Bias Current	¹ 12		-	-1.0	-4.0		-1.0	-4.0	μA
Reference Input Slew Rate	dl/dt		-	0.25		²	0.25		mA/μsec
Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves)	PSSIFS+ PSSIFS-	V+=4.5 to 18V,V-=-15V V-=-10.8Vto-18V,V+=15V	- -	±1/20 ±1/10	±1/2 ±1/2		±1/20 ±1/10	±1/2 ±1/2	Step Step
Power Supply Current	+ 	V _S =+5V, -15V, I _{FS} =2.0 mA	-	2.7 -6.7	4.0 -8.8	-	2.7 -6.7	4.0 -8.8	mA mA
Power Supply Current	+ -	V _S = ±15V, I _{FS} = 2.0 mA	-	2.7 -6.7	4.0 -8.8	-	2.7 -6.7	4.0 -8.8	mA mA
Power Dissipation	PD	V _S =+5V,-15V,I _{FS} =2.0mA V _S =±15V,I _{FS} =2.0mA	-	114 141	152 192	-	1 [`] 14 14 1	152 192	mW mW

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_s = \pm 15V$, $I_{REF} = 528 \ \mu A$, $0^{\circ}C \leq T_A \leq \pm 70^{\circ}C$, and for all 4 outputs unless otherwise specified.

Note: In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C_O) step size is 0.5 µA, while in the last chord near full scale (C₇) step size is 64 µA.

				DAC-76	E		DAC-76		
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Resolution		8 chords with 16 steps each	±128	±128	±128	±128	±128	±128	Steps
Dynamic Range		20 log (1 _{7,15} /10,1)	72	72	72	72	72	72	dB
Monotonicity		Sign Bit + or –	128	-	-	128			Steps
Chord Endpoint Accuracy		Error relative to ideal values at $I_{FS} = 2007.75 \mu A$	-	-	±1/2	-		±1	Step
Step Nonlinearity		Step error within chord	-	-	±1/2	-		±1	Step
 Encode Current		Additional Output Encode/Decode = 1	3/8	1/2	5/8	1/4	1/2	3/4	Step
Settling Time	ts	To within ±1/2 step	- . ,	500	-		500	-	nsec
Full Scale Drift	Δ I _{FS}	Full Temperature Range	_	±1/20	±1/4	-	±1/10	±1/2	Step
Output Voltage Compliance	v _{oc}	Full scale current change ≤ 1/2 step	-5		+18	-5		+18	Volts
Full Scale Current Deviation from Ideal (See Tables)	IFS(D) IFS(E)	VREF = 10.000V T _A =25°C R11 = 18.94 kΩ R12 = 20 kΩ	-		±1/2 ±1/2			±1 ±1	Step Step
Full Scale Symmetry Error	1 ₀ (+)-1 ₀ (-)	Decode or Encode Pair	-	±1/40	±1/8	—	±1/20	±1/4	Step
 Zero Scale Current	IZS	Measured at Selected Output with 000 0000 Input		1/40	1/4	-	1/20	1/2	Step
 Disable Current	DIS	Leakage of output disabled by E/Dand SB	-	5.0	50		5.0	50	nA
 Output Current Range	I _{FSR}		0	2.0	4.2	0	2.0	4.2	mA
Logic Input Levels Logic "0" Logic "1"	V _{IL} V _{IH}	V _{LC} = OV	2.0		0.8	_ 2.0		0.8	Volts Volts
 Logic Input Current	IIN	V _{IN} = -5V to +18V		_	40	-	· _ ·	40	μΑ
Logic Input Swing	VIS	V- = -15V	-5	-	+18	-5	_	+18	Volts
 Reference Bias Current	1 ₁₂		-	-1.0	-4.0	· - ·	-1.0	-4.0	μΑ
 Reference Input Slew Rate	dl/dt		-	0.25		-	0.25	_	mA/µsec
 Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves)	PSSI _{FS+} PSSI _{FS-}	V+=4.5 to 18V,V-=-15V V-=-10.8V to-18V,V+=15V	-	±1/20 ±1/10	±1/2 ±1/2	-	±1/20 ±1/10	±1/2 ±1/2	Step Step
 Power Supply Current	+ -	V _S = +5V,-15V,I _{FS} = 2.0 mA		2.7 -6.7	4.0 -8.8	- 	2.7 -6.7	4.0 -8.8	°mA mA
 Power Supply Current	1+ 1	V _S = ±15V, I _{FS} = 2.0 mA	-	2.7 -6.7	4.0 -8.8	- " "	2.7 -6.7	4.0 -8.8	mA mA
 Power Dissipation	PD	V _S =+5V,-15V,I _{FS} =2.0mA V _S =±15V,I _{FS} =2.0mA	-	114 14 1	152 192		114	152 192	mW mW

DAC-76 ABSOLUTE MAXIMUM RATINGS V+ Supply to V- Supply 36V Operating Temperature V Swing V- plus 8V to V+ DAC-76B. DAC-76 -55°C to +125°C

vic Swing	v – plus ov to v –	DAC-70B, DAC-70	-55 0 10 125 0
Analog Current Outputs	V– plus 8V to V– plus 36V	DAC-76E, DAC-76C	0°C to +70°C
Reference Inputs	V- to V+	Storage Temperature	–65°C to +150°C
Reference Input Differential	Voltage ±18V	Power Dissipation	500mW
Reference Input Current	1.25 mA	Derate above 100°C	10mW/°C
Logic Inputs	V– plus 8V to V– plus 36V	Lead Soldering Temperature	300°C (60 sec)
Logio inpats		actual boliaci ing Tomporaturo	200 0 (00 0

OUTPUT CURRENT DC TEST CIRCUIT



LINE SELECTION TABLE										
TEST GROUP	ENCODE/ DECODE	SIGN BIT	OUTPUT MEASUREMENT							
1	1	1	I _{OE} (+)	(E ₀₁ /R1)						
2	1	o	I _{OE} (–)	(E ₀₁ /R2)						
3	0	1	IOD (+)	(E ₀₂ /R3)						
4	0	0	I _{OD} ()	(E ₀₂ /R4)						

NOTE:-Accuracy is specified in the test circuit using the tables below to be within the specified proportion of a step at the maximum value in each chord. Monotonic operation is guaranteed for all input codes.

CONDENSED CURRENT OUTPUT TABLES

IDEAL DECO	IDEAL DECODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS										
	CHORD	0	1	2	3	4	5	6	7		
STEP		000	001	010	011	100	101	110	111		
0	0000	0	8.25	24.75	57.75	123.75	255.75	519.75	1047.75		
15	1111	7.5	23.25	54.75	117.75	243.75	495.75	999.75	2007.75		
STEP	SIZE	0.50	1	2	4	8	16	32	64		
IDEAL ENCO	IDEAL ENCODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS										

	CHORD	0	1	2	3	4	5	6	7
STEP		000	001	010	011	100	101	110	111
0	0000	0.25	8.75	25.75	59.75	127.75	263.75	535.75	1079.75
15	1111	7.75	23.75	55.75	119.75	247.75	503.75	1015.75	2039.75
STER	P SIZE	0.50	1	2	4	. 8	16	32	64

SPECIFICATION PARAMETER DEFINITIONS

STEP NONLINEARITY: Step size deviation from ideal within a chord.

ENCODE CURRENT: The difference between I_{OE} (+) and I_{OD} (+) or the difference between I_{OE} (-) and I_{OD} (-) at any code.

FULL SCALE DRIFT: The change in output current over the full operating temperature with V_{REF} = 10.000V, R11 = $18.94K\Omega$, and R12 = $20K\Omega$.

FULL SCALE SYMMETRY ERROR: The difference between $I_{OD}(-)$ and $I_{OD}(+)$ or the difference between $I_{OE}(-)$ and $I_{OE}(+)$ at full scale output.

OUTPUT VOLTAGE COMPLIANCE: The maximum output voltage swing at any current level which causes <1/2 step change in output current.

CHORDS: Groups of linearly-related steps in the transfer function. Also known as segments.

CHORD ENDPOINTS: The maximum code in each chord. Used to specify accuracy.

STEPS: Increments in each chord which divide it into 16 equal levels.

OUTPUT LEVEL NOTATION: Each output current level may be designated by the code $I_{C,S}$ where C = chord number and S = step number. For example, $I_{0,0}$ = zero scale current; $I_{0,1}$ = first step from zero; $I_{0,15}$ = endpoint of first chord (C_0); $I_{7,15}$ = full scale current.

DYNAMIC RANGE: Ratio of the largest output $(I_{7,15})$ to the smallest output excluding zero $(I_{0,1})$ expressed in dB. This can be measured peak or peak-to-peak with the same result.

BASIC ENCODE OPERATION (COMPRESSING A/D CONVERSION)



ENCODE DECISION LEVELS

Compressing A/D conversion with the DAC-76 requires a comparator, an exclusive-or gate, and a successive approximation register--the usual elements in any sign-plus-magnitude A/D converter. However, a compressing ADC has one significant difference from regular A/D converters.

In a conventional (linear) converter, the step size is a constant percentage of full scale, but in a compressing A/D converter, the step size increases as the output changes from zero scale to full scale. The standard 1/2 step bias used in conventional ADC's to keep quantizing error below $\pm 1/2$ step cannot be easily furnished by the user of a compressing ADC. For this reason, the DAC has a 1/2 step greater output in the encode mode than it has in the decode mode. This may be seen clearly by comparing the normalized encode and decode output tables at any code point.

ENCODING SEQUENCE

An encoding sequence begins with the Sign Bit comparison and decision. During this time the comparator is a polarity detector



only. The Encode/Decode (E/D) input is held at a logic "0". Therefore, no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the E/D input is changed to a logic "1" allowing current to flow into $I_{OE}(+)$ or $I_{OE}(-)$ depending upon the Sign Bit Answer.

For positive inputs, current flows into $I_{OE}(+)$ through R1, and the comparator's output will be entered as the answer for each successive decision. For negative inputs, current flows into $I_{OE}(-)$ through R2 developing a negative voltage which is compared with the analog input. An exclusive-or gate inverts the comparator's output during negative trials to maintain the proper logic coding, all ones for full scale and all zeros for zero scale. (A more complete schematic is shown in the applications section.)

The bits are converted with a successive removal technique, starting with a decision at the code 011 1111 and turning off bits sequentially until all decisions have been made. Successive removal is necessary because the 1/2 step encode decision level current is drawn from the sum node, rather than sourced into it.

NORMALI	ZED ENCOD	E LEVEL (SI	GN BIT EX	CLUDED)	I _{C,S} = 2[2 ^C (S+17) –16.5]	C = chord S = step	C = chord no. (0 through 7) S = step no. (0 through 15)		
	CHORD	0	1	2	3	4	5	6	7	
STEP		000	001	010	011	100	101	110	111	
0	0000	1	35	103	239	511	1055	2143	4319	
, 1	0001	3	39	111	255	543	1119	2271	4575	
2	0010	5	43	119	271	575	1183	2399	4831	
3	0011	7	47	127	287	607	1247	- 2527	5087	
4	0100	9	51	135	303	639	1311	2655	5343	
5	0101	11	55	143	319	671	1375	2783	5599	
6	0110	13	59	151	335	703	1439	2911	5855	
7	0111	15	63	159	351	735	1503	3039	6111	
8	1000	17	67	167	367	767	1567	3167	6367	
9.0	1001	19	71	175	383	799	1631	3295	6623	
10	1010	21	75	183	399	831	1695	3423	6879	
11	1011	23	79	191	415	863	1759	3551	7135	
12	1100	25	83	199	431	895	1823	3679	7391	
13	1101	27	87	207	447	927	1887	3807	7647	
14	1110	29	91	215	463	959	1951	3935	7903	
15	1111	31	95	223	479	991	2015	4063	8159	
STEP SIZ	E	2	4	8	16	32	64	128	256	

BASIC DECODE OPERATION (EXPANDING D/A CONVERSION)





DECODE OPERATION

D/A conversion with the DAC-76 may be illustrated by using an operational amplifier connected to the decode outputs as a balanced load. The decode mode of operation is selected by applying a logic "0" to the Encode/Decode input. This enables the I_{OD} outputs, and allows I_{OD}(+) or I_{OD}(-) to be selected by the Sign Bit input. When the Sign Bit input is high, a logic "1", all of the output current flows into I_{OD}(+) forcing a positive voltage at the operational amplifier's output. When the Sign Bit input is low, a logic "0", all of the output current flows into I_{OD}(-) through R2 forcing a negative voltage output. Since the Sign Bit only steers current into I_{OD}(+) or I_{OD}(-), the output will always be symmetrical, limited only by the matching of R1 and R2.

NORMALIZED TABLES

The encode and decode tables may be used to calculate ideal output current at any code point. For example, in decode mode at $I_{3,7}$

(011 0111) find 343. 343/8031 times I_{FS} of 2007.75 μ A equals 85.75 μ A. Alternatively, use the condensed current tables and add up the number of steps.

5 0 191

BASIC REFERENCE CONSIDERATIONS

EG FULL SCALE

Full scale output current is ideally 2007.75 μ A when the reference current is 528 μ A in the decode mode. In the encode mode it is 2039.75 μ A because the additional 1/2 step adds 32 μ A to the output. A percentage change in IREF caused by changes in VREF or RREF will produce the same percentage change in output current.

The large step size at full scale allows the use of inexpensive references in many applications. In some situations V_{REF} may even be the positive power supply. For example, with V+ = 15V, R_{REF} = 15V/528µA or 28.4K Ω . When using a power supply as a reference, R11 should be two resistors, R11A and R11B, and the junction should be bypassed to ground to provide decoupling.

NORMALIZ	2ED DECODE	OUTPUT (S	IGN BIT EX	(CLUDED)	$I_{C,S} = 2[2^C (S+16.5) -16.5]$ S = step no. (0 through 7) S = step no. (0 through 15)					
	CHORD	0	1	2	3	4	5	6	7	
STEP		000	001	010	011	100	101	110	111	
0	0000	0	33	99	231	495	1023	2079	4191	
1	0001	2	37	107	247	527	1087	2207	4447	
2	0010	4	41	115	263	559	1151	2335	4703	
3	0011	6	45	123	279	591	1215	2463	4959	
4	0100	8	49	131	295	623	1279	2591	5215	
5	0101	10	53	139	311	655	1343	2719	5471	
6	0110	12	57	147	327	687	1407	2847	5727	
7	0111	14	61	155	343	719	1471	2975	5983	
8	1000	16	65	163	359	751	1535	3103	6239	
9	1001	18	69	171	375	783	1599	3231	.6495	
10	1010	20	73	179	391	815	1663	3359	6751	
11	1011	22	77	187	407	847	1727	3487	7007	
12	1100	24	81	195	423	879	1791	3615	7263	
13	1101	26	85	203	439	911	1855	3743	7519	
14	1110	28	89	211	455	943	1919	3871	7775	
15	1111	30	93	219	471	975	1983	3999	8031	
STEP	SIZE	2	4	8	16	32	64	128	256	

BASIC DECODE CONNECTIONS



The DAC-76 is a multiplying D/A converter in which the output current is the product of the normalized digital input and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0mA. The full scale output current is a linear function of the reference current and is given for all four outputs in the figures above.

In positive reference applications an external positive reference voltage forces current through R11 into the $V_{R}(+)$ terminal (pin 11) of the reference amplifier. Alternatively, a negative reference may be applied to $V_{\rm R}(-)$ at pin 12; reference current flows from ground through R11 into V_{R} (+), as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 12. The voltage at pin 11 is equal to and tracks the voltage at pin 12 due to the high gain of the internal reference amplifier. R12 (nominally equal to R11) is used to cancel bias current errors and may be eliminated with only a minor increase in error.

TYPICAL PERFORMANCE CURVES



REFERENCE AMPLIFIER INPUT COMMON MODE RANGE



For most applications a +10.0V reference, such as the PMI REF-01, is recommended for optimum full scale temperature coefficient performance. (This also minimizes the contributions of reference amplifier V_{OS} and TCV_{OS} .) For most applications the tight relationship between IREF and IFS eliminates the need for trimming IREF; but if desired, full scale trimming may be accomplished by selecting R11 or by using a potentiometer for R11.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. While the recommended operating range of DC reference currents is 0.1mA to 1.0mA, monotonic operation is maintained over an even wider range allowing the DAC-76 to be used in many multiplying applications. For variable reference applications, see section entitled "Multiplying Operation."



The DAC-76 has true current outputs with wide voltage compliance enabling fast drive of a variety of single-ended and balanced loads. Positive voltage compliance is +18V, and negative voltage compliance is -5.0V with $I_{REF} = 528\mu$ A and V- = -15V. Negative voltage compliance for other values of I_{REF} and V- may be calculated using the table above. Typical connections, both single-ended and differential, are shown in the figure above with output voltage tables. Note the differential sign-plus-magnitude relationship between "B" and "C". The differential output voltage is independent of the +5.00 nominal voltage source as long as the V_{OC}(-) minimum values are observed.

High common mode output range is possible due to the wide output voltage compliance and allows use with transformers or other balanced loads. The terminating impedances may be located a distance away from the DAC-76 allowing transmission of analog quantities as currents rather than voltages and elimination of ground loop errors. Capacitive termination is also possible, performing an "integrate-and-hold" process which is a function of V_{REF} , R_{REF} , the digital input code, and the selection time for a given current output. Resetting of the integrating capacitor may be accomplished with a CMOS switch in parallel with the capacitor. Thus, many applications traditionally requiring op amps may be performed with a high voltage compliance, current output DAC.

TYPICAL PERFORMANCE CURVES



OUTPUT CURRENT VS. OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)

OUTPUT VOLTAGE COMPLIANCE VS. TEMPERATURE







LOGIC INPUT AND POWER SUPPLY CONSIDERATIONS



TYPICAL PERFORMANCE CURVES

LOGIC INPUTS

The DAC-76 may be interfaced with other-than-TTL logic by placing V_{LC} (pin 10) at a potential which is 1.4V below the desired logic input switching threshold. However, this voltage source must be capable of sourcing and sinking a changing current at pin 10.

The negative voltage at the logic inputs must be limited to +10V with respect to V- (pin 13).

POWER SUPPLIES

As shown in the curves below, power supply current drain is relatively independent of voltage and temperature and completely independent of the logic input states.

When operating with V- between -15V and -11V, output negative voltage compliance, $V_{OC}(-)$, reference input amplifier common mode voltage range, and logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- supply in use. Operation with V+ between +5V and +15V affects V_{LC} and the reference amplifier common mode positive voltage range in the same manner.











11-13

EXTENSION TO SIGN PLUS 78dB DYNAMIC RANGE



SUMMARY TABLE FOR 3 CHORD BITS AND 5 STEP BITS

RANGE STEP RANGE STEP CHORD (µA) (µA) (mV) (V) 0 0 0.625 0 0.25 to to 7.75 0.019 8.25 0.021 1.25 1 0.5 to to 23.75 0.059 0.062 24.75 2 1.0 2.5 to to 0.139 55.75 0.144 57.75 3 2.0 to 5.0 to 119.75 0.299 123.75 0.309 4 4.0 10 to to 247.75 0.619 255.75 0.639 8.0 20 5 to to 503.75 1.259 519.75 1.299 6 16 40 to to 1015.75 2.539 1047.75 2.619 7 32 to 80 to 5.099 2039.75

EXTENDED RANGE OPERATION

When used as a D/A converter only, the DAC-76 range may be extended from sign + 72dB to sign + 78dB by using the encode output current to insert additional levels halfway between each step. By connecting $I_{OD}(+)$ to $I_{OE}(+)$ and $I_{OD}(-)$ to $I_{OE}(-)$, the E/D logic input functions as a fifth step bit input. Full scale positive now becomes 1 111 1111; full scale negative is 0 111 11111. Each chord is divided into 32 steps instead of the former 16 steps, effectively increasing dynamic range by 6dB.

The accompanying table summarizes the new chord and step characteristics obtained in the extended connection shown above.

CHORD 0 1 2 3 4 5 STEP 000 001 010 011 100 101 0 0000 0 8.25 24.75 57.75 123.75 255.75 5 1 0001 0.5 9.25 26.75 61.75 131.75 271.75 54 2 0010 1 10.25 28.75 65.75 139.75 287.75 54 3 0011 1.5 11.25 30.75 69.75 147.75 303.75 6 4 0400 0 105 20.75 70.75 150.75 6	6 7
STEP 000 001 010 011 100 101 0 0000 0 8.25 24.75 57.75 123.75 255.75 5 1 0001 0.5 9.25 26.75 61.75 131.75 271.75 54 2 0010 1 10.25 28.75 65.75 139.75 287.75 54 3 0011 1.5 11.25 30.75 69.75 147.75 303.75 66 4 0100 0 1005 205.75 73.75 287.75 66	
0 0000 0 8.25 24.75 57.75 123.75 255.75 5 1 0001 0.5 9.25 26.75 61.75 131.75 271.75 55 2 0010 1 10.25 28.75 65.75 139.75 287.75 56 3 0011 1.5 11.25 30.75 69.75 147.75 303.75 66 4 0400 0 1005 205.75 7.75 150.75 147.75 303.75 66	10 111
1 0001 0.5 9.25 26.75 61.75 131.75 271.75 55 2 0010 1 10.25 28.75 65.75 139.75 287.75 55 3 0011 1.5 11.25 30.75 69.75 147.75 303.75 66 4 0400 2 1105 275.75 510.75 150.75 147.75 303.75 66	9.75 1047.75
2 0010 1 10.25 28.75 65.75 139.75 287.75 56 3 0011 1.5 11.25 30.75 69.75 147.75 303.75 66 4 0100 2 11.05 20.75 72.75 155.75 147.75 303.75 66	51.75 1111.75
3 0011 1.5 11.25 30.75 69.75 147.75 303.75 6 4 0100 2 11.05 20.75 127.75 303.75 6	3.75 1175.75
	5.75 1239.75
4 0100 2 12.25 32.75 73.75 155.75 319.75 6	1303.75
5 0101 2.5 13.25 34.75 77.75 163.75 335.75 6	9.75 1367.75
6 0110 3 14.25 36.75 81.75 171.75 351.75 7	11.75 1431.75
7 0111 3.5 15.25 38.75 85.75 179.75 367.75 7	43.75 1495.75
8 1000 4 16.25 40.75 89.75 187.75 383.75 7	75.75 1559.75
9 1001 4.5 17.25 42.75 93.75 195.75 399.75 8	07.75 1623.75
10 1010 5 18.25 44.75 97.75 203.75 415.75 8	39.75 1687.75
11 1011 5.5 19.25 46.75 101.75 211.75 431.75 8	71.75 1751.75
12 1100 6 20.25 48.75 105.75 219.75 447.75 9	03.75 1815.75
13 1101 6.5 21.25 50.75 109.75 227.75 463.75 9	35.75 1879.75
14 1110 7 22.25 52.75 113.75 235.75 479.75 9	67.75 1943.75
15 1111 7.5 23.25 54.75 117.75 243.75 495.75 9	99.75 2007.75
STEP SIZE .50 1 2 4 8 16	32 64

ADDITIONAL DECODE OUTPUT TABLES

11-14

CHORD SIZE SUMMARY TABLE DECODE OUTPUT (SIGN BIT EXCLUDED)										
CHORD	CHC N TC	ORD ENDPOIN IORMALIZED O FULL SCALI	TS E	CHORD ENDF IN μΑ W 2007.75μΑ	POINTS ITH F.S.	CHORD ENI AS A PEF OF FULL	DPOINTS ICENT SCALE	CHORD EI IN dB FROM FU	NDPOINTS DOWN LL SCALE	
0		30		7.5		0.379	%	-48.	55	
1		93		23.25		1.169	6	-38.7	73	
2		219	[·	54.75		2.73%	6	-31.2	-31.29	
3		471		117.75		5.86%	6	-24.6	53	
4		975	1	243.75		12.1%	·	-18.3	32	
5		1983		495.75		24.7%		-12.1	15	
6		3999		999.75		49.8%		-6.0	06	
7		8031		2007.75		100%	an tanàn amin'ny faritr'i Angle. No ben'ny faritr'o amin'ny faritr'o amin'ny faritr'o amin'ny faritr'o amin'ny faritr'o amin'ny faritr'o amin'ny	0		
DECODE	E OUTPUT EX	PRESSED II		N FROM FUI	LL SCALE (SIGN BIT EXC	LUDED)			
/	CHORD	0	1	2	3	4	5	6	7	
STEP		000	001	010	011	100	101	110	111	
0	0000	_	-47.73	-38.18	-30.82	-24.20	-17.90	-11.74	-5.65	
1	0001	-72.07	-46.73	-37.51	-30.24	-23.66	-17.37	-11.22	-5.13	
2	0010	-66.05	-45.84	-36.88	-29.70	-23.15	-16.87	-10.73	-4.65	
3	0011	-62.53	-45.03	-36.30	-29.18	-22.66	-16.40	-10.27	-4.19	
4	0100	-60.03	-44.29	-35.75	-28.70	-22.21	-15.96	-9.83	-3.75	
5	0101	-58.10	-43.61	-35.24	-28.24	-21.77	-15.53	-9.41	-3.33	
6	0110	-56.51	-42.98	-34.75	-27.80	-21.36	-15.13	-9.01	-2.94	
7	0111	-55 17	-42 39	-34.29	_27.39	-20.96	-14 74	-8.63	-2.56	
8	1000	-54.01	_41.84	-33.85	-26.00	-20.58	-14.37	-8.26	_2.00	
0	1001	-54.01	-41.32	-33.44	-20.55	-20.38	-14.07	-0.20	-1.84	
10	1010	-52.55	-41.32	-33.44	-20.01	-10.97	-13.69	-7.51	-1.54	
11	1010	-52.07	40.00	-33.04	25.00	-19.87	12.25	7.57	-1.57	
12	1100	50.40	-40.37	-32.00	-25.50	10.22	-13.33	-7.25	-1.18	
12	1100	-50.45	-39.93	-32.29	-25.57	-19.22	12.72	-0.53	-0.87	
13	1101	-49.80	-39.51	-31.95	-25.25	-18.91	-12.73	-0.03	-0.57	
14	1110	-49.15	-39.11	-31.61	-24.94	-18.61	-12.43	-0.34	-0.28	
15		-48.55	-30.73		-24.03	-18.32	-12.15	-0.06		
							DED)	6	7	
STED .		000	001	010	011	100	101	110	, 111	
	0000	000	0.411	1.22	2 00	6.16	101	25.9	52.2	
1	0000	0.025	0.461	1.23	2.00	6.56	12.7	20.0	52.2	
1	0001	0.025	0.401	1.33	3.00	0.50	14.2	27.5	50.4	
2	0010	0.050	0.511	1.43	3.27	0.90	14.3	29.1	58.0	
3	0011	0.075	0.560	1.53	3.47	7.30	15.1	30.7	61.7	
4	0100	0.100	0.610	1.63	3.67	7.76	15.9	32.3	64.9	
5	0101	0.125	0.000	1.73	3.87	8.10	16.7	33.9 25.5	71.0	
6	0110	0.149	0.710	1.83	4.07	8.55	17.5	35.5	71.3	
7	0111	0.174	0.760	1.93	4.27	8.95	18.3	37.0	74.5	
8	1000	0.199	0.809	2.03	4.47	9.35	19.1	38.6	//./	
9	1001	0.224	0.859	2.13	4.67	9.75	19.9	40.2	80.9	
10	1010	0.249	0.909	2.23	4.87	10.1	20.7	41.8	84.1	
11	1011	0.274	0.959	2.33	5.07	10.5	21.5	43.4	87.2	
12	1100	0.299	1.01	2.43	5.27	10.9	22.3	45.0	90.4	
13	1101	0.324	1.06	2.53	5.47	11.3	23.1	46.6	93.6	
14	1110	0.349	1.11	2.63	5.67	11.7	23.9	48.2	96.8	
15	1111	0.374	1.16	2.73	5.86	12.1	24.7	49.8	100	
STE	PSIZE	0.025	0.050	0 100	0 100	0.200	0 707	1 59	3 19	

APPLICATIONS

The DAC-76 is ideal in applications which require a wide dynamic range and can be characterized by an accuracy specification based on percent of reading rather than percent of full scale. The nonlinear characteristic is also useful in control systems when a decreasing slope or a constant rate of change (constant second derivative) is needed as a system approaches zero level or a given set point.

INSTRUMENTATION AND CONTROL

Data Acquisition – Data Transceiver Microprocessor Interface PCM Data Recording – Biological, Automotive, Aviation Function Generation PCM Telemetry

Servo Controls – Phase Locked Loop and Set Point Controls Transducer Interface – Seismic, Strain Gauge

TELECOMMUNICATIONS

Telephony – PCM Codec Two-Way Radio Intercom Systems Radar Systems Secure Voice Communications

AUDIO

Music Distribution Digital Recording Constant dB Attenuator Analog Multiplexer Digitally-Controlled Gain Voice Synthesis and Identification Variable Speed Recording and Playback Reverberation and Special Effects

ADDITIONAL CIRCUIT APPLICATIONS

Logarithmic Attenuator Four Quadrant Multiplier Line Driver dB Meter Analog or Digital Compressor and Expander Four Channel Multiplexer

	NUMERICAL INDEX	1
t en e	ORDERING INFORMATION	2
	O.A. PROGRAM	3
		4
	INDUSTRY CROSS REFERENCE	5
	OPERATIONAL AMPLIFIERS	6
	COMPARATORS	7
	MATCHED TRANSISTORS	8
	VOLTAGE REFERENCES	9
	D/A CONVERTERS – LINEAR	10
	D/A CONVERTERS – COMPANDING	11
	A/D CONVERTERS	12
	DEFINITIONS	13
	MONOLITHIC CHIPS	14
(APPLICATION NOTES	15
	PACKAGE INFORMATION	16
	NOTES	17



INDEX A/D CONVERTERS

PRODUCT	TITLE	PAGE
AD-02	High Speed A/D Converter	 12-1





HIGH SPEED A/D CONVERTER

GENERAL DESCRIPTION

The AD-02 is a complete successive approximation A/D converter in a single 40-pin DIP package, containing a high-speed D/A converter, a high-speed comparator, and a 12-bit successive approximation register. The register is easily short-cycled to lower resolution to provide 6 bit encoding time of 6 μ sec and 8 bit encoding time of 8 μ sec. Input voltage ranges of 0 to +5V, 0 to +10V, ±2.5V, ±5V, and ±10V are available by pin selection and may be precisely adjusted for binary, offset binary, and two's complement output codes. The small size and low power consumption make this converter ideal for many applications.

FEATURES

High Speed 8 Bits in 8µsec, 6 Bits in 6µsec
Versatile ± 10V, ±5V, ±2.5V,
+10V, +5V Input Ranges
Stable
Low Power
Compact Single 40 Pin DIP Ceramic Package
Reliable
0°/+70°C and -55°/+125°C Models
Parallel and Serial TTL Outputs
Command or Continuous Encoding
MIL-STD-883 Processing Available



	AD-0	2	
ABSOLUTE MAXIMUM RATINGS			
V+ Supply to Sig/Ref Gnd	0 to +18V	Internal Reference Output Current	100µA
V- Supply to Sig/Ref Gnd	0 to -18V	Operating Temperature Range	-55°C to +125°C (W1)
V _{CC} Supply to Power Gnd	-0.5V to +7V		0°C to +70°C (W3)
' Sig/Ref Gnd to Power Gnd	0 ±0.1V	Storage Temperature Range	-65°C to +150°C
Digital Input Voltage	-0.5V to +5.5V	Lead Temperature (Soldering, 60 se	c) 300°C
Analog Input Voltage	V+ to V-	Reference Input Voltage	0 to +10V
Digital Outputs Sink Current	4.8 mA	Power Dissipation	1000mW
DC Voltage Applied to Digital Output		(Derate at 25mW/°C above 110°	C)
for a HIGH Output State	-0.5V to +5.5V		

ORDERING INFORMATION

		and the second			
MODEL	TEMP RANGE	MAX LINEARITY ERROR (FULL TEMP)	MAX FULL SCALE TEMPCO	PACKAGE	
AD-02AW	–55°/+125°C	±0.2% FSR	±60 ppm/°C	40 pin Ceramic DIP	
AD-02W	-55°/+125°C	±0.2% FSR	±120 ppm/°C	40 pin Ceramic DIP	
AD-02-883AW	–55°/+125°C	±0.2% FSR	±60 ppm/°C	40 pin Ceramic DIP	
AD-02-883W	-55°/+125°C	±0.2% FSR	±120 ppm/°C	40 pin Ceramic DIP	
AD-02EW	0°/+70°C	±0.2% FSR	±60 ppm/°C	40 pin Ceramic DIP	
AD-02CW	0°/+70°C	±0.2% FSR	±120 ppm/°C	40 pin Ceramic DIP	

PIN CONNECTIONS

NOTES:

Power ground (pins 28 and 29) is not connected internally to Signal/Reference Ground (pin 35). Best results will be obtained if these grounds are connected together at the AD-02 package, so that digital currents do not flow through the analog ground path.

2

N/C - No connection to internal circuit.

N/C	10-	-	-0 40 N/C
N/C	20-		O 39 N/C
v+	30-		-O 38 BIPOLAR OFFSET ADJ
BIT 12	40-		-O 37 REFERENCE OUT
BIT 11	50		-O 36 REFERENCE IN
BIT 10	60		-O 35 SIGNAL/REF GND.
BIT 9	70-		O 34 SIGNAL IN (±2.5 V OR +5 V)
BIT 8	80-	a di bergen ang sa	0 33 SIGNAL IN (±10 V)
BIT 7	90-	a da ser a ser	-0 32 SIGNAL IN (±5V OR + 10V)
BIT 6 1	00-		-0 31 N/C
BIT 5 1	10		O 30 V-
BIT 4 1	20		-O 29 POWER GND.
BIT 3 1	30	eller and the	-O 28 POWER GND.
BIT 2 1	40-	and a second second	-O 27 START IN
BIT 1 1	50-		O 26 CLOCK IN
BIT 1 1	60-		O 25 N/C
Vcc 1	70-	•	-O 24 COMPARATOR OUT
Vcc 1	80		O 23 N/C
SERIAL 1	9 0		O 22 N/C
EOE 2	00-		O 21 N/C
			-

ELECTRICAL CHARACTERISTICS

З

These specifications apply for V+ = +15V, V- = -15V, V_{CC} = +5V, V_{FS} = +10V, -55°C \leq T_A \leq +125°C for AD-02AW and AD-02W, 0°C \leq T_A \leq +70°C for AD-02EW and AD-02CW, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Resolution			12	12	12	Bits
Linearity Error				-	±0.2	%FSR
Quantizing Error			±1/2	±1/2	±1/2	LSB
Encoding Time	·	6 Bits	-	5	6	μsec
		8 Bits	_ ``	7	8	µsec
Full Scale Temperature Coefficient		AD-02AW and AD-02EW	1	± 40	± 60	ppm/°C
Zero Scole Temperatura Confficient				± 00	±120	ppm/ C
Zero Scale Temperature Coefficient		V = 110V += 110V	, 1 7 , 1	12	± 10	
Power Supply Sensitivity	РЪКК	$V_{S} = \pm 12V \text{ to } \pm 18V$		±0.015		%F5R/V
Analog Signal Input Impedance		±10V Hange ±5V or +10V Range		9.76 4.88	_	kΩ
		±2.5V or +5V Range		2.44	_	kΩ
Unipolar Zero Offset	Vzs	Bipolar Adjust connected to Signal/Reference ground AND	-	±1.0	-	%FS
Full Scale Input	V _{FS}	Reference Input connected to Reference Output	-	110	-	%FS
Reference Output		+100µA	-	6.7	-	V
Reference Input Bias Current		+6V Reference Input	-	100	-	nA
Reference Input Impedance			-	200	-	MΩ
Bipolar Adjust Input Bias Current	a da series de la companya de la company	+6V Bipolar Adjust Input	-	100		nA
Bipolar Adjust Input Impedance				200	-	MΩ
Analog Power Supply	V _S		±12	±15	±18	v
Digital Power Supply	v _{cc} v _{cc}	AD-02AW and AD-02W AD-02EW and AD-02CW	+4.5 +4.75	+5.0 +5.0	+5.5 +5.25	v v
Analog Power Supply Current	ISY	∨ _S = ±18∨	. . .	12.0	18.0	mA
Digital Power Supply Current	^I cc	∨ _{CC^{= Max}}	-	30	45	mA
Power Dissipation	Pd		-	330	572	mW
Logic Input HIGH Voltage	v _{iH}	V _{CC} = Min to Max	2.0	. <u> </u>	-	v
Logic Input LOW Voltage	v _{IL}	V _{CC} = Min to Max	-	-	0.7	v
Logic Input LOW Current	· IIL	V _{CC} = Max, V _{IN} = 0.4V	-	0.50	-0.80	mA
Clock Input HIGH Current	^н н ^н н	V _{CC} = Max, V _{IN} = 2.4V V _{CC} = Max, V _{IN} = 5.5V	·	6.0 -	20 1.0	μA mA
START Input HIGH Current	Чн	V _{CC} = Max, V _{IN} = 2.4V	-	12.0	40	μA
	Чн	V _{CC} = Max, V _{IN} = 5.5V	, — , , ¹	-	2.0	mA
Logic Output HIGH Voltage	v _{он}	V _{CC} = Min, I _{OH} = -0.08 mA	2.4	-	-	v
Logic Output LOW Voltage	VOL	V _{CC} = Min, I _{OL} = 3.2 mA	1. 		0.4	V .
	1 11 11 11 11 11 11 11 11 11 11 11 11 1		and the second second	L		

30

12,



12-4



SWITCHING TIME SPECIFICATIONS (V_{CC} = +5V, T_A = 25°C)					
Symbol	Definition	Тур	Units		
^t pd	The propagation delay from the CP LOW-HIGH transition to an output signal HIGH-LOW transition.	60	nsec		
^t pd+	The propagation delay from the CP LOW-HIGH transition to an output signal LOW-HIGH transition.	80	nsec		
t _s	Setup time required for a LOW level to be present at the START input prior to the CP LOW-HIGH transition for the register to be reset; or the time required for a HIGH level to be present at the START input before the CP HIGH-LOW transition to prevent resetting.	30	nsec		
^t h	Hold time required for a LOW level to be present at the START input following the CP LOW-HIGH transition for the register to be reset.	30	nsec		
^t pwL ^t pwH	The minimum CP pulse width LOW required for proper operation. The minimum CP pulse width HIGH required for proper operation.	85 40	nsec nsec		

†pd+

1.5V

-{ {

34

SERIAL

_tpd-

2

<u>_11</u>

-tpd+

12

12-5



LINEARITY ERROR



0001 0000

AD-02 TESTING

Linearity Testing is performed at 25°C and at both temperature extremes by a computer-controlled IC test system which applies a 0 to +10.000V ramp to the Analog Input. Over 40,000 conversions are made during the ramp's period with the digital outputs of the device under test connected to a highly linear reference DAC. The reference DAC's output (a precise analog representation of the A/D's digital output) is compared to the input ramp voltage after each conversion. The maximum positive or negative deviation occurring at any of the conversions is used by the computer to calculate linearity error.

Full Scale Temperature Coefficient (TCVFS) is determined by first storing the 25°C VFS value, then comparing the temperature extreme values against the 25°C value. Tempcos, expressed in ppm/°C, are calculated and used to determine the proper grade.

	1
ORDERING INFORMATION	2
O.A. PROGRAM	3
SELECTION GUIDES	4
INDUSTRY CROSS REFERENCE	5
OPERATIONAL AMPLIFIERS	6
COMPARATORS	7
MATCHED TRANSISTORS	8
VOLTAGE REFERENCES	9
D/A CONVERTERS – LINEAR	10
D/A CONVERTERS – COMPANDING	11
A/D CONVERTERS	12
DEFINITIONS	13
MONOLITHIC CHIPS	14
APPLICATION NOTES	15
PACKAGE INFORMATION	16
NOTES	17



OPERATIONAL AMPLIFIER DEFINITIONS

AVERAGE BIAS CURRENT DRIFT (TCIB)

The ratio of the change in the bias current to the change in temperature producing it.

AVERAGE OFFSET CURRENT DRIFT (TCIos)

The ratio of the change in the offset current to the change in temperature producing it.

AVERAGE OFFSET VOLTAGE DRIFT (TCVos)

The ratio of the change in the offset voltage to the change in temperature producing it.

AVERAGE OFFSET VOLTAGE DRIFT WITH EXTERNAL TRIMMING (TCV_{osn})

The ratio of the change in the offset voltage to the change in temperature producing it, with the offset voltage trimmed to zero at room temperature.

COMMON-MODE REJECTION RATIO (CMRR)

The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.

COMMON-MODE INPUT RESISTANCE (RinCM)

The ratio of the input voltage range to the change in input bias current over this range.

INPUT BIAS CURRENT (IB)

The average of the currents into the two input terminals when the output is at zero volts with no load.

INPUT NOISE CURRENT (inp-p)

The peak to peak noise current in a specified frequency band.

INPUT NOISE CURRENT DENSITY (in)

The rms noise current in a 1Hz band surrounding a specified value of frequency.

INPUT NOISE VOLTAGE (enp-p)

The peak to peak noise voltage in a specified frequency band.

INPUT NOISE VOLTAGE DENSITY (en)

The rms noise voltage in a 1Hz band surrounding a specified value of frequency.

INPUT OFFSET CURRENT (Ios)

The difference between the currents into the two input terminals when the output is at zero volts with no load.

INPUT OFFSET VOLTAGE (Vos)

The voltage which must be applied between the input terminals to obtain zero output voltage with no load.

INPUT VOLTAGE RANGE (CMVR)

The range of common-mode voltage on the input terminals for which the common-mode rejection specifications apply.

INPUT RESISTANCE (Rin)

The ratio of the small-signal change in input voltage to the change in input current at either input terminal with the other grounded.

LARGE SIGNAL VOLTAGE GAIN (Avo)

The ratio of the change in output voltage (over a specified range) to the change in input voltage producing it.

MAXIMUM OUTPUT VOLTAGE SWING (VoM)

The peak output voltage that can be obtained without clipping.

OPEN LOOP OUTPUT RESISTANCE (Ro)

The small signal driving point resistance of the output terminal with respect to ground at a specified quiescent dc output voltage and current.

POWER DISSIPATION (Pd)

The total power dissipated in the amplifier with the output at zero volts and no load.

POWER SUPPLY REJECTION RATIO (PSRR)

The inverse ratio of the change in input offset voltage to the change in power supply voltage producing it.

SLEW RATE (SR)

The ratio of a change in output voltage to the minimum time required to effect this change under large-signal drive conditions. Slew rate may be specified separately for positive and negative-going changes.

SUPPLY CURRENT (Isv)

The current required from the power supply to operate the amplifier with no load and the output at zero volts.

UNITY GAIN CLOSED LOOP BANDWIDTH (BW)

The frequency at which the magnitude of the small signal voltage gain of the amplifier, operated closed-loop as a unity-gain follower, is 3dB below unity.

COMPARATOR DEFINITIONS

COMMON MODE REJECTION RATIO (CMRR)

The ratio of the input voltage range to the maximum change in input offset voltage over this range.

DIFFERENTIAL INPUT RESISTANCE (Rin)

The resistance looking into either input terminal with the other grounded.

DIFFERENTIAL INPUT VOLTAGE

The range of voltage between the input terminals for which operation within specifications is assured.

INPUT BIAS CURRENT (IB)

The average of the two input currents, with the inputs tied together.

INPUT OFFSET CURRENT (IOS)

The difference in the currents into the two input terminals when the output is within a specified voltage range.

INPUT OFFSET VOLTAGE (VOS)

The voltage between the input terminals when the output is within a specified voltage range.

INPUT SLEW RATE

The maximum rate of change in differential and/or commonmode input voltage which the input stage can follow. The comparator's total response time for any input voltage step with arbitrary overdrive is equal to the sum of the response time for the small signal (100mV) step with the same overdrive, plus the slewing time (= initial differential input voltage divided by input slew rate).

INPUT VOLTAGE RANGE (CMVR)

The range of common mode voltage on the input terminals for which operation within specifications is assured.

OUTPUT LEAKAGE CURRENT (ILEAK)

The current into the output terminal with a given output voltage and input drive equal to or greater than a specified value.

OFFSET VOLTAGE ADJUSTMENT RANGE

The change in offset voltage that can be obtained by adjusting a specified external nulling potentiometer.

OUTPUT SINK CURRENT (Isink)

The maximum negative current that can be delivered by the comparator.

AVERAGE OFFSET CURRENT DRIFT (TCIos)

The ratio of the change in ${\rm I}_{\rm OS}$ to the change in temperature producing it.

AVERAGE OFFSET VOLTAGE DRIFT (TCVos)

The ratio of the change in V_{OS} to the change in temperature producing it.

BIAS CURRENT (IB)

The average of the base currents at a specified collector voltage and current.

BROADBAND NOISE VOLTAGE (enRMS)

The root-mean-square noise voltage referred to the input in a specified bandwidth at a specified collector voltage and current.

CURRENT GAIN MATCH (AhFE)

The difference in hFE between the transistors at a specified voltage and current, expressed as a percentage of the lower of the two hFE's. /

$$\begin{pmatrix} I - \\ hFE_1 \\ hFE_2 \end{pmatrix} \times 100$$

OVERDRIVE

The input step voltage of specified size drives the comparator from some initial input voltage to an input level just barely in excess of that required to bring the output from its high or low state to the logic threshold voltage. This excess is defined as the voltage overdrive.

POSITIVE OUTPUT VOLTAGE (VOH)

The high output voltage level with a given load and input drive equal to or greater than a specified value.

POWER SUPPLY REJECTION RATIO

The ratio of the maximum change in input offset voltage to the specified change in power supply voltage.

RESPONSE TIME (tr)

The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. Logic threshold is defined as the voltage at the output of the comparator at which the loading logic circuitry changes its digital state, or, as 1.4V when the loading logic circuitry is not used.

SATURATION VOLTAGE (VSAT)

The low output voltage level with a given sink current and input drive less than or equal to a specified value.

SUPPLY CURRENTS (PSRR)

The currents required from the positive or negative supplies to operate the comparator with no output load. The currents will vary with input voltage, but are maximum when the output is low, and, therefore, are specified with the input drive less than or equal to a given value.

VOLTAGE GAIN (AV)

The ratio of the change in output voltage (over a specified range) to the change in input voltage producing it.

MATCHED TRANSISTOR PAIR DEFINITIONS

NOISE VOLTAGE (enp-p)

The peak-to-peak noise voltage referred to the input in a specified bandwidth at a specified collector voltage and current.

NOISE VOLTAGE DENSITY (en)

The rms noise voltage referred to the input in a 1Hz band surrounding a specified frequency, measured at a specified collector voltage and current.

OFFSET CURRENT (Ios)

The difference between the base currents at a specified collector voltage and current.

OFFSET CURRENT CHANGE (AIos/AVCB)

The ratio of the change in offset current to the change in collector-base voltage producing it.

OFFSET VOLTAGE (Vos)

The difference between the base-emitter voltages ($V_{be1} - V_{be2}$) at a specified collector voltage and current.

VOLTAGE REFERENCE DEFINITIONS

LINE REGULATION

The ratio of the change in output voltage to the change in line voltage producing it including the effects of self heating.

LOAD REGULATION

The ratio of the change in output voltage to the change in load current producing it including the effects of self heating.

OUTPUT CHANGE WITH TEMPERATURE (ΔV_{OT})

The absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of the typical output voltage.

$$\Delta V_{OT} = \frac{V_{MAX} - V_{MIN}}{V_{O} (Typical)} \times 100$$

OUTPUT TEMPERATURE COEFFICIENT (TCVO)

The ratio of the output change with temperature to the specified temperature range expressed in ppm/°C. For

example: TCV_O is defined as ΔV_{OT} divided by the temperature range; i.e.,

$$CV_{O}(0^{\circ} \text{ to } +70^{\circ}\text{C}) = \frac{\Delta V}{C}$$

 $\frac{\Delta V_{OT} 0^{\circ} \text{ to } +70^{\circ} \text{C}}{70^{\circ} \text{C}}$

and TCV_O(-55° to +125°C) = $\frac{\Delta V_{OT} - 55 \text{ to } + 125^{\circ}C}{180^{\circ}C}$

OUTPUT TURN-ON SETTLING TIME (ton)

The time required for the output voltage to reach its final value within a specified error band after application of VIN.

OUTPUT VOLTAGE NOISE (enp-p)

The peak to peak output noise voltage in a specified freguency band.

QUIESCENT CURRENT (ISY)

The current required from the supply to operate the device with no load.

LINEAR DIGITAL-TO-ANALOG CONVERTER TERMS AND DEFINITIONS

D/A Converters accept either a binary-coded or BCD-coded digital input code and convert this input to an equivalent analog voltage or current as an output. PMI's D/A Converters utilize the current-switched ladder network design principle which provides fast settling and reduced switching transients. D/A Converters are classified according to the type of analog output range i.e. bipolar or unipolar (See Figures below):



Transfer accuracy in a D/A Converter is generally determined by measuring deviation of the actual analog output from the ideal expected output. In general, the adjustable analog output errors of a D/A Converter are full-scale or gain error and offset or zero-scale error. Nonadjustable D/A Converter errors include nonlinearity, differential nonlinearity, zero-scale symmetry, zero and full-scale temperature drift coefficients and power-supply sensitivity. The most meaningful nonadjustable error term in a D/A Converter is NONLINEARITY. The next most important nonadjustable error terms are full-scale drift and differential-nonlinearity. A D/A Converter that has a specified maximum nonlinearity over temperature for every D/A Converter (except the DAC-03) to assure the designer of precision performance for the most demanding applications.

D/A CONVERTER DEFINITIONS - CONT'D

DIGITAL-TO-ANALOG CONVERTER

A circuit for converting a digital code word into discrete analog quantities according to a prescribed relationship.

LEAST SIGNIFICANT BIT (LSB)

The smallest incremental analog output change obtainable and is equal to the full scale output range divided by 2^{n-1} , where n = number of bits.

$$LSB = \frac{FSR}{(2^n) - 1}$$

MOST SIGNIFICANT BIT (MSB)

The largest incremental analog output change obtainable by switching a single logic bit input. It is ideally equal to:

$$MSB = FSR\left(\frac{2^{(n-1)}}{(2^n)-1}\right)$$

where n = number of bits.

FULL SCALE RANGE (FSR)

The output analog signal span expressed in units of voltage or current.

ZERO SCALE OFFSET ERROR (ZS)

The measured analog output when the digital input code corresponds to an analog value of zero. Usually expressed as a percentage of nominal Full Scale Range but also expressed in ppm, LSB's, or given in units of current or voltage.

ZERO SCALE SYMMETRY ERROR

For a Sign-Magnitude D/A converter, zero scale symmetry is the change in the analog output produced by switching the sign bit with a zero code input to the magnitude bits. This quantity is expressed in units of current, voltage, or in fractions of an LSB.

RESOLUTION

The number of states (2^n) that the output range may be divided or resolved into, where n = number of bits. Generally this is expressed in number of bits.

NONLINEARITY (NL)

The maximum deviation from an ideal straight line drawn between the end points, expressed as a percent of Full Scale Range (FSR) or given in terms of LSB value. The end points are zero scale output to full scale output for unipolar operation and minus full scale to positive full scale for bipolar operation.

DIFFERENTIAL NONLINEARITY (DNL)

The maximum deviation of the analog output between any two adjacent output states from the ideal value.

Differential nonlinearity error is expressed as percent of full scale range or in terms of LSB value. For example, a differential linearity error specification of $\pm 1/2$ LSB implies that the output step size for adjacent digital input codes is $1 \pm 1/2$ LSB or 1/2 to 3/2 LSB.

MONOTONICITY

A converter is monotonic if the analog output increases or remains the same for an increase in value of the digital input code.

GAIN ERROR

The difference between the actual output Full Scale Range and the ideal Full Scale Range expressed as a percent of Full Scale Range or in terms of LSB value.

SETTLING TIME

The elapsed time for the analog output to reach its final value within a specified error band after the corresponding digital input code has been changed. Usually specified for a Full Scale Range change and measured from the 50% point of the logic input change to the time the output reaches final value within the specified error band.

GLITCH

A switching transient appearing in the output during a code transition. Its value is expressed in volts or current and time duration at the base.

ENRIE GERIG ODDIGGE

AN HORE WAS BO MORE BUILD AND MONTH FREE MERSES OF TREE FAST

D/A CONVERTER DEFINITIONS - CONT'D

RELATIVE ACCURACY

Another term for nonlinearity.

POWER SUPPLY SENSITIVITY

The change in the Full Scale Range of the converter due to a change in the power supply value. This may be expressed as a percent of Full Scale Range per one percent change in the power supply or as a percent of Full Scale Range per volt of power supply change. Normally this is specified at D.C., but is sometimes specified over a given frequency range.

FULL SCALE TEMPERATURE COEFFICIENT OR GAIN DRIFT

This is the change in the Full Scale Range from the 25°C value and either temperature extreme divided by the corresponding change in temperature and is expressed in ppm/°C.

MISCELLANEOUS TEMPERATURE COEFFICIENTS

Although nonlinearity and differential nonlinearity should be specified as a worst case error over temperature, some manufacturers do specify a drift component on these terms. As in gain drift, they are specified as the change from the 25°C values to either temperature extreme divided by the corresponding change in temperature and expressed in ppm of FSR/°C.

OUTPUT VOLTAGE COMPLIANCE

The voltage range over which the current output of a digital-to-analog converter meets the specified error limits. If the error limit is not specified, the voltage range is not a true compliance specification but merely a range over which the converter will be functional.

D/A CONVERTERS BY OUTPUT TYPE

CURRENT OUTPUT D/A CONVERTERS

The output of the converter is a true digitally controlled current source or sink which has a high output impedance and a voltage compliance within which the converter meets the specified error limits.

RESISTIVE OUTPUT D/A CONVERTER

The output of the converter is a current, but has a low output resistance (typically 1-20 K ohm) and nearly zero output voltage compliance.

VOLTAGE OUTPUT D/A CONVERTER

The output of the converter is a voltage source, and is characterized by low output impedance and a specified load driving capability.

A/D CONVERTER DEFINITIONS

ENCODING TIME

The period from the beginning of the start command to the falling edge of the end of encode (EOE) output, including one clock period for synchronization of the start pulse with the clock. (Continuous encoding requires one more clock cycle than the number of bits of resolution, and the parallel data is available for one clock period.)

FULL SCALE RANGE

The peak-to-peak voltage range of the converter's input, i.e., VFS+ plus VFS- for bipolar inputs and VFS minus V_{7S} for unipolar inputs.

FULL SCALE RANGE TEMPERATURE COEFFICIENT

The change in FSR between 25° C and either temperature extreme divided by the corresponding change in temperature and expressed in ppm/°C.

LOGIC HIGH (H)

The AD-02 employs positive logic; H is a TTL Logic "1," 2.0V Min for inputs and 2.4V Min for outputs.

LOGIC LOW (L)

The AD-02 employs positive logic; L is a TTL Logic "0," 0.8V Max for inputs and 0.4V Max for outputs.

LEAST SIGNIFICANT BIT (LSB)

The smallest digital output bit, and is equal to MSB divided by 2^{n-1} where "n" is the number of bits of resolution.

LINEARITY ERROR

The maximum deviation from a straight line drawn between the end points of the converter transfer function and expressed as a percentage of FSR.

MOST SIGNIFICANT BIT (MSB)

For an ideal A/D Converter, the MSB is the largest digital output bit weight corresponding to one-half full-scale-range (FSR) $\pm 1/2$ LSB i.e. MSB = $\frac{\text{FSR}}{2} \pm \frac{1}{(2^n - 1)}$ where $\pm 1/2$ LSB represents the inherant quantization error. Normally, in an <u>actual</u> A/D Converter, the analog error components should also be considered.

NEGATIVE BIPOLAR FULL SCALE INPUT VOLTAGE (V_{FS})

The negative input voltage in bipolar operation that produces an output digital code of 0000 0000 0000 for the AD-02.

NEGATIVE BIPOLAR FULL SCALE INPUT VOLTAGE (VFS_)

The negative input voltage in bipolar operation that produces an output digital code of 0000 0000 0000.

POSITIVE BIPOLAR FULL SCALE INPUT VOLTAGE (V_{FS+})

The positive input voltage in bipolar operation that produces an output digital code of 1111 1111 1111.

POSITIVE UNIPOLAR FULL SCALE INPUT VOLTAGE (VFS)

The positive input voltage in unipolar operation that produces an output digital code of 1111 1111 1111.

POWER SUPPLY SENSITIVITY

The change in FSR produced by a change in V+ and/or Vexpressed as a ratio of the percentage change in FSR to the power supply voltage change producing it (%FSR/V).

QUANTIZING ERROR

The uncertainty associated with digitizing an analog signal, due to finite resolution of the converter. An ideal converter has a maximum quantizing error of $\pm 1/2$ LSB.

RESOLUTION

The smallest analog change that can be distinguished by the A/D converter. Resolution is equal to an LSB and is expressed in number of bits.

UNIPOLAR ZERO SCALE INPUT VOLTAGE (VZS).

The input voltage in unipolar operation that produces an output digital code of 0000 0000 0000.

ZERO SCALE TEMPERATURE COEFFICIENT (TCVZS)

The change in VZS expressed in ppm/°C between 25° C and either temperature extreme.

NUMERICAL INDEX	1
ORDERING INFORMATION	2
Q.A. PROGRAM	3
SELECTION GUIDES	4
INDUSTRY CROSS REFERENCE	5
OPERATIONAL AMPLIFIERS	6
COMPARATORS	7
MATCHED TRANSISTORS	8
VOLTAGE REFERENCES	9
D/A CONVERTERS – LINEAR	10
D/A CONVERTERS – COMPANDING	11
A/D CONVERTERS	12
DEFINITIONS	13
MONOLITHIC CHIPS	14
APPLICATION NOTES	15
	16
NOTES	17



Monolithic Chips

GENERAL DESCRIPTION

The superior performance of each and every Precision Monolithics product is available to the hybrid microcircuit designer. All chips are 100% electrically tested for all guaranteed DC parameters at 25°C and are 100% visually inspected to MIL-STD-883A Method 2010.1 Condition B. Each chip is protected with our exclusive "Triple Passivation" Process incorporating an advanced Silicon Nitride ion barrier plus a thick glass coating over the metallization. Chips are packaged in 100-cavity waffle-pack carriers with an anti-static shield and cushioning strip placed over the active surface to assure extra protection during shipment. Precision Monolithics chips provide the highest performance available coupled with lowest overall finished costs.

FEATURES

	Highest Yields 25°C Parameters Guaranteed
-	Highest Performance Tight specifications
•	Highest Reliability-Exclusive "Triple Passivation" Process
Ð	Wide Temperature Range Operation
•	Excellent Die Attach Thick Gold or Standard Backing
	100% Visually Inspected to MIL-STD-883A Method 2010.1B
-	Tight Distributions Precision Process Control
Ð	Carefully Packaged No Loss During Shipment

ORDERING INFORMATION AND CHIP ELECTRICAL SPECIFICATIONS

Electrical specifications for all Precision Monolithics chips are listed in the "Chip Catalog", available upon request. There are three electrical grades for each product in chip form listed in both the "Chip Catalog" and in the latest U.S. OEM Price List.

TRIPLE PASSIVATION

Triple Passivation is an exclusive three-step process which provides superior reliability and protection for all Precision Monolithics active integrated circuits. First, a specially treated thermal silicon dioxide layer is grown. This protects the junctions and also attracts any residual ionic impurities to the top surface of the oxide, where they are held fixed. Next, a layer of silicon nitride is applied to prevent the entry of any potential contamination or impurities. The third step is the thick glass overcoat layer which leaves only the bonding pads exposed. This "glassivation" protects the chip from damage during assembly and is especially important in minimizing yield loss during shipment and assembly of chips for hybrid circuits.



QUALITY ASSURANCE

Precision Monolithics believes that quality and reliability must be built into the product; no amount of testing can replace these inherent properties. For this reason, all devices are fabricated and processed to MIL-STD-883A requirements as standard practice with many exclusive processes and controls added to improve quality and reliability. The integrity of aluminum metallization is confirmed by sampling wafer lots using a Scanning Electron Microscope (SEM) examination per Method 2018 specifications. QA testing of dice is provided by normal production testing of packaged devices. Sample assembly or electrical test to specified LTPD of units from customer's dice lot is available at extra cost.

MONOLITHIC CHIP ASSEMBLY INFORMATION

Proper shipping and storage, die attachment, and bonding are required to take advantage of the full performance built into PMI devices. For this reason the following information is provided as an aid to the microcircuit designer. PMI provides this information but cannot assume responsibility for technology and interface problems in applying chips, nor guarantee results in using the suggested processing methods; this information is for user assistance only and is to be used at the user's own discretion.

STORAGE

Assembly begins with storage because chips which are metallized with aluminum will slowly oxidize if exposed to air. This action is very slow, but eventually a thin layer of aluminum oxide will form on the bonding pads. To keep oxidation to a minimum, PMI chips are stored in a controlled nitrogen atmosphere at the factory until shipment; they are never stored at any other point in the sales and distribution chain.

Oxidation is a more serious problem with thermal compression gold ball bonding than it is with ultrasonic aluminum wire bonding. Ultrasonic aluminum wire bonding can penetrate a thicker layer of aluminum oxide than gold ball bonding. If thermal compression gold ball bonding is used, the devices should be bonded within a few weeks after shipment. Storage under dry nitrogen conditions is highly recommended for chips to be used with either type of bonding.

SHIPPING

Protection during shipment is provided by the waffle-pack carrier and its antistatic and cushioning strip. In addition the waffle pack is vacuum-sealed in a polyethylene bag.

EUTECTIC DIE ATTACHMENT CONDITIONS

The die-attach area of the package should be gold plated. While preforms are not generally required, they may be necessary in some cases depending on die size and the thickness of the package's gold plating. If required, preforms of approximately 0.65 or 0.90 mm diameter with a composition of gold-silicon 98/2 are recommended.

The heater-block used should have a sufficiently large thermal mass plus adequate control to assure a constant package temperature of 420° C ± 10° C during the die-attach operation. Inert gas protection, nitrogen with a flow of approximately 30 liters/hour, is also recommended.

EUTECTIC DIE ATTACHMENT PROCEDURE

For ease of handling in die attachment, dice should first be transferred from their waffle packs to flat glass or metal plates. Allow the package to soak a sufficient time to acquire uniform temperature. (Where necessary place a preform on the mounting surface.)

Using suitable tweezers, carefully pick up the die from the supply plate, orient properly and gently scrub in a circular or back-and-forth motion until eutectic melt is visible completely around the die. Eutectic melt should be visible completely around the periphery of the die. There should be no evidence of balling or flaking of die-attach material. After completing the die-attach operation remove the package from the heater block.

The die should be level and flat with respect to the package surface. Die attach material should not touch the top surface of the die or stand vertically above the edge of the die.

CONDUCTIVE EPOXY DIE ATTACHMENT

A solvent and other contaminant-free conductive epoxy should be used, specifically designed for die-attach use. Manufacturer's instructions should be carefully followed. While PMI uses eutectic die-attach exclusively, conductive epoxy die-attach can be used, although this technique is not as well-established and has not yet been approved by most military specifications.

ULTRASONIC ALUMINUM WIRE BONDING

PMI uses ultrasonic aluminum wire bonding and recommends its use for best performance. It is also more economical than gold-ball bonding. For specific procedures with either method, the detailed operation instructions of the manufacturerof the specific bonding equipment used should be carefully followed.

A suitable size for ultrasonic bonding is Aluminum-Silicon alloy 99/1, Diameter .001", elongation 0.5-2%, tensile strength 14-16g; but again, specific instructions/recommendations related to the bonding equipment used should be observed. An average bond pull strength of 4-6g, and a minimum limit of 2g should be maintained to assure mechanical bond quality.

CHIP LAYOUT AND DIMENSIONS



NOTES: DIMENSIONS - all dimensions shown are in mils.

14-3



NOTES: DIMENSIONS - all dimensions shown are in mils.

افترادكانها المعاقبة بتقابله المرار المحاصدة والوالوالجار


NUMERICAL INDEX	1
ORDERING INFORMATION	2
Q.A. PROGRAM	3
SELECTION GUIDES	4
INDUSTRY CROSS REFERENCE	5
OPERATIONAL AMPLIFIERS	6
COMPARATORS	7
MATCHED TRANSISTORS	8
VOLTAGE REFERENCES	9
D/A CONVERTERS – LINEAR	10
D/A CONVERTERS – COMPANDING	11
A/D CONVERTERS	12
DEFINITIONS	13
MONOLITHIC CHIPS	14
APPLICATION NOTES	15
PACKAGE INFORMATION	16
NOTES	17



APPLICATION NOTES

AN-6		A Low Cost, High Performance Tracking A/D Converter	15-1
AN-10	· · ·	Simple Precision Millivolt Reference Uses no Zeners	15-7
AN-11		A Low Cost, Easy-to-Build Successive Approximation Analog-to-Digital Converter	15-8
AN-12		Temperature Measurement Method Based on Matched Transistor Pair Requires	
		No Reference	15-15
AN-13		The OP-07 Ultra-Low Offset Voltage Op Amp	
		A Bipolar Op Amp That Challenges Choppers, Eliminates Nulling	15-21
AN-14		Interfacing Precision Monolithics Digital-to-Analog Converters	
		With CMOS Logic	15-32
AN-15	a a de la composición	Minimization of Noise in Operational Amplifier Applications	15-36
AN-16		Low Cost, High Speed Analog-to-Digital Conversion with the DAC-08	15-46
AN-17		DAC-08 Applications Collection	15-53



Application Notes

AN-6

A LOW COST, HIGH-PERFORMANCE TRACKING A/D CONVERTER

INTRODUCTION

The availability of low-cost IC D/A converters, comparators and up/down counters makes possible construction of tracking A/D converters having high performance and reliability despite their small size and low cost. These A/D converters are suitable for a wide range of applications such as transducer and audio digitizing, infinite sample and holds, and servo-control loops. This paper describes an 8 bit tracking A/D converter that can be built using Precision Monolithics, Inc., DAC100 CCQ3 D/A converter, CMP-01CJ Fast Precision Comparator and 4 bit MSI up/down counters.

TYPES OF A/D CONVERTERS

There are several popular styles of A/D converters (ADC) based on using a D/A converter in a feedback configuration. The three most common are: ramp or count-up; tracking or servo; and successive approximation.

Ramp types produce one conversion per each 2^n clock counts for an "n" bit converter and are suitable only for very slowly changing analog data; additionally, the data can be taken out only at the end of the conversion period. Successive approximation types are quite fast, requiring only"n+1"clock counts for conversion. They are capable of encoding fast-moving analog signals if an external sample-and-hold circuit is used to stop the analog data; again, the digital output is true only at the end of the conversion period.

For many applications, tracking ADC's can provide adequate speed while costing approximately the same as simple ramp types. Additional advantages are that no sample-and-hold circuit is required and that the digital data is continuously available at the output.

BASIC OPERATION

The tracking A/D is a relatively simple system, both in concept and in practice. The basic design requires three major elements: an up/down counter, a current output D/A converter, and a voltage comparator (see Fig. 1). The voltage at the comparator's input will be the result of the analog input voltage minus the DAC output sink current times R_{in} ($V_0 = V_{in} - I_1 \cdot R_{in}$). Assuming a perfect comparator, if the output voltage (Vo) is above ground, the comparator's output will be low, causing the up/down counter to increase the DAC's output sink current by one LSB. (The counter actually counts down one count; this results from the DAC's utilization of complementary logic, i.e., an all-zero input produces maximum DAC output current.) The comparator continues to examine the voltage for polarity, and always drives the counter's code in the direction which causes the output voltage to approach zero. Once a balance is achieved, the loop is "locked", and tracks the analog input signal so long as the loop slew rate is not exceeded. When the loop is balanced, the converter's output is the binary-coded equivalent of the analog input.



When encoding a DC input signal, the digital output will "dither" or alternate between the two adjacent states which span the theoretically correct output value. This is of little consequence as all A/D converters have a similar error, known as the "quantizing" error.

In the actual circuit design, a "type-D" flip-flop is inserted between the comparator and the counter's up/down input. This is to insure adequate set-up time between the comparator's output change and the counter's next stage change.

Loop timing can be seen in Fig. 2. After the positive clock transition, the counter changes to its next state and drives the DAC to its new output. After the DAC has settled and the comparator has come to its final state, the next positive clock transition loads the comparator's new state into the flip-flop and the cycle repeats.



FINAL CIRCUIT DESIGN

The completed 8 bit tracking A/D design is shown in Fig. 3. The digital output is available in complemented form, as the DAC-100 utilizes complementary logic. Diode clamps insure the DAC output remains near zero despite input and turn-on transients. For this 8 bit design, the two least significant digital inputs of the 10 bit DAC are not required and are connected to +5V, thus turning them off. Diodes are also used to insure that a positive voltage is applied to the V+ pin (pin 14) as soon as the +5V supply comes up. The clock, although extremely simple is quite stable over a wide range of temperatures and supply voltages. Several layouts were tried, with no perceptible differences in performance. (See Fig. 4)

TRIMMING

The circuit requires only one trimming operation. The fullscale output current of the DAC is adjusted to produce proper encoding at full scale input. Although several schemes are possible, the simplest is to place +10.0V at the input, and trim the 200Ω Full Scale Adjust pot to produce a low output at the 7 most significant bits with the LSB alternating states (dithering) at the clock frequency.

VOLTAGE OUTPUT APPLICATIONS

The basic tracking A/D uses a "current-comparison" technique; the analog voltage is not reconstructed at the comparator's input, thus eliminating the need for an op amp to convert the DAC-100's current output to a voltage. For applications such as infinite (no-droop) analog sample-andhold circuits, the OP-01CJ, a low cost, fast slewing, fast settling op amp with internal compensation can be added as in Fig. 5. This configuration also provides very high input impedances, without requiring an extra buffer amplifier. The reconstructed analog voltage is available at the output of the op amp; gating the counter "off" stores the data in analog form.





TRACKING A/D CONVERTER WAVEFORMS

These scope photos were taken to indicate the waveforms observed at the comparator input during normal and abnormal operation of the converter. The output analog voltage trace was generated by applying the encoded digital output to a second D/A converter.

Normal Operation

Comparator Input

Analog Input



Reconstructed Analog Input

Slew Rate Limiting

Comparator Input

Analog Input

Reconstructed Analog Input



145



15-4

BIPOLAR OPERATION

Bipolar operation (±5V) can be obtained by injecting a current equal to 1/2 the full scale current into the DAC-100 sum line. This can be accomplished by applying +6.4V to the internal bipolar resistor of the DAC-100 (pin 1)-a 500 Ω trimpot in series will allow precise adjustment of bipolar symmetry. To trim, apply -5.0V at the input and adjust the 500 Ω symmetry-trimpot to produce a high output at all bits, with the normal "dither" in the LSB only. Next, ground the input and adjust the Full Scale trimpot to produce an output which alternates between 10000000 and 01111111.

0 TO +5V OPERATION

Operation with 5 volt full scale inputs (0V to +5V or $\pm 2.5V$) can be obtained by specifying the DAC-100 CCQ4.

0.05% APPLICATIONS

Applications requiring 10 bits of resolution with 0.05% linearity can be implemented by adding a third up/down counter and utilizing all 10 inputs of an DAC-100ACQ3 (or Q4). See Fig. 5.

PERFORMANCE

Performance of the completed converter is quite impressive despite the low cost and small size. Using clock rates of 3.0 MHz, 10Vp-p signals can be accurately tracked to frequencies of about 4.0 kHz; higher frequencies can be accommodated by reducing the peak-to-peak amplitude.

Fully monotonic operation is obtained from 0° to 70°C; this is achieved because the DAC-100CO3 is guaranteed to have $\pm 1/2$ LSB linearity to 8 bits (0.2%) over this temperature range, and the DAC-100ACO3 has $\pm 1/2$ LSB linearity to 10 bits (0.05%).



All D.C. static errors can be attributed to the analog components only; the comparator makes no contribution to linearity errors, but its Vos and Vos drift with temperature are a consideration in the zero scale and full scale performance, and especially so in bipolar applications. The worst case DAC-100 zero error over 0°C to 70°C is 0.6mV; adding to this the 3.5mV max Vos of the CMP-01C results in a worst case zero scale error of 4.1mV, which is acceptably small compared to the value of 1/2 LSB (19.5mV) for the 8 bit A/D.

Because the Vos drift of the CMP-01C is typically only $1.8\mu V/^{\circ}C$ even without offset trimming, the full scale drift will be almost entirely a function of the DAC-100CC tempco-60ppm/ $^{\circ}C$ maximum.

For 10 bit applications, the comparator Vos becomes significant; the CMP-01C can be nulled, or the 0.8V max Vos CMP-01E can be utilized without nulling. Nulling of the comparator is not required in bipolar applications; this is accomplished by the bipolar symmetry trimming. Other performance characteristics of the completed converter are listed in Table 1.

MILITARY TEMPERATURE RANGE OPERATION

Operation over wider temperature ranges can be obtained by simply specifying appropriate temperature range components. The simplicity of the all IC design coupled with the compatibility with MIL-M-385 10 processing assures high reliability in military applications.

CONCLUSION

Extremely compact, low power consumption, all IC tracking A/D converters are made possible by combining Precision Monolithics, Inc. DAC-100 series 10 bit D/A converter, CMP-01 series comparator, and commercially available MSI up/down counters. Layout, construction and adjustment are noncritical. The simplicity and low cost of the tracking A/D converter invites usage in many new applications, including single channel digitizing at remote transducer locations.

TABLE 1 PERFORMANCE DATA			APPENDIX – USEFUL DATA & FORMULAE
	8 Bit	10 Bit	10V full scale 5V full scale
Linearity (0°C to +70°C)	0.2% max	0.05% max	LSB – 8 bits 39.1mV 19.5mV
Full Scale Tempco (60 ppm max	60 ppm max	10 bits 9.85mV 4.92mV
			Loop Slew Rate = Clock Frequency \times V _{LSB} = f _c \times V _{LSB}
Zero Scale Error (0°C to +70°C)	.10 LSB max	.20 LSB max*	Max Clock Frequency = I/(T _A + T _B + T _C + T _D + T _E)
Zero Scale Error Comparator Trimmed	.02 LSB	.08 LSB	WHERE: T _A = Flip-Flop Propagation Delay
(0°C to +70°C)			T _B = Minimum Counter Set-Up Time
Full Scale Voltages	0V to +10V, ±5V	0V to +10V, ±5∨	T _C = Counter Propagation Delay
	0V to +5V, ±2.5V	0V to +5V, ±2.5V	T _D = D/A converter Settling Time (to n-bits)
Power Supply Rejection (0°C to +70°C)	.02% per % max	.02% per % max	T _E = Comparator Response Time
Power Consumption (Vs = ±15V, +5V)	1.4W max	1.77W max	π · Vin _{p-p} · f _{in} max Min Clock Frequency = V _{LSB}
*untrimmed CMP-01E			

15-6



Application Notes

AN-10

SIMPLE PRECISION MILLIVOLT REFERENCE USES NO ZENERS

by

Donn Soderquist

A low output impedance millivolt source is frequently required in test systems, for generating small currents with moderate resistance values, and for general laboratory use. An excellent millivolt source can be built using only two parts; an instrumentation op amp and a potentiometer. The op amp is connected as a unity-gain buffer (Fig. 1) and the output is adjusted to the required voltage using the offset nulling terminals. The amplifier must have suitable characteristics such as low long term drift, freedom from chopper and "popcorn" noise, good power supply rejection and low offset voltage drift with temperature. To achieve low output impedance the op amp must have high gain around zero output voltages, and should have negligible thermal-induced drift for stable performance under varying load conditions. Use of a high performance bipolar input op amp such as the Precision Monolithics OP-05CJ provides low drift without chopper noise. With a typical initial offset voltage of 0.3mV, outputs from about -3.5mV to +3.5mV can be achieved. Adjusting the offset of the OP-05CJ to a value other than zero will create a drift equal to $3.3\mu V/^{\circ}C$ per millivolt of output setting. The circuit's low frequency noise will be less than $0.65\mu V$ pk-pk with an output impedance of less than one milliohm. Long term drift will be much less than $3.5\mu V$ per month and power supply rejection is about $10\mu V/Volt$.



Application Notes

AN-11

A LOW COST, EASY-TO-BUILD SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTER

by Donn Soderquist

Successive Approximation Analog-to-Digital Converters have often been considered to be complex, expensive and troublesome circuits to produce. This application note describes a high-speed 8 bit successive approximation A/D easily constructed using only 3 readily available IC's. Precision Monolithics' DAC-100 Digital-to-Analog Converter, CMP-01 Fast Precision Voltage Comparator, a Successive Approximation Register plus a handful of discrete components complete the design. Despite the simplicity, the A/D is capable of 8 bit conversions in 6 μ sec, and can easily be expanded to 10 bit resolution operation.

FEEDBACK A/D CONVERTERS

Most popular A/D Converters built today use a Digital-to-Analog Converter as part of a feedback or servo loop. Three of the most common types are the Ramp, Tracking, and Successive-Approximation; these differ primarily in the type of programming logic circuitry used to drive the D/A converter. All three types perform a comparison between the analog input and the output of a D/A converter; the logic changes the D/A output so that it approaches the analog input—when they are equal, the input to the DAC is the correct digitally encoded number (Fig. 1).



The Ramp or Count-up type ADC uses up-counters for the programming logic. A start command clears the counters which then count up until the comparator output changes. The user must allow 2ⁿ clock periods to insure a complete conversion; therefore only very slowly varying data may be converted.

Tracking A/D converters use up/down counters for the programming logic; the comparator output forces the counters to "track" the changes in the analog input. Once initial "lock" is acquired the correct digital output is continuously available, and the converter may be capable of encoding fairly fastmoving input siganls without requiring a sample and hold circuit. (Complete details on the construction of this type of converter are available in Precision Monolithics Application Note "A Low Cost, High Performance Tracking A/D Converter", AN-6).

Tracking ADC's are at their best when used to encode a single signal with a well-behaved maximum slew rate; multiplexed or video signals have large discontinuities which cause large errors while the tracking loop moves to acquire a new "lock" on the signal.

Successive Approximation A/D Converters are attractive for their rapid conversion rates and have found wide acceptance in video and multiplexed data systems. Recently-announced IC's provide the three basic converter building blocks in integrated form, reducing the cost and complexity of this approach to a figure at or below that of the ramp and tracking types. The great advantage of the SA ADC is that complete "n"-bit conversions can be accomplished typically in N + 1 clock periods—for a 10 bit converter this would be a speed improvement of about 100 times over the ramp type.



BASIC SUCCESSIVE APPROXIMATION A/D CONVERSION

An SA ADC operates by comparing the analog input to a series of "trial" conversions; the first trial compares the input to the value of the most significant bit (MSB) or approximately half of full scale. Figure 2 shows the progression of trials for a 3-bit converter. If the input is greater than the MSB value, the MSB is retained and the converter moves on to "trying" the next most significant bit, or approximately three-quarters full scale. If the input had been less than the MSB, the logic would have turned the MSB off before going on to the next most significant bit, or one-quarter full scale. This "branching" continues until each successively smaller bit has been tried, with the entire process taking "n+1" trials.

To implement the logic for the successive approximation algorithm, a configuration similar to Fig. 3 may be employed wherein a start command places a "one" in the first bit of a shift register. This sets the first latch to "one", and turns on the DAC's MSB. If the comparator output remains low, the "one" will remain in the latch; if not, the latch will be reset to zero before the next bit trial begins. The next clock cycle causes the shift register to place a "one" in the second bit and a similar process continues till all bits have been tried. After the last bit's trial, the end-of-encode output changes state indicating the parallel data is ready to be used. A useful feature of successive approximation conversion is that the correctly converted data is also available in serial form; this is handy for transmission of data on a single bus.



The complete sequence of events is demonstrated in the timing diagram of Fig. 4. Note that "negative true" logic is shown; the DAC-100 employs a complementary binary code and the AM2502 produces a "low" output during each bit's trial, thus producing the standard successive approximation routine starting with the MSB trial and working towards the LSB trial. All events are initiated during positive-going clock transitions; the conversion process starts when the \overline{S} input is held low, which also causes the \overline{CC} (Conversion Completed) output to go high. After all bits have been tried, the last positive clock transition returns the \overline{CC} to a low state, indicating the conversion has completed.



"CURRENT" COMPARISON

The previous discussion has indicated that the function of the comparator was to perform a comparison between the analog input voltage and the output voltage of the D/A converter. Higher speed conversions may be achieved by using the output of a fast current output DAC directly. This may be implemented as shown in Fig. 5, where the comparator examines the polarity of ($V_{IN} - I_{IN}R_{IN}$). The "current comparison" method eliminates the need for a current-to-voltage converting op amp which is by far the slowest element in most D/A converters.



COMPLETE CIRCUIT

The schematic for the complete 8-bit A/D converter is shown in Fig. 6. It is seen that the complete circuit adds very few components to the basic 3 IC's of the block diagram. A 200 Ω potentiometer is used to adjust the full scale output and R1 is used to inject a +1/2 LSB value current into the sum node. This insures that adjacent code point transitions occur at 1/2 LSB points for minimum overall error. The clamp diodes minimize settling time and prevent large inputs from damaging the DAC output. For an 8-bit, 10 volt system the CMP-01CJ's maximum offset voltage is less than 1/10 LSB and should not require nulling.



LAYOUT

A suggested layout for an 8-bit converter is shown in Fig. 8. This layout demonstrates some of the basic rules of good A/D converter practice: analog wiring is kept as short as possible and is separated from digital lines; the DAC output trace is especially short and directly connected to the comparator input and clamping diodes. Generous power supply bypassing has been employed using both disc and electrolytic capacitors. Other layouts can be easily designed because of the extreme simplicity of this circuit.



GROUNDING

For optimum noise rejection, digital (power) ground currents should not flow in signal input ground return lines. Analog and power grounds should be connected as close as possible to the A/D converter input connector. Fig. 7 illustrates a typical system installation showing the ground connections.

SERIAL OUTPUT

The digital output is available in serial NRZ (non-return-tozero) format at the data output (DO) shortly after each positive-going clock transition. Serial output is especially convenient in applications where system wiring must be minimized, such as in one A/D per channel systems. Performing the A/D conversion process in close proximity to the signal source has the advantage of reducing errors associated with transmission of low level analog signals; instead, digitally encoded signals are transmitted with their inherent low error rates and ease of multiplexing.

BIPOLAR OPERATION

Bipolar operation can be obtained by injecting a current equal to 1/2 full scale into the sum node. This can be accomplished by applying +6.4 volts through a 500 ohm potentiometer to the internal bipolar resistor of the DAC-100. Both Bit 1 and Bit 1 are available so 2's complement or offset binary coding may be obtained as desired.

0 TO +5V, ±2.5V OPERATION

Operation with 5V Full Scale Inputs (0 to +5V, $\pm 2.5V$) may be obtained by specifying DAC-100 models with a Q4 suffix.



CALIBRATION

For unipolar, 8-bit, 10 volt full scale calibration apply +9.941 volts (Full scale -3/2 LSB) to the input. Adjust the gain potentiometer until the digital output is alternating between "0000 0000" and "0000 0001". This calibrates the converter at a transition point insuring correct outputs over the analog input range. No zero adjust is necessary due to the low comparator input offset voltage (V₀₅), virtually zero output offset of the DAC and the correct +1/2 LSB bias established by R1.

For 8-bit, ± 5 volt full scale offset binary operation, first perform the unipolar calibration as described above with the bipolar reference removed. Next connect the +6.4 volt bipolar reference through the 500 ohm potentiometer to the bipolar input resistor. With -5.000 volts as an analog input, adjust the 500 ohm potentiometer until the digital output is alternating between "1111 1111" and "1111 1110". For calibration at lower bit resolutions refer to Table 1.

PERFORMANCE

Performance of the completed converter for 6, 7 and 8 bit resolution applications is shown in Table II. To assure fully monotonic operation in 8 bit applications the DAC-100CC grade with its maximum nonlinearity of 0.2% from 0° to 70°C should be specified. Applications requiring 8-bit resolution with 0.3% or less linearity may utilize the lower cost DAC100DD types.

All D.C. static errors can be attributed to the analog components only; the comparator makes no contribution to nonlinearity, but its 25° C V_{os} and V_{os} drift with temperature are a consideration in the zero scale and full scale performance, and especially so in bipolar applications. The worst case DAC-100 zero error over 0° to 70°C is 0.6mV; adding to this the 3.5mV max V_{os} of the CMP-01C results in a worst case zero scale error of 4.1mV, which is acceptably small compared to the value of 1/2 LSB (19.5mV) for the 8 bit A/D.

Because the V_{os} drift of the CMP-01C is typically only 1.8μ V/°C even without offset trimming, the full scale drift will be almost entirely a function of the DAC-100CC tempco-60ppm/°C maximum. (Tempco of DAC-100DD models is 120ppm/°C.)

REDUCED RESOLUTION APPLICATIONS

Encoding time may be reduced in applications not requiring the full 8 bit resolution. In convert-on-command applications, the negative-going transition of the (N+1) bit may be used as the Conversion Completed (\overrightarrow{CC}) signal; the register will continue to step through the remaining bits so the \overrightarrow{CC} level will be present for one clock period only. For continuous conversion applications, the register may be truncated by applying a low



level to the \overline{S} input; however, caution must be observed to prevent possible stalling on power-up: the \overline{S} input should be generated by either the \overline{CC} or bit (N+1) going to a low state. Figure 9 demonstrates a 6 bit, continuous-encoding application. Since reducing the resolution increases the size of the LSB, the value of R1 and the full scale calibration point should be changed accordingly, as shown in Table I. Additional speed in reduced resolution applications may be achieved by increasing the clock frequency.



10 BIT APPLICATIONS

The basic 8-bit converter may easily be expanded to 10 bits by using the AM2504PC 12 bit Successive Approximation Register; it may be allowed to step through all 12 bits or short-cycled as described above (Fig. 9A,9B) All DAC-100 Series devices have 10-bit resolution; for applications requiring 10 bit monotonic performance the DAC-100ACQ3 or Q4 grades with maximum nonlinearity of $\pm 0.05\%$ (0° to 70°C) should be specified; for less demanding applications the $\pm 0.1\%$ DAC-100BCQ3 (Q4) grades are recommended. Due to the 10mV LSB size, comparator Vos can provide significant zero error. This can be eliminated in unipolar applications by nulling the CMP-01CJ or specifying the 0.8mV offset CMP-01EJ. No initial Vos improvement is required in bipolar applications, as this error will be eliminated during the bipolar calibration procedure. The offsetting resistor (R1) should be 15M Ω for 10 bit applications, with the full scale calibration voltage of +9.985 for unipolar applications.



SYSTEM CONSIDERATIONS

When integrating the A/D Converter into a system, consideration must be given to several factors to assure best performance. First, the analog signal to be encoded should not change more than 1/2 LSB during the encoding process; a sample-and-hold circuit should be used if required to hold changes to 1/2 LSB or preferably, much less (Fig. 11). Second, proper grounding of the system is essential to prevent errors due to system noise. The preferred method is to connect the analog signal ground and digital power ground together at only one point, right at the A/D's connector. This will insure that digital ground currents do not flow in the analog ground line.



LOWER POWER CONSUMPTION

Power consumption may easily be reduced from 935 mW maximum to about 310 mW with two minor design changes. The D/A and comparator power supplies can be reduced from ± 15 volts to ± 6 volts and the low power TTL AM25LO2PC logic function may be specified. Digital output fanout is reduced to 3 standard TTL loads. The value of R1 must also be lowered accordingly to maintain the same $\pm 1/2$ LSB bias current to the sum node.

MILITARY TEMPERATURE RANGE OPERATION

Operation over wider temperature ranges can be obtained by simply specifying appropriate temperature range components. The simplicity of the three IC designs coupled with the compatibility of the devices with MIL-STD-883A processing assures high reliability in military applications.

CONCLUSION

Extremely compact, rugged, low power consumption successive approximation A/D converters are made possible by combining 3 IC's: PMI's DAC-100 Series 10-bit D/A, CMP-01comparator, and a Successive Approximation Register. This simple, low cost design opens up new applications such as one A/D per channel operation in data acquisition systems.

	PARTS LIST		PARTS LIST
	FOR		FOR
8	BIT A/D CONVERTER		10 BIT A/D CONVERTER
		Α	
±0.3% maximum	nonlinearity , FS tempco 120ppm/°C	±0.1% ma	aximum nonlinearity , FS tempco 60ppm/°C
1 DA	AC-100DDQ3 (or Q4)	1	DAC-100BCQ3 (or Q4)
1 CN	1P-01CJ	1	CMP-01EJ
1 AN	12502PC (Advanced Micro Devices)	1	AM2504PC (Advanced Micro Devices)
1 Po	t-200Ω Bourns #3006P-1-201	1	Pot-200Ω Bourns #3006P-1-201
1 4.7	μf CAP- Mallory #TDC475M010EL	1	4.7 μf CAP Mallory #TDC475M010EL
2 1.0	μf CAP- Mallory #TDC105M035EL	2	1.0 μf CAP Mallory #TPC105M035EL
2 Die	ode, 1N4148	2	Diode, 1N4148
3.01	μf CAP-Centralab #CK-103	3	.01 µf CAP- Centralab #CK-103
1 PC	Board	1	PC Board
1 Re	sistor 3.9MΩ 5% 1/4W	1 1	Besistor 15M Ω 5% 1/4W

For ±0.2% maximum nonlinearity, FS tempco 60ppm/°C use DAC-100CCQ3 (or Q4)

For ±0.05% maximum nonlinearity, FS tempco 60ppm/°C use DAC-100ACQ3 (or Q4)

TABLE I - REDUCED RESOLUTION APPLICATION DATA

	Resolution Desired		Offset Current Value (1/2 LSB)	Conversion Complete Indicator	Full Scale Calibration Point	LSB (10 VFS)
	8 Bits	3.9 MΩ	3.9 μA	CC	9.941V	39 mV
	7 Bits	2 MΩ	7.8 µA	Bit 8	9.883V	78 mV
	6 Bits	1 MΩ	15.6 µA	Bit 7	9.766V	156 mV
	5 Bits	470 KΩ	31.3 µA	Bit 6	9.531V	313 mV
-	4 Bits	240 ΚΩ	62.5 μA	Bit 5	9.163V	625 mV

	TABLE II – PERFORM	ANCE DATA	
Resolution	6-Bits	7-Bits	8-Bits
D/A	DAC-100DDQ3	DAC-100DDQ3	DAC-100CCQ3
0° to 70° Maximum	±0.3%	±0.3%	±0.2%
Nonlinearity			
0° to 70°C Full Scale	120ppm/°C	120ppm/°C	60ppm/°C
Tempco Max.			
Zero Scale	±0.05 LSB	±0.11 SB	±0.21 SB
Error Max.			
Conversion Time	47	E 2 1000	6.0
1.5 MHz Clock	4.7 µsec	5.5 μsec	0.0 μsec
Unipolar Reference	e	Internal	
Bipolar Reference		External +6.4 Volts	
Input Impedance	(+10V or ±5V Scale)	5K $Ω$ Nominal	
Input Impedance	(+5V or ±2.5V Scale)	2.5K Ω Nominal	
Quantizing Error		±1/2 LSB	
Output Code Unip	oolar	Complementary Binar	Ŷ
Output Code Bipo	lar e da	Complementary Offse	et Binary
Clock	na haran yang santa s Anta santa	External	
Logic Output Driv	e Capability	6 TTL Loads	
Analog Power Sup	ply Range	±6V to ±18V	
Digital Power Sup	ply Range	+5 Volts ±5%	
Power Consumption	on ±15V and +5V Supplies	935 mW Max.	



Application Notes

AN-12

TEMPERATURE MEASUREMENT METHOD BASED ON MATCHED TRANSISTOR PAIR REQUIRES NO REFERENCE

by Jim Simmons and Donn Soderquist

. . .

Most remote temperature measurements are made with thermistors or thermocouples as the sensing elements. This article shows how the function can be accomplished by using the intrinsic properties of a well-matched monolithic transistor pair. The method is attractive for its simplicity accuracy, and long-term stability. Of particular utility is the fact that the output is inherently linear and is directly useable without special linearizing circuitry.

Thermocouples can require both linearizing circuitry and reference junction making them difficult to apply. Linear outputs may be achieved with composite thermistor-resistor networks but long-term stability is difficult to predict. Ordinary silicon diodes, when operated as temperature sensors, require constant current drive and extensive calibration. The matched transistor pair method has none of these drawbacks.

BASIC THEORY

Matched transistor pairs have predictable relationships which make temperature measurements possible. To develop these relationships, let us consider the fundamental properties of a single transistor. The well known relationship between collector current and base-emitter voltage for a single transistor is:

1)
$$V_{be} = \frac{kT}{q} \log_e \left(\frac{I_C}{I_S}\right)$$
 provided $I_C/I_S >> 1$

where

k = Boltzmann's constant = 1.38×10^{-23} joules/°K

- T = absolute temperature, °K
- $q = charge of an electron = 1.6 \times 10^{-19} coulomb$
- I_S = theoretical reverse-saturation current \cong 1.87 x 10^{-14} A
- I_{C} = collector current

Consider the difference in base-emitter voltages, ΔV_{be} , of two transistors operated at the same temperature:

2)
$$\Delta V_{be} = \frac{kT}{q} \log_e \left(\frac{|C_1|}{|S_1|}\right) - \frac{kT}{q} \log_e \left(\frac{|C_2|}{|S_2|}\right)$$

This expression may be rewritten to:

3)
$$\Delta V_{be} = \frac{kT}{q} \log_e \left(\frac{I_{C1}}{I_{C2}}\right) - \frac{kT}{q} \log_e \left(\frac{I_{S1}}{I_{S2}}\right)$$

The values of I_{S1} and I_{S2} are a strong function of processing and geometry variables, and are very nearly identical in a well-matched monolithic transistor pair. As I_{S1} and I_{S2} approach equality ($Iog_e 1=0$), the second term can be eliminated. For an ideal pair the expression becomes:

4)
$$\Delta V_{be} = \frac{kT}{q} \log_e \left(\frac{|C_1|}{|C_2|}\right)$$

Note that if the ratio of collector currents I_{C1} to I_{C2} is made constant, ΔV_{be} will be proportional to absolute temperature alone. No absolute values of current are required because only a stable current ratio must be maintained. For a fixed ratio of 2 to 1 the expression is:

5)
$$\frac{\Delta V_{be}}{\Delta T}$$
 = 5.973 X 10⁻⁵ = 59.73 μ V/°K

This predictable differential base-emitter voltage relationship allows a matched transistor pair to be used as a temperature sensor. A complete temperature measuring system can be built with a matched pair, two constant current sources, and a differential amplifier as shown in Figure 1.



SYSTEM DESIGN CONSIDERATIONS

To illustrate this concept, let us design a system to provide accurate temperature measurement over the range of -55° C to $+125^{\circ}$ C (218° K to 398° K). Other goals are: ease of calibration, long-term stability, standard resistor values, and small physical size. In addition, the system should be capable of operation with the sensing matched pair located up to 100 feet from the current sources and differential amplifier. A system achieving these goals is detailed below.

SENSING MATCHED PAIR

Any mismatch will cause performance to deviate from the ideal case shown in Eq. 4, the most critical parameter being average offset voltage drift (TCV_{os}) . This quantity, multiplied by the largest temperature excursion $(100^{\circ}K)$ and the differential amplifier gain (167.4), will be the output error and is shown in Table 1 for typical TCV_{os} specifications.

Clearly, system accuracy is directly related to the degree of matching of the sensing pair. A Precision Monolithics MAT-01H with its typical TCV_{os} of $.15\mu$ V/°C was specified in order to minimize this error factor.

CONSTANT CURRENT SOURCES

Two currents of a precise 2 to 1 ratio are provided by this section. Several considerations make 5μ A and 10μ A good choices as nominal operating currents for I_{C2} and I_{C1} respectively. Most monolithic matched transistor pairs are specified at $I_{C} = 10\mu$ A. Input bias currents associated with the differential amplifier can be ignored because 5μ A is three orders of magnitude larger. Resistor values are small enough to keep physical size and cost reasonable. Finally, the quiescent currents do not develop significant voltage drops in 100 feet of ordinary shielded pair cable.

The two most important current source transistor matching characteristics required are h_{FE} and V_{OS} long-term stability, assuming that this part of the circuit is not subjected to wide temperature variations. If the system is to have good power supply and ripple rejection, the h_{FE} match must be maintained over a range of operating currents. These characteristics will insure a constant 2 to 1 ratio of I_{C1} to I_{C2} is maintained.

With the circuit as shown in Figure 2, the total system has measured power supply rejection of 1° K/volt. Once calibrated, long-term changes in V_{os} will change the current ratio, and, in turn, the output. A Precision Monolithics MAT-01GH was selected for Q2 because it has the desired combination of specified long-term stability (.2 μ V/month) and close h_E matching, typically 1%.

TCV _{os}	Error in [°] K over 100 [°]
.15μV/°C	.251°K
.5 μV/°C	.837°K
1.0μV/°C	1.67°K
2.0μV/°C	3.34°K
2.5µV/°C	4.19 [°] K
5.0µV/°C	8.37°K
10 <i>µ</i> V/°C	16.7°К
TA	BLE 1



DIFFERENTIAL AMPLIFIER

The sensing pair and constant current sources provide a differential voltage (ΔV_{be}) which is directly proportional to absolute temperature. The amplifier must acquire this voltage difference in the presence of common mode voltages, amplify it by 167.4, and change it from a differential to a single-ended signal. Excellent performance is obtained using the circuit of Figure 3.



The two op-amp differential amplifier configuration is widely used wherever high input impedance and fixed gain are required. This amplifier uses a dual matched instrumentation operational amplifier designed and specified for differential applications, the Precision Monolithics OP-10CY.

GENERAL DESIGN CONSIDERATIONS

Assuming ideal amplifiers, the expression for output voltage is:

6)
$$E_0 = \left[E_{in_1} \left(1 + \frac{R_2}{R_1} \right) \frac{R_4}{R_3} \right] + E_{in_2} \left(\frac{R_4}{R_3} + 1 \right)$$

With ideal resistors this simplifies to:

7)
$$E_0 = (E_{in2} - E_{in1}) (\frac{R4}{R3} + 1)$$
 provided $\frac{R1}{R2} =$

In this system, $(E_{in1} - E_{in2})$ has been previously defined as ΔV_{he} . The actual expression for E_0 may be written as:

8)
$$E_0 = \Delta V_{be} \left(\frac{R4}{R3} + 1\right)$$
 but $\frac{\Delta V_{be}}{\Delta T} = 5.973 \times 10^{-5}$ (Eq. 5)

Therefore, the ideal overall system output expression is:

9)
$$E_0 = (5.973 \times 10^{-5}) (\frac{R4}{R3} + 1) T$$

COMMON MODE REJECTION

At 25°C (298°K), ΔV_{be} is 17.8 mV. while the individual sensing pair base-emitter voltages are about 520 mV. There is a need to reject the 520 mV. common mode input voltage while accurately amplifying the differential input voltage, ΔV_{be} . At -55°C (218°K), the situation becomes more difficult with ΔV_{be} of 13 mV. and 696 mV. of common mode voltage. Keeping in mind that this is a best case disregarding any extraneous cable pickup, it can be observed that the requirement for high common mode rejection is very real.

Because the dual op amp has a specified 117 dB common mode rejection ratio match, the ability to reject common mode inputs becomes primarily a function of resistor ratio matching. This device eliminates the need for special op amp selections in this stringent differential amplifier application.

Resistor selections can be avoided by using readily available .01% tolerance precision resistors, resulting in a worst-case ratio match of .04%. This ratio match, in combination with the dual op amp's performance, results in greater than 100 dB common mode rejection at the amplifier's input.

Long-term stability of the resistors must approach the initial ratio match or degradation of common mode rejection can occur over time. The resistors chosen are specified at ± 50 ppm/3 years and ± 5 ppm/°C thereby assuring stability versus time and temperature.

DIFFERENTIAL OFFSET VOLTAGE

The amplifier's differential input offset voltage ($E_{os1} - E_{os2}$) will be the major error factor. If the individual input offset voltages are of equal magnitude and polarity they appear as a common mode input and are rejected. The OP-10CY provides the additional convenience that only a single offset adjustment is necessary to provide the required ΔV_{os} match; this adjustment at the same time provides minimum TC ΔV_{os} of the differential amplifier.

R4

R3



INSTALLATION

Ordinary shielded pair cable, with #22 or larger conductors, is satisfactory for most remote temperature measuring applications. Good thermal conductivity from the sensing pair's case to the environment being measured is essential to avoid incorrect readings. When this circuit is used for temperature control, thermally-conductive epoxy works especially well in attaching the sensing pair to the device being controlled.

CALIBRATION PROCEDURE

This is an easy two-step procedure. First, short the differential amplifier inputs and adjust the offset potentiometer until the output reads zero volts. Remove the input short. Second, with the sensing pair at a known temperature (room temperature is suitable), adjust the ratio potentiometer for a correct differential amplifier output reading. Having the capability of room temperature calibration makes this circuit much more convenient to calibrate than other types.

OVERALL ACCURACY

This circuit, with the components as specified, is capable of $\pm 1^{\circ}$ K accuracy over the full military temperature range of -55° C to $+125^{\circ}$ C (218° K to 398° K). Optimum accuracy is obtained with the differential amplifier and constant current sources in a controlled environment remote from the sensing pair. Maintenance of high accuracy over long periods of time is achieved because all components used in this design have long-term stability specified.

APPLICATIONS

The circuit's output, as measured by a 10-volt full scale digital panel meter, makes a digital thermometer. DPM's with BCD outputs may be used in applications requiring simultaneous direct readout and digital outputs for control purposes.

CONCLUSION

Accurate temperature measurement and control systems are easily and economically built using the predictable characteristics of modern monolithic matched transistor pairs. This method offers long-term stability, excellent linearity, simple calibration, and high performance in severe environments.







PARTS LIST			
	1.	Q1	MAT-01H, Matched Transistor Pair Precision Monolithics, Inc.
	2.	Q2	MAT-01GH, Matched Transistor Pair Precision Monolithics, Inc.
	3.	A1	OP-10CY, Dual Instrumentation Op Amp Precision Monolithics, Inc.
	4.	R1, R4	Resistor, 600 ohms, .01% General Resistance Econistor
	5.	R2, R3	Resistor, 100Kohms, .01% General Resistance Econistor
	6.	R5	Resistor, 100Kohms, .1% General Resistance Econistor
	7.	R6	Resistor, 180Kohms, .1% General Resistance Econistor
	8.	R7	Potentiometer, 50Kohms, 10% Bourns #3006P-1-503
	9.	R8	Resistor, 133Kohms, 1% RN55C1333F
	10.	R9	Resistor, 15Kohms, 1% RN55C1502F
en e	11.	R10	Potentiometer, 20Kohms, 10% Bourns #3006P-1-203



Application Notes

AN-13

THE OP-07 ULTRA-LOW OFFSET VOLTAGE OP AMP-A BIPOLAR OP AMP THAT CHALLENGES CHOPPERS, ELIMINATES NULLING

by

Donn Soderquist & George Erdi

The OP-07, a new bipolar-input monolithic operational amplifier, provides chopper-stabilized amplifier performance at bipolar prices. Input offset voltage, the major error contribution in most designs, is reduced to a maximum of 25μ V by a new computer-controlled on-chip trimming technique. Such low V_{os} eliminates the nulling potentiometer requirement of most op amp circuits, greatly reducing system complexity while improving reliability. A description of this amplifier's design and performance is given, followed by an applications section showing how superior input specifications can simplify high-accuracy analog design.

IMPORTANCE OF LOW INPUT OFFSET VOLTAGE

In many applications, the initial input offset voltage of operational amplifiers causes more inaccuracy than all other error factors combined. The other significant error parameters, such as bias and offset currents, open-loop gain, and common mode rejection, have come closer to theoretically ideal performance than has V_{OS} . For this reason, most operational amplifiers, monolithic and modular, are provided with terminals to allow the user to adjust this offset voltage to zero-a costly and potentially unreliable procedure, which in many cases degrades performance of TCV_{OS}. Monolithic op amp manufacturers have constantly strived for improvement in V_{OS} from μ A709 and μ A741 at 5000 μ V, to the μ A725 at 1000 μ V in 1969, to the OP-05A at 150 μ V in 1972. The OP-07A at 25 μ V maximum V_{OS} is a significant milestone in monolithic bipolar operational amplifier design.

Temperature stability is also important since the benefits of low initial V_{OS} are quickly lost if a small change in operating temperature causes substantial V_{OS} drift. Good long-term V_{OS} stability is required to avoid periodic re-calibrations and degradation of system performance over time. Until now, chopper-stabilized or externally-nulled monolithic op amps have been the usual choices despite the disadvantages of high noise and/or external components. The OP-07 design achieves the desired combination of low V_{OS} , low TCV_{OS}, long-term V_{OS} stability, low bias current, and low noise. It provides performance comparable to chopper-stabilized amplifiers with the further advantages of freedom from chopper-frequency noise and external component requirements.

LOW Vos AMPLIFIERS

Some of the more common methods for optimizing Vos

performance have been chopper-stabilized amplifiers, bipolar amplifiers nulled to zero initial V_{OS} , and combinational amplifiers constructed with a matched transistor pair followed by a standard bipolar op amp. Each approach to the V_{OS} problem is a compromise between allowable error, reliability and price. The purpose of this discussion is to show how the OP-07 provides superior performance, higher reliability, and reduced size at a lower overall cost.

CHOPPER-STABILIZED AMPLIFIERS

In the past, designers have been forced to use chopperstabilized amplifiers in applications requiring less than 100μ V initial V_{os}. The OP-07 is a cost-effective alternative, providing chopper-type performance with 741 ease-ofapplication. Use of a bipolar input op amp eliminates the usual chopper problems of high noise, large physical size, and limited common-mode input voltage range.

Low initial input offset voltage specifications lose their significance if noise and long-term drift are of the same magnitude. Although the monolithic choppers have lower average input bias currents, the chopping action produces very large spikes in the input currents and prevents their use with large or unbalanced source resistors. For this reason, most chopper manufacturers carefully avoid specifying noise currents above 10Hz. The OP-07A bias current remains below 4nA over the full military temperature range, and being free from chopper spikes, enables use in high impedance circuitry.

Another chopper-related problem is that input signals often interact with chopping frequency components and their harmonics. This interaction can cause errors due to intermodulation, producing slowly varying offset voltages usually below 20Hz. Chopper frequency switching transients can also cause electromagnetic interference frequently requiring special shielding and input guarding methods to protect adjacent circuitry. Modular choppers can have input overload recovery times as high as five seconds and require up to ten external components to effectively eliminate this problem. Monolithic choppers require expensive, large external components, such as two .1 μ F teflon dielectric capacitors, for wide temperature range operation. These problems are eliminated by the OP-07.

NULLED BIPOLAR AMPLIFIERS

The major disadvantage of most high performance bipolar op amps is that their high initial V_{OS} must be adjusted to zero with a nulling potentiometer or trimming resistors. In certain amplifiers, this is also a requirement in order to optimize TCV_{OS} performance. Selected or adjusted components require special test labor, take up much-needed space, decrease reliability, and add to system complexity. "Maintainability" is poor—field replacements or renulling due to long-term V_{OS} and resistance changes must be performed by a skilled technician with sophisticated test equipment. Use of an internally-nulled OP-O7 avoids all of these problems since it is a complete, fully-interchangeable device, and does not require zeroing to optimize TCV_{OS}.

COMBINATIONAL AMPLIFIERS

This is one of the oldest methods, usually implemented with a heated-substrate matched transistor pair in a differential-input gain stage followed by a conventional op amp. This method requires four precision resistors, a nulling potentiometer, external frequency compensation, and up to 360mW of heater power. TCV_{OS} is only about $2\mu V/^{\circ}$ C despite the temperature control for the input pair. The OP-07 provides improved performance in all parameters as well as lower cost, elimination of calibration labor, lower noise and a tremendous reduction in total power consumption.

CIRCUIT DESCRIPTION

The three-stage design concept of previous Precision Monolithics' instrumentation quality op amps was retained for the OP-07 because, using this design, nulling of V_{OS} simultaneously optimizes TCV_{OS}. (This relationship is not the case for the more commonly used two-stage "741"-type amplifier.) There are additional advantages of high gain, low noise, and predictable long-term stability. Low input bias current is achieved by bias current cancellation; i.e., currents are generated equal in magnitude but opposite in direction to the base currents of the input transistors Q1 and Q2 in the simplified schematic of Figure 1.



INPUT STAGE

To achieve lowest initial V_{OS}, TCV_{OS} and noise, a simple differential input pair, Q1 and Q2, was chosen. V_{OS} nulling resistors R2A and R2B are electronically adjusted and will be covered separately in the trimming discussion. R3 and R4, in conjunction with Q21-Q24, provide input differential overvoltage protection.

The symmetry of the input stage allows examination of only one side to demonstrate bias current cancellation. Base drive for the input transistor, $\Omega 1$, is provided by $\Omega 5$ and the external circuitry; the difference between Q5's collector current and Q1's base current being the input bias current. Q1 and Q3 are hFE-matched transistors operating at similar collector currents and, therefore, the base current of Q1 is approximately equal to the base current of Q3. Q3's base current is supplied by Q7, a diode-connected PNP transistor closely matched to Q5. Together Q5 and Q7 form a current mirror (turnaround) and the collector current of Q5 will equal the base current of Q3. In this manner almost all base current for Q1 is provided by Q5 and precise bias current cancellation is achieved. Careful design has enabled this cancellation to be effective over a wide temperature range. (Fig. 2).



FOLLOWING STAGES

The first stage output is buffered by emitter followers Q9 and Q10, and applied to a high-gain differential stage, Q11 and Q12. Its output, the junction of Q12, Q14, Q15 and R5, drives a short-circuit-protected complementary emitter follower power output stage.

COMPENSATION

Frequency compensation of the OP-07 is accomplished using three capacitors. Feedforward capacitor C3 bypasses the second stage lateral pnp's at high frequencies and, therefore, the excessive phase-shift normally associated with these transistors is circumvented. The dominant pole of the amplifier is set by C₂ which feeds back around the second and driver stages and rolls off the open loop response at 20dB decade. The presence of C₁ ensures that the high frequency signal path is single-ended by rolling off the response of one side of the input stage. The total internal capacitance on the 100 X 53 mil chip is 210pF, a remarkable amount for a monolithic device.

LAYOUT

The circuit layout has thermal symmetry, a concept which has been used quite extensively on precision amplifier designs since its inception in 1969.¹ Variations in power dissipation in the driver and output stages, and the resultant thermal gradients affect the critical input transistors identically, thereby preventing offset voltage changes at the input.

INTERNAL NULLING TECHNIQUE

To understand the nulling technique some fundamental relationships should be examined using the equivalent circuit of Fig. 3. (Errors caused by the second stage are effectively divided by the first stage gain and will be neglected in this

¹Editor's note: This concept was originally introduced by George Erdi during his employment at Fairchild Semiconductor Research and Development. discussion.) V_{OS} is defined as the voltage which must be applied between the input terminals to obtain zero voltage at the amplifier's output. Referring to Fig. 3:



1) $V_{os} = V_{be1} - V_{be2}$, $V_{out} = zero$

With an error free second stage it may be assumed that the input transistor collectors are equal in potential.

2)
$$I_{C1}R_L = I_{C2}R_R$$
 and $\frac{I_{C1}}{I_{C2}} = \frac{R_R}{R_L}$
3) $V_{be} = \frac{kT}{q} \log_e \left(\frac{I_{C1}}{I_{S1}}\right)$, $V_{be2} = \frac{kT}{q} \log_e \left(\frac{I_{C2}}{I_{S2}}\right)$,
Provided $I_C/I_S \gg 1$.

Substituting in Eq. 1:

4)
$$V_{os} = \frac{kT}{q} \log_e \left(\frac{IC1}{IS1} \right) - \frac{kT}{q} \log_e \left(\frac{IC2}{IS2} \right)$$

Rewriting: ______

5)
$$V_{os} = \frac{kT}{q} \log_e \left(\frac{|C1|}{|C2|} \cdot \frac{|S2|}{|S1|} \right)$$

Substuting from Eq. 2:
6)
$$V_{OS} = \frac{kT}{q} \log_e \left(\frac{R_R}{R_L} \cdot \frac{I_S}{I_S} \right)$$

For Vos = zero:

7)
$$\frac{R_R}{R_L} \cdot \frac{I_{S2}}{I_{S1}} = 1$$

Where:

- k = Boltzmann's constant = 1.38X10-23 joules/ °K
- $T = Absolute temperature, ^{\circ}K$
- q = Charge of an electron = 1.6×10^{-19} coulomb
- IS = Theoretical reverse-saturation current

IC = Collector Current

NULLING TECHNIQUE (CONT)

connected to Pin 7 (Fig 1).

Therefore, by adjusting the ratio of $\frac{R_R}{R_L}$ the inherent processing-related differences in I_{S1} and I_{S2} which cause V_{be} differentials may be cancelled. Earlier amplifier designs achieved the adjustment of collector resistances by an external

nulling potentiometer between Pin 1 and Pin 8 with its wiper

In the OP-07, permanent nulling is acomplished by shorting out a small percentage of R_R or R_L as determined by a computer programmed with Eq. 6 and a lookup table. This is done by reading V_{OS} before trimming, comparing its magnitude and polarity with a lookup table value, and shorting out one of the normally nonconducting zener diodes. The short is created by passing a high current pulse through the selected zener, fusing its metal contacts into the silicon as shown in Figure 4. High volume production is achieved through automation, with initial device testing at wafer probe including V_{OS} trimming requiring less than one second.



Through this technique, V_{OS} of the entire "raw" OP-07 distribution can be nulled to less than 150 μ V, with the majority being under 75 μ V. Prime grade yields are high, providing adequate numbers of OP-07A devices with a V_{OS} maximum of 25 μ V.

PERFORMANCE

The specifications in Table I and curves of Figure 5 show noise, initial Vos, and long-term stability performance unsurpassed by any other monolithic op amp. This device is free of the common problems of latchup, noise, compensation capacitors, and narrow power supply limitations. Power supply rejection ratio (PSRR) exceeds 100dB over the unusually wide range of ±3 to ±18 volts. Common-mode rejection is specified over a full ±13 volt input range allowing small signal amplification in high noise environments and use in inverting, noninverting, and differential applications. The amplifier is completely self-contained-no external compensation or protection components are required. It is an excellent replacement for chopper-stabilized amplifiers where reductions in cost, noise, size, and power consumption are desired, and for monolithic op amps where elimination of the offset nulling potentiometer is desirable.

OP-07A PERFORMANCE $V_S = \pm 15V$, TA = 25°C

PARAMETER	TYPICAL	MIN/MAX	UNITS
Offset voltage, V _{os}	10	25	μV
drift with temperature	0.2	0.6	μV/°C
drift with time	0.2	1.0	μV/mo
Offset current, los	0.3	2.0	nA
drift with temperature	5	25	pA/°C
Input bias current, IB	±0.7	±2.0	nA
drift with temperature	8	25	pA/°C
Noise voltage 0.1 Hz to 10 Hz	0.35	0.6	μV p-p
Noise current 0.1 Hz to 10 Hz	14	30	рА р-р
Input resistance – differential	80	30	MΩ
Input resistance – common mode	200		GΩ
Common-mode rejection	126	110	dB
Power supply rejection	110	100	dB
Voltage gain	500	300	V/mV
Slew-rate	0.25		V/µsec
Unity gain bandwidth	1.2	-	MHz
OP-07A PERF	ORMANCE		
TABL	.EI 50 5		



The pinout of the OP-07 allows direct replacement of 725, 108, and OP-05 types without circuit changes while 741 devices may be replaced by removal of the nulling potentiometer. HA-2900 series chopper-stabilized amplifiers may be replaced by removing the two $.1\mu f$ capacitors and the 1500 pf capacitor whenever cost or noise reductions are required. Table II is included to show comparative performance in wide temperature range applications.

Manufacturer's Part Number	V _{os} Max -55°/+125°C	TCV _{os} Max -55°/+125°C (Unnulled)	Voltage Noise Typical	Current Noise Typical	l Bias Max -55°/+125°C	Long-Term Drift Typical
			F=10Hz	F=10Hz		
OP-07A	60µ∨	.6µV/°C	10.3nV/ √Hz	.32pA/ √Hz	4nA	.2µV/mo
OP-07	200µV	1.3μV/°C	10.3nV/ √Hz	.32pA/ √Hz	6nA	.2µV/mo
HA-2900	60µ∨	.6μV/°C	900nV/ √Hz	Not Specified (Chopper)	1nA	Not Specified
OP-05A	240µV	.9µV/°C	10.3nV/ √Hz	.32pA/ √Hz	4nA	.2µV/mo
OP-05	700µV	2.0µV/°C	10.3nV/ √Hz	.32pA/ √Hz	6nA	.2µV/mo
μA725	1500µ∨	5.0µV/°C	15nV/ √Hz	1.0pA/ √Hz	200nA	Not Specified
LM108A	1000µV	5.0µ∨/°C	43nV/ √Hz	Not Specified	3nA	Not Specified

TABLE II			•	
MILITARY TEMPERATURE RANGE PERFORMA	ANCE	COM	PARIS	ON

Table III compares various OP-07 versions with competitive op amps over the $0^{\circ}/70^{\circ}$ C temperature range. An absence of noise and long-term stability specifications for some amplifiers should caution potential users of possible deficiencies in those areas. This same comment would apply to "typical-only" specifications since accurate predictions of circuit performance can only be made with a fully specified device.

Manufacturer' Part Number	S .	V _{os} Max. 0°/70°C	Long Term Drift Typical	Long Term Drift Maximum	Voltage Noise Typical 0.1Hz to 10Hz	Voltage Noise Maximum 0.1Hz to 10Hz
OP-07A	(M)	45µV	.2µV/mo	1.0µV/mo	.35µV p-p	.6µVp-p
OP-07	(M)	130µV	.2µV/mo	1.0µV/mo	.35µV p-p	.6µVp-p
OP-07E	(C)	130µV	.3µV/mo	1.5µV/mo	.35µV p-p	.6µVp-p
OP-07C	(C)	250µV	.4µV/mo	2.0µV/mo	.38µV p-p	.65µV p-p
LM108A	(M)	725µV	Not Specified	Not Specified	Not Specified	Not Specified
HA-2900 Chopper-Stabi	(M) lized	60µ∨	Not Specified	Not Specified	35µ∨р-р	Not Specified
HA-2905 Chopper-Stabi	(C) lized	80µV	Not Specified	Not Specified	35µ∨р-р	Not Specified
AD504M	(C)	545µV	10 µV/mo	Not Specified	Not Specified	.6µV p-p
AD508L	(C)	612µV	Not Specified	10µV/mo	1.0µV p-p	Not Specified
Typical Inverting-Only Chopper Mod	(C) / ule	95µV	2.0µV/mo	Not Specified	1.7µV р-р	Not Specified

NOISE PERFORMANCE



LOW FREQUENCY NOISE FIGURE 6A



The low frequency noise photograph in Figure 6A shows $.35\mu$ Vp-p input voltage noise (0.1Hz to 10Hz), the best performance available in an instrumentation op amp at this writing. The wideband voltage noise comparison photograph (Fig. 7A) shows relative performance of a OP-07 and a monolithic chopper in the same X100 configuration; the chopper is seen to have at least 200μ Vp-p noise referred to the input. Clearly, low V_{OS} specifications are not very meaningful if input voltage noise is the predominant error factor.

Chopper-frequency noise is a common mode current noise occurring at the chopping frequency due to switching transients. The effect of a 500Kohm source mismatch is shown in the wideband current noise photograph comparing a OP-07 with a monolithic chopper in the non-inverting buffer application (Fig. 7B). High source impedance circuits require low input noise currents, which as the photograph illustrates, can be larger than input bias current with certain operational amplifiers.







LONG TERM Vos DRIFT

Input offset voltage drift over time has three components: Warmup drift, first month drift, and trend line stability.

Warmup drift is a change in V_{OS} occuring in the first few minutes of operation. In order to produce high volumes of OP-07's, V_{OS} is measured .5 seconds after application of power using automated test equipment. The pass limits are "guard-banded" or made small enough with respect to the V_{OS} maximum specification to compensate for not having directly observed warmup drift. In addition, offset voltage on the OP-07A selection is measured five minutes after power supply application at 25°C, -55°C and +125°C.

The first month stability, defined as changes in V_{OS} from one hour to 30 days, is typically $2.5\mu v$. Even with closely maintained equipment individual measurements with time can suffer from inaccuracies on the order of a half-microvolt due to low frequency noise and slight temperature variations. Fortunately, over a large number of measurements these errors tend to integrate out, and an accurate trend line can be defined.

The trend line is defined as the drift per month averaged over the month one to month twelve period, and is generally an order of magnitude better than the first month drift (Fig. 5B). Over 1.7 million device hours of testing and characterization have been logged in order to accurately specify long-term V_{OS} stability. Results indicate an average trend line drift of $0.2\mu V/month-outstanding$ stability performance for any amplifier, regardless of its technological approach.

LONG-TERM Vos TESTING CONDITIONS

The deceptively simple circuit of Fig. 8 is used for long-term V_{OS} stability testing. Three absolutely essential conditions must exist for accurate measurements: still air, power supply accuracy, and long-term temperature control.

All components, including sockets and solder joints, are enclosed in a metal box to eliminate air movement and temperature gradients. Thermoelectric error voltages may be generated if the dissimilar metal junctions formed by solder joints and socket contacts are at different temperatures. This effect is minimized by using "low thermal" solder (70% Cadmium, 30% Tin) and nonmetallic flux, such as Kester #1544, to avoid ionic contamination.

Although the power supply rejection ratio (PSRR) of the OP-07 is extremely high, nevertheless it should be considered as a potential error factor in long-term V_{OS} testing. The power supplies are verified to be at ±15 volts ±10mV before each set of weekly readings. This removes any possible significant errors due to the PSRR specification of 110dB (3μ V/Volt).

All long-term V_{os} testing is performed in a controlled laboratory environment of 30°C to eliminate TCV_{os}, $0.2\mu v/°C$, as an error possibility.



APPLICATIONS OF OP-07

HIGH STABILITY VOLTAGE REFERENCE

The simple bootstrapped voltage reference circuit of Figure 9 provides a precise 10 volts virtually independent of changes in power supply voltage, ambient temperature, and output loading. Correct zener operating current of exactly 2mA is maintained by R1 a selected 5ppm/°C resistor, connected to the regulated output. Accuracy is primarily determined by three factors: The 5ppm/°C temperature coefficient of D1, 1ppm/°C ratio tracking of R2 and R3, and operational amplifier V_{OS} errors.

 V_{os} errors, amplified by 1.6 (A_{vcl}), appear at the output and can be significant with most monolithic amplifiers. For example: an ordinary amplifier with TCV_{os} of 5 μ V/°C contributes .8ppm/°C of output error while the OP-07 at .3 μ V/°C (0.5ppm/°C) effectively eliminates TCV_{os} as an error consideration.

Perhaps the most easily overlooked accuracy requirement in

RI 12mA +15V C Eo=10 VOLTS IN 4579A 6.4V±5% 0P-07A 0 ∆`п 10-Vz RI= ±5ppm/°C 2x10-3 **≷**R2 10-Vz 1x10-3 $R3 = \frac{Vz}{1 \times 10^{-3}}$ R3 Avcl ≅1.6 HIGH STABILITY VOLTAGE REFERENCE FIGURE 9

this and many other critical circuits, is long-term V_{OS} stability. In this circuit, a 741 drifing at 100μ V/mo would cause 200ppm/year of output drift—a very large amount. This type of problem is particularly troublesome in potted subassemblies where periodic recalibration is impossible. Use of the OP-O7 at 1μ V/mo maximum avoids this potentially troublesome condition.

LARGE SIGNAL BUFFER-.005% WORST-CASE ACCURACY

Unity gain large-signal buffers are one of the most common applications of operational amplifiers. The low V_{OS} and high CMRR of the OP-07 provide high accuracy, and small physical size is achieved due to the complete absence of external components. Performance over the appropriate temperature range is shown for the various OP-07 selections. Note that the errors on Table IIV are absolute worst-case numbers, a combination that would be extremely unlikely in actual practice. A figure closer to expected overall performance based on the RMS sum of typical errors is also included. Typical mil temp range error for the OP-07A is 44μ V-far smaller than most other amplifiers' input offset voltage error alone.



TABLE IV LARGE SIGNAL VOLTAGE BUFFER ERROR ANALYSIS								
Min/Max	Typical	Min/Max	Typical	Min/Max	Typical	Min/Max	Typical	
Vos'	60µ∨	25µ∨	200µ∨	60µ∨	130µV	45µ∨	250µ∨	85µV
l Bias ¹	80µ∨	20µ∨	120µV	40µ∨	110µV	30µ∨	180µV	44µ∨
CMRR ¹	50µ∨	7µ∨	50µ∨	7μV	70µ∨	7μV	141µV	10µ∨
PSRR ¹	40µ∨	10µV	40µ∨	10µ∨	63µ∨	13µV	100µV	20µ∨
Gain ¹	50µ∨	25µ∨	67µV	25µV	56µV	22µ∨	100µV	25µ∨
∆V _{os} 5 years	60µ∨	12µV	60µV	12µV	90µ∨	18µV	120µV	24µV
Total	340µ∨	44µ∨*	537µV	78µV*	519µV	63µ∨*	891µV	104µV*
Percent Full Scale	.0034%	.0005%*	.0054%	.0008%*	.0052%	.0006%*	.009%	.001%*
*RMS Cal	culation					.		•
¹ Full operating temperature range specifications.								

CALIBRATION-FREE DAC TESTING SYSTEM

The circuit of Figure 11 is part of an automated test system used for measuring 6-bit to 10-bit DAC nonlinearity at each

possible digital input code combination. It detects the largest difference between a 14-bit linear reference DAC and a unit under test, and generates an output voltage that is directly proportional to nonlinearity as a percentage of full scale.



Reference DACs are frequently supplied having current-output only, with selection of a summing amplifier left up to the user. Summing amplifier characteristics must not cause degradation of reference DAC linearity, full scale, or zero scale performance or erroneous testing could occur. In addition, V_{OS} errors are direct zero scale output errors, so both long term V_{OS} stability and drift over temperature are important. Using a OP-07, total E_{ref} errors due to op amp performance are estimated at less than 100 μ V or .2LSB on a 14-bit base, permanently eliminating zero calibration while maintaining test system accuracy. Summing amplifier applications requiring higher speed should use the composite amplifier of Figure 12.

Another OP-07 is used in the difference amplifier for high common mode rejection and V_{OS} stability. This op amp is well-suited for critical test system circuits, providing accurate measurements, high reliability, and calibration-free operation.

COMPOSITE SUMMING AMPLIFIER WITH HIGH SLEW RATE AND LOW V_{os}

The circuit configuration of Figure 12 is a method for obtaining a $18V/\mu$ sec slew rate with OP-07 V_{os} characteristics. V_{os} of A2 (3mV) is continuously nulled by forcing the sum node to equal V_{os} of A1 through a secondary feedback loop formed by R1, R2, A2's input stage, and R3.

An error due to I_{Bias} of A2 limits practical values of feedback resistances to a maximum of $5K\Omega$ in most applications; a fast FET input op amp could be used as A2 to reduce the circuit's bias current to approximately 2nA. The circuit is also good as a current-output DAC summing amplifier bécause zero scale offset adjustments are not required and high speed is preserved. Composite connections such as this are generally quite cost-effective compared to single op amps having both high slew rate and good V_{os} specifications.



ABSOLUTE VALUE CIRCUIT WITH MINIMUM ERROR

This circuit provides precise full-wave rectification by inverting negative-polarity input voltages and operating as a unity-gain buffer for positive-polarity inputs. It is useful for conditioning inputs to unipolar A to D's, positive peak detectors, single quadrant multipliers, and magnitude-only measurement systems. A polarity indication for sign plus magnitude applications is present at the output of A1.

For a positive input, the circuit operates as two stages of inverting unity-gain amplification. As the input goes positive, the output of A1 becomes negative, turning D2 off and D1 on, placing the junction of R3 and R4 at $-E_{in}$. VA is at zero volts because D2 is off and only insignificant A2 bias current flows in R2. A2 operates as a second inverting unity-gain stage and E_o equals E_{in} .

For negative inputs, the first stage gain to point V_A is -2/3 because D2 is on, D1 is off, and 1/3 of the input current, E_{in}/R1, flows in R3 and R4. The second stage is operated in a non-inverting gain of 1.5 configuration with V_A as its input, giving an over-all circuit gain of -1.

Using conventional op amps, input offset voltage is usually the predominant error factor because it is doubled and added to E_{in} . For example, with E_{in} of 100mV, only .5mV of V_{os} will cause 1% output error. Clearly, A1 and A2 must be low V_{os} op amps to achieve high accuracy over the full input voltage range. By using a OP-07, performance is mainly a function of resistor ratio matching and diode leakages. Gain errors due to resistor matching will typically be less than .03% when R2-R4 are within .01% of R1's value. Low leakage diodes should be used to prevent errors from reverse current flow in R2 or R3 which would appear as V_{os} error of A2.



PRECISION ABSOLUTE VALUE CIRCUIT

Positive Input

Negative Input

1) D1 off, D2 on
2)
$$\frac{-E_{in}}{R1} = \frac{V_A}{R2} + \frac{V_A}{R3 + R4}$$

3) $E_0 = V_A \left(1 + \frac{R5}{R3 + R4}\right)$
4) With R3=R4=R5:

E_o = 1.5VA

5)
$$E_0 = - \frac{(R2) (R3 + R4) (1.5)E_{in}}{R1 (R2+R3+R4)}$$

6) With R1=R2=R3=R4:

- $E_0 = -E_{in}$
- 7) Vos error included:
- $E_0 = -E_{in} + 1.5V_{os2} .5V_{os1}$
- 8) For Both Inputs:
 - $E_0 = + |E_{in}|$

E_o = E_{in}

3) With R1=R3=R4=R5:

1) VA = 0, D2 off, D1 on

 $= E_{in} \frac{R3R5}{B1B4}$

2) $E_0 = \left(\frac{-E_{in}R_3}{R_1}\right) \cdot \left(\frac{-R_5}{R_4}\right)$

4) V_{os} error included:

 $E_0 = E_{in} + 2V_{os2}$

PRECISION SUMMING AMPLIFIER WITH NO ADJUSTMENTS

Figure 14 shows the basic op amp connection for analog computation, a precision summing amplifier. Analog computers use several of these stages connected in combinations to produce continuous outputs that are a function of multiple input variables. Single-stage accuracy is important because errors accumulate throughout a system and determine its over-all performance. Some analog computers require time-consuming and annoying recalibration of each stage at weekly or monthly intervals to compensate for long-term V_{OS} drift. This circuit, with 1 μ V to 2 μ V per month maximum change in V_{OS}, completely eliminates periodic calibration while insuring long-term accuracy.

Single-stage maximum full scale errors contributed by the op amp range from .001% for a OP-07A to .004% for a OP-07C. This makes resistor-related errors of ratio matching and temperature tracking the major accuracy considerations. Instrumentation quality operational amplifiers with ultralow V_{OS} allow simple construction of high performance summing and differencing amplifiers.



INSTRUMENTATION AMPLIFIERS FOR THERMOCOUPLES

Thermocouples are very low voltage output temperature transducers requiring differential DC amplification before linearization and display. Typical full scale outputs are under 50mV with some types having as low as $5\mu V/^{\circ}C$ sensitivity.

These very small input signals often have sizable common mode voltages present because thermocouples are frequently located in high-noise industrial environments. The single op-amp instrumentation amplifier of Figure 15 has the high common mode rejection and long-term accuracy required for this stringent application.

The amplifier achieves about 100dB of common mode voltage rejection over a full ±13 volt range when the ratios of R2/R1 and R4/R3 are matched within .01%. R1B and R3B are usually around 1K Ω , a value large in respect to line resistance but small enough to make voltage drops from input bias currents negligible. Input voltages and V_{OS} are both amplified by 200 so V_{OS} changes, either long-term or due to temperature, can cause direct output error. For example, with a 5 μ V/°C thermocouple, the OP-07A holds this error factor to .5°C/year and 1°C for an amplifier operating temperature range of 100°C (-25°C to +75°C)– a typical industrial environment. For 0°C to 70°C applications, the low-cost OP-07C holds output error due to a change in V_{OS} below 1°C/year and 2°C over the full commercial operating temperature range.

The circuit is useful whenever small differential signals from low-impedance sources must be accurately amplified in the presence of large common mode voltages.

CONCLUSIONS

The OP-07 Ultra-Low Offset Voltage Operational Amplifier is a cost-effective monolithic alternative to the chopperstabilized amplifier and is suitable for a wide variety of critical applications. An internal trimming procedure achieves significant improvements over previous bipolar designs in offset voltage, noise levels, and long-term stability at a moderate cost. For the first time, a complete precision IC op amp is available requiring no external components whatsoever for general application, thus increasing reliability by decreasing system complexity. The adjustmentfree, fully interchangeable device allows tremendous simplification of calibration and field servicing procedures. This is a most powerful and cost-effective design tool-choppertype performance and bipolar prices with 741 ease-ofoperation.

REFERENCES

- Erdi, G. "Minimizing Offset Voltage Drift with Temperature in Monolithic Operational Amplifiers." Proceedings of the National Electronic Conference, Volume 25, 1969.
- (2) Erdi, G. "A Low Drift, Low Noise Monolithic Operational Amplifier for Low Level Signal Processing." Fairchild Semiconductor Application Brief #136, July 1969.

PMI

Application Notes

AN-14

INTERFACING PRECISION MONOLITHICS DIGITAL-TO-ANALOG CONVERTERS WITH CMOS LOGIC

by Donn Soderquist

The rise in popularity of CMOS logic has created a demand for digital-to-analog converters with CMOS-compatible logic inputs. The low current logic input stages in all Precision Monolithics DAC's allow simple CMOS interfacing in most applications. Since interfacing is easily achieved, the proven advantages of low cost and high speed are available to both TTL and CMOS system designers. This application note discusses interfacing methods and rules for both voltage and current output types and describes several typical CMOS system applications.

INTERFACING THE DAC-08

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 2μ A logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -10V and +18V. This enables direct interface with +15V CMOS logic, even when the DAC-08 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V- plus (I_{REF} • 1 K Ω) plus 2.5V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V_{LC}). It should be noted that pin 1 will source approximately 100 μ A; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a resistive divider, as in Fig. 1, it should be bypassed to ground by a 0.1μ F capacitor.



INTERFACING THE DAC-02 and DAC-04

Two complete voltage output monolithic DAC's are described in this section: the DAC-02, a 10-bit plus sign device, and the DAC-04, a 10-bit two's complement coded converter. These DAC's are well-suited to use in CMOS systems as their complete, internal temperature-compensated references eliminate the external reference voltage requirement, a major source of power dissipation, drift, and cost in some CMOS compatible designs.

Both DAC's have logic input stages which require about $1\mu A$ and are capable of operation with inputs between -5 volts and V+ less .7 volt. This wide input voltage range allows direct CMOS interfacing in many applications, the exception being where the CMOS logic and D/A converter must use the same positive power supply.

In this special case, a diode should be placed in series with the CMOS driving device's V_{DD} lead as shown in Figure 2. The diode limits V_{DD} to V+ less .7 volt—since the output from the CMOS device cannot exceed this value, the DAC's maximum input voltage rule is satisfied. Summarizing: in all applications, these two high-speed DAC's require either no interfacing components, or at most a single inexpensive diode for full CMOS compatibility.



INTERFACING THE DAC-100 AND DAC-01

The DAC-100, a complete 10-bit monolithic fast current output DAC is available in a wide range of electrical grades and packages. This device requires only about 1μ A of input current into each logic stage. Similar logic input stages are used in the DAC-01, a complete voltage output 6-bit DAC. One rule must be observed when interfacing these DAC's with CMOS inputs: logic input voltages should not exceed 6.5 volts or V+, whichever is smaller. To provide an understanding of this rule, it is necessary to discuss the logic input stage design.



DAC100 LOGIC INPUT STAGE DESIGN

For simplicity, only one of the ten identical input circuits is shown in Figure 3. The DAC100 uses a fast currentsteering technique that switches a bit-weighted current between the positive supply (V+) and the analog output, which is usually constrained to be at zero volts (virtual ground) by an external summing amplifier.

Switching is accomplished by forward biasing Q4, a diodeconnected transistor, for the bit "on" condition and back biasing Q4 in the "off" condition. For the "on" condition $(V_{1N} \le .7 \text{ volts})$, Q3 is "off"—all of the bit-weighted current, I₁, flows from the analog output through Q4 and ultimately to V-. In the "off" condition $(V_{1N} \ge 2.1 \text{ volts})$, Q3 is "on", Q4 is back biased, and the bit-weighted current is sourced from the positive power supply instead of the analog output.

If V_{1N} is too high, Q4's emitter-base junction will experience reverse breakdown and a fault condition will occur. Equation 1 describes this condition:

(1)
$$BV_{IH} = V_{BE1} + V_{BE2} + V_{BE3} + BV_{EB4} \approx 7.7$$
 volts

Using this relationship, it can be seen that a conservative input voltage limit would be around 6.5 volts. When the 6.5V input limit is observed, DAC100 operation with CMOS inputs is easily achieved as demonstrated in the following applications section.

CMOS COMPATIBLE OPERATION OF DAC-100 WITH ± 6 volt power supplies

This is the most convenient method of interfacing a DAC-100 with CMOS logic. At ± 6 volts, DAC-100 power dissipation is only 80mW, which is very small considering the inclusion of a complete internal reference. No interfacing components are required with $\pm 5\%$ power supplies, and the CMOS logic and DAC-100 can use the same ± 6 volt power supply. In this application the device is directly CMOS compatible.

HIGH LEVEL CMOS INTERFACING

The block diagram in Figure 4 illustrates a convenient method for interfacing CMOS input levels between 6.5 volts and 15 volts with a DAC-100. Inexpensive and readily available CMOS hex buffer/converters step down the high-level inputs to TTL levels that cannot exceed 5 volts—clearly satisfying the input stage voltage rule.

In addition to level shifting, buffer/converters provide input coding flexibility since they are available as inverting (CD4049A) or noninverting (CD4050A) devices. This gives the user a choice between negative-true and positive-true binary coding and allows the same basic DAC-100-to-CMOS interfacing method to be used in either type of application.

Since buffer/converter power consumption is very low, the required +5 volts can be provided by a simple regulator or even a resistive divider in some applications. In a multi-DAC system, one central, inexpensive 3-terminal IC regulator can supply several level shifting devices. Next, we will examine a complete circuit using all of these concepts in a high-speed CMOS compatible DAC.


COMPLETE CMOS COMPATIBLE DAC

The complete, 10-bit, voltage output DAC in Figure 5 has CMOS input compatibility, high speed, and low cost. Current output from the DAC-100 is accurately converted to a voltage by the Precision Monolithics OP-01, a high speed op amp which has been specifically designed for the DAC summing amplifier application. Input offset voltage of this op amp is typically 2mV., eliminating the requirement for zero scale adjustment.

The dynamic performance, as shown in the photograph, is quite good. Slew rate is $18V/\mu$ sec while settling time to ±.05% of full scale requires less than 1.5μ sec. DC performance is also good since DAC-100 nonlinearity is specified over the entire temperature range. In addition, the internal temperature-compensated voltage reference provides minimum full scale drift and decreases overall circuit complexity.



DYNAMIC PERFORMANCE





LOW COST THREE IC CMOS COMPATIBLE A/D CONVERTER

The diagram in Figure 6 is a modification of a previously published application note circuit substituting CMOS logic for TTL. All necessary logic for A to D conversion is contained in L1, a recently introduced CMOS successive approximation register. A conversion sequence is initiated by applying a positive pulse, with a width greater than one clock cycle, to the "Start Conversion" input. The analog input, applied to R_s and converted to a current, is compared successively to 1/2 scale, then 1/4 scale, and the remaining binarily decreasing bit weights until it has been resolved within $\pm 1/2$ LSB. At this time, "End of Conversion" changes to a logic "1" and the parallel answer is present in negative-true, binary-coded format at the register outputs.

Tracking A to D's may be similarly constructed using CD4029A up/down counters, a DAC-100, and a CMP-01 fast precision comparator.

CONCLUSION

Precision Monolithics D/A converters may be easily incorporated into CMOS systems. Low current logic input stage designs allow simple interfacing with a minimum of external components. The low power dissipation, high speed output and low cost make this line of monolithic DAC's attractive in CMOS system designs.



Application Notes

AN-15

MINIMIZATION OF NOISE IN OPERATIONAL AMPLIFIER APPLICATIONS

by Donn Soderquist

INTRODUCTION

Since operational amplifier specifications such as input offset voltage and input bias current have improved tremendously in the past few years, noise is becoming an increasingly important error consideration. To take advantage of today's high performance op amps, an understanding of the noise mechanisms affecting op amps is required. This paper examines noise contributions, both internal and external to an op amp, and provides practical methods for minimizing their effects.

BASIC NOISE PROPERTIES

Noise, for purposes of this discussion, is defined as any signal appearing in an op amp's output that could not have been predicted by DC and AC input error analysis. Noise can be random or repetitive, internally or externally generated, current or voltage type, narrowband or wideband, high frequency or low frequency; whatever its nature, it can be minimized.

The first step in minimizing noise is source identification in terms of bandwidth and location in the frequency spectrum; some of the more common sources are shown in Figure 1, an 11-decade frequency spectrum chart. Some preliminary observations can be made: noise is present from DC to VHF from sources which may be identified in terms of bandwidth and frequency. Noise source bandwidths overlap, making noise a composite quantity at any given frequency. Most externally caused noise is repetitive rather than random and can be found at a definite frequency. Noise effects from external sources must be reduced to insignificant levels to realize the full performance available from a low noise op amp.



FIGURE 1

FREQUENCY SPECTRUM OF NOISE SOURCES AFFECTING OPERATIONAL AMPLIFIER PERFORMANCE

EXTERNAL NOISE SOURCES

Since noise is a composite signal, the individual sources must be identified to minimize their effects. For example, 60Hz power line pickup is a common interference noise appearing at an op amp's output as a 16msec sine wave. In this and most other situations, the basic tool for external noise source frequency characterization is the oscilloscope sweep rate setting. Recognizing the oscilloscope's potential in this area, Tektronix[®] manufactures several preamplifiers with variable bandwidth and frequency which allow quick noise source frequency identification. Another basic identification tool is the simple low pass filter as shown in Figure 2, where the bandpass is calculated by:

1)
$$f_0 \cong \frac{1}{2\pi RC}$$

With such a filter, measurement bandpass can be changed from 10Hz to 100KHz (C = 4.7μ F to 470pF), attenuating higher

frequency components while passing frequencies of interest. Once identified, noise from an external source may be minimized by the methods outlined in Table 1-the external noise chart.



TABLE 1 EXTERNAL NOISE SOURCE CHART								
Source	Nature	Causes	Minimization Methods					
60Hz Power	Repetitive Interference	Powerlines physically close to op amp inputs. Poor CMRR at 60Hz. Power Transformer primary-to-secondary capa- citive coupling.	Reorientation of power wiring. Shielded transformers. Single point grounding. Battery power.					
120Hz Ripple	Repetitive	Full wave rectifier ripple on op amp's supply terminals. Inadequate ripple con- sideration. Poor PSRR at 120Hz.	Thorough design to minimize ripple. RC decoupling at the op amp. Battery power.					
180 Hz	Repetitive EMI	180Hz radiated from saturated 60Hz transformers.	Physical reorientation of components. Shielding. Battery power.					
Radio Stations	Standard AM Broadcast Through FM	Antenna action anyplace in system.	Shielding. Output filtering, Limited cir- cuit bandwidth.					
Relay and Switch Arcing	High frequency burst at switching rate	Proximity to amplifier inputs, power lines, compensation terminals, or nulling terminals.	Filtering of HF components. Shielding. Avoidance of ground loops. Arc sup- pressors at switching source.					
Printed Circuit Board Contamination	Random Low Frequency	Dirty boards or sockets.	Thorough cleaning at time of soldering followed by a bakeout and humidity sealant.					
Radar Transmitters	High Frequency Gated At Radar Pulse Repetition Rate	Radar transmitters from long range sur- face search to short range navigational especially near airports.	Shielding. Output filtering of frequencies >> PRR.					
Mechanical Vibration	Random < 100 Hz	Loose connections, intermittent metallic contact in mobile equipment.	Attention to connectors and cable con- ditions. Shock mounting in severe environments.					
Chopper Frequency Noise	Common Mode Input Current At Chopping Frequency	Abnormally high noise chopper amplifier in system.	Balanced source resistors. Use bipolar input op amps instead. Use premium low noise chopper.					

POWER SUPPLY RIPPLE

Power supply ripple at 120Hz is not usually thought of as a noise, but it should be. In an actual op amp application, it is quite possible to have a 120Hz noise component that is equal in magnitude to all other noise sources combined, and, for this reason, it deserves a special discussion.

To be negligible, 120Hz ripple noise should be between 10nV and 100nV referred to the input of an op amp. Achieving these low levels requires consideration of three factors: the op amp's 120Hz power supply rejection ration (PSRR), the regulator's ripple rejection ratio, and finally, the regulator's input capacitor size.

PSRR at 120Hz for a given op amp may be found in the manufacturer's data sheet curves of PSRR versus frequency as shown in Figure 3. For the amplifier shown, 120Hz PSRR is about 74dB, and to attain a goal of 100nV referred to the input, ripple at the power terminals must be less than .5mV. Today's IC regulators provide about 60dB of ripple rejection; in this case the regulator input capacitor must be made large enough to limit input ripple to .5V.



Externally-compensated low noise op amps can provide improved 120 Hz PSRR in high closed-loop gain configurations. The PSRR versus frequency curves of such an op amp are shown in Figure 4. When compensated for a closed-loop gain of 1000, 120 Hz PSRR is 115dB. PSRR is still excellent at much higher frequencies allowing low ripple-noise operation in exceptionally severe environments.

POWER SUPPLY DECOUPLING

Usually, 120Hz ripple is not the only power supply associated noise. Series regulator outputs typically contain at least 150μ V of noise in the 100Hz to 10KHz range; switching types contain even more. Unpredictable amounts of induced noise can also be present on power leads from many sources. Since high frequency PSRR decreases at 20dB/decade, these higher frequency supply noise components must not be allowed to reach the op amp's power terminals. RC decoupling, as shown in Figure 5, will adequately filter most wideband noise. Some caution must be exercised with this type of decoupling, as load current changes will modulate the voltage at the op amp's supply pins.



PSRR VS FREQUENCY (SSS725, SSS725B, SSS725E)



POWER SUPPLY REGULATION

Any change in power supply voltage will have a resultant effect referred to an op amp's inputs. For the op amp of Figure 3, PSRR at DC is 110dB (3μ V/V) which may be considered as a potential low frequency noise source. Power supplies for low noise op amp applications should, therefore, be both low in ripple and well-regulated. Inadequate supply regulation is often mistaken to be low frequency op amp noise.

When noise from external sources has been effectively minimized, further improvements in low noise performance are obtained by specifying the right op amp and through careful selection and application of the associated components.

OP AMP NOISE SPECIFICATIONS

Most completely specified low noise op amp data sheets specify current and voltage noises in a 1Hz bandwidth and low frequency noise over a range of .1Hz to 10Hz. To minimize total noise, a knowledge of the derivation of these specifications is useful. In this section, the reader is provided with an explanation of basic op amp-associated random noise mechanisms and introduced to a simplified method for calculating total input-referred noise in typical applications.

RANDOM NOISE CHARACTERISTICS

Op amp-associated noise currents and voltages are random. They are aperiodic and uncorrelated to each other and have Gaussian amplitude distributions, the highest noise amplitudes having the lowest probability. Gaussian amplitude distribution allows random noises to be expressed as rms quantities; multiplying a Gaussian rms quantity by six results in a peak to peak value that will not be exceeded 99.73% of the time (this is a handy rule-of-thumb for noise calculations).

The two basic types of op amp-associated noises are white noise and flicker noise (1/f). White noise contains equal amounts of power in each Hertz of bandwidth. Flicker noise is different in that it contains equal amounts of power in each *decade* of bandwidth. This is best illustrated by spectral noise density plots such as in Figures 6 and 7. Above a certain corner frequency, white noise dominates; below that frequency flicker (1/f) noise is dominant. Low noise corner frequencies distinguish low noise op amps from general purpose devices.

SPECTRAL NOISE DENSITY

To utilize Figures 6 and 7, let us consider the definition of spectral noise density: the square root of the rate of change of mean-square noise voltage (or current) with frequency (Eq. 2).

2A)
$$e_n^2 = \frac{d}{df} (E_n)^2$$

2B) $i_n^2 = \frac{d}{df} (I_n)^2$
3A) $E_n = \sqrt{f_L} \int^{f_H} e_n^2 df$
3B) $I_n = \sqrt{f_L} \int^{f_H} i_n^2 df$
Where: $e_n i_n = Spectral noise dd$

 $\begin{array}{rcl} \text{Where:} & \mathbf{e_n}, \mathbf{i_n} &=& \text{Spectral noise density} \\ & & \mathbf{E_n}, \mathbf{I_n} &=& \text{Total rms noise} \\ & & \mathbf{f_H} &=& \text{Upper frequency limit} \\ & & \mathbf{f_L} &=& \text{Lower frequency limit} \end{array}$

Conversely, the rims noise value within a given frequency band is the square root of the definite integral of the spectral noise density over that frequency band (Eq. 3). This means that three things must be known to evaluate total voltage noise (E_n) or current noise (I_n) : f_H , f_L , and a knowledge of noise behavior over frequency.





WHITE NOISE

White noise sources are defined to have a noise content that is equal in each Hertz of bandwidth, and Eq. 3 may be rewritten for white noise sources as:

4)
$$E_n(w) = e_n \sqrt{f_H - f_L}$$
 5) $I_n(w) = i_n \sqrt{f_H - f_L}$

It is therefore convenient to express spectral noise density in V/ \sqrt{Hz} or A/ \sqrt{Hz} where $f_H - f_L = 1$ Hz. When $f_H \ge 10$ f_L , the white noise expressions may be further reduced to:

6)
$$E_n(w) = e_n \sqrt{f_H}$$

7)
$$I_n(w) = i_n \sqrt{f_H}$$

FLICKER NOISE

Since flicker noise content is equal in each decade of bandwidth, total flicker noise may be calculated if noise in one decade is known. The .1Hz to 1Hz decade noise content (K) is widely used for this purpose because the white noise contribution below 10Hz is usually negligible.

8)
$$E_n(f) \cong K \sqrt{\frac{1}{f}}$$
 9) $I_n(f) \cong K \sqrt{\frac{1}{f}}$

When substituted in Eq. 3, the expressions may be rewritten to:

10)
$$E_n$$
 (f) = K $\sqrt{\ln\left(\frac{f_H}{f_L}\right)}$ 11) I_n (f) = K $\sqrt{\ln\left(\frac{f_H}{f_L}\right)}$

FLICKER NOISE AND WHITE NOISE

When corner frequencies are known, simplified expressions for total voltage and current noise (E_N and I_N) may be written:

12)
$$E_N (f_H - f_L) = e_n \sqrt{f_{ce} \ln\left(\frac{f_H}{f_L}\right) + f_H - f_L}$$

13) $I_N (f_H - f_L) = i_n \sqrt{f_{ci} \ln\left(\frac{f_H}{f_L}\right) + f_H - f_L}$

Where: en = White noise voltage in a 1 Hz bandwidth

in = White noise current in a 1 Hz bandwidth

f_{ce} = Voltage noise corner frequency

f_{ci} = Current noise corner frequency

f_H = Upper frequency limit

 $f_L = Lower frequency limit$

The two most important internally generated noise minimization rules are derived from Eq. 12 and 13: limit the circuit bandwidth and use operational amplifiers with low corner frequencies.

NOISE SUMMATION

In the spectral density discussion, the concepts of white noise and flicker noise were introduced. In Figure 8, the complete input-referred op amp noise model, internal white and flicker noise sources are combined into three equivalent input noise generators, E_N , I_{N1} and I_{N2} . The noise current generators produce noise voltage drops across their respective source resistors, R_{S1} and R_{S2} . The source resistors themselves generate thermal noise voltages, $E_{\tau1}$, and $E_{\tau2}$. Total rms



input-referred voltage noise, over a given bandwidth, is the square root of the sum of the squares of the five noise voltage sources over that bandwidth.

$$|4\rangle E_{NT_{t}}(f_{H}-f_{L}) = \sqrt{E_{N}^{2} + (I_{N1} \cdot R_{S1})^{2} + (I_{N2} \cdot R_{S2})^{2} + E_{t1}^{2} + E_{t2}^{2}}$$

Minimization of total noise requires an understanding of the mechanisms involved in each of the five generators. First, the white noise mechanisms, thermal and shot, are discussed, followed by the low frequency noise mechanisms, flicker and popcorn.

THERMAL NOISE

Thermal (Johnson) noise is a white noise voltage generated by random movement of thermally-charged carriers in a resistance; in op amp circuits this is the type of noise produced by the source resistances in series with each input. Its rms value over a given bandwidth is calculated by:

15)
$$E_t = \sqrt{4kTR(f_H - f_L)}$$

Where: $k = Boltzmann's constant = 1.38 \times 10^{-23} \text{ joules/}^{\circ} \text{K}$

- T = Absolute temperature, [°]Kelvin
- R = Resistance in ohms
- f_H = Upper frequency limit in Hertz
- f_L = Lower frequency limit in Hertz

At room temperature Eq. 15 simplifies to:

16)
$$E_t = 1.28 \times 10^{-10} \sqrt{R (f_H - f_L)}$$

To minimize thermal noise (E_{t1} and E_{t2}) from R_{S1} and R_{S2} , large source resistors and excessive system bandwidth should be avoided.

Thermal noise is also generated inside the op amp, principally from r_{bb} , the base-spreading resistances in the input stage transistors. These noises are included in E_N , the total equivalent input voltage noise generator.

SHOT NOISE

Shot noise (Schottky noise) is a white noise current associated with the fact that current flow is actually a movement of discrete charged particles (electrons). In Figure 8, I_{N1} and I_{N2} , above the 1/f frequency, are shot noise currents which are related to the amplifier's DC input bias currents:

17)
$$I_{sh} = \sqrt{2q I_{BIAS} (f_H - f_L)}$$

Where: Ish = RMS shot noise value in amps

- q = Charge of an electron = 1.59×10^{-19}
 - I_{BIAS} = Bias current in amps
- f_H = Upper frequency limit in Hertz
- f_L = Lower frequency limit in Hertz

At room temperature Eq. 17 simplifies to:

18)
$$I_{sh} = 5.64 \times 10^{-10} \sqrt{I_{BIAS} (f_H - f_L)}$$

Shot noise currents also flow in the input stage emitter dynamic resistances (r_e), producing input noise voltages. These voltages, along with the $r_{bb'}$ thermal noise, make up the white noise portion of E_N , the total equivalent input noise voltage generator.

FLICKER NOISE

In limited bandwidth applications, flicker (1/f) noise is the most critical noise source. An op amp designer minimizes flicker noise by keeping current noise components in the input and second stages from contributing to input voltage noise. Eq. 19 illustrates this relationship:

19)
$$\frac{{}^{i_n} \text{ second stage}}{g_m \text{ first stage}} = e_n \text{ input}$$

Another critical factor is corner frequency. For minimum noise the current and voltage noise corner frequencies must be low; this is crucial. As shown in Figure 9, low noise corner frequencies distinguish low noise op amps from ordinary industrystandard 741 types.



The photograph in Figure 10, taken using the test circuit of Figure 11, illustrates the flicker noise performance of the OP-07. This device demonstrates proper attention to low noise circuit design and wafer processing and achieves a remarkable 0.35μ V peak to peak input voltage noise in the 0.1 Hz to 10 Hz bandwidth.

POPCORN NOISE

Popcorn noise (burst noise) is a momentary change in input bias current usually occurring below 100 Hz, and is caused by imperfect semiconductor surface conditions incurred during wafer processing. Precision Monolithics minimizes this problem through careful surface treatment, general cleanliness, and a special three-step process known as "Triple Passivation."





To begin the process, a specially treated thermal silicon dioxide layer is grown. This protects the junctions and also attracts any residual ionic impurities to the top surface of the oxide, where they are held fixed. Next, a layer of silicon nitride is applied to prevent the entry of any potential contamination or impurities. The third step is the thick glass overcoat which leaves only the bonding pads exposed. A cutaway view of a finished device is shown in Figure 12.



Op amp manufacturers face a difficult decision in dealing with popcorn noise. Through careful low noise processing, it can be eliminated from almost all devices; alternatively, the processing may be relaxed, and finished devices must be individually tested for this parameter. Special noise testing takes valuable labor time, adds significant amounts to manufacturing cost, and ultimately increases the price a customer has to pay. At Precision Monolithics the low noise process alternative is used to manufacture high volumes of cost-effective low noise op amps.

TOTAL NOISE CALCULATION

With data sheet curves and specifications, and a knowledge of source resistance values, total input-referred noise may be calculated for a given application. To illustrate the method, noise information from the Precision Monolithics OP-07 data sheet is reproduced in Figure 13. The first step is to determine the current and voltage noise corner frequencies so that the E_N and I_N terms of Eq. 14 may be calculated using Eq. 12 and 13.

CORNER FREQUENCY DETERMINATION

In the input spot noise versus frequency curves of Figure 13, it may be seen that voltage noise ($R_s = 0$) begins to rise at about 10 Hz. Lines projected from the horizontal (white noise) portion and sloped (flicker noise) portion intersect at 6 Hz, the voltage noise corner frequency (f_{ce}). In the center curve, excluding thermal noise from the source resistance, current noise multiplied by 200 K Ω is plotted as a voltage noise. Lines projected from the horizontal portion and sloped portions intersect at 60 Hz, the current noise corner frequency (f_{ci}).

Eq. 12 and 13 also require e_n and i_n for calculation of E_N and I_N . To find e_n and i_n , use the data sheet specification a decade or more above the respective corner frequencies; in this case e_n is $9.6\,nV\,/\sqrt{Hz}$ (1000Hz), and i_n is $0.12\,pA/\sqrt{Hz}$ (1000 Hz).



OP-07 ULTRA-LOW OFFSET VOLTAGE OP-AMP

ELECTRICAL CHARACTERISTICS				OP-07A			OP-07			
These specifications apply for $V_s = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.										
Parameter	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units	
Input Noise Voltage	e _{np-p}	0.1Hz to 10Hz	 	0.35	0.6		0.35	0.6	μ∨ р.р	
Input Noise Voltage Density	e _n	$f_0 = 10Hz$ $f_0 = 100Hz$ $f_0 = 1000Hz$		10.3 10.0 9.6	18.0 13.0 11.0		10.3 10.0 9.6	18.0 13.0 11.0	nV/√Hz	
Input Noise Current	^і пр-р	0.1Hz to 10Hz		14	30		14	30	рАр-р	
Input Noise Current Density	'n	fo = 10Hz fo = 100Hz fo = 1000Hz		0.32 0.14 0.12	0.80 0.23 0.17		0.32 0.14 0.12	0.80 0.23 0.17	pA/√Hz	
Input Offset Voltage	V _{os}		***	10	25		30	75	μν	
Long Term Input Offset Voltage Stability	V _{os} /Time			0.2	1.0		0.2	1.0	μ∨/Mo	
Input Offset Current	los			0.3	2.0.		0.4	2.8	nA	
Input Bias Current	IB.			±.7	±2.0		±1.0	±3.0	nA	

INPUT NOISE VOLTAGE (enp-p)

The peak to peak noise voltage in a specified frequency band. INPUT NOISE VOLTAGE DENSITY (e_n)

The rms noise voltage in a 1Hz band surrounding a specified value of frequency.

INPUT NOISE CURRENT (inpp)

The peak to peak noise current in a specified frequency band. INPUT NOISE CURRENT DENSITY (in)

The rms noise current in a 1Hz band surrounding a specified value of frequency.

FIGURE 138

BANDWIDTH OF INTEREST

To be summed correctly, each of the five noise quantities must be expressed over the same bandwidth, f_H-f_L . At this time, assume f_H to be the highest frequency component that must be amplified without distortion. Note that e_n , i_n , corner frequencies and bandwidth are independent of actual circuit component values. When doing noise calculations for a large number of circuits using the same op amp, these numbers only have to be calculated once.





TYPICAL APPLICATION EXAMPLE

Figure 14A shows a typical X10 gain stage with a 10 K Ω source resistance. In Figure 14B, the circuit is redrawn to show five noise voltage sources. To evaluate total input-referred noise, the values of each of the five sources must be determined.

Using Eq. 16:
$$E_t = \sqrt{R(f_H - f_L)}$$

$$E_{t1} = 1.28 \times 10^{-10} \sqrt{(900 \Omega)(100 \text{ Hz})} = .04 \mu \text{Vrms}$$

$$E_{t2} = 1.28 \times 10^{-10} \sqrt{(10 \text{ K}\Omega)(100 \text{ Hz})} = .128 \mu \text{Vrms}$$

Next, calculate I_N using Eq. 13:

$$I_{N} = i_{n} \sqrt{f_{ci} \ln \left(\frac{f_{H}}{f_{L}}\right) + f_{H} - f_{L}}$$

$$= .12 \text{ pA } \sqrt{60 \ln \frac{100 \text{ Hz}}{.0001 \text{ Hz}} + 100 - .0001}$$

and:

 $I_{N1} \cdot R_{S1} = 3.66 \text{ pA} (900 \Omega) = .0033 \mu \text{Vrms}$

 $I_{N2} \cdot R_{S2} = 3.66 \text{ pA} (10 \text{ K}\Omega) = .0366 \mu \text{Vrms}$

Finally, E_N from Eq. 12:

$$E_{N} = e_{n} \sqrt{f_{ce} \ln\left(\frac{f_{H}}{f_{L}}\right) + f_{H} - f_{L}}$$

= 9.6 nV $\sqrt{6 \ln \frac{100 \text{ Hz}}{.0001 \text{ Hz}} + 100 - .0001}$

$$= .130 \mu \text{vrms}$$

Substituting in Eq. 14:

4)
$$E_{NT}(f_H - f_L) = \sqrt{E_N^2 + I_{N1}^2 R_{S1}^2 + I_{N2}^2 R_{S2}^2 + E_{t1}^2 + E_{t2}^2}$$

$$\sqrt{(.130\mu V)^2 + (.0033\mu V)^2 + (.0366\mu V)^2 + (.04\mu V)^2 + (.128\mu V)^2}$$

Total input-referred noise = $1.14\mu V$ peak to peak (.0001 Hz to 100 Hz).

1

741 CALCULATION EXAMPLE

The preceding calculation determined total noise in a given bandwidth using a low noise op amp. To place this level of performance into perspective, a calculation using the industry-standard 741 op amp in the circuit of Figure 14 is useful. Once again the starting point is corner frequency determination, using the data sheet curves of Figure 15: $f_{ce} = 200$ Hz; $f_{ci} = 2$ KHz; $e_n \cong 20$ nV/ \sqrt{Hz} ; $i_n = .5$ pA/ \sqrt{Hz} .

Using these corner frequencies and noise magnitudes, E_N and I_N are calculated to be $1\mu Vrms$ and 83 pArms respectively. Multiplying this noise current by the source resistance gives terms 2 and 3 of Eq. 14 as shown below:

$$14)E_{NT}(f_{H} - f_{L}) = \sqrt{E_{N}^{2} + I_{N1}^{2}R_{S1}^{2} + I_{N2}^{2}R_{S2}^{2} + E_{+1}^{2} + E_{+2}^{2}}$$

Substituting in Eq. 14:

$$= \sqrt{(1\mu V)^2 + (.075\mu V)^2 + (.83\mu V)^2 + (.04\mu V)^2 + (.128\mu V)^2}$$

Mag and and

= 1.3µVrms

Total input-referred noise = $7.8\mu V$ peak to peak (.0001 Hz to 100 Hz).

This is 6.8 times that of the low noise op amp example.

The calculation examples illustrate three rules for minimizing noise in operational amplifier applications:

RULE 1. Use an op amp with low corner frequencies.

RULE 2. Keep source resistances as low as possible.

RULE 3. Limit circuit bandwidth to signal bandwidth.



BANDWIDTH

Effective circuit bandwidth must not be much greater than signal bandwidth or amplification of undesirable high frequency noise components will occur. Throughout the preceding calculations, an assumption of "bandwidth-of-interest" was made, while in actual application the amplifier's bandwidth must be considered. than required, and output filtering, such as in Figure 17, could be used. As an alternate to output filtering, an integrating capacitor may be connected across the feedback resistor. Bandwidth may also be limited in some applications by overcompensating an externally-compensated low noise op amp, such as the SSS725.





In Figure 16, the OP-07 frequency response curves show a rolloff of 20dB/decade; integration of the area under the curve will show the effective circuit noise bandwidth to be 1.57 times the 3dB bandwidth. In most closed-loop gain configurations, the amplifier's bandwidth may be greater



MISCELLANEOUS NOISE MINIMIZATION METHODS

Certain other noise mechanisms merit consideration: Use metal film resistors; carbon resistors exhibit "excess noise," with both 1/f and white noise content being related to DC applied voltage. The use of balanced source resistors, while sometimes good for DC error purposes, will increase noise; the balancing resistor is not required for op amps such as the OP-07, since $I_{OS} \approx I_{B}$. Keep noise in its proper perspective; minimize it without introducing additional DC errors. Use low noise op amps with overall DC specifications that will satisfy the application.

SUMMARY

A summary of the major points to consider is as follows:

- 1) Minimize externally generated noise.
- 2) Choose an amplifier with low 1/f noise corner frequencies.
- 3) Limit the circuit bandwidth to signal bandwidth.
- 4) Eliminate excessive resistance in the input circuit.

CONCLUSION

Recent improvements in IC op amp DC specifications have made noise an important error consideration. From data sheet information and source resistance values, total input-referred noise over a given bandwidth can be easily calculated. Total noise can be minimized by a thorough understanding of the various noise-generation mechanisms.



Application Notes

AN-16

LOW COST, HIGH SPEED ANALOG TO-DIGITAL CONVERSION WITH THE DAC-08

by Donn Soderguist & John Schoeff

Today's fast computer and microprocessor-controlled systems frequently require A/D converters which will complete a conversion in one cycle time.

Until now, these high speed A/D converters have been expensive and difficult to build. Most designers have therefore chosen to purchase modular A/D converters typically ranging in price from \$100 to \$400. This application note describes three less costly A/D designs, with total conversion times of 4μ sec, 2μ sec, and 1μ sec. These designs are implemented with the DAC-08, a recently announced high speed monolithic Digital-to-Analog converter. A discussion of basic successive approximation is given, followed by practical circuit designs.

BASIC SUCCESSIVE APPROXIMATION A/D CONVERSION

A successive approximation A/D converter operates by comparing the analog input to a series of "trial" conversions; the first trial compares the input to the value of the most significant bit (MSB) or approximately half of full scale. Fig. 1 shows the progression of trials for a 3-bit converter. If the input is greater than the MSB value, the MSB is retained and the converter moves on to "trying" the next most significant bit, or approximately three-quarters full scale. If the input had been less than the MSB, the logic would have turned the MSB off before going on to the next most significant bit, or one-quarter full scale. This "branching" continues until each successively smaller bit has been tried, with the entire process taking "n" trials.

SUCCESSIVE APPROXIMATION A/D ADVANTAGES

Successive approximation A/D conversion is the most popular choice in many systems today because it achieves high conversion rates at very low cost. Other methods, such as Tracking (Servo) or Staircase (Ramp), require up to "2ⁿ" clock cycles per conversion, where "n" is the number of bits of resolution, while successive approximation requires only "n+1" clock cycles. Finally, a designer can easily construct his A/D with readily available standard IC's.

To implement the logic for the successive approximation algorithm, a configuration similar to Fig. 2 may be employed, wherein a start command places a "one" in the first bit of a shift register. This sets the first latch to "one" and turns on the DAC's MSB. If the comparator output remains low, the "one" will remain in the latch; if not, the latch will be reset to zero before the next bit trial begins. The next clock cycle causes the shift register to place a "one" in the second bit, and a similar process continues till all bits have been tried. After the last bit's trial, the end-of-conversion output changes state indicating the parallel data is ready to be used.





all bits switched ON 2.4 V -UOGIC INPUT 0.4 V -OUTPUT - 1/2 LSB -SETTLING + 1/2 LSB -50 nsec/division SETTLING TIME FIXTURE OF FIGURE 5 IFS = 2mA RL = 1K Ω 1/2 LSB = 4 μ A OUTPUT SETTLING TIME FIGURE 4

CURRENT COMPARISON

The previous discussion indicated that the function of the comparator was to perform a comparison between the analog input <u>voltage</u> and the output <u>voltage</u> of the DAC. Higher speed conversions may be achieved by using the output of a fast current output DAC directly. This may be implemented as shown in Fig. 3, where the comparator examines the polarity of $(V_{IN} - J_{DAC}R_{IN})$. Current comparison eliminates the need for a current-to-voltage converting op amp which is by far the slowest element in most D/A converters.

DYNAMIC CONSIDERATIONS

The time required to complete an 8 bit successive approximation A/D conversion is determined by the length of 8 trials and their associated comparator decisions, plus one clock cycle. To minimize these periods, three dynamic considerations must be made:

- 1. DAC output current settling time to ±1/2LSB.
- 2. Comparator propagation delay with the available overdrive.
- 3. Logic propagation delay and setup time requirements.

For example, with a 500nsec DAC, a 500nsec comparator, and 100nsec of logic delay, each of these cycles would require 1.1μ sec. An 8 bit conversion would take 9 clock periods, or 10μ sec. To design a fast A/D, each of these delays must be made as short as possible. In the next few paragraphs, practical methods of minimizing these delays are discussed.

DAC CURRENT SETTLING TIME

The DAC-08 is a low cost monolithic current output DAC with 85nsec full scale settling time and is ideal for use in high speed A/D converter designs. The internal logic switch design enables propagation delays of 35nsec for each of the 8 bits. Settling time of the LSB to within $\pm 1/2$ LSB of final value is therefore 35nsec, with each successively more significant bit taking progressively longer. The MSB settles in 85nsec; it is the dominant factor of full scale settling time. This performance is illustrated in the scope photo of Fig. 4, taken at the output of the test circuit of Fig. 5.

A major factor affecting settling time is the RC time constant formed by the load resistance ($R_{\rm L}$) and the DAC output capacitance ($C_{\rm O}$) plus any stray capacitance present at the summing node. Settling to within ±1/2LSB at 8 bits (±.2% full scale) requires 6.2 RC time constants. For the DAC-08, the output capacitance is 15pF; as a result the output RC time constant is a major factor influencing settling time when $R_{\rm L}$ is greater than 500 Ω and dominates when $R_{\rm L}$ exceeds 900 Ω .

This situation produces difficult requirements. Optimum DAC settling time occurs when $R_L \leq 500\Omega$, but for full scale currents of 2mA, 1/2LSB is only 4\muA. Thus, with a 500 Ω equivalent resistance, the voltage at the DAC output corresponding to 1/2LSB is only 2mV and is inadequate for high speed operation of many comparators. For this reason, R_L is usually larger than 500 Ω , which is a necessary compromise between DAC settling time and comparator input overdrive requirements.



COMPARATOR CONSIDERATIONS

All comparators respond fastest to large differential input voltages (high overdrive). This phenomenon is shown in Fig. 6, a graph of response time vs. input voltage for the Precision Monolithics' CMP-01. This low cost comparator provides DC characteristics compatible with 10 and 12 bit A/D converters and has adequate speed for 4μ sec 8 bit converters.



For 2 μ sec and 1 μ sec designs, the AM686 was selected. It provides 12nsec propagation delay with 2.5mV overdrive, Schottky TTL outputs, and DC input specifications adequate for an 8 bit A/D. Ultra-high speed requires considerable power. Maximum supply currents are 42mA from the +5V supply and 34mA from the -5V supply.



LOGIC CONSIDERATIONS

A single DIP package, the AM2502 Successive Approximation Register, contains the logic for 8 bit A/D converters operating at 2 μ sec or greater conversion times. (Detailed descriptions of A/D's constructed with the AM2502 and Precision Monolithics DAC's are contained in AN-11, available upon request.) A 1 μ sec A/D requires special logic design using Schottky TTL and will be described in the detailed circuit description.

PRACTICAL 3 IC A/D'S

When the required conversion time is $\ge 2\mu$ sec, the DAC-08's fast settling time enables very simple and low cost designs. A 4 μ sec design is shown in Fig. 7. At additional cost and increased power dissipation, changing the comparator to an AM686 results in a 2 μ sec A/D. Every nanosecond counts in a 1 μ sec A/D, and the circuit necessarily increases in complexity. However, with the DAC-08, Schottky TTL logic, and attention to layout, a 1 μ sec A/D can be constructed at low cost.



The DAC-08 AQ is useful in this design for several reasons. Its output full scale current is guaranteed to be 1.992mA $\pm 8\mu$ A, when a 10.000V reference is connected to a 5.000K Ω resistor in series with pin 14. In this design, the 5K Ω is split to allow bypassing without capacitively loading the 10 volt source. For slightly higher speed, the total resistance may be reduced to 2.5K Ω , thereby increasing I $_{\Omega}$ full scale to 3.984mA, allowing a lower sum node resistance and lower RC time constant. (The DAC itself does not settle faster at 4mA full scale current.) The DAC-08A maximum nonlinearity of ±0.1% full scale enables faster settling time to within $\pm 1/2$ LSB ($\pm 0.2\%$ full scale) for each bit trial than would be the case using a DAC with ±0.2% nonlinearity. Using the ±0.2% nonlinearity DAC-08 or DAC-08E provides cost savings at an overall increase in conversion time. Both true and complementary current outputs are provided, and their summation is always $I_{full\ scale}.\ In\ this\ design,\ \overline{I_{O}}$ is connected to the analog input. Since $I_0 + \overline{I_0}$ is constant, and Io flows in R3, the DC input current is constant. Holding the A/D input current constant reduces buffer amplifier output impedance requirements. The buffer amplifier used in this application must have sufficient bandwidth to hold V_{IN} constant during a 1 μ sec A/D conversion.

CALIBRATION AND ACCURACY

In many applications calibration is not required. With a 10.000V reference and ±0.15% tolerance resistors, the worst case full scale error is ±0. The zero scale error is totally dependent upon comparator input offset voltage and input bias current, and, in most cases, it may be tolerated. If the errors are not tolerable, then the following calibration procedure may be used.

Calibration of the A/D is done first at zero scale, then at full scale. The zero transition is set by R4, a resistor connected to the +10 volt reference. For 10V full scale, the desired transition point between a code of 0000 0000 and 0000 0001 is at +20mV (+1/2LSB). With an ideal comparator, R4 would be 2.56M Ω (10 volts/3.9 μ A). Since comparators are less than ideal, R4 must also cancel out the comparator's input offset errors. With +20mV applied at the analog input and using a low clock rate, select R4 to cause the output code to fluctuate between 0000 0000 and 0000 0001. (Do not install a pot for R2 or R4 since it will increase capacitance and inductance at the sum node.) Full scale is calibrated by applying +9.940V to the analog input and trimming R2 until the output code fluctuates between 1111 1110 and 1111 1111. Alternatively, the reference voltage source may be adjusted for the same effect. This will be a small adjustment due to the DAC-08A's tight output full scale current relationship with the reference voltage. Once calibrated, accuracy is a function of temperature-induced drifts only.

BIT 1 160 nsec - *
ВІТ 2 7777
ВІТ З
ВІТ 4 /////
BIT 5
віт в
віт 7 777 і такала правила правил
віт в
STROBE I
STRO <u>BE</u>
9A-Q
9D-Q
10 A-D
* DECISION
FIGURE 9



A conversion is initiated by a high level at the Start input when the input 13MHz clock makes a low to high transition. Approximately 9nsec later, the control logic generates a clear and reset pulse (Strobe), which causes several events: the 8 output flip-flops are cleared except for the MSB flip-flop 1 which is set to a "one"; both shift registers are cleared; the DAC has Bit 1 turned on, all others are off. The conditions for the first trial at half scale are now established.

As the DAC output settles, the comparator continuously examines the polarity at its non-inverting input. For this case, with zero volts at the Analog Input, the comparator finds a negative voltage present; its output therefore is low. This low is applied to the "D" inputs of all 8 output flip-flops. Recall that 74S74 flip-flop outputs won't change until they are clocked by a positive transition at their CP inputs. At the time labeled 1 on the CP1 waveform, the reset and clear pulse, Strobe, returns high. Shift Register No. 1 waits for a positive-going transition of CP2. At 2 time CP2 goes high, transferring a "one" from $9A \cdot \overline{Q}$ to $9B \cdot Q$; $9B \cdot \overline{Q}$ goes low, setting 2-Q high and clocking the comparator's "zero" into the Bit 1 flip-flop. The other 6 flip-flops do nothing, because they are not clocked. Bit 1's answer is now latched, and Bit 2, 1/4 full scale, is being tried. The process continues with the shift register causing each bit to be tried from Bit 2 to Bit 8. After the Bit 8 decision, the EOC output goes high, indicating that the answer in parallel format is available at the 8 bit outputs.

OUTPUT INTERFACING

In continuous conversion operation, the most common connection, EOC is connected to the Start input. While the answer is available whenever EOC is high, it is convenient to use the positive-going edge of the Strobe output as a clock for two 74S175 quad "D" flip-flops used as an 8 bit storage latch. Since Strobe goes high before another conversion cycle begins, there is ample setup time for the latch; the answer has been steady for over 35nsec.



OVERALL DESIGN

Due to the bit settling time range of the DAC-08 from 85nsec for Bit 1 to 35nsec for Bit 8, progressively decreasing trial-and-decision periods would be ideal. Practically, such a timing sequence is difficult to generate at low cost, so a compromise was made: The first four bits allow 160nsec for each trial-and-decision, while the last four bits allow 80nsec. This may be seen in the waveforms of Fig. 9. The timing sequence is generated by shifting a "one" through two shift registers with in-phase clocks, one at 6.5MHz derived from the other at 13MHz.

Standard 74 Schottky TTL logic was selected for speed, compatibility with the AM686 comparator, ready availability, and price.

A useful characteristic of the DAC-08 is its capability to directly interface with all popular logic families including TTL, CMOS, and ECL. For this design the DAC-08's logic control pin (pin 1) is grounded to provide the proper TTL logic threshold. A design utilizing ECL could provide slightly faster conversion time at increased power consumption.

LOGIC DESIGN

The primary logic design element is the 74S series positiveedge-triggered "D" flip-flop. This type of flip-flop is useful in A/D designs because of several properties:

- 1. The propagation delay from Set to ${\bf Q}$ going high is only 3nsec.
- 2. The information on the D input is transferred to the Q output only at a positive-going edge of CP.
- 3. Changes at the D input (comparator settling changes) are ignored when CP is in a steady state.

74S74 dual "D" flip-flops are used for the 8 output latches and for the control logic, and 74S175 quad "D" flip-flops are used for the two shift registers.

Flip-flops 2 through 8 in the simplified schematic (Fig. 8) perform two functions. Typical operation can be understood by examining the operation of flip-flop 2. When set by an input from Shift Register No. 1, the Q output of flip-flop No. 2 goes high, which starts the trial of bit 2 and acts as a clock for flip-flop 1, transferring the comparator's output state, which is the result of trial 1, to Q of flip-flop 1. This basic connection, using the beginning of a new trial to clock the previous bit trial, is used on all 8 output flip-flops. The start of each bit trial is precisely coincident with clocking of the previous bit answer; so no time is wasted, and logic delays are reduced to setup times only.



PRINTED CIRCUIT BOARD LAYOUT RULES

For A/D designs generally, and high speed designs in particular, layout is important. Some of the more important rules are listed below:

- 1. Digital ground must be separated from analog ground; they must meet at only one common point.
- Digital traces should not cross or be routed near sensitive analog areas; this is especially important near the sum node.
- 3. With Schottky TTL logic, the digital ground and V_{CC} traces should be large and contain provisions for generous bypassing.
- The trace from the DAC output to comparator input (sum node) should be short, and it should be guarded by analog ground.
- All analog components should be located as close as possible to the edge connector so that the input analog traces will be short.
- The comparator's outputs should be routed away from its inputs, to minimize capacitive coupling and possible oscillation.

SYSTEM CONSIDERATIONS

Typical system connections are shown in Figure 11. Digital grounds and analog grounds meet at one point only keeping large power supply return currents away from the sensitive analog ground portion of the A/D system. Start is connected to EOC for continuous conversions, and Strobe is used to clock the parallel answer into an output register at the end of each conversion.

CONCLUSION

The DAC-08 high speed monolithic D/A converter greatly simplifies construction of high speed A/D converters. Designs using only three IC's achieve 2μ sec and 4μ sec conversions, and 1μ sec conversions can be attained with additional logic. Techniques have been presented which allow the user to construct low cost, high speed A/D converters.



Application Notes

AN-17

DAC-08 APPLICATIONS COLLECTION

by John Schoeff & Donn Soderquist

There has been a trend in recent years toward providing totally dedicated Digital-to-Analog Converters with limited applications versatility. This application note describes a new type of monolithic DAC designed for an extremely broad range of applications, the Precision Monolithics DAC-08.

Several unique design features of this low cost DAC combine

to provide total applications flexibility. Principal among them are: dual complementary, true current outputs; universal logic inputs capable of interfacing with any logic family; 85 nsec settling time; high speed multiplying capability; and finally, the ability to use any standard system power supply voltages. A description of these features is given followed by specific applications using each feature.



OUTPUT

HIGH VOLTAGE COMPLIANCE CURRENT OUTPUTS

Many older current-output DAC's actually have resistive outputs which must be terminated in a virtual ground. The DAC-08, however, is a true digitally-controlled current source with an output impedance typically exceeding 20 megohms.

Its outputs can swing between -10V and +18V with little or no effect on full scale current or linearity. Some of the applications that require high output voltage compliance include:

- 1) Precise current transmission over long distances.
- 2) Programmable current sources.
- 3) Analog meter movement driving.
- Resistive termination for a voltage output without an op amp.
- 5) Capacitive termination for digitally-controlled integrators.
- 6) Inductive termination with balanced transformers, transducers and headsets.



BASIC UNIPOLAR NEGATIVE OPERATION





OUTPUT CURRENT VS. OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)



BASIC BIPOLAR OUTPUT OPERATION



DUAL COMPLEMENTARY OUTPUTS

Conventional DAC's have a single output, so they cannot drive balanced loads and are limited to a single input code polarity. The DAC-08 was designed to overcome these limitations

Input coding of positive binary or complementary binary is obtained by a choice of outputs, I_O for positive-true or $\overline{I_O}$ for negative-true. In many applications both are used either independently or in combination. Dual complementary outputs allow some very unusual and useful DAC applications:

- 1) CRT display driving without transformers.
- 2) Differential transducer control systems.
- 3) Differential line driving.
- 4) High speed waveform generation.
- 5) Digitally controlled offset nulling of op amps.



ላ የ የ

LLEL OUTPUT

SERIAL



BRIDGE TRANSDUCER CONTROL SYSTEM WITH

FULL DIFFERENTIAL INPUT

OUTPUT



HIGH SPEED

Sub-microsecond settling times are common in current-output DAC's. Many DAC's settle in 500 nsec; 300 nsec is not unusual. But 85 nsec settling time for a low cost DAC is exceptional, and this characteristic allows use of the DAC-08 in formerly difficult and expensive-to-build applications:

- 1) 1 μ sec, 2 μ sec and 4 μ sec A/D's. (These are completely described in AN-16, available upon request)
- 2) 15 MHz Tracking A/D's.
- 3) ECL compatible applications.
- 4) Video displays requiring a low-glitch DAC.
- 5) Radar pulse height analysis sytems.



HIGH SPEED





15-57

LOGIC INPUTS

ADJUSTABLE INPUT LOGIC THRESHOLD

Most DAC's have TTL or CMOS compatible inputs which require complicated interfaces for use with ECL, PMOS, NMOS or HTL logic. By contrast, the DAC-08, with typical logic input current of 2μ A and an adjustable input logic threshold, interfaces easily with any logic family in use today. The logic input threshold is 1.4V positive with respect to pin 1; for TTL pin 1 is therefore grounded; for other families pin 1 is connected as shown in the interfacing figure. An adjustable threshold and a -10V to +18V input range greatly simplify system design especially with other-than-TTL logic:

- 1) ECL applications without level translators.
- 2) Direct interfaces with Hi-Z RAM outputs.
- 3) CMOS applications without static discharge considerations.
- 4) HTL or HNIL applications without level translators.
- 5) System size, weight, and cost reductions.





15-59

REFERENCE INPUTS

MULTIPLYING CAPABILITY

Fixed internal references are included in many DAC's, but they limit the user to non-multiplying, single polarity reference applications and do not allow a single system reference. To achieve the design goals of low cost and total applications flexibility, the DAC-08 uses an external reference. Positive or negative references may be applied over a wide common mode voltage range. In addition, the full scale current is matched to the reference current eliminating calibration in most applications.

- 1) Digitally controlled full scale calibration.
- 2) 8 x 8 multiplication of 2 digital words.
- 3) Digital Attenuators/Programmable gain amplifiers.
- 4) Modem transmitters to 1 MHz.
- 5) Remote shutdown and party line DAC applications.





15-61

POWER SUPPLIES

POWER SUPPLY REQUIREMENTS

The DAC-08 works with $\pm 4.5V$ to $\pm 18V$ supplies allowing use with all standard digital and analog system supply voltages plus most battery voltages. With only 33mW of power dissipation at $\pm 5V$ and 85nsec settling time, it has a lower speed power product than CMOS DAC's. Power dissipation is almost constant over temperature, and bypassing is accomplished with 0.01μ F capacitors—no large electrolytics are required. These power supply requirements allow:

1) Battery operation.

2) Use of unregulated or poorly regulated power supplies.

3) Use in space-limited areas due to small bypass capacitors.

4) Use in constant power dissipation applications.

5) Common digital and analog power supplies.



POWER SUPPLY CURRENT VS. TEMPERATURE





POWER SUPPLY CURRENT VS. V-

POWER SUPPLY CURRENT VS. V+

OTHER APPLICATIONS

MICROPROCESSOR APPLICATIONS

The ability to use μ P power supply voltages and the ability to interface with any logic family make the DAC-08 especially useful in μ P applications:

- 1) Tracking A/D converters.
- 2) Successive approximation A/D converters.
- 3) Direct drive from Hi-Z MOS RAM outputs.

By programming the ROM's with the successive approximation or the tracking A/D algorithm, all of the logic for A/D conversion is contained in the μ P. This is a very inexpensive approach, since there is no need for the usual A/D conversion logic packages.

OTHER APPLICATIONS: The following list summarizes just a few of the many applications for this flexible DAC. Consult the factory for further information.

A/D CONVERTERS

Tracking (Servo) Successive Approximation Ramp (Staircase) Microprocessor Controlled Ratiometric (Bridge Balancing)

TEST SYSTEMS

Transistor Tester (Force IB and IC) Resistor Matching (Use both outputs) Programmable Power Supplies Programmable Pulse Generators Programmable Current Source Function Generators (ROM Drive)

ARITHMETIC OPERATIONS

Analog Division by a Digital Word Analog Quotient of Two Digital Words Analog Product of Two Digital Words–Squaring Addition and Subtraction with Analog Output Magnitude Comparison of Two Digital Words Digital Quotient of Two Analog Variables Arithmetic Operations with Words from Different Logic Families



GRAPHICS AND DISPLAYS

Polar to Rectangular Conversion CRT Character Generation Chart Recorder Driver CRT Display Driver

DATA TRANSMISSION

Modem Transmitter Differential Line Driver Party Line Multiplexing of Analog Signals Multi-level 2-Wire Data Transmission Secure Communications (Constant Power Dissipation)

CONTROL SYSTEMS

Reference Level Generator for Setpoint Controllers Positive Peak Detector Negative Peak Detector Disc Drive Head Positioner Microfilm Head Positioner

AUDIO SYSTEMS

Digital AVC and Reverberation Music Distribution Organ Tone Generator Audio Tracking A/D

CONCLUSION

High voltage compliance complementary current outputs, universal logic inputs and multiplying capability make the Precision Monolithics DAC-08 the most versatile monolithic high speed DAC available today.



NUMERICAL INDEX	1
ORDERING INFORMATION	2
O.A. PROGRAM	3
SELECTION GUIDES	4
INDUSTRY CROSS REFERENCE	5
OPERATIONAL AMPLIFIERS	6
COMPARATORS	7
MATCHED TRANSISTORS	8
VOLTAGE REFERENCES	9
D/A CONVERTERS – LINEAR	10
D/A CONVERTERS – COMPANDING	11
A/D CONVERTERS	12
DEFINITIONS	13
MONOLITHIC CHIPS	14
APPLICATION NOTES	15
PACKAGE INFORMATION	16



AVAILABLE PACKAGES

PACKAGE

н

J.

K

M

Ň

Y Q

х

W

DESCRIPTION

6 Pin TO-78 8 Pin TO-99 10 Pin TO-100

10 Pin Hermetic Flatpack14 Pin Hermetic Flatpack24 Pin Hermetic Flatpack

14 Pin Hermetic Dip16 Pin Hermetic Dip18 Pin Hermetic Dip40 Pin Hermetic Dip

生活。



16-1



16-2




16-4

NUMERICAL INDEX	1
ORDERING INFORMATION	2
Q.A. PROGRAM	3
	4
INDUSTRY CROSS REFERENCE	5
OPERATIONAL AMPLIFIERS	6
COMPARATORS	7
MATCHED TRANSISTORS	8
VOLTAGE REFERENCES	9
D/A CONVERTERS – LINEAR	10
D/A CONVERTERS – COMPANDING	11
A/D CONVERTERS	12
DEFINITIONS	13
MONOLITHIC CHIPS	14
APPLICATION NOTES	15
	16
NOTES	17



Contation and a straight and an





PMI REGIONAL OFFICES

EAST

3375 Park Ave. Wantagh NY 11793 (516) 785-3331

CENTRAL

605 E. Algonquin Rd – Suite 250G Arlington Heights IL 60005 (312) 437-6697

WEST

1200 Quail Street — Suite 215 Newport Beach, CA 92660 (714) 752-1760

NORTH AMERICAN REPRESENTATIVES

ARGUS SALES

1050 E. Southern – Suite C5 P.O. Box 26819 Tempe AZ 85282 (602) 967-8709 TWX 910-950-1940

A BLUMENBERG ASSOC.

P.O. Box 8936 Detroit MI 48237 (313) 557-1934 TWX 810-224-4852

A BLUMENBERG ASSOC. 2910 Willa Drive St. Joseph MI 49085 (616) 983-0481

W A BROWN COMPONENTS 1314 Buford St. NW Huntsville AL 35801

(205) 539-4411 TWX 810-850-0140 (Orlando)

W A BROWN COMPONENTS 3083F Colonial Way Chamblee GA 30341 (404) 455-0405

W A BROWN COMPONENTS

P.O. Box 19407 201 Loft Lane Raleigh NC 27609 (919) 781-9426

COM-SALE 235 Bear Hill Road Waltham MA 02154 (617) 890-0011

COM-SALE

633 Williams Wallingford CT 06492 (203) 269-7964

COMSTRAND INC. 6279 University Ave. NE Minneapolis MN 55432 (612) 571-0000 TWX 910-576-0924

COMSTRAND INC.

4213 Dalewood Ave SE Cedar Rapids IA 52403 (319) 363-7495 TWX 910-576-0924

NORTH AMERICAN REPRESENTATIVES (CONT'D)

DYNE-A-MARK

1001 NW 62nd Street Suite 107 Ft. Lauderdale FL 33309 (305) 771-6501 (305) 944-5031 (Miami) TWX 510-956-9872

DYNE-A-MARK

405 S. Aurora Ave. P.O. Box 6117 Clearwater FL 33518 (813) 441-4702 TWX 810-866-0438

IHRIG ASSOC INC.

6410 Woodwind Drive Indianapolis IN 46217 (317) 783-7630

J-SQUARE MARKETING INC.

11 Montgomery Place P.O. Box 103 Jericho NY 11753 (516) 433-5330

ONTEC ASSOC.

474 Thurston Road Rochester NY 14619 (716) 464-8636 or 464-0122 TWX-510-253-3841

OELER & MENELAIDES INC.

777 S. Central Expressway Suite 2C Richardson TX 75080 (214) 234-6334 TWX 910-867-4745

OELER & MENELAIDES INC.

6065 Hillcroft – Ste 502 (77036) P.O. Box 35428 Houston TX 77035 (713) 772-0730

SJI

626 Alaska Street Seattle WA 98108 (206) 624-9020 TWX 910-444-2212

SJI

Mike Jewett P.O. Box 14548 Portland OR 97214 (503) 224-0344

DEL STEFFEN & ASSOC.

653 Alpha Drive – Suite 33 Cleveland OH 44143 (216) 461-8333 TWX 810-427-9272

DEL STEFFEN & ASSOC. 1201 E. David Road Davton OH 45429

(513) 293-3145

DEL STEFFEN & ASSOC. 111 Sherwood Drive Lexington OH 44904

(419) 884-2313

STEMLER ASSOC INC.

6707 Whitestone Road Baltimore MD 21207 (301) 944-8262 TWX 710-862-9166

STEMLER ASSOC INC. 206 N. Washington Street

206 N. Washington Stree Alexandria VA 22314 (703) 548-7818

STEMLER ASSOC INC. P.O. Box 287 Cherry Hill NJ 08002 (609) 966-4070

STEMLER ASSOC INC. P.O. Box 204 Blue Bell PA 19422 (215) 644-3477

SUMER INC.

5050 Newport Drive Rolling Meadows IL 60008 (312) 394-4900 TWX 910-687-0764

SUMER INC. 11430 W. Bluemound Road Milwaukee WI 53226 (414) 259-9060

TECHNICAL REPRESENTATIVES INC. 300 Brooks Drive Suite 108 Hazelwood MO 63042

TWX 910-762-0618 TECHNICAL REPRESENTATIVES INC. 801 Clairborne

Olathe KS 66061 (913) 782-1177 TWX 910-749-6412

(314) 731-5200

THORSON COMPANY

2201 San Pedro Drive NE Bldg 2, Suite 107 Albuquerque NM 87110 (505) 265-5655 TWX 910-989-1174

THORSON COMPANY 5290 Yale Circle Denver CO 80222 (303) 759-0809

TWX 910-931-0429

THRESUM ASSOC. 1901 Old Middlefield Way – Ste 16 Mt. View CA 94040 (415) 965-9180 TWX 910-379-6617

RFO LIMITED P.O. Box 262 Port Credit Postal Station Mississauga, Ontario, CANADA L5G 4L8 (416) 626-1445

RFQ LIMITED P.O. Box 213 Dollard Des Oreaux Quebec, CANADA (514) 626-8324

INTERNATIONAL REPRESENTATIVES

EUROPEAN HEADQUARTERS: BOURNS AG, BAARERSTRASSE 8 ZUG, SWITZERLAND, PHONE 042-23-22-42 **TELEX 78 722**

AUSTRIA

Ing. Otto Folger Graf Starhemberggasse 45 Vienna Phone 0222 - 656 23 64 **TELEX 76588**

BELGIUM

Bourns (Belgium) N.V. I.R.C., Rogierplein 13 Brussels Phone 02 - 218 2005 **TELEX 23217**

DENMARK

E. Friis-Mikkelsen A/S Krogshojvej 51 Bagsvaerd-Copenhagen Phone 01 - 98 63 33 **TELEX 22350**

FINLAND

Oy Chester Ab Kupulantie 1# Helsinki 51 Phone 90 - 735 774 **TELEX 122217**

FRANCE

Ohmic S.A. 21-23, Rue Des Ardennes Paris Phone 01 - 203 9633 **TELEX 230008**

GERMANY

Bourns GmbH Eberhardstrasse 63 Stuttgart 1 Phone 0711 - 24 29 36 **TELEX 721556**

GREECE

M.N. Kourakos 29-33, Tsimiski Street Athens 706 Phone 638 - 747 637

JAPAN

Toyo Trading Co., Ltd. P.O. Box 5014 International Tokyo, Japan Phone 279-0771 Telex 222-2973

IRAN

Berkeh Company Ltd. 20. Salm Street Roosevelt Avenue Teheran Phone 831 564 **TELEX 212956**

ISRAEL Rapac Electronics Ltd. 15, Karl Herbst Street Tel Aviv Phone 023 - 477115 **TELEX 33528**

ITALY Technic S.R.L. Piazza Firence 19 Milan Phone 02 - 32 56 88

NETHERLANDS

Bourns (Nederland) B.V. Goudriaankade 1 The Hague Phone 070 - 88 93 18 **TELEX 32023**

NORWAY

A/S Kjell Bakke Nygt 48 Strommen Phone 02 - 71 18 72 **TELEX 19407**

PORTUGAL

Telectra S.A.R.L. Rua Rodrigo Da Fonseca, 103 Lisbon 1 Phone 119 - 68 60 72 **TELEX 1598**

SOUTH AFRICA

Associated Electronics (Pty) Ltd. P.O. Box 31094 Braamfontein - Johannesburg Phone 724 5395 **TELEX 438432**

SOUTH AMERICA

Mountain View, CA 94043

Phone (415) 967-8818

1950 Colony St.

Intectra

INDIA

Fegu, Inc. 260 Sheridan Ave. Palo Alto, CA 94306 Phone (415) 493-1788

SPAIN

Hispano Electronica S.A. Comandante Zorita 8 Madrid 20 Phone 01 - 233 1601 **TELEX 22404**

SWEDEN

Ab Elektroutensilier Akers Runo Phone 0764 20 110 **TELEX 10912**

SWITZERLAND

Bourns (Schweiz) Ag Baarerstrasse 8 Zua Phone 042 - 23 22 42 **TELEX 78722**

TURKEY

Nuekleer Elektronik Ltd. Fevzi Cakmak, Sokak 33/3 Yenisehir, Ankara Phone 18 72 70 **TELEX 42 229**

UNITED KINGDOM

Bourns (Trimpot) Ltd. Hodford House 17/27 High Street Hounslow, Middlesex Phone 01 - 572 6531 **TELEX 264485**

YUGOSLAVIA

Unitrade-Podravka Marinkoviceva 1 Zagreb Phone 041 - 44 80 55 **TELEX 21169**

EASTERN EUROPE

Eltrans Nordbahnstrasse 44/15 Vienna Phone 0222 - 24 71 37 **TELEX 75011**

AUSTRALIA

Cema 21 Chandos St. P.O. Box 578 Crows Nest, NSW 2065 Australia Telex 22846 Phone 439-4655





Precision Monolithics Incorporated 1500 Space Park Drive, Santa Clara, CA 95050 (408) 246-9222. TWX 910-338-0528.