RF/Wireless Communications

DATA HANDBOOK

Philips Semiconductors



PHILIPS

QUALITY ASSURED

Our quality system focuses on the continuing high quality of our components and the best possible service for our customers. We have a three-sided quality strategy: we apply a system of total quality control and assurance; we operate customer-oriented dynamic improvement programmes; and we promote a partnering relationship with our customers and suppliers.

PRODUCT SAFETY

In striving for state-of-the-art perfection, we continuously improve components and processes with respect to environmental demands. Our components offer no hazard to the environment in normal use when operated or stored within the limits specified in the data sheet.

Some components unavoidably contain substances that, if exposed by accident or misuse, are potentially hazardous to health. Users of these components are informed of the danger by warning notices in the data sheets supporting the components. Where necessary the warning notices also indicate safety precautions to be taken and disposal instructions to be followed. Obviously users of these components, in general the set-making industry, assume responsibility towards the consumer with respect to safety matters and environmental demands.

All used or obsolete components should be disposed of according to the regulations applying at the disposal location. Depending on the location, electronic components are considered to be 'chemical', 'special' or sometimes 'industrial' waste. Disposal as domestic waste is usually not permitted.

RF/Wireless Communications

	CONTI	
		page
	Preface	3
Section 1	General Information	5
Section 2	Amplifiers	21
Section 3	Compandors	193
Section 4	IF systems	259
Section 5	Front-End Systems/RF Amplifiers/Mixers	525
Section 6	Baseband Processors: Audio and Data	627
Section 7	Frequency Synthesizers, Pagers and Data Receivers	548
Section 8	Transmitters	1095
Section 9	Package Outlines	1123
Section 10	Sales Offices, Representatives and Distributors	1153
Appendix A	Data handbook system	1156

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and North American Philips Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors and Philips Electronics North America Corporation registers eligible circuits under the Semiconductor Chip Protection Act

© Copyright Philips Electronics North America Corporation 1994

RF/Wireless Communications

Preface

Thank you for your interest in Radio Frequency (RF)/Wireless products from Philips Semiconductors. As a leading supplier to the RF/Wireless market, we offer a wide range of discrete and semiconductor RF/Wireless components.

This RF/Wireless Communications handbook includes information on current RF/Wireless integrated circuits from Philips Semiconductors. The products are used in a wide range of RF/Wireless transmitter and receiver electronics. These applications include: Cellular radio, wireless cordless telephones, high performance receivers, two-way communications and LANs.

Selected products from this handbook can be used to build a complete cellular radio. The system diagrams located in the Cellular Section can help you determine which products are best suited for your application.

Philips Semiconductors also offers discrete RF/Wireless components through the Discrete Semiconductor Group. For information on this product line, please contact Philips Semiconductors–DSG at 401/762–3800.



RF/Wireless Communications

Section 1 General Information

INDEX

RF/Wireless Communications Handbook Functional Index	٠
Alphanumeric Product List	11
Ordering Information	1:
Product Status	1:
System Standard Selector Guide	1
RF Amplifier Selector Guide	1
Compandor Selector Guide	1
FM/IF Systems Selector Guide	1
Front-End Selector Guide	1
Baseband Processor Selector Guide	1
Frequency Synthesizer Selector Guide	2



RF/Wireless Communications Handbook Functional Index

Section 1 General I	nformation	5
	nunications Handbook Functional Index	7
	duct List	10
•	on	12
•		13
	Selector Guide	14
	ctor Guide	15
	tor Guide	16
	elector Guide	17
		18
	r Guide	19
	sor Selector Guide	
Frequency Synthe	sizer Selector Guide	20
Section 2 Amplifier	s	21
	RF Amplifier Selector Guide	22
NE/SA5200	RF dual gain-stage	23
NE/SA5204A	Wide-band high-frequency amplifier	35
NE/SA/SE5205A	Wide-band high-frequency amplifier	44
NE/SA5209	Wideband variable gain amplifier	54
NE/SA5219	Wideband variable gain amplifier	69
NE/SA5234	Matched quad high-performance low-voltage operational amplifier	82
AN1651	Using the NE/SA5234 amplifier	86
NE/SE5539	High frequency operational amplifier	100
NE5592	Video amplifier	108
NE592	Video amplifier	113
TDA1010A	6W audio amplifier with preamplifier	121
TDA1011A	2 to 6W audio power amplifier with preamplifier	139
TDA1013B	4W amplifier with DC volume control	147
TDA1015	1 to 4W audio amplifier with preamplifier	155
TDA7052	1 Watt low voltage audio power amplifier	165
TDA7052A/AT	1-Watt low voltage audio power amp with DC volume control	170
TDA7052A/AI	3-Watt mono BTL audio output amplifier	177
TDA7030A TDA8781T	True logarithmic amplifier	183
IDAOTOTI	nde logantimile ampinier	100
Section 3 Compand	dors	193
	Compandor Selector Guide	194
NE570/571/SA57	1 Compandor	195
AN174	Applications for compandors NE570/571/SA571	202
AN176	Compandor cookbook	211
NE/SA572	Programmable analog compandor	217
AN175	Automatic level control using the NE572	225
NE/SA575	Low voltage compandor	226
NE/SA576	Low power compandor	236
NE/SA577	Unity gain level programmable low power compandor	239
NE/SA578	Unity gain level programmable low power compandor	243
AN11700	Companding with the NEETZ and NEETO	247

January 1994 7

RF/Wireless Communications Handbook

Functional Index

Sec	tion 4 IF System	s	259
		FM/IF Systems Selector Guide	260
	MC3361	Low-power FM IF	261
	NE/SA604A	High performance low power FM IF system	264
	NE/SA614A	Low power FM IF system	274
	AN1991	Audio decibel level detector with meter driver	284
	AN1993	High sensitivity applications of low-power RF/IF integrated circuits	286
	NE/SA605	High performance low power mixer FM IF system	298
	NE/SA615	High performance low power mixer FM IF system	306
	AN1994	Reviewing key areas when designing with the NE605	314
	AN1995	Evaluating the NE605 SO and SSOP demo-board	334
	AN1996	Demodulating at 10.7MHz IF with the NE/SA605/625	344
	SA606	Low-voltage high performance mixer FM IF system	355
	SA616	Low-voltage high performance mixer FM IF system	371
	SA607	Low voltage high performance mixer FM IF system	387
	SA617	Low-voltage high performance mixer FM IF system	402
	SA608	Low voltage high performance mixer FM IF system	416
	NE/SA624	High performance low power FM IF system with high-speed RSSI	430
	NE/SA625	High performance low power mixer FM IF system with high-speed RSSI	442
	SA626	Low voltage high performance mixer FM IF system with high-speed RSSI	455
	NE/SA627	High performance low power mixer FM IF system with high-speed RSSI	467
	SA636	Low voltage high performance mixer FM IF system with high-speed RSSI	477
	SA637	Low-voltage digital IF receiver	481
	SA676	Low-voltage mixer FM IF system	492
	TDA1576T	FM/IF amplifier/demodulator circuit	501
	TDA7000	Single-chip FM radio circuit	509
	TDA7021T	Single-chip FM radio circuit	516
Sec	tion 5 Front-End	I systems/RF amplifiers/Mixers	525
		Front-End Selector Guide	526
	MC1496/MC1596	Balanced modulator/demodulator	527
	AN189	Balanced modulator/demodulator applications using the MC1496/1596	531
	NE/SA600	1GHz LNA and mixer	536
	SA601	Low voltage LNA and mixer - 1GHz	552
	NE/SA602A	Double-balanced mixer and oscillator	557
	NE/SA612A	Double-balanced mixer and oscillator	565
	AN1981	New low-power single sideband circuits	572
	AN1982	Applying the oscillator of the NE602 in low-power mixer applications	580
	SA620	Low voltage LNA, mixer and VCO — 1GHz	583
	TDA1574	FM front-end IC	594
	TDA1574T	Integrated FM tuner for radio receivers	602
	TDA5030A	TV VHF mixer/oscillator UHF preamplifier	611
	UAA2072M	Image reject GSM front-end	617
	UAA2072IVI	illiage reject GSM ilont-end	017
800	tion 6 Decembers	I Draggagaya Audia and Data	
Sec	tion o baseband	I Processors:Audio and Data	627
	NE 10 4 5750	Baseband Processor Selector Guide	628
	NE/SA5750	Audio processor - companding and amplifier section	629
	NE/SA5751	Audio processor - filter and control section	636
	AN1741	Using the NE5750 and NE5751 for audio processing	646
	SA5752	Audio processor – companding, VOX and amplifier section	666
	SA5753	Audio processor – filter and control section	676
	AN1742	Using the SA5752 and SA5753 for low voltage designs	687
	PCA5075	Power amplifier controller for GSM systems	702
	PCD5032	ADPCM codec for digital cordless telephone	715
	PCD5040	DECT burst mode controller	737
	PCD5071	GSM baseband interface	755
		2 GSM baseband processors for digital mobile cellular radio	768
	TEA6320	Sound fader control circuit	782
	UMA1000LT	Data processor for cellular radio (DPROC)	812

RF/Wireless Communications Handbook

Functional Index

Section 7 Frequen	cy Synthesizers, Pagers, and Data Receivers	548
-	Frequency Synthesizer Selector Guide	846
SA701	Divide by: 128/129-64/65 dual modulus low power ECL prescaler	847
SA702	Divide by: 64/65/72 triple modulus low power ECL prescaler	854
SA703	Divide by: 128/129/144 triple modulus low power ECL prescaler	861
SA7025	Low-voltage 1 GHz fractional-N synthesizer	868
SA8025	Low-voltage 2GHz fractional-N synthesizer	882
PCF5001T	POCSAG paging decoder with EEPROM storage	895
TDD1742T	CMOS frequency synthesizer	897
TSA6057/T	Radio tuning PLL frequency synthesizer	919
TSA5511	1.3GHz bi-directional I ² C bus controlled synthesizer	928
UAA2080T	Advanced pager receiver	939
UMA1005T	Dual low-power frequency synthesizer	955
UMA1014T	Frequency synthesizer for cellular radio communication	976
SCO/AN91004	Application report for the UMA1014T frequency synthesizer	990
UMA1015M	Low-power dual frequency synthesizer for radio communications	1018
UMA1016xT	Frequency synthesizer for radio communication equipment	1029
JCS/ML 92150	Application note: UMA1016XT frequency synthesizer	1041
UMA1017M	Low-voltage frequency synthesizer for radiotelephones	1064
UMA1018M	Low-voltage dual frequency synthesizer for radio telephones	1071
UMA1020M	Low-voltage dual frequency synthesizer for radio telephones	
Section 8 Transmi	tters	1005
NE/SA630	Single pole double throw (SPDT) switch	
SA900	I/Q transmit modulator	
Criboo	was a another modulator	1107
Section 9 Package	Outlines	1123
Section 10 Sales 0	Offices, Representatives and Distributors	1153
Appendix A: Data	handbook system	1156

9

RF Communications Handbook Alphanumeric Product List

MC1496/MC1596	Balanced modulator/demodulator	527
MC3361	Low-power FM IF	261
NE5592	Video amplifier	108
NE570/571/SA571	Compandor	195
NE592	Video amplifier	113
NE/SA5200	RF dual gain-stage	23
NE/SA5204A	Wide-band high-frequency amplifier	35
NE/SA/SE5205A	Wide-band high-frequency amplifier	44
NE/SA5209	Wideband variable gain amplifier	54
NE/SA5219	Wideband variable gain amplifier	69
NE/SA5234	Matched quad high-performance low-voltage operational amplifier	82
NE/SA572	Programmable analog compandor	217
NE/SA575	Low voltage compandor	226
NE/SA5750	Audio processor - companding and amplifier section	629
NE/SA5751	Audio processor - filter and control section	636
NE/SA576	Low power compandor	236
NE/SA577	Unity gain level programmable low power compandor	239
NE/SA578	Unity gain level programmable low power compandor	243
NE/SA600	1GHz LNA and mixer	536
NE/SA602A	Double-balanced mixer and oscillator	557
NE/SA604A	High performance low power FM IF system	264
NE/SA605	High performance low power mixer FM IF system	298
NE/SA612A	Double-balanced mixer and oscillator	565
NE/SA614A	Low power FM IF system	274
NE/SA615	High performance low power mixer FM IF system	306
NE/SA624	High performance low power FM IF system with high-speed RSSI	430
NE/SA625	High performance low power mixer FM IF system with high-speed RSSI	442
NE/SA627	High performance low power mixer FM IF system with high-speed RSSI	467
NE/SA630	Single pole double throw (SPDT) switch	1097
NE/SE5539	High frequency operational amplifier	100
SA5752	Audio processor – companding, VOX and amplifier section	666
SA5753	Audio processor – compartant, vox and amplifier section	676
SA601	Low voltage LNA and mixer - 1GHz	552
SA606	Low-voltage high performance mixer FM IF system	355
SA607		387
SA608	Low voltage high performance mixer FM IF system	416
SA616	Low voltage high performance mixer FM IF system	371
SA617	Low-voltage high performance mixer FM IF system	402
SA620		583
SA626	Low voltage LNA, mixer and VCO — 1GHz	455
SA636	Low voltage high performance mixer FM IF system with high-speed RSSI	
SA637		477 481
SA676	Low-voltage digital IF receiver	
	Low-voltage mixer FM IF system	492
SA900	I/Q transmit modulator	1107
SA701	Divide by: 128/129-64/65 dual modulus low power ECL prescaler	847
SA702	Divide by: 64/65/72 triple modulus low power ECL prescaler	854
SA7025	Low-voltage 1GHz fractional-N synthesizer	868
SA703	Divide by: 128/129/144 triple modulus low power ECL prescaler	861


Alphanumeric product list

SA8025	Low-voltage 2GHz fractional-N synthesizer	882
PCA5075	Power amplifier controller for GSM systems	702
PCD5032	ADPCM codec for digital cordless telephone	715
PCD5040	DECT burst mode controller	737
PCD5071	GSM baseband interface	755
PCF5001T	POCSAG paging decoder with EEPROM storage	895
PCF5081/PCF5082	GSM baseband processors for digital mobile cellular radio	768
TDA1010A	6W audio amplifier with preamplifier	121
TDA1011A	2 to 6W audio power amplifier with preamplifier	139
TDA1013B	4W amplifier with DC volume control	147
TDA1015	1 to 4W audio amplifier with preamplifier	155
TDA1574	FM front-end IC	594
TDA1574T	Integrated FM tuner for radio receivers	602
TDA1576T	FM/IF amplifier/demodulator circuit	501
TDA5030A	TV VHF mixer/oscillator UHF preamplifier	611
TDA7000	Single-chip FM radio circuit	509
TDA7021T	Single-chip FM radio circuit	516
TDA7052	1 Watt low voltage audio power amplifier	165
TDA7052A/AT	1-Watt low voltage audio power amp with DC volume control	170
TDA7056A	3-Watt mono BTL audio output amplifier	177
TDA8781T	True logarithmic amplifier	183
TDD1742T	CMOS frequency synthesizer	897
TEA6320	Sound fader control circuit	782
TSA5511	1.3GHz bi-directional I ² C bus controlled synthesizer	928
TSA6057/T	Radio tuning PLL frequency synthesizer	919
UAA2072M	Image reject GSM front-end	617
UAA2080T	Advanced pager receiver	939
UMA1000LT	Data processor for cellular radio (DPROC)	812
UMA1005T	Dual low-power frequency synthesizer	955
UMA1014T	Frequency synthesizer for cellular radio communication	976
UMA1015M	Low-power dual frequency synthesizer for radio communications	1018
UMA1016xT	Frequency synthesizer for radio communication equipment	1029
UMA1017M	Low-voltage frequency synthesizer for radiotelephones	1064
UMA1018M	Low-voltage dual frequency synthesizer for radio telephones	1071
UMA1020M	Low-voltage dual frequency synthesizer for radio telephones	1083


January 1994 11

Ordering Information

LINEAR PRODUCTS PART NUMBERING SYSTEM



PHILIPS PRODUCTS PART NUMBERING SYSTEM PREFIXES HE, PC, PN, SA, TD, TE, TS, UM



Product Status

DEFINITIONS Data Sheet Identification **Product Status** Definition This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner Objective Specification Formative or in Design without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Signetics reserves the right Preliminary Specification Preproduction Product to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Product Specification **Full Production**

System Standard — Product Selector Guide

Recommended part-type / system solution
 X Alternate solution

		ODUCTO			-		450		Altern	_	uuon		
 	PR	ODUCTS					ARG	<u>EIS</u>	YSTE	MS			
				Cellular			Cordless				Wi	reless	Data
Function	Туре	Description	(N)AMPS /(E)TACS	IS-54/ TDMA	GSM	СТО	CT1	SS	DECT	PHP	ss		PAGERS
RF Amplifiers	SA5200	Gain block – 1GHz	Х	· X	X		X	X			X	Х	
RF Front-End	SA600	LNA/Mixer – 1GHz	X	X	X			X		<u> </u>	X		
	SA601	LNA/Mixer – 1GHz	•	•	X		•	1	1 1			•	
	SA620	LNA/Mixer/VCO – 1GHz			X			Х	39.1	1	X		
	UAA2072M	Image reject – 1GHz			•		L	İ					
	SA630	RF switch – 1GHz	X										
	UAA2080T	Single chip low-voltage receiver						<u> </u>					•
Synthesizers\	UMA1014T	Synthesizer – BIP – 1GHz	X				X					- X	
Prescalers	UMA1016T	Synthesizer – BIP – 1GHz						X			Х	<u> </u>	
	UMA1005T	Synthesizer – CMOS		X	X			<u> </u>					
	UMA1018M	Low-voltage, low noise – 1GHz			•						. X		
	UMA1020M	Low-voltage, low noise – 2.4GHz							•	X			
	UMA1017M	Low-voltage, single loop – 1GHz			Х			X			X		
	UMA1015M	Low-voltage, dual – 1GHz	•				•					•	
	SA7025	Low-voltage, Fractional-N – 1GHz		•	. х								
	SA8025	Low-voltage, Fractional-N – 2GHz							Х	•			
Mixer / IF /	SA605	High performance / wideband	X		X				X	X	X		
Demod	SA606/7/8	Low power	•			X	•					•	
	SA624/25/27	High performance/Wide BW/fast RSSI									•		
	SA626	Low-voltage/Wide BW/fast RSSI								•			
	SA636	SA626 with Wideband data			1				•				
	SA637	SA626 with Digital IF		•	-								
Transmitter	SA900	I/Q transmitter/Modulator		•									
Audio	SA5752	Audio processor system – 3V	•									•	
Processing	SA5753	Audio processor system – 3V	•									•	
	NE577 Fam.	Compandor	Х										
Data	UMF1000T	Data processor	•										
Processing	UMA1000LT	Data processor – 3V										•	
	PCD5032	ADPCM – codec				-							
	PCD5040/41	Burst Mode controller											
	PCF5081/82	Digital signal processor			•							•	
	PCD5071	Baseband interface			•							•	
	PCF5001T	POCSAG – decoder		. 7		l							•
Control	89CE558	Microcontroller with flash memory										•	
	P90CL301	Low-voltage 16-bit microcontroller			•				Х				
	P80CL51	Low-voltage 8-bit microcontroller				Х	X						X
	TDA8005	Smart card interface			•								
(IC20)	P83CL580	xxx	•									-	
(IC20)	P83CL781/2	xxx				Х	Х						Х
(IC20)	P83CL410	xxx											X
Misc.	TDA8781	Log amplifier			•								
	PCA5075*	RF PA controller			•			/					

=

RF AMPLIFIER FAMILY OVERVIEW

	NE5200	NE5204	NE5205	NE5209	NE5219	
V _{cc}	4 – 9V	5 – 8V	5 – 8V	4.5 – 7.0V	4.5 – 7.0V	
Icc	8mA / 95 μA	24mA	24mA	43mA	43mA	
Bandwidth (3dB)	1.2GHz	550MHz	550MHz	850MHz	700MHz	
Noise Figure	3.6dB	6.0dB 50 Ω 4.8dB 75 Ω	6.0dB 50 Ω 4.8dB 75 Ω	9.3dB	9.3dB	
1dB Compression (output)	-6dBm	+4dBm	+4dBm	–3dBm	-3dBm	
3rd Order Intercept (output)	+4dBm	+17dBm	+17dBm	+13dBm	+13dBm	
Input Impedance	50 Ω	50 Ω	50 Ω	1.2kΩ	1.2k Ω	
Output Impedance	50 Ω	50 Ω	50 Ω	60Ω	60 Ω	
Gain (per amplifier)	7.5dB/–13dB	19dB	19dB	25dB*	25dB*	
Package	SO8	DIP8 SO8	DIP8 SO8	DIP16 SO16	DIP16 SO16	
Features	+Dual Gain Stage +Enable Pin +Good Noise Figure +Low current consumption	+Low-cost amp +Simple Implementation	+Low-cost amp +Simple Implementation	+Variable gain and attenuation +Excellent Linearity	+Variable gain and attentuation +Excellent Linearity	

^{*}Single in / Differential out

COMPANDOR FAMILY OVERVIEW

		<u> </u>		Т	T		<u> </u>
	NE570	NE571	NE572	NE575	NE576	NE577	NE578
V _{cc}	6–24V	6–18V	6–22V	3–7V	2-7V	2–7V	2–7V
I _{cc}	3.2mA	3.2mA	6mA	3-5.5mA*	1–3mA*	1–2mA*	1–2mA*
Number of Pins	16	16	16	20	14	14	16
Packages NE: 0 to + 70 C SA: -40 to +85 C N: Plastic DIP	NE570F NE570N NE570D	NE571F NE571N NE571D	NE572N NE572D	NE575N NE575D NE575DK	NE576N NE576D	NE577N NE577D	NE578N NE578D
D: Plastic SO F: CerDIP DJ: SSOP (Shrink Small Outline Package)	See 2000	SA571F SA571N SA571D	SA572F SA572N SA572D	SA575N SA575D SA575DK	SA576N SA576D	SA577N SA577D	SA578N SA578D
ALC	Both Channels	Both Channels	Both Channels	Right Channel	Right Channel	Right Channel	Right Channel
Reference Voltage	Fixed 1.8V	Fixed 1.8V	Fixed 2.5V	Vcc/2	Vcc/2	Vcc/2	Vcc/2
Unity Gain	775mVrms	775mVrms	100mVrms	100mVrms	100mVrms	10mV to 1V(rms)	10mV to 1V(rms)
Power Down	NO	NO	NO	NO	NO	NO	YES (170μΑ)
Key Features	Excellent Unity Gain Tracking Error Excellent THD	Excellent Unity Gain Tracking Error Excellent THD	- Independent Attack & Release Time - Good THD - Needs an Ext. Summing Op Amp	- 2 Uncommitted On-Chip Op Amps Available - Low Voltage	- Low Power - Low External Component Count	– Low Power – Programmable Unity Gain	- Low Power - Programmable Unity Gain - Power Down - Mute Function - Summing Capability (DTMF) - 600 Ω Drive Capability
Applications Cordless Phones Cellular Phones Wireless Mics	High Performance Audio Circuits	High Performance Audio Circuits	High Performance Audio Circuits	Consumer Audio Circuits	Battery Powered Systems	Battery Powered Systems	Battery Powered Systems
Modems Consumer Audio Two-way Communications	"Hi-Fi Commercial Quality"	"Hi-Fi Commercial Quality"	"Hi-Fi Studio Quality"	"Commercial Quality"	"Commercial Quality"	"Commercial Quality"	"Commercial Quality"

NOTE: NE5750/5751 are also Excellent Audio Processor Components for High Performance Cordless and Cellular Applications that Include the Companding Function *lcc varies with Vcc

FM IF SYSTEMS FAMILY OVERVIEW

		-			Input	IF	f RF	= 45MH	15MHz		45MHz			t Output Op Amps	Features
	V _{cc}	l _{cc}	Pin Count	Package	Freq. (Max.)	Freq. (Max.)	Sensitivity Input Pin	Mixer Gain	Input 3OI *	RSSI Range	Fast RSSI				
High Perfor	mance I	ow Powe	r FM	F Syste	m										
NE/SA604A	4.5–8V	3.3mA@6V	16	D, N	25MHz	25MHz	0.22μV	N/A	N/A	90dB	_	N/A	– High Sensitivity		
NE/SA614A	4.5–8V	3.3mA@6V	16	D, N	25MHz	25MHz	0.22μV	N/A	N/A	80dB	_	N/A	- High IF Frequency		
NE/SA624	4.5–8V	3.3mA@6V	16	D, N	25MHz	25MHz	0.22 μV	N/A	N/A	90dB	_	N/A			
High Perform	nance L	ow Powe	r Mixe	r FM IF	Systen	n									
NE/SA605	4.5–8V	5.7mA@6V	20	D, DK, N	500MHz	25MHz	0.22 μV	13dB	+4dBm	90dB	_	N/A	- High Sensitivity		
NE/SA615	4.5–8V	5.7mA@6V	20	D, DK, N	500MHz	25MHz	0.22 μV	13dB	+4dBm	80dB	_	N/A	- High Input/RF Freq		
High Perforn	nance L	ow Powe	r Mixe	r FM IF	System	with H	igh-Spee	d RSS	i	1)	NE/S/	\624 only i	ncludes FM IF)		
NE/SA624	4.5–8V	3.4mA@6V	16	D, N	25MHz	25MHz	0.22μV	N/A	+4dBm	90dB	1	N/A	- High Sensitivity		
NE/SA625	4.5-8V	5.8mA@6V	20	D, DK, N	500MHz	25MHz	0.22μV	13dB	+4dBm	90dB	· 🗸	N/A	- High Input/RF Freq - Fast RSSI		
NE/SA627	4.5–8V	5.8mA@6V	20	D, DK, N	500MHz	25MHz	0.22 μV	13dB	+4dBm	90dB	1	N/A	- Freq Check/Lim (-) (627)		
Low Voltage	High P	erforman	ce Mix	er FM IF	Syste	m									
SA606	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	–9dBm	90dB	_	Audio Op Amp RSSI Op Amp	– Low Power		
SA616	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	-9dBm	80dB	_	Audio Op Amp RSSI Op Amp	- Audio/RSSI Op Amp		
SA607	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	-9dBm	90dB	1.1	Audio Op Amp RSSI Buffered	- Low Power		
SA617	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	-9dBm	80dB	_	Audio Op Amp RSSI Buffered	- Audio Op Amp (607/617)		
SA608	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	-9dBm	90dB	_	Audio Buffered RSSI Op Amp	 Freq Check Function RSSI Op Amp (608) 		
Low Voltage	High Pe	erformanc	e Mix	er FM IF	Syster	n with I	ligh-Spec	d RS	SI				· · · · · · · · · · · · · · · · · · ·		
SA626	2.7–5.5V	6.5mA@3V	20	D, DK	500MHz	25MHz	0.54μV	14dB	-11dBm	90dB	•	Audio Buffered RSSI Op Amp	Low PowerFast RSSIAudio/RSSI Op AmpPower Down Mode		

*Note – 50Ω Source ** Measured at 240MHz

NE: 0 to +70°C

D: Small Outline-16, Small Outline Large -20 DK: SSOP-20 N: Dual In-Line Plastic

SA: -40 to +85° C

$\frac{\text{INTEGRATED FRONT-END SYSTEMS}}{f_{RF} = 900\text{MHz}}$

$\frac{\text{MIXER SYSTEMS}}{f_{RF} = 45\text{MHz}}$

	NE/SA600	SA601	SA620	NE/SA602A	NE/SA612A
Description	LNA + Mixer	LNA + Mixer	LNA + Mixer + VCO	Mixer + Osc	Mixer + Osc
Vcc	4.5 – 5.5V	2.7 – 5.5V	2.7 – 5.5V	4.5 – 8.0V	4.5 – 8.0V
I _{cc}	13mA / 4.2mA*	7.4mA	10.4mA / 7.2mA*	2.4mA	2.4mA
Bandwidth	LNA: 900MHz Mixer: 1GHz	LNA: 900MHz Mixer: 1GHz	LNA: 900MHz Mixer: 1GHz	500MHz	500MHz
Noise Figure	LNA: 2.2dB Mxr: 14dB	LNA: 1.6dB Mxr: 10dB	LNA: 1.6dB Mxr: 9dB	5.0dB	5.0dB
1dB Compression (output)	LNA: -20dBm Mxr: -4dBm	LNA: -16dBm Mxr: -13dBm	LNA: -16dBm Mxr: -13dBm	-10dBm	-10dBm
3rd Order Intercept (output)	LNA: -10/+26dBm* Mxr: +6dBm	LNA: -3dBm Mxr: 0dBm	LNA: -3/+25dBm* Mxr: -6dBm	-13dBm	-13dBm
Input Impedance	LNA: 50 Ω Mxr: 50 Ω	LNA: 50 Ω Mxr: 50 Ω	LNA: 50 Ω Mxr: 50 Ω	1.5kΩ	1.5kΩ
Output Impedance	50 Ω High	50 Ω High	50 Ω High	1.5kΩ	1.5kΩ
Power Gain	LNA: 16/-7.5dB* Mxr: -2.6dB	LNA: 11.5 Mxr: 7dB	LNA: 11.5/-7dB* Mxr: +3dB	17dB	17dB
Package	SO14	SSOP20	SSOP20	DIP8 SO8	DIP8 SO8
Features	+LNA Overload Mode +Excellent Noise Figure	+Low voltage +Excellent Noise Figure	+Low voltage +Excellent Noise Figure +Internal VCO +LNA Overload Mode	+Excellent Noise Figure +High Gain	+Excellent Noise Figure +High Gain

*Amplifier: Enabled/Disabled

18

NE: 0 to +70 °C SA: -40 to +85 °C

Baseband Processor Selector Guide

Baseband Processors

	PART TYPE	APPLICATION	V _{DD}	I _{DD}	PACKAGE
PCD5032	ADPCM Codec	DECT	2.7 - 6.0 2.7 - 6.0	7mA Typ. Active 20μA Typ. Stdby	28-Pin SO28 44-Pin QFP
PCD5040	BMC (Burst Mode Controller)	DECT	2.7 - 6.0	15mA Typ. Active	64-Pin QFP
PCD5081	Signal Processor - Mobile	GSM	5.0		80-Pin QFP
PCD5082	Signal Processor – Base	GSM	5.0		160-Pin QFP
PCD5070	Baseband Interface	GSM	5.0	31mA Typ. Rx 7mA Typ. Tx	44-Pin QFP 44-Pin QFP
PCD5071	Baseband Interface	GSM	5.0	31mA Typ. Rx 7mA Typ. Tx	44-Pin QFP 44-Pin QFP
NE/SA5750	Audio Companding Amplifier	AMPS TACS	5.0	8.4mA Typ. 1.8mA Stdby	24-Pin DIP 28-Pin SOL
NE/SA5751	Audio Filter and Control	AMPS TACS	5.0	2.7mA Typ. 0.9mA Stdby	24-Pin DIP 28-Pin SOL
NE/SA5752	Audio Companding VOX and Amplifier	AMPS TACS	2.7	3.1mA Typ. 125μA Stdby	20-Pin SOL 20-Pin SSOP
NE/SA5753	Audio Filter and Control	AMPS TACS	2.7	2.7mA Typ. 600μA Stdby	20-Pin SOL 20-Pin SSOP
PCF5001	POCSAG Decoder	PAGERS	1.5 - 6.0	60µА Тур.	28-Pin Mini-Pack 32-Pin QFP

Frequency Synthesizer Selector Guide

	Vcc	lcc	Pins	Pkg	Max RF/Input Frequency	Channel Spacing	Fractional-N Didvider	Auxiliary Synthesizer	Applications
Fractiona	al-N Freq	uency S	Synth	esiz	ers				
SA7025	2.7 to 5.5V	7mA@3V	20	DK	1.1GHz (main) 90MHz (aux) 30MHz (aux)	10–5000kHz (main) 40–20,000kHz (aux) 10–5000kHz (aux)	V	V	NADC (IS-54), GSM digital cellular
SA8025	2.7 to 5.5V	12mA@3V	20	DK	2.0GHz (main) 90MHz (aux) 30MHz (aux)	10–5000kHz (main) 40–20,000kHz (aux) 10–5000kHz (aux)	V	V	PHP digital cordless, PDC digital cellular
UMA1005T	2.9 to 5.5V	5mA@3V	20	D, DK	30MHz (main) 90MHz (aux) 30MHz (aux)	10–5000kHz (main) 40–20,000kHz (aux) 10–5000kHz (aux)	V	V	NADC (IS-54), PDC, GSM digital cellular
Frequenc	y Synth	esizers		<u> </u>	<u> </u>			·	9
UMA1014T	4.5 to 5.5V	13mA@5V	16	D	1.1GHz	5–100kHz		·	AMPS/TACS cellular, Cordless
UMA1015M	2.7 to 5.5V	9.6mA@3V	20	DK	1.1GHz	8.5–375kHz	· .	V	CT1/CT1+ cordle AMPS/TACS NMT cellular
UMA1016xT	4.5 to 5.5V	10mA@5V	16	D	1.0GHz	100–1000kHz			Cordless, Spread Spectrun
UMA1017M	2.7 to 5.5V	8.5mA@3V	20	DK	1200MHz (main)	10-2000kHz (main)			GSM digital cellular, Spread Spectrun
UMA1018M	2.7 to 5.5V	8.5mA@3V	20	DK	1200MHz (main) 300MHz (aux)	10-2000kHz (main) 10-1000 (aux)		V :	GSM digital cellular
UMA1020M	2.7 to 5.5V	12mA@3V	20	DK	2400MHz (main) 300MHz (aux)	10-2000kHz (main) 10-2000kHz (aux)		1	DECT, digital cordless, DCS1800
Prescaler	'S								
	Vcc	lcc	Pins	Pkg	Max Input Frequency	Max Compare Frequency	Input Sensitivity	Divide Ratio	:
SA701	2.7 to 6V	4.5mA@3V	8	N, D	1.2GHz	65kHz/270kHz	-35dBm	128/129, 64/65	
SA702	2.7 to 6V	4.5mA@3V	8	N, D	1.1GHz	1000kHz	-35dBm	64/65/72	
SA703	2.7 to 6V	4.5mA@3V	8	N, D	1.1GHz	335kHz	-35dBm	128/129/144	-

RF/Wireless Communications

Section 2 Amplifiers

INDEX

	RF Amplifier Selector Guide	22
NE/SA5200	RF dual gain-stage	23
NE/SA5204A	Wide-band high-frequency amplifier	35
NE/SA/SE5205A	· ·	
	Wide-band high-frequency amplifier	44
NE/SA5209	Wideband variable gain amplifier	54
NE/SA5219	Wideband variable gain amplifier	69
NE/SA5234	Matched quad high-performance low-voltage operational amplifier	82
AN1651	Using the NE/SA5234 amplifier	86
NE/SE5539	High frequency operational amplifier	100
NE5592	Video amplifier	108
NE592	Video amplifier	113
TDA1010A	6W audio amplifier with preamplifier	121
TDA1011A	2 to 6W audio power amplifier with preamplifier	139
TDA1013B	4W amplifier with DC volume control	147
TDA1015	1 to 4W audio amplifier with preamplifier	155
TDA7052	1 Watt low voltage audio power amplifier	165
TDA7052A/AT	1-Watt low voltage audio power amp with DC volume control	170
TDA7056A	3-Watt mono BTL audio output amplifier	177
TDA8781T	True logarithmic amplifier	183

RF Communications

RF AMPLIFIER FAMILY OVERVIEW

	NE/SA5200	NE/SA5204A	NE/SA5205A	NE/SA5209	NE/SA5219
Description	Dual Gain Stage	Wideband Amp	Wideband Amp	Variable Gain Amp	Variable Gain Amp
V _{cc}	4 – 9V	5 – 8V	5 – 8V	4.5 – 7.0V	4.5 – 7.0V
Icc	8mA / 95 μA*	24mA	24mA	43mA	43mA
Bandwidth (3dB)	1.2GHz	350MHz	550MHz	850MHz	700MHz
Noise Figure	3.6dB	6.0dB 50 Ω 4.8dB 75 Ω	6.0dB 50 Ω 4.8dB 75 Ω	9.3dB	9.3dB
1dB Compression (output)	-6dBm	+4dBm	+4dBm	–3dBm	–3dBm
3rd Order Intercept (output)	+4dBm	+17dBm	+17dBm	+13dBm	+13dBm
Input Impedance	50 Ω	50 Ω	50 Ω	1.2kΩ	1.2k Ω
Output Impedance	50 Ω	50 Ω	50 Ω	60Ω	60 Ω
Gain (per amplifier)	7.5dB/-11dB*	19dB	19dB	25dB	25dB
Package	SO8	DIP8 SO8	DIP8 SO8	DIP16 SO16	DIP16 SO16
Features	+DC to 1.2GHz operation	+DC to 350MHz operation	+DC to 550MHz operation	+DC to 850MHz operation	+DC to 700MHz operation
	+Power-Down mode			+Gain control pin	+Gain control pin

*Amplifier: Enabled/Disabled

NE/SA5200

DESCRIPTION


The NE/SA5200 is a dual amplifier with DC to 1200MHz response. Low noise (NF = 3.6dB) makes this part ideal for RF front-ends, and a simple power-down mode saves current for battery operated equipment. Inputs and outputs are matched to 50Ω .

The enable pin allows the designer the ability to turn the amplifiers on or off, allowing the part to act as an amplifier as well as an attenuator. This is very useful for front-end buffering in receiver applications.

FEATURES

- Dual amplifiers
- DC 1200MHz operation
- Low DC power consumption (4.2mA per amplifier @ V_{CC} = 5V)
- Power-Down Mode (I_{CC} = 95µA typical)
- 3.6dB noise figure at 900MHz
- Unconditionally stable
- Fully ESD protected
- Low cost
- Supply voltage 4-9V
- Gain S21 = 7dB at f = 1GHz
- Input and output match S₁₁, S₂₂ typically <-14dB

PIN CONFIGURATION




APPLICATIONS

- Cellular radios
- RF IF strips
- Portable equipment

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
8-Pin Plastic Small Outline (Surface-mount)	0-70°C	NE5200D	0174
8-Pin Plastic Small Outline (Surface-mount)	-40-+85°C	SA5200D	0174

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC}	Supply voltage ¹	-0.5 to +9	٧
P _D	Power dissipation, T _A = 25°C (still air) ² 8-Pin Plastic SO	780	mW
T _{JMAX}	Maximum operating junction temperature	150	°C
P _{MAX}	Maximum power input/output	+20	dBm
T _{STG}	Storage temperature range	-65 to +150	°C

NOTE

- 1. Transients exceeding 10.5V on V_{CC} pin may damage product.
- Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA}: 8-Pin SO: θ_{JA} = 158°C/W

NE/SA5200

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	4.0 to 9.0	V
T _A	Operating ambient temperature range NE Grade SA Grade	0 to +70 -40 to +85	ပွံပွဲ
TJ	Operating junction temperature NE Grade SA Grade	0 to +90 -40 to +105	ပိုပို

DC ELECTRICAL CHARACTERISTICS

V_{CC} = +5V, T_A = 25°C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		
	·		MIN	TYP	MAX	1
Vcc	Supply voltage		4	5.0	9.0	V
		V _{CC} = 5V, ENABLE = High	6.4	8.4	10.4	mA
Icc	Total supply current	V _{CC} = 5V, ENABLE = Low		95	255	μА
		V _{CC} = 9V, ENABLE = High		17.8	22.2	mA
		V _{CC} = 9V, ENABLE = Low	1	320	960	μА
V _T	TTL/CMOS logic threshold voltage ¹			1.25		V
V _{IH}	Logic 1 level	Power-up mode	2.0		Vcc	V
V _{IL}	Logic 0 level	Power-down mode	-0.3		0.8	V
1 _{IL}	Enable input current	Enable = 0.4V	-1	0	1	μА
I _{IH}	Enable input current	Enable = 2.4V	-1	0	1	μА
V _{IDC,ODC}	Input and output DC levels		0.6	0.83	1.0	V

NOTE

AC ELECTRICAL CHARACTERISTICS¹

 $V_{CC} = +5V$, $T_A = 25$ °C, either amplifier, enable = 5V; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		
			MIN	TYP	MAX	1
S21	Insertion gain	f = 100MHz	9.2	11	13.2	dB
		f = 900MHz	5.2	7.5		dB
S22	Output return loss	f = 900MHz		-14.3	1	dB
S12	Reverse isolation	f = 900MHz		-17.9		dB
S11	Input return loss	f = 900MHz		-16.5		dB
P-1	Output 1dB compression point	f = 900MHz		-4.3		dBm
NF	Noise figure in 50Ω	f = 900MHz		3.6		dB
IP ₂	Input second-order intercept point	f = 900MHz		+4.3		dBm
IP ₃	Input third-order intercept point	f = 900MHz		-1.8		dBm
ISOL	Amplifier-to-amplifier isolation ²	f = 900MHz		-25		dB
Pout	Saturated output power	f = 900MHz		-1.7		dBm
S21	Insertion gain when disabled	f = 100MHz		-13		dB
		f = 900MHz		-13.5		dB

NOTE:

^{1.} The ENABLE input must be connected to a valid logic level for proper operation of the NE/SA5200.

^{1.} All measurements include the effects of the NE/SA5200 Evaluation Board (see Figure 2). Measurement system impedance is 50Ω.

^{2.} Input applied to one amplifier, output taken at the other output. All ports terminated into 50Ω .

NE/SA5200

APPLICATIONS

NE/SA5200 is a user-friendly, wide-band, unconditionally stable, low power dual gain amplifier circuit. There are several advantages to using the NE/SA5200 as a high frequency gain block instead of a discrete implementation. First is the simplicity of use. The NE/SA5200 does not need any external biasing components. Due to the higher level of integration and small footprint (SO8) package it occupies less space on the printed circuit board and reduces the manufacturing cost of the system. Also the higher level of integration improves the reliability of the amplifier over a discrete implementation with several components. The power down mode in the NE/SA5200 helps reduce power consumption in applications where the amplifiers can be disabled. And last but not the least is the impedance matching at inputs and outputs. Only those who have toiled through discrete transistor implementations for 50Ω input and output impedance matching can truly appreciate the elegance and simplicity of the NE/SA5200 input and output impedance matching to 50Ω .

A simplified equivalent schematic is shown in 1. Each amplifier is composed of an NPN transistor with an Ft of 13GHz in a classical series-shunt feedback configuration. The two wideband amplifiers are biased from the same bias generator. In normal operation each amplifier consumes about 4mA of quiescent current (at $V_{\rm CC}$ = 5V). In the disable mode the device consumes about $90\mu A$ of current, most of it is in the TTL enable buffer and the bias generator. The input impedance of the amplifiers is 50Ω . The amplifiers have typical gain of 11dB at 100MHz and 7dB of gain at 1.2GHz.

It can be seen from 1 that any inductance between Pin 7, 3 and the ground plane will reduce the gain of the amplifiers at higher frequencies. Thus proper grounding of Pins 7 and 3 is essential for maximum gain and increased frequency response. 2 shows the printed circuit board layout and the component placement for the NE/SA5200 evaluation board. The AC coupling capacitors should be selected such that at they are shorts at the desired frequency of operation. Since most low-cost large value surface mount capacitors cease to be simply capacitors in the UHF range and exhibit an inductive behavior, it is recommended that high frequency chip capacitors be utilized in the circuit. A good power supply bypass is also essential for the performance of the amplifier and should be as close to the device as practical.

3 shows the typical frequency response of the two channels of NE/SA5200. The low frequency gain is about 11dB at 100MHz and slowly drops off to 10dB at 500MHz. The gain is about 8dB at 900MHz and 7dB at 1.2 GHz which is typical of NE/SA5200 with a good printed circuit board layout. It can also be seen that both channels have a very well matched frequency response and matched gain to within 0.1dB at 100MHz and 0.2dB at 900MHz.

NE/SA5200 finds applications in many areas of RF communications. It is an ideal gain block for high performance, low cost, low power RF communications transceivers. A typical radio transceiver front-end is shown in 4. This could be the front-end of a cellular phone, a VHF/ UHF hand-held transceiver, UHF cordless telephone or a spread spectrum system. The NE/SA5200 can be used in the receiver path of most systems as an LNA and pre-amplifier. The bandpass filter between the two amplifiers also minimize the noise into the first mixer. In the transmitter path, NE/SA5200 can be used as a buffer to the VCO and isolate the VCO from any load variations due to the power level changes in the power amplifier. This improves the stability of the VCOs. The NE/SA5200 can also be used as a pre-driver to the power amplifier modules.

The two amplifiers in NE/SA5200 can be easily cascaded to have a 13dB gain block at

900MHz. At 100MHz the gain will be 22dB and a noise figure of about 5.5dB. The NE/SA5200 can be operated at a higher voltage up to 9V for much improved 1dB output compression point and higher 3rd order intercept point.

Several stages of NE/SA5200 can also be cascaded and be used as an IF amplifier strip for DBS/TV/GPS receivers. 5 shows a 60dB gain IF strip at 180MHz. The noise figure for the cascaded amplifier chain is given by equation 1.

NF (total) = NF1 + NF2/G1 + NF3/G1*G2 + NF4/G1*G2*G3 + ... (Equation. 1)


NOTE: The noise figure and gain should not be in dB in the above equation.


Since the noise figure for each stage is about 3.6dB and the gain is about 11dB, the noise figure for the 60dB gain IF strip will be about 6.4dB.


In applications where a single amplifier is required with a 7.5dB gain at 900MHz and current consumption is of paramount importance (battery powered receivers), the amplifier A1 can be used and amplifier A2 can be disabled by leaving GND2 (Pin 3) unconnected. This will reduce the total current consumption for the IC to a meager


The ENABLE pin is useful for Time-Division-Duplex systems where the receiver can be disabled for a period of time. In this case the overall system supply current will be decreased by 8mA.


The ENABLE pin can also be used to improve the system dynamic range. For input levels that are extremely high, the NE/SA5200 can be disabled. In this case the input signal is attenuated by 13dB. This prevents the system from being overloaded as well as improves the system's overall dynamic range. In the disabled condition the NE/SA5200 IP₃ increases to nearly +20dBm.


















































3.9

TA = +25°C

3.8

3.7

3.9

TA = +25°C

3.8

3.7

3.9

3.0


4V


3.0

FREQUENCY (MHz)


Figure 21. Noise Figure vs


Frequency and V_{CC} in a 50Ω System






NE/SA5200






vs Frequency and V_{CC}



vs Frequency and V_{CC}






Figure 28. Switching Speed; $f_{IN} = 10 MHz$ at -26 dBm, $V_{DD} = 5 V$, Coupling Capacitors Set to $0.01 \mu F$




Figure 29. Switching Speed; f_{IN} = 50MHz at -26dBm, V_{DD} = 5V, Coupling Capacitors Set to 100pF

NE/SA5204A

DESCRIPTION

The NE/SA5204A family of wideband amplifiers replaces the NE/SA5204 family. The 'A' parts are fabricated on a rugged 2µm bipolar process featuring excellent statistical process control. Electrical performance is nomically identical to the original parts.

The NE/SA5204A is a high-frequency amplifier with a fixed insertion gain of 20dB. The gain is flat to $\pm 0.5 dB$ from DC to 200MHz. The -3dB bandwidth is greater than 350MHz. This performance makes the amplifier ideal for cable TV applications. The NE/SA5204A operates with a single supply of 6V, and only draws 25mA of supply current, which is much less than comparable hybrid parts. The noise figure is 4.8dB in a 75Ω system and 6dB in a 50Ω system.

The NE/SA5204A is a relaxed version of the NE5205. Minimum guaranteed bandwidth is relaxed to 350MHz and the "S" parameter Min/Max limits are specified as typicals only.

Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/SA5204A solves these problems by incorporating a wideband amplifier on a single monolithic chip.

The part is well matched to 50 or 75Ω input and output impedances. The standing wave ratios in 50 and 75Ω systems do not exceed 1.5 on either the input or output over the entire DC to 350MHz operating range.

Since the part is a small, monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8-pin small-outline

(SO) package to further reduce parasitic effects.


No external components are needed other than AC-coupling capacitors because the NE/SA5204A is internally compensated and matched to 50 and 75 Ω . The amplifier has very good distortion specifications, with second and third-order intermodulation intercepts of +24dBm and +17dBm, respectively, at 100MHz.

The part is well matched for 50Ω test equipment such as signal generators, oscilloscopes, frequency counters, and all kinds of signal analyzers. Other applications at 50Ω include mobile radio, CB radio, and data/video transmission in fiber optics, as well as broadband LANs and telecom systems. A gain greater than 20dB can be achieved by cascading additional NE/SA5204As in series as required, without any degradation in amplifier stability.

FEATURES

- Bandwidth (min.)
 200 MHz, ±0.5dB
 350 MHz, -3dB
- 20dB insertion gain
- 4.8dB (6dB) noise figure Z_O=75Ω (Z_O=50Ω)
- No external components required
- Input and output impedances matched to 50/75Ω systems
- Surface-mount package available
- Cascadable
- 2000V ESD protection

PIN CONFIGURATION



APPLICATIONS

- Antenna amplifiers
- Amplified splitters
- Signal generators
- Frequency counters
- Oscilloscopes
- Signal analyzers
- Broadband LANs
- Networks
- Modems
- Mobile radio
- Security systems
- Telecommunications

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
8-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5204AN	0404B
8-Pin Plastic Small Outline (SO) package	0 to +70°C	NE5204AD	0174C
8-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA5204AN	0404B
8-Pin Plastic Small Outline (SO) package	-40 to +85°C	SA5204AD	0174C

NE/SA5204A

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
Vcc	Supply voltage	9	V
V _{IN}	AC input voltage	5	V _{P-P}
TA	Operating ambient temperature range		1.
	NE grade	0 to +70	°C
	SA grade	-40 to +85	°C
P _{DMAX}	Maximum power dissipation ^{1, 2} T _A =25°C(still–air)		
	N package	1160	mW
	D package	780	mW
TJ	Junction temperature	150	°C
T _{STG}	Storage temperature range	-55 to +150	•℃
T _{SOLD}	Lead temperature (soldering 60s)	300	°C


NOTES:

- NOTES:

 1. Derate above 25°C, at the following rates
 N package at 9.3mW/°C
 D package at 6.2mW/°C

 2. See "Power Dissipation Considerations" section.

EQUIVALENT SCHEMATIC





NE/SA5204A

DC ELECTRICAL CHARACTERISTICS


V_{CC}=6V, Z_S=Z_L=Z_O=50Ω and T_A=25°C, in all packages, unless otherwise specified.


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Тур	Max	
V _{CC}	Operating supply voltage range	Over temperature	5		8	٧
lcc	Supply current	Over temperature	19	25	33	mA
S21	Insertion gain	f=100MHz, over temperature	16	19	22	dB
S11	Input return loss	f=100MHz		25		dB
		DC –550MHz		12		dB
S22	Output return loss	f=100MHz		27		dB
	1	DC –550MHz		12		dB
S12	Isolation	f=100MHz		-25		dB
		DC –550MHz		-18		dB
BW	Bandwidth	±0.5dB	200	350		MHz
BW	Bandwidth	–3dB	350	550		MHz
	Noise figure (75Ω)	f=100MHz		4.8		dB
	Noise figure (50Ω)	f=100MHz		6.0		dB
	Saturated output power	f=100MHz		+7.0		dBm
	1dB gain compression	f=100MHz		+4.0		dBm
	Third-order intermodulation intercept (output)	f=100MHz		+17		dBm
	Second–order intermodulation intercept (output)	f=100MHz		+24		dBm
t _R	Rise time			500		ps
tp	Propagation delay			500		ps








NE/SA5204A



















NE/SA5204A














NE/SA5204A

THEORY OF OPERATION

The design is based on the use of multiple feedback loops to provide wide-band gain together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 15, the gain is set primarily by the equation:

$$\frac{V_{OUT}}{V_{IN}} = (R_{F1} + R_{E1}) / R_{E1}$$
 (1)

which is series-shunt feedback. There is also shunt-series feedback due to $R_{\rm F2}$ and $R_{\rm E2}$ which aids in producing wide-band terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance, $R_{\rm E1}$ and the base resistance of Q_1 are kept as low as possible, while $R_{\rm F2}$ is maximized.

The noise figure is given by the following equation:

$$NF = 10 Log \left[1 + \frac{\left[r_b + R_{E1} + \frac{KT}{2q_{C1}} \right]}{R_O} \right] dB (2)$$

where I_{C1}=5.5mA, R_{E1}=12 Ω , r_b=130 Ω , KT/q=26mV at 25°C and R₀=50 for a 50 Ω system and 75 for a 75 Ω system.

The DC input voltage level V_{IN} can be determined by the equation:

where $R_{E1}=12\Omega$, $V_{BE}=0.8V$, $I_{C1}=5mA$ and $I_{C3}=7mA$ (currents rated at $V_{CC}=6V$).

Under the above conditions, V_{IN} is approximately equal to 1V.

Level shifting is achieved by emitter-follower Q_3 and diode Q_4 , which provide shunt feedback to the emitter of Q_1 via R_{F1} . The use of an emitter-follower buffer in this feedback loop essentially eliminates problems of shunt-feedback loading on the output. The value of R_{F1} =140 Ω is chosen to give the desired nominal gain. The DC output voltage V_{OUT} can be determined by:

where V_{CC} =6V, R_2 =225 Ω , I_{C2} =8mA and I_{C6} =5mA.

From here, it can be seen that the output voltage is approximately 3.1V to give relatively equal positive and negative output swings. Diode Q_5 is included for bias purposes to allow direct coupling of R_{F2} to the base of Q_1 . The dual feedback loops stabilize the DC operating point of the amplifier.

The output stage is a Darlington pair (Q₆ and Q₂) which increases the DC bias voltage on


the input stage (Ω_1) to a more desirable value, and also increases the feedback loop gain. Resistor R_0 optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors L_1 and L_2 are bondwire and lead inductances which are roughly 3nH. These improve the high-frequency impedance matches at input and output by partially resonating with 0.5pF of pad and package capacitance.

POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.

At the nominal supply voltage of 6V, the typical supply current is 25mA (32mA max). For operation at supply voltages other than 6V, see Figure 1 for I_{CC} versus V_{CC} curves. The supply current is inversely proportional to temperature and varies no more than 1mA between 25°C and either temperature extreme. The change is 0.1% per °C over the range.

The recommended operating temperature ranges are air-mount specifications. Better heat-sinking benefits can be realized by mounting the SO and N package bodies against the PC board plane.



NE/SA5204A

PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5204A to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and V_{CC} pins on the package). The power supply should be decoupled with a capacitor as close to the V_{CC} pins as possible, and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the input and output should be AC-coupled. This is because at V_{CC}=6V, the input is approximately at 1V while the output is at 3.1V. The output must be decoupled into a low-impedance system, or the DC bias on the output of the amplifier will be loaded down, causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high-frequency chip capacitor directly to the input and output pins of the device. This circuit is shown in Figure 16. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.

SCATTERING PARAMETERS

The primary specifications for the NE5204A are listed as S-parameters. S-parameters are

measurements of incident and reflected currents and voltages between the source,




Figure 16. Circuit Schematic for Coupling and Power Supply Decoupling

amplifier, and load as well as transmission losses. The parameters for a two-port network are defined in Figure 17.

Actual S-parameter measurements using an HP network analyzer (model 8505A) and an HP S-parameter tester (models 8503A/B) are shown in Figure 18.

Values for the figures below are measured and specified in the data sheet to ease adaptation and comparison of the NE/SA/SE5204A to other high-frequency amplifiers

The most important parameter is S₂₁. It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:

Z_D=Z_{IN}=Z_{OUT} for the NE/SA/SE5204A

$$P_{IN} + \frac{V_{IN}^2}{Z_D} \circ \frac{NE5204A}{Z_D} \circ P_{OUT} + \frac{V_{OUT}^2}{Z_D}$$

$$\therefore \frac{P_{OUT}}{P_{IN}} = \frac{\frac{V_{OUT}^2}{Z_D}}{\frac{V_{IN}^2}{V_{IN}^2}} = \frac{V_{OUT}^2}{V_{IN}^2} = P_I$$

P_{I=}V_I 2

P_I=Insertion Power Gain

V_i=Insertion Voltage Gain

Measured value for the NE/SA/SE5204A = $|S_{21}|^2$ = 100

$$\therefore P_{I} = \frac{P_{OUT}}{P_{IN}} = |S_{21}|^{2} = 100$$
and $V_{I} = \frac{V_{OUT}}{V_{AL}} = \sqrt{P_{I}} = S_{21} = 10$

In decibels:


 $P_{I(dB)} = 10 \text{ Log} | S_{21} |^2 = 20 \text{dB}$

 $V_{I(dB)} = 20 \text{ Log S}_{21} = 20 \text{dB}$


$$P_{I(dB)} = V_{I(dB)} = S_{21(dB)} = 20dB$$

Also measured on the same system are the respective voltage standing wave ratios. These are shown in Figure 19. The V3WR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:



NE/SA5204A



INPUT RETURN LOSS= $S_{11}dB$ $S_{11}dB=20 \ \text{Log} \ | \ S_{11} \ |$ OUTPUT RETURN LOSS= $S_{22}dB$ $S_{22}dB=20 \ \text{Log} \ | \ S_{22} \ |$ INPUT VSWR= \leq 1.5 OUTPUT VSWR= \leq 1.5

1DB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1dB gain compression is a measurement of the output power level where the small-signal insertion gain magnitude decreases 1dB from its low power value. The decrease is due to nonlinearities in the

amplifier, an indication of the point of transition between small-signal operation and the large signal mode.

The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily

NE/SA5204A

overdriven. This includes the sum of the power in all harmonics.

INTERMODULATION INTERCEPT TESTS


The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure 20, which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1dB to 1dB slope. The second and third order products lie below

the fundamentals and exhibit a 2:1 and 3:1 slope, respectively.

The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.

The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The second order IMR is equal to the difference between the second order intercept and the fundamental output level. The third order IMR is equal to twice the difference between the third order intercept and the fundamental output level. These are expressed as:

where POUT is the power level in dBm of each of a pair of equal level fundamental output signals, IP2 and IP3 are the second and third order output intercepts in dBm, and IMR₂ and IMRs are the second and third order intermodulation ratios in dB. The intermodulation intercept is an indicator of intermodulation performance only in the small signal operating range of the amplifier. Above some output level which is below the 1dB compression point, the active device moves into large-signal operation. At this point the intermodulation products no longer follow the straight line output slopes, and the intercept description is no longer valid. It is therefore important to measure IP2 and IP3 at output levels well below 1dB compression. One




must be careful, however, not to select too low levels because the test equipment may not be able to recover the signal from the noise. For the NE/SA5204A we have chosen an output level of -10.5dBm with fundamental frequencies of 100.000 and 100.01MHz, respectively.

ADDITIONAL READING ON SCATTERING PARAMETERS

For more information regarding S-parameters, please refer to High-Frequency Amplifiers by Ralph S. Carson of the University of Missouri, Rolla, Copyright 1985; published by John Wiley & Sons, Inc.

"S-Parameter Techniques for Faster, More Accurate Network Design", HP App Note 95-1, Richard W. Anderson, 1967, HP Journal.

"S-Parameter Design", HP App Note 154, 1972.



NE/SA/SE5205A

DESCRIPTION

The NE/SA/SE5205A family of wideband amplifiers replace the NE/SA/SE5205 family. The 'A' parts are fabricated on a rugged 2µm bipolar process featuring excellent statistical process control. Electrical performance is nominally identical to the original parts.

The NE/SA/SE5205A is a high-frequency amplifier with a fixed insertion gain of 20dB. The gain is flat to ± 0.5 dB from DC to ± 0.5 d

Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high-power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/SA/SE5205A solves these problems by incorporating a wide-band amplifier on a

The part is well matched to 50 or 75Ω input and output impedances. The Standing Wave Ratios in 50 and 75Ω systems do not exceed 1.5 on either the input or output from DC to the -3dB bandwidth limit.

single monolithic chip.

Since the part is a small monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8-pin small-outline

(SO) package to further reduce parasitic effects.

No external components are needed other than AC coupling capacitors because the NE/SA/SE5205A is internally compensated and matched to 50 and 750. The amplifier has very good distortion specifications, with second and third-order intermodulation intercepts of +24dBm and +17dBm respectively at 100MHz.


The device is ideally suited for 75Ω cable television applications such as decoder boxes, satellite receiver/decoders, and front-end amplifiers for TV receivers. It is also useful for amplified splitters and antenna amplifiers.

The part is matched well for 50Ω test equipment such as signal generators, oscilloscopes, frequency counters and all kinds of signal analyzers. Other applications at 50Ω include mobile radio, CB radio and data/video transmission in fiber optics, as well as broad-band LANs and telecom systems. A gain greater than 20dB can be achieved by cascading additional NE/SA/SE5205As in series as required, without any degradation in amplifier stability.

FEATURES

- 600MHz bandwidth
- 20dB insertion gain
- 4.8dB (6dB) noise figure ZO=75Ω (ZO=50Ω)
- No external components required
- Input and output impedances matched to 50/75Ω systems
- Surface mount package available
- MIL-STD processing available
- 2000V ESD protection

PIN CONFIGURATIONS



APPLICATIONS


- 75Ω cable TV decoder boxes
- Antenna amplifiers
- Amplified splitters
- Signal generators
- Frequency counters
- Oscilloscopes
- Signal analyzers
- Broad-band LANs
- Fiber-optics
- Modems
- Mobile radio
- Security systems
- Telecommunications

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
8-Pin Plastic Small Outline (SO) package	0 to +70°C	NE5205AD	0174
8-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5205AN	0404
8-Pin Plastic Small Outline (SO) package	-40 to +85°C	SA5205AD	0174
8-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA5205AN	0404
8-Pin Plastic Dual In-Line Package (DIP)	-55 to +125°C	SE5205AN	0404

NE/SA/SE5205A

EQUIVALENT SCHEMATIC



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	9	V
V _{AC}	AC input voltage	5	V _{P-P}
TA	Operating ambient temperature range		
	NE grade	0 to +70	∘c
	SA grade	-40 to +85	°C
	SE grade	-55 to +125	°C
P _{DMAX}	Maximum power dissipation, T _A =25°C (still-air) ^{1, 2}		
	N package	1160	mW
	D package	780	mW

NOTES:

1. Derate above 25°C, at the following rates:

N package at 9.3mW/°C

D package at 6.2mW/°C


2. See "Power Dissipation Considerations" section.


NE/SA/SE5205A


DC ELECTRICAL CHARACTERISTICS


V_{CC}=6V, Z_S=Z_L=Z_O=50Ω and T_A=25°C in all packages, unless otherwise specified.


SYMBOL	PARAMETER	PARAMETER TEST CONDITIONS SE5205A				NE	/SA520	5A	UNIT
			Min	Тур	Max	Min	Тур	Max	
Vcc	Operating supply voltage range	Over temperature	5 5		6.5 6.5	5 5		8	V V
Icc	Supply current	Over temperature	20 19	25 25	32 33	20 19	25 25	32 33	mA mA
S21	Insertion gain	f=100MHz Over temperature	17 16.5	19	21 21.5	17 16.5	19	21 21.5	dB
S11	Input return loss	f=100MHz D, N		25			25		dB
		DC - f _{MAX} D, N	12			12			dB
S22	Output return loss	f=100MHz D, N		27			27		dB
		DC - f _{MAX}	12			12			dB
S12	Isolation	f=100MHz		-25			-25		dB
		DC - f _{MAX}	-18			-18			dB
t _R	Rise time			500			500		ps
tр	Propagation delay			500			500		ps
BW	Bandwidth	±0.5dB D, N		300			450		MHz
f _{MAX}	Bandwidth	-3dB D, N				550			MHz
	Noise figure (75Ω)	f=100MHz		4.8			4.8		dB
	Noise figure (50Ω)	f=100MHz		6.0			6.0		dB
	Saturated output power	f=100MHz		+7.0			+7.0		dBm
	1dB gain compression	f=100MHz		+4.0			+4.0		dBm
	Third-order intermodulation intercept (output)	f=100MHz		+17			+17		dBm
	Second-order intermodulation intercept (output)	f=100MHz		+24			+24		dBm





















Figure 8. Third-Order Intercept vs Supply Voltage


NE/SA/SE5205A














THEORY OF OPERATION

The design is based on the use of multiple feedback loops to provide wide-band gain together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 15, the gain is set primarily by the equation:

$$\frac{V_{OUT}}{V_{IN}} = \frac{\left(R_{F1} + R_{E1}\right)}{R_{F1}}$$

which is series-shunt feedback. There is also shunt-series feedback due to $R_{\rm F2}$ and $R_{\rm E2}$ which aids in producing wideband terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance, $R_{\rm E1}$ and the base resistance of Q_1 are kept as low as possible while $R_{\rm F2}$ is maximized.

The noise figure is given by the following equation:

NE/SA/SE5205A

where I_{C1} =5.5mA, R_{E1} =12 Ω , r_b =130 Ω , KT/q=26mV at 25°C and R_0 =50 for a 50 Ω system and 75 for a 75 Ω system.

The DC input voltage level V_{IN} can be determined by the equation:

VIN=VBE1+(IC1+IC3) RE1

where R_{E1} =12 Ω , V_{BE} =0.8V, I_{C1} =5mA and I_{C3} =7mA (currents rated at V_{CC} =6V).

Under the above conditions, V_{IN} is approximately equal to 1V.

Level shifting is achieved by emitter-follower Q_3 and diode Q_4 which provide shunt feedback to the emitter of Q_1 via $R_{\rm F1}$. The use of an emitter-follower buffer in this


feedback loop essentially eliminates problems of shunt feedback loading on the output. The value of R_{F1} =140 Ω is chosen to give the desired nominal gain. The DC output voltage V_{OLT} can be determined by:

where $V_{CC}{=}6V,\ R_2{=}225\Omega,\ I_{C2}{=}8mA$ and $I_{C6}{=}5mA$.

From here it can be seen that the output voltage is approximately 3.1V to give relatively equal positive and negative output swings. Diode Q_5 is included for bias purposes to allow direct coupling of $R_{\rm F2}$ to

the base of Q₁. The dual feedback loops stabilize the DC operating point of the amplifier.

The output stage is a Darlington pair (Q_6 and Q_2) which increases the DC bias voltage on the input stage (Q_1) to a more desirable value, and also increases the feedback loop gain. Resistor R_0 optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors L_1 and L_2 are bondwire and lead inductances which are roughly 3nH. These improve the high-frequency impedance matches at input and output by partially resonating with 0.5pF of pad and package capacitance.



POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.

At the nominal supply voltage of 6V, the typical supply current is 25mA (32mA Max). For operation at supply voltages other than 6V, see Figure 1 for I_{CC} versus V_{CC} curves. The supply current is inversely proportional to temperature and varies no more than 1mA between 25°C and either temperature extreme. The change is 0.1% per over the range.

The recommended operating temperature ranges are air-mount specifications. Better heat sinking benefits can be realized by mounting the D package body against the PC board plane.

PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5205A to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and $V_{\rm CC}$ pins on the SO

package). The power supply should be decoupled with a capacitor as close to the V_{CC} pins as possible and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the input and


NE/SA/SE5205A

output should be AC coupled. This is because at V_{CC}=6V, the input is approximately at 1V while the output is at 3.1V. The output must be decoupled into a low impedance system or the DC bias on the output of the amplifier will be loaded down causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high frequency chip capacitor directly to the input and output pins of the device. This circuit is shown in Figure 16. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.

S-parameters are measurements of incident and reflected currents and voltages between the source, amplifier and load as well as transmission losses. The parameters for a two-port network are defined in Figure 17.


Actual S-parameter measurements using an HP network analyzer (model 8505A) and an HP S-parameter tester (models 8503A/B) are shown in Figure 18.

Values for the figures below are measured and specified in the data sheet to ease adaptation and comparison of the NE/SA/SE5205A to other high-frequency amplifiers.




SCATTERING PARAMETERS

The primary specifications for the NE/SA/SE5205A are listed as S-parameters.



NE/SA/SE5205A



NE/SA/SE5205A

The most important parameter is S₂₁. It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:

ZD=ZIN=ZOUT for the NE/SA/SE5205A

$$P_{IN} + \frac{V_{IN}^2}{Z_D} \circ \underbrace{\begin{bmatrix} NE/SA/\\ SE5205A \\ Z_D \end{bmatrix}} \circ P_{OUT} + \frac{V_{OUI}}{Z_D}$$

$$\therefore \frac{P_{OUT}}{P_{IN}} = \frac{\frac{V_{OUI}^2}{Z_D}}{\frac{V_{IN}^2}{Z_D}} = \frac{V_{OUI}^2}{V_{IN}^2} = P_I$$

P₁=V₁²

P_i=Insertion Power Gain

V_I=Insertion Voltage Gain

Measured value for the NE/SA/SE5205A = $|S_{21}|^2$ = 100

$$P_{I} = \frac{P_{OUT}}{P_{IN}} = |S_{21}|^2 = 100$$

and
$$V_I = \frac{V_{OUT}}{V_{IN}} = \sqrt{P_I} = S_{21} = 10$$

In decibels:

 $P_{I(dB)} = 10 \text{ Log } | S_{21} |^2 = 20 \text{dB}$

 $V_{I(dB)} = 20 \text{ Log } S_{21} = 20 \text{dB}$

$$P_{I(dB)} = V_{I(dB)} = S_{21(dB)} = 20dB$$

Also measured on the same system are the respective voltage standing wave ratios. These are shown in Figure 19. The VSWR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:

INPUT RETURN LOSS=S₁₁dB S₁₁dB=20 Log | S₁₁ | OUTPUT RETURN LOSS= $S_{22}dB$ $S_{22}dB=20 log | S_{22} |$ INPUT VSWR= \leq 1.5 OUTPUT VSWR= \leq 1.5

1dB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1dB gain compression is a measurement of the output power level where the small-signal insertion gain magnitude decreases 1dB from its low power value. The decrease is due to nonlinearities in the amplifier, an indication of the point of transition between small-signal operation and the large signal mode.

The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily overdriven. This includes the sum of the power in all harmonics.


INTERMODULATION INTERCEPT TESTS

The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure 20, which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1dB to 1dB slope. The second and third order products lie below the fundamentals and exhibit a 2:1 and 3:1 slope, respectively.

The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.

The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The second order IMR is equal to the difference between the second order intercept and the fundamental output level. The third order IMR is equal to twice the difference between the third order intercept and the fundamental output level. These are expressed as:

where POUT is the power level in dBm of each of a pair of equal level fundamental output signals, IP2 and IP3 are the second and third order output intercepts in dBm, and IMR2 and IMR₃ are the second and third order intermodulation ratios in dB. The intermodulation intercept is an indicator of intermodulation performance only in the small signal operating range of the amplifier. Above some output level which is below the 1dB compression point, the active device moves into large-signal operation. At this point the intermodulation products no longer follow the straight line output slopes, and the intercept description is no longer valid. It is therefore important to measure IP2 and IP3 at output levels well below 1dB compression. One must be careful, however, not to select too low levels because the test equipment may not be able to recover the signal from the noise. For the NE/SA/SE5205A we have chosen an output level of -10.5dBm with fundamental frequencies of 100,000 and 100.01 MHz, respectively.




NE/SA/SE5205A

ADDITIONAL READING ON SCATTERING PARAMETERS

For more information regarding S-parameters, please refer to High-Frequency Amplifiers by Ralph S. Carson of the University of Missouri, Rolla, Copyright 1985; published by John Wiley & Sons, Inc. "S-Parameter Techniques for Faster, More Accurate Network Design", HP App Note 95-1, Richard W. Anderson, 1967, HP Journal.

"S-Parameter Design", HP App Note 154, 1972.



NE/SA5209

DESCRIPTION

The NE5209 represents a breakthrough in monolithic amplifier design featuring several innovations. This unique design has combined the advantages of a high speed bipolar process with the proven Gilbert architecture.

The NE5209 is a linear broadband RF amplifier whose gain is controlled by a single DC voltage. The amplifier runs off a single 5 volt supply and consumes only 40mA. The amplifier has high impedance ($1k\Omega$) differential inputs. The output is 50Ω differential. Therefore, the 5209 can simultaneously perform AGC, impedance transformation, and the balun functions.

The dynamic range is excellent over a wide range of gain setting. Furthermore, the noise performance degrades at a comparatively slow rate as the gain is reduced. This is an important feature when building linear AGC systems.


FEATURES

- Gain to 1.5GHz
- 850MHz bandwidth
- High impedance differential input
- 50Ω differential output
- Single 5V power supply
- 0 1V gain control pin
- >60dB gain control range at 200MHz
- 26dB maximum gain differential
- Exceptional V_{CONTROL} / V_{GAIN} linearity
- 7dB noise figure minimum
- Full ESD protection
- Easily cascadable

APPLICATIONS

- Linear AGC systems
- Very linear AM modulator
- RF balun
- Cable TV multi-purpose amplifier
- Fiber optic AGC
- RADAR
- User programmable fixed gain block
- Video
- Satellite receivers
- Cellular communications

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
16-Pin Plastic Small Outline (SO) package	0 to +70°C	NE5209D	0005
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5209N	0406
16-Pin Plastic Small Outline (SO) package	-40 to +85°C	SA5209D	0005
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA5209N	0406

NE/SA5209

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	-0.5 to +8.0	V
P _D	Power dissipation, T _A = 25°C (still air) ¹ 16-Pin Plastic DIP 16-Pin Plastic SO	1450 1100	mW mW
T _{JMAX}	Maximum operating junction temperature	150	°C
T _{STG}	Storage temperature range	-65 to +150	°C

NOTES:

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA} :

16-Pin DIP: $\theta_{JA} = 85^{\circ}\text{C/W}$ 16-Pin SO: $\theta_{JA} = 110^{\circ}\text{C/W}$

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC}	Supply voltage	$V_{CC1} = V_{CC2} = 4.5 \text{ to } 7.0 \text{V}$	V
TA	Operating ambient temperature range NE Grade SA Grade	0 to +70 -40 to +85	°C
TJ	Operating junction temperature range NE Grade SA Grade	0 to +90 -40 to +105	°C

DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{CC1} = V_{CC2} = +5V$, $V_{AGC} = 1.0V$, unless otherwise specified.

				T		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	TINU
lcc	Supply current	DC tested	38	43	48	mA
		Over temperature ¹	30		55	mA
Α _V	Voltage gain (single-ended in/single-ended out)	DC tested, R _L = 10kΩ	17	19	21	dB
		Over temperature ¹	. 16		22	dB
A _V	Voltage gain (single-ended in/differential out)	DC tested, $R_L = 10k\Omega$	23	25	27	dB
		Over temperature ¹	22		28	dB
R _{IN}	Input resistance (single-ended)	DC tested at ±50μA	0.9	1.2	1.5	kΩ
	200	Over temperature ¹	0.8		1.7	kΩ
R _{OUT}	Output resistance (single-ended)	DC tested at ±1mA	40	60	75	Ω
		Over temperature ¹	35		90	Ω
Vos	Output offset voltage (output referred)			<u>+</u> 20	±100	mV
		Over temperature ¹			±250	mV
V _{IN}	DC level on inputs		1.6	2.0	2.4	V
		Over temperature ¹	1.4		2.6	V
V _{OUT}	DC level on outputs		1.9	2.4	2.9	V
		Over temperature ¹	1.7		3.1	V
PSRR	Output offset supply rejection ratio		20	45		dB
	(output referred)	Over temperature ¹	15			dB
V _{BG}	Bandgap reference voltage	4.5V <v<sub>CC<7V R_{BG} = 10kΩ</v<sub>	1.2	1.32	1.45	V
		Over temperature ¹	1.1		1.55	V

NE/SA5209

DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{CC1} = V_{CC2} = +5.0V$, $V_{AGC} = 1.0V$, unless otherwise specified.

SYMBOL		TEST CONDITIONS				
	PARAMETER		MIN	TYP	MAX	UNIT
R _{BG}	Bandgap loading	Over temperature ¹	2	10		kΩ
V _{AGC}	AGC DC control voltage range	Over temperature ¹		0-1.3		V
IBAGC	AGC pin DC bias current	0V <v<sub>AGC<1.3V</v<sub>		-0.7	-6	μА
		Over temperature ¹			-10	μА

NOTES:

1. "Over Temperature Range" testing is as follows:

NE is 0 to +70°C

SA is -40 to +85°C

At the time of this data sheet release, the D package over-temperature data sheet limits are guaranteed via guardbanded room temperature testing only.

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_{CC1} = V_{CC2} = +5.0$ V, $V_{AGC} = 1.0$ V, unless otherwise specified.

	PARAMETER					
SYMBOL		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BW	-3dB bandwidth		600	850		MHz
		Over temperature ¹	500			MHz
GF	Gain flatness	DC - 500MHz		±0.4		dB
		Over temperature ¹		±0.6		dB
V _{IMAX}	Maximum input voltage swing (single-ended) for linear operation ²			200		mV _{P-P}
V _{OMAX}	Maximum output voltage swing (single-ended)	$R_L = 50\Omega$		400		mV _{P-P}
	for linear operation ²	$R_L = 1k\Omega$		1.9		V _{P-P}
NF	Noise figure (unmatched configuration)	$R_S = 50\Omega$, $f = 50MHz$		9.3		dB
V _{IN-EQ}	Equivalent input noise voltage spectral density	f = 100MHz		2.5		nV/√Hz
S12	Reverse isolation	f = 100MHz		-60		dB
ΔG/ΔV _{CC}	Gain supply sensitivity (single-ended)			0.3		dB/V
ΔG/ΔΤ	Gain temperature sensitivity	$R_L = 50\Omega$		0.013		dB/°C
C _{IN}	Input capacitance (single-ended)			2		pF
BW _{AGC}	-3dB bandwidth of gain control function			20		MHz
P _{O-1dB}	1dB gain compression point at output	f = 100MHz		-3		dBm
P _{I-1dB}	1dB gain compression point at input	f = 100MHz, V _{AGC} =0.1V		-10		dBm
IP3 _{OUT}	Third-order intercept point at output	f = 100MHz, V _{AGC} >0.5V		+13		dBm
IP3 _{IN}	Third-order intercept point at input	f = 100MHz, V _{AGC} <0.5V		+5		dBm
ΔG _{AB}	Gain match output A to output B	f = 100MHz, V _{AGC} = 1V		0.1		dB

NOTE:

NE is 0 to +70°C

SA is -40 to +85°C

At the time of this data sheet release, the D package over-temperature data sheet limits are guaranteed via guardbanded room temperature testing only.

With Ř_L > 1kΩ, overload occurs at input for single-ended gain < 13dB and at output for single-ended gain > 13dB. With R_L = 50Ω, overload occurs at input for single-ended gain < 6dB and at output for single-ended gain > 6dB.

^{1. &}quot;Over Temperature Range" testing is as follows:

NE/SA5209

NE5209 APPLICATIONS

The NE5209 is a wideband variable gain amplifier (VGA) circuit which finds many applications in the RF, IF and video signal processing areas. This application note describes the operation of the circuit and several applications of the VGA. The simplified equivalent schematic of the VGA is shown in Figure 1. Transistors Q1-Q6 form the wideband Gilbert multiplier input stage which is biased by current source I1. The top differential pairs are biased from a buffered and level-shifted signal derived from the VAGC input and the RF input appears at the lower differential pair. The circuit topology and layout offer low input noise and wide bandwidth. The second stage is a differential transimpedance stage with current feedback which maintains the wide bandwidth of the input stage. The output stage is a pair of emitter followers with 50Ω output impedance. There is also an on-chip bandgap reference with buffered output at 1.3V, which can be used to derive the gain control voltage.

Both the inputs and outputs should be capacitor coupled or DC isolated from the signal sources and loads. Furthermore, the two inputs should be DC isolated from each other and the two outputs should likewise be DC isolated from each other. The NE5209 was designed to provide optimum performance from a 5V power source. However, there is some range around this value (4.5 - 7V) that can be used.

The input impedance is about $1 k \Omega$. The main advantage to a differential input configuration is to provide the balun function. Otherwise, there is an advantage to common mode rejection, a specification that is not normally important to RF designs. The source impedance can be chosen for two different performance characteristics: Gain, or noise performance. Gain optimization will be

realized if the input impedance is matched to about 1kΩ. A 4:1 balun will provide such a broadband match from a 50Ω source. Noise performance will be optimized if the input impedance is matched to about 200Ω. A 2:1 balun will provide such a broadband match from a 50Ω source. The minimum noise figure can then be expected to be about 7dB. Maximum gain will be about 23dB for a single-ended output. If the differential output is used and properly matched, nearly 30dB can be realized. With gain optimization, the noise figure will degrade to about 8dB. With no matching unit at the input, a 9dB noise figure can be expected from a 50Ω source. If the source is terminated, the noise figure will increase to about 15dB. All these noise figures will occur at maximum gain.

The NE5209 has an excellent noise figure vs gain relationship. With any VGA circuit, the noise performance will degrade with decreasing gain. The 5209 has about a 1.2dB noise figure degradation for each 2dB gain reduction. With the input matched for optimum gain, the 8dB noise figure at 23dB gain will degrade to about a 20dB noise figure at 0dB gain.


The NE5209 also displays excellent linearity between voltage gain and control voltage. Indeed, the relationship is of sufficient linearity that high fidelity AM modulation is possible using the NE5209. A maximum control voltage frequency of about 20MHz permits video baseband sources for AM.


A stabilized bandgap reference voltage is made available on the NE5209 (Pin 7). For fixed gain applications this voltage can be resistor divided, and then fed to the gain control terminal (Pin 8). Using the bandgap voltage reference for gain control produces very stable gain characteristics over wide temperature ranges. The gain setting resistors are not part of the RF signal path,


and thus stray capacitance here is not important.

The wide bandwidth and excellent gain control linearity make the NE5209 VGA ideally suited for the automatic gain control (AGC) function in RF and IF processing in cellular radio base stations. Direct Broadcast Satellite (DBS) decoders, cable TV systems, fiber optic receivers for wideband data and video, and other radio communication applications. A typical AGC configuration using the NE5209 is shown in Figure 2. Three NE5209s are cascaded with appropriate AC coupling capacitors. The output of the final stage drives the full-wave rectifier composed of two UHF Schottky diodes BAT17 as shown. The diodes are biased by R1 and R2 to V_{CC} such that a quiescent current of about 2mA in each leg is achieved. An NE5230 low voltage op amp is used as an integrator which drives the VAGC pin on all three NE5209s. R3 and C3 filter the high frequency ripple from the full-wave rectified signal. A voltage divider is used to generate the reference for the non-inverting input of the op amp at about 1.7V. Keeping D3 the same type as D1 and D2 will provide a first order compensation for the change in Schottky voltage over the operating temperature range and improve the AGC performance. R6 is a variable resistor for adjustments to the op amp reference voltage. In low cost and large volume applications this could be replaced with a fixed resistor, which would result in a slight loss of the AGC dynamic range. Cascading three NE5209s will give a dynamic range in excess of 60dB.

The NE5209 is a very user-friendly part and will not oscillate in most applications. However, in an application such as with gains in excess of 60dB and bandwidth beyond 100MHz, good PC board layout with proper supply decoupling is strongly recommended.










Figure 4. Broadband Noise Optimization




Figure 5. Narrowband Noise Optimization







Figure 6. Broadband Gain Optimization







SOURCE V_{AGC} SOURCE $V_{$

Figure 10. User-Programmable Fixed Gain Block





Figure 11. AM Modulator




-55°C

+25°C

+125°C

Wideband variable gain amplifier

NE/SA5209




VCC = 5.5V VCC = 5.5V VCC = 5.0V VCC = 4.5V 7
7
8
8
7
7
7
8
8
7
7
8
8
7
8
7
8
8
8
7
1 = 25°C
R_S = R_L = 50Ω
R₁ = ∞
f = 10MHz
2
1
DC Tested
See test-actup 1


VAGC (V)


Figure 14. Gain vs $V_{\mbox{\scriptsize AGC}}$ and $V_{\mbox{\scriptsize CC}}$


0.2


0.4




















































NE/SA5209







TOP VIEW - COMPONENT SIDE

TOP VIEW - SOLDER SIDE


VGA AC Evaluation Board Layout



NE/SA5209







TOP VIEW - SOLDER SIDE

VGA AC Evaluation Board Layout (DIP Package)

NE/SA5219

DESCRIPTION

The NE5219 represents a breakthrough in monolithic amplifier design featuring several innovations. This unique design has combined the advantages of a high speed bipolar process with the proven Gilbert architecture.

The NE5219 is a linear broadband RF amplifier whose gain is controlled by a single DC voltage. The amplifier runs off a single 5 volt supply and consumes only 40mA. The amplifier has high impedance ($1k\Omega$) differential inputs. The output is 50Ω differential. Therefore, the 5219 can simultaneously perform AGC, impedance transformation, and the balun functions.

The dynamic range is excellent over a wide range of gain setting. Furthermore, the noise performance degrades at a comparatively slow rate as the gain is reduced. This is an important feature when building linear AGC systems.


FEATURES

- 700MHz bandwidth
- High impedance differential input
- 50Ω differential output
- Single 5V power supply
- 0 1V gain control pin
- >60dB gain control range at 200MHz
- 26dB maximum gain differential
- Exceptional V_{CONTROL} / V_{GAIN} linearity
- 7dB noise figure minimum
- Full ESD protection
- Easily cascadable

APPLICATIONS

- Linear AGC systems
- Very linear AM modulator
- RF balun
- Cable TV multi-purpose amplifier
- Fiber optic AGC
- RADAR
- User programmable fixed gain block
- Video
- Satellite receivers
- Cellular communications

PIN CONFIGURATION



ORDERING INFORMATION

Description	Temperature Range	Order Code	DWG#	
16-Pin Plastic Small Outline (SO) package	0 to +70°C	NE5219D	0005D	
16-Pin Plastic Dual In-Line package (DIP)	0 to +70°C	NE5219N	0406C	
16-Pin Plastic Small Outline (SO) package	-40 to +85°C	SA5219D	0005D	
16-Pin Plastic Dual In-Line package (DIP)	-40 to +85°C	SA5219N	0406C	

NE/SA5219

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS	
Vcc	Supply voltage	-0.5 to +8.0	V	
P _D	Power dissipation, T _A = 25°C (still air) ¹ 16-Pin Plastic DIP 16-Pin Plastic SO	1450 1100	mW mW	
T _{JMAX}	Maximum operating junction temperature	150	°C	
T _{STG}	Storage temperature range	-65 to +150	°C	

NOTES

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA} :

16-Pin DIP: $\theta_{JA} = 85^{\circ}\text{C/W}$ 16-Pin SO: $\theta_{JA} = 110^{\circ}\text{C/W}$

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER RATING		UNITS	
Vcc	Supply voltage	V _{CC1} = V _{CC2} = 4.5 to 7.0V	٧	
T _A	Operating ambient temperature range NE Grade SA Grade	0 to +70 -40 to +85	°C	
TJ	Operating junction temperature range NE Grade SA Grade	0 to +90 -40 to +105	°C	

DC ELECTRICAL CHARACTERISTICS

T_A = 25°C, V_{CC1} = V_{CC2} = +5V, V_{AGC} = 1.0V, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			
			MIN	TYP	MAX	UNIT
Icc	Supply current	DC tested	36	43	50	mA
A _V	Voltage gain (single-ended in/single-ended out)	DC tested, $R_L = 10k\Omega$	16	19	22	dB
A _V	Voltage gain (single-ended in/differential out)	DC tested, $R_L = 10k\Omega$	22	25	28	dB
R _{IN}	Input resistance (single-ended)	DC tested at ±50μA	0.8	1.2	1.6	kΩ
R _{OUT}	Output resistance (single-ended)	DC tested at ±1mA	35	60	80	Ω
Vos	Output offset voltage (output referred)			±20	±150	mV
V _{IN}	DC level on inputs		1.6	2.0	2.4	٧
V _{out}	DC level on outputs		1.9	2.4	2.9	V.
PSRR	Output offset supply rejection ratio		18	45		dB
V _{BG}	Bandgap reference voltage	4.5V <v<sub>CC<7V R_{BG} = 10kΩ</v<sub>	1.2	1.32	1.45	٧
R _{BG}	Bandgap loading		2	10		kΩ
V _{AGC}	AGC DC control voltage range			0-1.3		V
IBAGC	AGC pin DC bias current	0V <v<sub>AGC<1.3V</v<sub>	·	-0.7	-6	μΑ

NE/SA5219

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_{CC1} = V_{CC2} = +5.0$ V, $V_{AGC} = 1.0$ V, unless otherwise specified.

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BW	-3dB bandwidth			700		MHz
GF	Gain flatness	DC - 500MHz		±0.4		dB
V _{IMAX}	Maximum input voltage swing (single-ended) for linear operation ¹			200	N. 19	mV _{P-P}
V _{OMAX}	Maximum output voltage swing (single-ended)	$R_L = 50\Omega$		400		mV _{P-P}
	for linear operation ¹	$R_L = 1k\Omega$		1.9		V _{P-P}
NF	Noise figure (unmatched configuration)	$R_S = 50\Omega$, $f = 50MHz$		9.3		dB
V _{IN-EQ}	Equivalent input noise voltage spectral density	f = 100MHz		2.5		nV/√Hz
S12	Reverse isolation	f = 100MHz		-60		dB
ΔG/ΔV _{CC}	Gain supply sensitivity (single-ended)			0.3		dB/V
ΔG/ΔT	Gain temperature sensitivity	$R_L = 50\Omega$		0.013		dB/°C
C _{IN}	Input capacitance (single-ended)			2		pF
BW _{AGC}	-3dB bandwidth of gain control function			20	<u> </u>	MHz
P _{O-1dB}	1dB gain compression point at output	f = 100MHz		-3		dBm
P _{I-1dB}	1dB gain compression point at input	f = 100MHz, V _{AGC} =0.1V		-10		dBm
IP3 _{OUT}	Third-order intercept point at output	f = 100MHz, V _{AGC} >0.5V		+13	1.1	dBm
IP3 _{IN}	Third-order intercept point at input	f = 100MHz, V _{AGC} <0.5V		+5		dBm
ΔG _{AB}	Gain match output A to output B	f = 100MHz, V _{AGC} = 1V		0.1	<u> </u>	dB

NOTE:

NE5219 APPLICATIONS

The NE5219 is a wideband variable gain amplifier (VGA) circuit which finds many applications in the RF, IF and video signal processing areas. This application note describes the operation of the circuit and several applications of the VGA. The simplified equivalent schematic of the VGA is shown in Figure 1. Transistors Q1-Q6 form the wideband Gilbert multiplier input stage which is biased by current source I1. The top differential pairs are biased from a buffered and level-shifted signal derived from the VAGC input and the RF input appears at the lower differential pair. The circuit topology and layout offer low input noise and wide bandwidth. The second stage is a differential transimpedance stage with current feedback which maintains the wide bandwidth of the input stage. The output stage is a pair of emitter followers with 50Ω output impedance. There is also an on-chip bandgap reference with buffered output at 1.3V, which can be used to derive the gain control voltage.

Both the inputs and outputs should be capacitor coupled or DC isolated from the signal sources and loads. Furthermore, the two inputs should be DC isolated from each other and the two outputs should likewise be

DC isolated from each other. The NE5219 was designed to provide optimum performance from a 5V power source. However, there is some range around this value (4.5 - 7V) that can be used.

The input impedance is about $1k\Omega$. The main advantage to a differential input configuration is to provide the balun function. Otherwise, there is an advantage to common mode rejection, a specification that is not normally important to RF designs. The source impedance can be chosen for two different performance characteristics: Gain, or noise performance. Gain optimization will be realized if the input impedance is matched to about 1kΩ. A 4:1 balun will provide such a broadband match from a 50Ω source. Noise performance will be optimized if the input impedance is matched to about 200Ω. A 2:1 balun will provide such a broadband match from a 50Ω source. The minimum noise figure can then be expected to be about 7dB. Maximum gain will be about 23dB for a single-ended output. If the differential output is used and properly matched, nearly 30dB can be realized. With gain optimization, the noise figure will degrade to about 8dB. With no matching unit at the input, a 9dB noise figure can be expected from a 50Ω source. If the source is terminated, the noise figure will increase to about 15dB. All these noise figures will occur at maximum gain.

The NE5219 has an excellent noise figure vs gain relationship. With any VGA circuit, the noise performance will degrade with decreasing gain. The 5219 has about a 1.2dB noise figure degradation for each 2dB gain reduction. With the input matched for optimum gain, the 8dB noise figure at 23dB gain will degrade to about a 20dB noise figure at 0dB gain

The NE5219 also displays excellent linearity between voltage gain and control voltage. Indeed, the relationship is of sufficient linearity that high fidelity AM modulation is possible using the NE5219. A maximum control voltage frequency of about 20MHz permits video baseband sources for AM.

A stabilized bandgap reference voltage is made available on the NE5219 (Pin 7). For fixed gain applications this voltage can be resistor divided, and then fed to the gain control terminal (Pin 8). Using the bandgap voltage reference for gain control produces very stable gain characteristics over wide temperature ranges. The gain setting resistors are not part of the RF signal path,

With R_L > 1kΩ, overload occurs at input for single-ended gain < 13dB and at output for single-ended gain > 13dB. With R_L = 50Ω, overload occurs at input for single-ended gain < 6dB and at output for single-ended gain > 6dB.

NE/SA5219


and thus stray capacitance here is not important.


The wide bandwidth and excellent gain control linearity make the NE5219 VGA ideally suited for the automatic gain control (AGC) function in RF and IF processing in cellular radio base stations, Direct Broadcast Satellite (DBS) decoders, cable TV systems, fitter optic receivers for wideband data and video, and other radio communication applications. A typical AGC configuration using the NE5219 is shown in Figure 2. Three NE5219s are cascaded with appropriate AC coupling capacitors. The output of the final stage drives the full-wave


rectifier composed of two UHF Schottky diodes BAT17 as shown. The diodes are biased by R1 and R2 to V_{CC} such that a quiescent current of about 2mA in each leg is achieved. An NE5230 low voltage op amp is used as an integrator which drives the V_{AGC} pin on all three NE5219s. R3 and C3 filter the high frequency ripple from the full-wave rectified signal. A voltage divider is used to generate the reference for the non-inverting input of the op amp at about 1.7V. Keeping D3 the same type as D1 and D2 will provide a first order compensation for the change in Schottky voltage over the operating temperature range and improve the AGC


performance. R6 is a variable resistor for adjustments to the op amp reference voltage. In low cost and large volume applications this could be replaced with a fixed resistor, which would result in a slight loss of the AGC dynamic range. Cascading three NE5219s will give a dynamic range in excess of 60dB.


The NE5219 is a very user-friendly part and will not oscillate in most applications. However, in an application such as with gains in excess of 60dB and bandwidth beyond 100MHz, good PC board layout with proper supply decoupling is strongly recommended.






















Figure 7. Narrowband Gain Optimization









































































NE/SA5219




TOP VIEW - COMPONENT SIDE

TOP VIEW - SOLDER SIDE

VGA AC Evaluation Board Layout (DIP Package)



BOTTOM VIEW - D Package



TOP VIEW - D Package

VGA AC Evaluation Board Layout (SO Package)

NE/SA5234

DESCRIPTION

The NE/SA5234 is a matched, low voltage, high performance quad operational amplifier. Among its unique input and output characteristics is the capability for both input and output rail-to-rail operation, particularly critical in low voltage applications. The output swings to less than 50mV of both rails across the entire power supply range. The NE/SA5234 is capable of delivering 5.5V peak-to-peak across a 600 Ω load and will typically draw only 700μ A per amplifier. The bandwidth is 2.5MHz and the 1% settling time is 1.4 μ s.


FEATURES

- Wide common-mode input voltage range: 250mV beyond both rails
- Output swing within 50mV of both rails
- Functionality to 1.8V typical
- Low current consumption: 700μA per amplifier
- ±15mA output current capability
- Unity gain bandwidth: 2.5MHz
- Slew rate: 0.8V/µs
- Low noise: 25nV/√Hz
- Electrostatic discharge protection
- Short-circuit protection
- Output inversion prevention

APPLICATIONS

- Automotive electronics
- Signal conditioning and sensing amplification
- Portable instrumentation
- Test and measurement
- Medical monitors and diagnostics
- Remote meters
- Audio equipment
- Security systems
- Communications
- Pagers
- Cellular telephone
- LAN
- 5V Datacom bus
- Error amplifier in motor drives
- Transducer buffer amplifier

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
14-Pin Plastic Small Outline (SO) package	0 to +70°C	NE5234D	0175D
14-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5234N	0405B
14-Pin Plastic Small Outline (SO) package	-40 to +85°C	SA5234D	0175D
14-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA5234N	0405B

NE/SA5234

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC}	Single supply voltage	7	V
V _{ESD}	ESD protection voltage at any pin ⁵ human body model robot model	2000 200	V
Vs	Dual supply voltage	±3.5	٧
V _{DP}	Voltage at any device pin1	V _S ± 0.5	V
I _{DP}	Current into any device pin1	± 50	mA
V _{IN}	Differential input voltage ²	0.5	V
V _{CM}	Common-mode input voltage (positive)	V _{CC} + 0.5	V
V _{CM}	Common-mode input voltage (negative)	V _{EE} - 0.5	V
P _D	Power dissipation ³	500	mW
$T_{\rm J}$	Operating junction temperature ³	+150	°C
V _{SC}	Supply voltage allowing indefinite output short circuit to either rail ^{3,4}	7	v
T _{STG}	Storage temperature range	-65 to +150	°C
T _{SOLD}	Lead soldering temperature (10sec max)	+300	°C
θ_{JA}	Thermal impedance		
	14 pin Plastic DIP	80	°C/W
	14 pin Plastic SO	115	°C/W

NOTES:

1. Each pin is protected by ESD diodes. The voltage at any pin is limited by the ESD diodes.

- The differential input of each amplifier is limited by two internal diodes, connected in parallel and opposite to each other. For more differential input range, use differential resistors in series with the input pins.
- 3. The maximum operating junction temperature is +150°C. At elevated temperatures, devices must be derated according to the package thermal resistance and device mounting conditions. Derates above +25°C: F package at 6.7mW/°C; N package at 9.5mW/°C; D package at 6.25mW/°C.
- Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual destruction of the device.
- Guaranteed by design.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS		
Vcc	Single supply voltage	+2 to +5.5	V		
Vs	Dual supply voltage	±1 to ±2.75			
V _{CM}	Common-mode input voltage (positive)	V _{CC} + 0.25	V		
V _{CM}	Common-mode input voltage (negative)	V _{EE} - 0.25	V		
T _A	Temperature				
	NE	0 to +70	°C		
	SA	-40 to +85	°C		

NE/SA5234

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 2 to 5.5V, V_{EE} = 0V, T_A = 25°C; V_{EE} < V_{CM} < V_{CC} ; unless otherwise stated.

			LIMITS						
				NE5234			SA5234		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
Icc	Supply current	V _{CC} = 5.5V		2.8	4.0		2.8	4.0	mA
		V _{CC} = 5.5V over full temperature range		3.0	4.6		3.2	4.8	mA
Vos	Offset voltage			±0.2	±4	7	±0.2	±4	. mV
	·	Over full temperature range		±0.4	±5		±0.6	±5	mV
ΔV _{OS} /ΔΤ	Offset voltage drift with temperature			4			4		μV/°C
ΔV _{OS}	Offset voltage difference between any amplifiers in			0.4	3		0.4	3	mV
	the same package at the same common mode level ¹	Over full temperature range		0.8	4	. 4	1.2	4	mV
los	Offset current			±3	±20		±3	±30	nA
		Over full temperature range		±4	±30		±6	±60	nA
Δl _{OS} /ΔT	Offset current drift with temperature			0.02	±.3		0.03	±.3	nA/°C
		$V_{EE} < V_{CM} < V_{EE} + 0.5V$	-200	-90		-200	-90		nA
IB	Input bias current ¹	Over full temperature range	-225	-100		-250	-150		nA
		V_{EE} +1V < V_{CM} < V_{CC}		25	70		25	75	nA .
		Over full temperature range		35	100		35	120	nA
ΔΙ _Β /ΔΤ	Input bias current drift with temperature		:	0.5			0.5		nA/°C
	Input bias current difference	V _{EE} < V _{CM} < V _{EE} +0.5V		10	30	,	10	30	nA
Δl_{B}	between any amplifier in the same package at the same	Over full temperature range		25	50		50	70	nA
	common mode level.	V _{EE} +1V < V _{CM} < V _{CC}		5	20		5	20	nA
		Over full temperature range		15	30		25	50	nΑ
V _{CM}	Common-mode input range	V _{OS} ≤ 6mV	V _{EE} -0.25		V _{CC} +0.25	V _{EE} -0.25		V _{CC} +0.25	٧
		V _{OS} ≤ 6mV over full temperature range	V _{EE} -0.1		V _{CC} +0.1	V _{EE} -0.1	٠.	V _{CC} +0.1	٧
	Common-mode rejection ratio, small signal	V _{EE} < V _{CM} < V _{EE} +0.5V, V _{EE} +1V < V _{CM} < V _{CC}		100		90	100		dB
CMRR		Over full temperature range		100		80	90		dB
	Common-mode rejection ratio, large signal	V _{EE} < V _{CM} < V _{CC}		90			100		dB
•		Over full temperature range		80			90		dB
PSRR	Power supply rejection ratio	V _{EE} < V _{CM} < V _{CC}	80	100		80	100		₫B
		Over full temperature range	80	90		80	90		dB

NE/SA5234

DC ELECTRICAL CHARACTERISTICS (continued)

				NE5234		SA5234			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
. IL	Peak load current, sink and source		10	12		10	12		mA
		Over full temperature range	5	8		5	8		mA
A _{VOL}	Open-loop voltage gain		90	110		90	110		dB
		Over full temperature range		90			90		dB
		I _{PEAK} = 0.1mA	V _{EE} +0.05		V _{CC} -0.05	V _{EE} +0.1		V _{CC} -0.1	V
ł	Output voltage swing	I _{PEAK} = 10mA	V _{EE} +0.25		V _{CC} -0.25	V _{EE} +0.25		V _{CC} -0.25	V
V _{OUT}		I _{PEAK} = 5mA over full temp range	V _{EE} +0.22		V _{CC} -0.2	V _{EE} +0.2		V _{CC} -0.2	V ·
1	Output voltage swing for V _{CC} = 2.75V, V _{EE} = -2.75V	$R_L = 2k\Omega$	V _{EE} +0.2		V _{CC} -0.2	V _{EE} +0.2		V _{CC} -0.2	v
		R _L = 600Ω,	V _{EE} +0.25		V _{CC} -0.25	V _{EE} +0.25		V _{CC} -0.25	٧


NOTES:

AC ELECTRICAL CHARACTERISTICS

 $T_A = +25$ °C; $V_{CC} = 2$ to 5.5V; $R_L = 10$ k; $C_L = 100$ pF; unless otherwise stated.

			LIMITS						
				NE5234		s	A/SE523	4	1
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SR	Slew rate	Over full temperature range	.5	0.8		.5	0.8		V/µs
BW	Unity gain bandwidth: -3dB	Over full temperature range	2	2.5	4.0	2	2.5	4.0	MHz
θ_{M}	Phase Margin	C _L = 50pF		55			55		deg
t _S	1% settling time	A _V = 1, 1V step		1.4	 		1.4		μs
V _N	Input referred voltage noise	$A_V = 1$, $R_S = 0\Omega$, at 1kHz	· .	25			25		nV/ Hz ^{1/2}
THD	Total harmonic distortion	10kHz, 1V _{P-P} , A _V = 1		0.1			0.1	5 A -	%

OUTPUT INVERSION PREVENTION



These parameters are measured for V_{EE} < V_{CM} < V_{EE}+.5V and for V_{EE}+1V < V_{CM} < V_{CC}. By design these parameters are intermediate for common mode ranges between the measured regions.

AN1651

Author: L. Hadley

I. SUMMARY

The NE/SA5234 is a unique low-voltage quad operational amplifier specifically designed to operate in a broadly diverse environment. It is an enhanced pin-for-pin replacement for the LM324 category of devices. Supply conditions can range from 1.8V to 6.0V with a resultant current drain of 2.8mA,-700μA per op amp.

Most notable are the input and output dynamic range characteristics of the individual op amps. The common-mode input voltage can actually exceed the positive and negative supply rails by 250mV with no danger of output latching or polarity reversal. In addition, the output of each op amp will swing to within 50mV of the supply rails over the full supply range.

The frequency related characteristics are also above average for low voltage devices in this class. Internal unity gain compensation makes the NE5234 very resistant to any tendency to oscillate in low closed-loop gain configurations. Even so, a unity-gain bandwidth of 2.5MHz is retained. Slew rate is 0.8V/µs and each op amp will settle to a 1% of nominal level within 1.4µs.


II. DETAILED DESCRIPTION

Input Stage

The input differential amplifier consists of a compound transistors structure of parallel NPN and PNP transistors which account for the unique over-drive characteristics of the NE5234. Referring to Figure 1, it is seen that the NPN pair, Q1 and Q2, allow the input to operate in the common-mode input voltage range of 1V above V_{EE}. This region is designated the N-mode region in Figure 3a. Operation in the common-mode range below 1V transfers the input stage into the P-mode of operation.

In the N-mode operating condition, collector current from Q1 and Q2 is summed in the output emitter node of Q10 and Q12 respectively. Q1's base is the non-inverting input and Q2's base the inverting input node for the amplifier.


Linear operation between the two modes is governed by a current steering circuit consisting of Q5,6 and 7 in conjunction with voltage reference VB1. Operation in the




N-region of the common-mode range will automatically cause Q5 to transfer the IB1 current source to Q7 and the NPN transistor pair Q1 and Q2. Operation below the 1V level at the inputs allows the current from IB1 to be fed directly to Q3 and Q4 emitters giving them priority in processing the signal and linearizing their transfer function. (The sum of the NPN and PNP input pair currents remain constant.)

Operation in the common-mode range near the positive supply rail would normally cause the input stage NPN transistor's base collector junction to become forward biased (base current flow directly to the collector circuit) reversing the collector current flow direction. In a conventional op amp, this would have the adverse effect of reversing the output signal polarity as the operating region is traversed by the input signal. (see Figure 2)

To prevent this from occurring, large geometry diode-connected transistors are cross-connected to the opposite NPN collector, (Q1, Q2). This current, in turn, is summed at the emitter of Q12 pulling it above the V_{CC} rail voltage and preventing polarity reversal. The inverse condition occurs when Q2 is driven above the positive rail, with Q10 emitter being pulled up and signal polarity preserved. (See Figure 1)



AN1651



For negative going input signals, which drive the inputs toward the V_{EE} rail and below, another set of diode-connected transistors come into operation. These steer the current from the input into Q8 or Q9 emitter circuits again preventing the reversal effect.

Figure 3 shows graphically how the N and P mode transitions relate to the common-mode input voltage and the offset voltage V_{OS}.

Intermediate Amplifier and Output Stage (Figure 4)

The intermediate stage is isolated from the input amplifier by emitter followers to prevent any adverse loading effect. This stage adds gain to the over all amplifier and translates levels for the following class-AB current-control driver. Note that I_2 is the inverting input and I_1 the non-inverting input. The output is taken from multiple collectors on the non-inverting side and provides matching for the following stage.

Class-AB control of the output stage is achieved by Q61 and Q62 with the associated output current regulators. These act to monitor the smallest current of the non-load supporting output transistor to keep it in conduction. Thus, neither Q71 or Q81 is allowed to cutoff but is forced to remain in the proper Class-AB region.

Overload protection is provided by monitor circuits consisting of R76-D2 for sinking and R86-D3 for sourcing condition at the output. When the output current, source or sink,


reaches 15 milliamperes, drive current to the stage is shunted away from current sources IB6 or IB9 reducing base current to driver transistors Q72 and Q82 respectively.

The prevention of saturation in the output stage is achieved by saturation detectors Q78 and Q88. When either Q71 or Q81 approaches saturation, current is shunted away from the driver transistors, Q72 or Q83 respectively.


III. CHARACTERISTICS

Internal Frequency Compensation

The use of nested Miller capacitors C2 through C6, in the intermediate and output sections, provides the overall frequency compensation for the amplifier. The dominant pole setting capacitor, C2, provides a constant 6dB/octave roll-off to below the unity gain frequency of 2.5MHz. Figure 5 shows the measured frequency response plot for various values of closed-loop gains.



AN1651



+2.5VO

47k

10Ω

10Ω

10Ω

10Ω

Figure 6. Test Circuit

IV. NOISE REFERRED TO THE INPUT


The typical spectral voltage noise referred to each of the op amps in the NE/SA5234 is specified to be 25nV/√Hz. Current noise is not specified. In the interest of providing a balance of information on the device parameters, a small sample of the standard NE5234s, were tested for input noise current. While this data does not represent a specification, it will give the designer a ball park figure to work with when beginning a particular design with the device. For completeness I have provided the corresponding spectral noise voltage data for the same sample. The data was taken using an HP3585A spectrum analyzer which has the capability of reading noise in nV/VHz.

The test circuit is shown in Figure 6. As is typical for such measurements the amplifier under test is terminated at its input first with a very low resistance, for the voltage noise reading, followed by the same test with a high value of resistance to register the effect of current noise. The amplifier is set to a non-inverting closed-loop gain of 20dB. Dual supply operation was chosen to allow direct

The measurements were made over the range from 200Hz to 2kHz. Each sample is measured at 200Hz, 500Hz, 1kHz and 2kHz. The data is averaged for each frequency and then the small sample distribution is derived statistically giving the standard deviation relative to the mean.

termination of the input resistors to ground.

Referring to the graph in Figure 7a, the equivalent voltage noise is seen to average 18 nV/√Hz. The 95% confidence interval is determined to be approximately one nV/√Hz. The majority of the errors which contribute to this measurement are due to the thermal noise of the parallel combination of the feedback resistor network, in addition to the 10Ω termination resistor on the non-inverting input. At 300° Kelvin a 10Ω rest tor generates 0.4 nV/√Hz and the reedback network's equivalent resistance of 900 generates 1.2nV/√Hz. Their order-of-magnitude difference from the main noise sources allows them to be neglected in the overall calculation of total stage noise.



Noise current is measured across a $47k\Omega$ resistor and averaged in the same manner. The thermal noise generated by this large resistance is not insignificant. At room temperature it is $28nV/\sqrt{Hz}$ and must be subtracted from the total noise as measured at the output of the op amp in order to arrive at the equivalent current generated noise voltage. Figure 7b shows the derived current noise distribution for the small sample of 10 NE5234 devices. The result shows that noise current in the 200Hz to 2kHz frequency is typically 0.2pAV/Hz. The 1/f region was not determined for either current or voltage noise.

AN1651

V. GUIDE LINES FOR MINIMIZING NOISE

When designing a circuit where noise must be kept to a minimum, the source resistances should be kept low to limit thermally generated degradation in the overall output response. Orders-of-magnitude should be kept in mind when evaluating noise performance of a particular circuit or in planning a new design. For instance, a transducer with a $10k\Omega$ source resistance will generate $2\mu V$ of RMS noise over a 20kHz bandwidth. Using the graphical data above, total noise from a gain stage may be calculated.-

Amplifier Noise Voltage

$$25nV/\sqrt{Hz} \cdot \sqrt{BW} = 3.5\mu V_{RMS}$$

$$BW = 10kHz$$

Noise from source 10kΩ Resistance-

Noise Voltage from source resistance EQ 2

$$14nV/\sqrt{Hz} \cdot \sqrt{BW} = 20\mu V_{RMS}$$

Current generated noise

FQ 1

$$0.2pA/\sqrt{Hz} \cdot 10^3 \cdot \sqrt{BW} = 0.28\mu V_{RMS}$$

The total noise is the root-of-the-sum-of-the-squares of the individual noise voltages-

$$En = \sqrt{(3.5)^2 + (2.0)^2 + (0.28)^2}$$
$$= 4.04 \mu V_{BMS}$$


To determine the signal-to-noise ratio of the stage we must first choose a stage gain, make it 40dB, and a signal voltage magnitude from the transducer which we will set at $10m V_{RMS}$. The resulting signal-to-noise ratio at the output of this stage is determined by first multiplying the gain times the signal which gives $1V_{RMS}$ with a resultant noise of $400 \mu V_{RMS}$. The signal-to-noise ratio is calculated as


$$S/N$$
 20 log₁₀ (1.0/4x10⁻⁴) = 68dB

This is quite adequate for good quality audio applications.

Next, assume that the bandwidth is cut to 3.0kHz with an input of 1mV_{RMS}. The stage gain is kept at 40dB. The total noise is calculated below. The RMS noise is modified by the ratio of the root of the noise channel bandwidths.

$$\left[\frac{\sqrt{3x10^3}}{\sqrt{20x10^3}} \right] \cdot En = 1.6\mu V_{RMS}$$





Amplified Noise = 160uVpms

$$S/N$$
 20 log₁₀ $\left[\frac{100 \times 10^{-3}}{1.6 \times 10^{-4}}\right]$ EQ 7

A 56dB S/N will provide superior voice channel communications .

VI. MULTIPLE STAGE CONSIDERATIONS

Since multiple noise generators are non-coherent, their total effect is the root-of-the-sum-of-the-squares of the various noise generators at a given amplifier input.

This makes orders-of-magnitude lower noise sources less important than the higher magnitude source. Therefore, when considering the combined signal-to-noise of multiple stages of gain, the first stage in a chain dominates making its design parameters the most critical. For this reason it is good practice to make the preamp stage gain as high as practical to boost signal levels to the second stage allowing at least an order-of-magnitude above the second-stage noise. For instance, a signal input which exceeds the input noise of the following stage by a factor of 10:1 will only be degraded by 0.5% or -46dB, neglecting the first-stage noise. If we use the preceding example with a first-stage output signal of

AN1651

 $100mV_{RMS}$ and a 56dB S/N, and an output noise of 0.16mV. Following this with a 10kHz band limited gain-of-10 second-stage, with a $100k\Omega$ noise source at the non-inverting input, the combined S/N is calculated as follows: (assume a 100Ω source resistance from amplifier #1)

The Second stage output noise is:

EQ 8.
$$\left[\sqrt{(0.163 \times 10^{-3})^2 + \left(\sqrt{4KT \cdot 100 \cdot 10,000}\right)^2}\right] \cdot 10$$
= 1.6mV

$$K = Boltzman'sConstant = 1.38x10^{-23} \frac{Joule}{DegKelvin}$$

$$T = 300^{\circ}K$$
; $BW = 10kHz$

The amplified output signal = 1V_{RMS}

$$S/N = 20 \log_{10} \left(\frac{1}{1.6 \times 10^{-3}} \right)$$


= $56dB$

Note that there is no effect from the second-stage thermally generated resistor noise due to the dominating effect of the first-stage amplified noise being much greater than the input noise of the second-stage. In addition the equivalent noise resistance of the second-stage is essentially the output resistance of the first-stage plus any series resistance used in coupling the two. This is the parallel combination of source resistance with input terminating or biasing resistance.


VII. LOW HARMONIC DISTORTION

The NE/SA5234 is extremely well adapted to reducing harmonic distortion as it relates to signal level and head room in audio and instrumentation circuits. Its unique internal design limits overdrive induced distortion to a level much below that experienced with other low voltage devices. As will be shown, the device is capable of operating over a wide supply range without causing the typical clipping distortion prevalent in companion operational amplifiers of this class.

A series of tests are shown to allow you to see just how resistant this device is to generating clipping distortion. Two different gain configurations were chosen to demonstrate this particular feature: unity gain non-inverting and 40dB non-inverting. The test set-up was as shown in Figure 9. The Harmonic Distortion analyzer used to make the measurements was a Storage



Technology ST1700. The test frequency is 1kHz. For single supply operation, as previously covered, the amplifier should be biased to half the supply voltage to minimize distortion. Operation with dual supplies is simpler from a parts count standpoint as isolation capacitors are not required. Also the time constants associated with charging and discharging these is eliminated. Figure 10a,b and c shows the total harmonic distortion in percent versus input voltage level at 1kHz in V_{BMS} for a non-inverting, unity gain NE5234. The load on the amplifier output is 10kΩ. Beginning with a supply voltage of 1.8V and an input level of 0.1V_{RMS}, distortion is well below 0.2% ad remains there up to an input level just over 0.5V_{RMS} (1.4V_{P-P}) and increases to 0.4% for for 0.6 V_{RMS} (1.7 V_{P-P}).



For a 2V supply, the input levels increase to 0.65V_{RMS} and 0.7V_{RMS}, respectively for similar levels of distortion. With a supply voltage of 3.0V the input may be increased to 1V_{BMS} before THD rises to 0.2% and 1.1V_{RMS} for only 0.8% THD. Operation with a 600Ω load will only raise the THD figures slightly. By way of comparison, Figure 10c shows the greatly reduced dynamic range experienced when an LM324 is plugged into the test socket in place of the NE5234. Note that The THD is completely off scale for the case of 1.8 and 2.0V supply, then is barely usable for the low level end of the 3.0V supply example. Figure 11a, b, and c demonstrates the effect on harmonic distortion when closed loop gain is increased to 40dB in the non-inverting mode. It is evident that little increase in THD levels result. The graphs for the 2.0 and 3.0V supply case also include additional information on the effect of a 600Ω load on distortion.

VIII. GAIN-BANDWIDTH VS CLOSED LOOP FREQUENCY RESPONSE

Figure 5 shows the small signal frequency response of the NE5234 versus closed-loop gain in dB. The test circuit is shown in Figure 6. The plot is taken from measured data and thus shows how each value of closed-loop gain coincides with the open-loop response curve. The NE/SA5234's open-loop gain response has a uniform 6dB/octave roll-off which continues beyond 2.5MHz. This factor guarantees each op amp in the IC a high stability in virtually any gain configuration. In making these measurements, dual supplies of ±2.5V were used in order to allow a grounded reference plane and no coupling capacitors which might cause frequency related errors.


A critical parameter which affects the reproduction quality of complex waveforms is the gain-bandwidth-product of the operational amplifier. Essentially, this is a measure of the maximum frequency handling characteristics of any operational amplifier for a given closed-loop gain. As is evident from the graph, the NE/SA5234 has a 2.5MHz unity gain cross-over frequency...much higher than most other low voltage op amps. For comparison, the µA741 has a gain-bandwidth-product of 1MHz, as do the LM324 and the MC3403.

IX. LOOP-GAIN

The dynamic signal response of any closed-loop amplifier stage is a function of the Loop-gain of that particular stage. Loop-gain is equal to the open-loop gain in dB, at a given frequency, minus the closed-loop gain of the stage. The greater the Loop-gain, the lower the transfer function error of the device. Essentially, any parametric error is reduced by the factor of the Loop-gain. This includes output resistance and output signal voltage accuracy. It is good practice then to maximize Loop-gain to the degree that stage gain may be sacrificed for bandwidth. In some cases it is actually better to use two stages of gain in order to preserve signal quality than to use one high gain stage. Of course, there is a trade-off between the aforementioned factors that affect the signal-to-noise ratio of the stage and

optimizing the Loop-gain. For example, a voice-band audio stage which requires 3kHz bandwidth, should be limited to a closed-loop gain of 40dB for lowest distortion in the output signal. For higher quality audio applications requiring a 20kHz bandwidth, the closed-loop gain must be limited to 20dB. This results in a Loop-gain of 20dB at the highest signal frequency.

A second consideration in the list of frequency dependent parameters is the effect of amplifier slew rate. Not only is it frequency dependent but it is also a function of signal amplitude, as we shall see in the next section.



X. SLEW RATE RESPONSE

The slew rate of an operational amplifier determines how fast it can respond to a signal, and is measured in volts-per-microsecond. The NE5234 has a typical slew rate of $0.8V/\mu s$. Let us see just what this means in terms of signal handling capability. If a sinusoidal input signal, V_S , is used as reference, it is specified by its frequency and peak amplitude, V_P as follows:

 $V_S = V_P \sin (2\pi f t)$ EQ. 13


Slew Rate (SR) is the time-rate-of-change of the signal voltage during any complete cycle, that is over the range of 0 to 2π . This amounts to taking the time derivative of the sine wave which results in multiplying the cosine by the factor ' 2π f'.

An example of the trade off between signal amplitude and frequency is shown below for the NE5234 slew rate of 0.8V/µs. As shown in Figure 13, the maximum allowable amplitude signal which can be reproduced is determined by the slew rate response line which gives peak output volts versus frequency in Hertz.


Mathematically, slew rate is determined, by the equation below, as the derivative of the sine wave signal. The resultant slew rate function changes with both frequency and amplitude.

Slew Rate = V_P ($2\pi f$) cos ($2\pi f f$)

Note that maximum slew rate occurs where the input sine wave signal crosses the values of 0, π , and 2π on the radian axis. To get a feel for what this means in regards to the typical low voltage circuit, let us consider a 1V_{RMS} sinusoidal input to a unity gain amplifier. The peak voltage in the above equation is 1.414V. One can then calculate the required slew rate to faithfully reproduce this signal for various signal frequencies. Or with a given slew rate and a required peak signal amplitude, the maximum frequency before slew rate limiting occurs may be determined. For example using the above amplitude of 1V_{BMS}, and the slew rate of the NE5234 which is 800,000V/sec, one determines that the highest frequency component which may be reproduced before slew rate distortion occurs is:



AN1651



800,000 V/sec/ $2\pi \circ 1.414$ volts peak = 90,090Hz. A graphical representation of this relationship is shown in Figure 13. By using this graph along with the information in the preceding Figure 10 and Figure 11, which relate usable signal levels versus power supply voltage, the dynamic behavior of a particular design may be predicted. For instance, given a single supply configuration operating at 2.0V, Figure 10b shows an upper limit to input amplitude of $0.7V_{RMS}$, or about 1V peak for 1% THD. Using this level with the data in Figure 13 leads to a figure of 116KHz as an upper frequency limit for a unity gain amplifier stage operating at 2V DC.

$$\frac{dV_S}{dt} = V_P \omega \cos \omega t$$
 EQ 14.

XI. PROCEDURES

Single Supply Operation

When the NE/SA5234 is used in an application where a single supply is necessary, input common-mode biasing to half the supply is recommended for best signal reproduction. Referring to Figure 14, a simplified inverting amplifier input stage is shown with the simplest form of resistive divider biasing. The value of the divider resistance R is not critical and may be increased above the $10k\Omega$ value shown as long as the bias current does not interfere with accuracy due to DC loading error. However the divider junction must be kept at a low AC impedance This is the purpose of bypass capacitor Cs. Its use provides transient suppression for signals coming from the supply bus. A low cost 0.1µF ceramic disk or chip capacitor is recommended for suppressing fast transients in the microsecond and sub-microsecond region.


Foil capacitors are simply too inductive for any high frequency bypass application and should be avoided. If low frequency noise such as 60Hz or 120Hz ripple is present on the supply bus, an electrolytic capacitor is added in parallel as shown. The common-mode input source resistance, Rs, should also be matched within a reasonable tolerance for maximizing the rejection of induced AC noise.

The output of the first stage is now fixed at the common mode bias voltage and the amplified AC signal is referenced to this constant value. Capacitive coupling to the inverting input is of course required to prevent the bias voltage from being multiplied by the stage gain. Second stage biasing may now be provided by the output voltage of the first stage if non-inverting operation is used in the former. For lowest noise in a high gain input stage, the magnitude of the input source resistance is critical; low values of resistance are preferred over high values to minimize thermally generated noise.

Non-Inverting Stage Biasing

Non-inverting operation of an amplifier stage with single supply is similar to the previous example but the bias resistor Rs must now be sufficiently high to allow the signal to pass without significant attenuation. The input source resistance reflects the output resistance of the preceding stage or other sourcing device such as a bridge circuit of relatively high impedance. A simple rule of thumb is to make the bias resistor an order of magnitude larger than the generator resistance. Again the feed back network must be terminated capacitively. In this case R1 and the generator resistance should be matched and then Rs is matched to the feedback resistance .RF.

In all cases proper bypassing of the NE5234 supply leads (Pins 4 and 11) is very important particularly in a high noise environment. Bypass capacitors must be of ceramic construction with the shortest possible leads to keep inductance low. Chip capacitors are superior in this respect complimenting the increased use of surface mounted integrated devices. Note that both the NE5234D and the automotive grade SA5234D are available and are the surface mount versions of the device.



APPLICATIONS EXAMPLES


Instrumentation


Strain Gauge Bridge Amplifier
The circuit below shows a simple strain
gauge circuit with a gain of 100 (40dB) and
operated from a single supply. The chart
illustrates the transfer function of the circuit
for a single order-of-magnitude signal
differential range from the bridge beginning
with 5mV up to 50mV. The circuit is operated
from a single 5V supply, but could equally as
well be configured to use a dual balanced
supply. It is immediately evident that the
wide common-mode output range of the
NE5234 is very advantageous in handling this
wide range of signals with good linearity due
to this feature.


A variation on this particular idea is the remote strain gauge circuit operating from a three wire line, one of which is the shield. This full-differential input circuit has balanced


AN1651

Using the NE/SA5234 amplifier









input resistance to afford good common-mode noise rejection characteristics. Resistors are metal film or deposited carbon. Supply leads must be carefully bypassed close to the NE/SA5234 with ceramic or chip monolithic capacitors to give optimum noise performance. As shown, an auxiliary sub-regulator may be added to improve the overall DC stability of the bridge signal voltage. A regulator capable of providing the necessary few milliamperes at somewhat reduced voltage for the transducer is shown in one of the following examples. This makes use of one of the op amps in the same device package to provide the voltage regulation. Note that the use of multiple op amps within a single package minimizes the possibility of thermal drift and mismatched response from various DC parameters.

Multiple sets of transducers may be constructed from The NE/SA5234 or the NE5234D surface mount device to form a compact and stable instrumentation package. This is useful for transducer applications in

the measurement of pressure, strain, position and temperature, which have similar circuit configurations. First order temperature compensation of the transducers such as semiconductor strain gauges, or resistive units may be achieved by using one of the gauges as a reference device only. It is thermally coupled to the same member as the active gauge, as shown in the example. (Figure 18)

A 4 to 20mA Current Loop

Some instrumentation installations require the 4-20mA current loop. This addition to the above bridge transducer circuit examples is demonstrated in Figure 16.

This circuit makes use of the remote transducer bridge previously described and adds current loop signaling capability. The voltage-to-current converter consists of an additional op amp from the same NE/SA5234 package combined with a single transistor to drive the current loop. The sensitivity is actually in mA/V, or transconductance, which is equal to 1/R_{SH}. This sensitivity in this particular example is set to 4mA/V. Thus, with a bridge amplifier having a differential gain of 100, an input of 10mV will produce a 4mA output current and 50mV will produce a 20mA output. Of course the line resistance plus receiver resistance must be within the voltage compliance range of the supply voltage to guarantee linear operation over the total range. A negative supply may be used if it is preferred to have the current loop referenced to ground.

DC Regulators and Servos

Closely related to DC and low frequency AC linear transducers are DC regulators and servo circuits. The proliferation of many battery, and solar powered remote instrumentation packages results in a need for adaptable circuits which may readily be made up from existing stock IC's. The examples given here are quite simple, but can be very useful to the designer when economy and size are at a premium.

Solar Regulator for 3-Volt CMOS
Working with small instrumentation packages
which are to operate from solar photovoltaic
cells may bring a need for simple
sub-regulators for MOS circuits requiring only
a few milliamperes of drain current.

Figure 19 shows a simple low voltage regulator making use of the particularly excellent DC characteristics of the

NE/SA5234. The regulator becomes an integral part of any functional analog signal processing package such as an environmental data instrumentation unit. The low current drain of the the typical 3V or 5V MOS digital IC allows one sub regulator to serve up to 10 or more such devices. If the instrument package is to be subjected to wide temperature variations, the SA5234 is recommended. A second op amp in the package may serve as a low battery alarm with tone modulator as in radio links, or simple logic level comparator. Overcurrent protection is easily added within the regulator loop to detect short circuit failures and automatically limit the current.

DC Servo-amps


Servo control systems for low voltage motor drives require high gain-accuracy and good

DC stability for many applications.

Applications such as the position control of air flow vanes, servo valves, and optical lenses or apertures, are typical examples.

Figure 20 demonstrates one simple DC motor servo application with position control feedback. The motor is a 3V permanent magnet rotor type used in micro-position applications and is adaptable to battery supply environments.

Position information is received from a multi-turn potentiometer to give adequate resolution. The input voltage may be generated from another potentiometer which is remote from the motor drive unit proper, or from a D/A converter output for micro processor controlled systems. The input voltage range is 1.0 to 3.0V and the supply voltage is 4.5V.



AN1651

Active filters

The NE5234 is easily adapted to use in a variety of active filter applications. Its high open-loop gain and excellent unity gain stability make it ideal for high-pass, band-pass and low-pass configurations operated with low voltage single supplies. Its low output impedance also makes it capable of obtaining low noise operation without resorting to separate high current buffers.

Figure 21a shows the circuit for a VCVS low-pass filter with dual supply biasing and 600Ω output termination. Figure Figure 21b is a band-pass filter with AC coupled gain network for single supply operation.

Communications and Audio

Stereo Bridge Amplifier

Figure 22 shows two NE5234 ICs in a bridge amplifier application. The choice of split supplies allows DC coupling, both from the input signal source and to the load. The gain is set to a nominal 20dB. Either inverting or non-inverting operation is available. The inverting input impedance is chosen as 600Ω in order to match standard audio impedance lines within a system. The use of two such amplifiers will provide stereo operation to +10dBm for a 600Ω load.

Voice Operated Microphone

The processing of voice transmissions for communications channels is generally coupled with the need for keeping the signal-to-noise ratio high and the intelligibility optimized for a given channel bandwidth. In addition, when a circuit is battery operated and portable, the requirement to obtain maximum battery life becomes important. The circuit example shown here is aimed at filling the need for a portable voice operated transmitter, cordless phone, or tape recorder. It utilizes the Signetics NE5234 guad op amp in conjunction with the new low-voltage NE578 compandor to create an audio processor capable of operating in just such an environment. Both devices are operational to a low battery voltage of 2.0V. In addition the design further conserves current by automatically shifting the NE578 compandor to standby during the period when no transmissions are being made. Total current consumption at 3.0V is 2.8mA for the NE5234. In the active mode the NE578 draws 1.4mA and this drops to 170µA in the standby mode. This amounts to reducing the supply current demand by approximately 25% in the 'listen mode'.






Figure 23 shows the VOX audio circuit example. A description of its operation for voice activated transmission follows.

Audio generated by the electret microphone is fed into the non-inverting input of preamp A1 and the signal amplified by 12dB. The biasing is accomplished by the resistive divider which provides a level of half the supply voltage which is connected through a 100k resistor to the non-inverting terminal of A1. This automatically provides ratiometric common mode biasing set at V_{CC}/2 for the device. This level is then transferred directly

to the following amplifier, A2, setting its DC operating point. The DC gain of both stage A1 and A2 are unity so the cumulative DC error is not multiplied by stage gain. The peak voice level is approximately 100mV_{RMS} at the input to A1 from the microphone and this is boosted to 400mV_{RMS}. The feedback network gain has a low frequency corner at 160Hz and is flat up to the intersection of the closed loop gain with the open loop gain curve at nearly 500kHz. This would increase the noise bandwidth to an excessive degree unnecessary for voice channel communication. A band limiting network is, therefore, inserted across the feedback resistor to limit response to a nominal 5kHz.

Amplifier stage A2 is used to provide high level audio to the rectifier-filter stage for the rapid generation of a DC control signal for operating the voice activated switch function. Stage A2 gain is set to 20dB in order to allow activation of the voice channel on the rising edge of the first voice syllable. An attack time of 20ms is implemented by adjusting the input charging impedance (Rs) between the rectifier and the A2 amplifier output. AC coupling must be used to isolate the DC common-mode voltage of the amplifier from the rectifier/storage capacitor and to allow only audio frequencies to drive the switching circuit. Amplifier A3 provides a high impedance unity gain buffer to allow a very slow decay rate to be applied to the time constant capacitor, C_T. The output of the storage capacitor reaches approximately 3.2V for a 250ms duration 600Hz burst signal. Diode D1 (1N914) provides a negative clamp action





which forces the full peak-to-peak voltage from A2 to charge the storage capacitor. D2 then acts to charge the capacitor to the peak input voltage minus one diode drop, 0.7V. Finally, the buffered DC control signal is fed to A4 which acts as a threshold comparator with extremely high gain and controlled hysteresis. This provides a positive going signal for releasing the NE578 from its inhibit mode when voice input is present. The NE578 is switched from standby mode when voice input is present. The NE578 is switched from standby mode to the active state by raising the voltage on Pin 8 of the device above 2V. Shutting the audio channel off requires this pin to be driven below 100mV. This demands the extremely wide output voltage swing of the NE5234 in order to reach this near to the negative rail voltage. The voltage threshold of the comparator, A4, is adjustable by use of the sensitivity control. Rs. It is used to allow the activation level to be raised or lowered depending upon the ambient audio level in the transmitter vicinity.

Other critical parameters in this type of circuit are the attack and decay times of the RC network which controls the operation of the voice operated switch. Attack time determines how quickly the circuit activates after a quiet period, and the decay time sets

how long the transmitter channel stays active between words. It is important to reach an optimum balance between the two time constants in order to allow unbroken transmissions of good quality and no lost syllables. A 100 to 1 attack/decay ratio is used in this particular application and this is primarily set by the value of R_A and R_D . A typical delay of two seconds is easily accomplished. Due to extremely high input impedance of the buffer stage A3, R_D may be in the 1 to $2M\Omega$ range allowing a reasonable value of storage capacitor to be used.

The Audio Channel

Audio input from the preamplifier, A1, is fed directly to Pin 14 of the NE578 compandor. Referring to Figure 24, which shows the internal diagram of the device, it can be seen that this is the compressor portion of the NE578. There is the option in this system to operate either in a 2:1 compressor mode or an automatic level control mode, (ALC). The compressor mode simply makes a 2:1 reduction in the amplitude dynamic range of the input signal and brings it up to the chosen nominal 0dB output level which is programmable from 10mV_{RMS} to 1V_{RMS}. In this particular example it is programmed for a 0dB level of 0.42V_{RMS} which is approximately 1V_{P-P}. This allows for a standardized output

level with good characteristics for FM modulation where peak deviation must be controlled. Figure 25 shows the input-output characteristics of the compressor and ALC. The compressor also has an attack time determined by capacitor C6 on Pin 11. Attack time is 10k * C6, decay time equals four times this value. An auxiliary amplifier stage is used following the NE578 in order to allow bandwidth and special forms of equalization to be implemented. Note that 2:1 compression in a transmission will enhance the channel dynamic range and may be used with no further processing at the receiver, but feeding the received signal through the complimentary 2:1 expandor will achieve even greater enhancement of the recovered audio. The NE578 contains both operations in the same package. Please refer to Signetics applications note AN1762 by Alvin K. Wong for complete information on these compandor circuits using the NE578.

Fiber Optic Receiver for Low Frequency Data (Figure 26) This application makes use of the NE/SA5234 to detect photo-optic signals from either fiber or air transmitted IR (Infra-red) pulses. The signal is digitally encoded for the highest signal-to-noise ratio. The received

AN1651

signal is sensed by an IR photo diode which has its cathode biased to half the supply voltage (2.5V). The first gain stage is configured as a transimpedance amplifier to allow conversion from the microampere diode current signals to a voltage output of approximately 10mVo.p. The second stage provides a gain-of-ten amplifier to raise this signal level to 1V peak amplitude. This stage is directly coupled from the preamplifier stage in order to provide the necessary common-mode voltage of 2.5V. Its gain control network is capacitively coupled to prevent DC gain as is required in single supply configurations. Since this is essentially a pulse gain stage, low frequency gain below the signal repetition rate is not needed. The third stage acts in a limiting amplifier configuration and its output is squared to swing approximately 5V, the standard TTL level. Again common-mode

biasing is passed along from each of the stages up to the last in order minimize parts and simplify circuit layout. The final stage is a simple buffer amplifier to allow the receiver to drive a low impedance long wire line of 600Ω to 900Ω resistance. Some rise time response adjustment may be required. This is easily achieved following stage three by using R_T-C_T to limit the rate of change of the signal voltage prior to the buffer. Note that the last stage acts as a zero-crossing detector. This maximizes noise immunity by allowing a transition only after the third stage output voltage has risen above 2/3V_{CC}. Phase inversion may be accomplished, if the logic level signals are polarity reversed, by making stage 3 inverting and AC coupling the input signal with a sufficiently large capacitor to reduce droop. Stage 3 must then be biased by connecting its non-inverting node to bias point 'A'. This provides a 2.5V


threshold for the proper switching operation of the stage. However, care must be taken not allow the network's time constant to become code dependent as to the average low frequency signal components or errors will result in the output signal.

The advantage of this particular circuit is that it has the simplicity of single supply operation along with the capability of a large output swing making it fully TTL compatible


REFERENCES:


Signetics, a North American Philips Company. Linear Data Manual, Volume 2 : Industrial. Sunnyvale: 1988.

Wong, Alvin K. Companding with the NE577 and NE578..Signetics Applications Note AN1762: September 1990.




AN1651





AN1651



NE/SE5539

DESCRIPTION

The NE/SE5539 is a very wide bandwidth, high slew rate, monolithic operational amplifier for use in video amplifiers, RF amplifiers, and extremely high slew rate amplifiers.

Emitter-follower inputs provide a true differential input impedance device. Proper external compensation will allow design operation over a wide range of closed-loop gains, both inverting and non-inverting, to meet specific design requirements.


FEATURES

- Bandwidth
 - Unity gain 350MHz
 - Full power 48MHz
- GBW 1.2GHz at 17dB
- Slew rate: 600/Vµs
- Avoi: 52dB typical
- Low noise 4nV√Hz typical
- MIL-STD processing available

APPLICATIONS

- High speed datacom
- Video monitors & TV
- Satellite communications
- Image processing
- RF instrumentation & oscillators
- Magnetic storage
- Military communications

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
14-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5539N	0405B
14-Pin Plastic Small Outline (SO) package	0 to +70°C	NE5539D	0175D
14-Pin Ceramic Dual In-Line Package	0 to +70°C	NE5539F	0581B
14-Pin Ceramic Dual In-Line Package	-55 to +125°C	SE5539F	0581B

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	±12	٧
P _{DMAX}	Maximum power dissipation, T _A = 25°C (still-air) ² F package N package D package	1.17 1.45 0.99	W W W
T _A	Operating temperature range NE SE	0 to 70 -55 to +125	ပို့
T _{STG}	Storage temperature range	-65 to +150	°C
TJ	Max junction temperature	150	°C
T _{SOLD}	Lead soldering temperature (10sec max)	+300	°C

NOTES:

- Differential input voltage should not exceed 0.25V to prevent excesive input bias current and common-mode voltage 2.5V. These voltage limits may be exceeded if current is limited to less than 10mA.
- 2. Derate above 25°C, at the following rates:


F package at 9.3mW/°C

N package at 11.6mW/°C

D package at 7.9mW/°C

NE/SE5539

EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 8V$, $T_A = 25$ °C; unless otherwise specified.

			SE5539			NE5539				
SYMBOL	PARAMETER	TEST CONDITIONS		MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
Vos	Input offset voltage	$V_0 = 0V, R_S = 100\Omega$	Over temp		2	5				mV
			T _A = 25°C		2	3		2.5	5	mV
	ΔV _{OS} /ΔΤ				-5			5		μV/°C
los	Input offset current		Over temp	-	0.1	3				μА
			T _A = 25°C		0.1	1			2	μΑ
	Δl _{OS} /ΔT				0.5			0.5		nA/°C
lΒ	Input bias current		Over temp		6	25				μΑ
			T _A = 25°C		5	13		5	20	μΑ
*	Δl _B /ΔT				10			10		nA/°C
CMRR	Common mode rejection ratio	$F = 1kHz$, $R_S = 100\Omega$	V _{CM} ±1.7V	70	80		70	80		dB
			Over temp	70	80					dB
R _{IN}	Input impedance				100			100		kΩ
R _{OUT}	Output impedance				10			10		Ω

April 15, 1992 101

NE/SE5539

DC ELECTRICAL CHARACTERISTICS (Continued)

 $V_{CC} = \pm 8V$, $T_A = 25$ °C; unless otherwise specified.

					SE5539		NE5539			
SYMBOL	PARAMETER	TEST CONDITIO	TEST CONDITIONS		ТҮР	MAX	MIN	TYP	MAX	UNITS
Vout	Output voltage swing	$R_L = 150\Omega$ to GND and 470Ω to $-V_{CC}$	+Swing -Swing				+2.3 -1.7	+2.7 -2.2		٧
V _{OUT}	Output voltage swing	R _L = 25Ω to GND Over temp	+Swing -Swing	+2.3 -1.5	+3.0 -2.1					V
		$R_L = 25\Omega$ to GND $T_A = 25^{\circ}$ C	T _A = 25°C -Swing -2.0		+3.1 -2.7					٧
Icc+	Positive supply current	V _O = 0, R ₁ = ∞, Ove	V _O = 0, R ₁ = ∞, Over temp		14	18		2.8	3.5	mA
		V _O = 0, R ₁ = ∞, T _A = 25°C			14	17		14	18	mA
I _{CC} -	Negative supply current	V _O = 0, R ₁ = ∞, Ove	r temp		11	15		2.8	3.5	mA
		$V_0 = 0$, $R_1 = \infty$, $T_A = \infty$	= 25°C		11	14		11	15	mA
PSRR	Power supply rejection ratio	$\Delta V_{CC} = \pm 1 V$, Over	temp		300	1000				μV/V
		$\Delta V_{CC} = \pm 1 V$, $T_A =$	25°C					200	1000	μV/V
A _{VOL}	Large signal voltage gain	$V_0 = +2.3V, -1.7V, R_L = GND, 470\Omega$ to -\		-			47	52	57	dB
A _{VOL}	Large signal voltage gain	V _O = +2.3V, -1.7V	Over temp		6		v			dB
		$R_L = 2\Omega$ to GND	T _A = 25°C				47	52	57	1
A _{VOL}	A _{VOL} Large signal voltage gain V _O = +2.5V, -2.0V temp		46		60				dB	
		$R_L = 2\Omega$ to GND	T _A = 25°C	48	53	58				1

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 6V$, $T_A = 25$ °C; unless otherwise specified.

		, , , , , , , , , , , , , , , , , , , ,				SE5539		
SYMBOL	PARAMETER	TEST CO	ONDITIONS	S	MIN	TYP	MAX	UNITS
Vos	Input offset voltage			Over temp		2	5	mV
	grand grand and the state of th			T _A = 25°C		2	3	
los	Input offset current		,	Over temp		0.1	3	μА
	The state of the s	48 1		T _A = 25°C		0.1	1	
I _B	Input bias current		Over temp		5	20	μА	
				T _A = 25°C		4	10	1
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 1.3V, R_S = 100\Omega$			70	85		dB
Icc+	Positive supply current			Over temp		11	14	mA
		4.5		T _A = 25°C		11	13	1
I _{CC-}	Negative supply current			Over temp		8	11	mA
1 N				T _A = 25°CmA		8	10	1
PSRR	Power supply rejection ratio	$\Delta V_{CC} = \pm 1V$		Over temp		300	1000	μV/V
				T _A = 25°C				1
			Over	+Swing	+1.4	+2.0		
Vout	Output voltage swing	$R_L = 150\Omega$ to GND	temp	-Swing	-1.1	-1.7	1	l v
	1	and 390Ω to –V _{CC}	T _A =	+Swing	+1.5	+2.0		1
3			25°C	-Swing	-1.4	-1.8	1	1

AC ELECTRICAL CHARACTERISTICS

 V_{CC} = $\pm 8 \dot{V},\,R_L$ = 150 Ω to GND and 470 Ω to -V_{CC}, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE5539			NE5539			
			MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
BW	Gain bandwidth product	A _{CL} = 7, V _O = 0.1 V _{P-P}		1200			1200		MHz
	Small signal bandwidth	$A_{CL} = 2$, $R_{L} = 150\Omega^{1}$		110			110		MHz
ts	Settling time	$A_{CL} = 2$, $R_{L} = 150\Omega^{1}$		15			15		ns
SR	Slew rate	$A_{CL} = 2$, $R_{L} = 150\Omega^{1}$		600			600		V/µs
ŧРD	Propagation delay	$A_{CL} = 2$, $R_{L} = 150\Omega^{1}$		7			7		ns
	Full power response	$A_{CL} = 2$, $R_{L} = 150\Omega^{1}$		48			48		MHz
	Full power response	$A_V = 7$, $R_L = 150\Omega^1$		20			20		MHz
	Input noise voltage	$R_S = 50\Omega$, 1MHz		4			4		nV/√Hz
	Input noise current	1MHz		6			6		pA/√Hz

NOTES:


AC ELECTRICAL CHARACTERISTICS

 $V_{CC}=\pm 6V$, $R_L=150\Omega$ to GND and 390Ω to $-V_{CC}$, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS				
			MIN	TYP	MAX	UNITS
BW	Gain bandwidth product	A _{CL} = 7		700		MHz
	Small signal bandwidth	A _{CL} = 2 ¹		120		MHz
ts	Settling time	A _{CL} = 2 ¹		23		ns
SR	Slew rate	A _{CL} = 2 ¹		330		V/µs
t _{PD}	Propagation delay	A _{CL} = 2 ¹		4.5		ns
	Full power response	A _{CL} = 2 ¹		20		MHz

NOTES:

TYPICAL PERFORMANCE CURVES




April 15, 1992 103

^{1.} External compensation.

^{1.} External compensation.

NE/SE5539





NE/SE5539


CIRCUIT LAYOUT CONSIDERATIONS

As may be expected for an ultra-high frequency, wide-gain bandwidth amplifier, the

physical circuit is extremely critical. Bread-boarding is not recommended. A double-sided copper-clad printed circuit board will result in more favorable system operation. An example utilizing a 28dB non-inverting amp is shown in Figure 1.










Figure 1. 28dB Non-Inverting Amp Sample PC Layout

April 15, 1992 105

NE/SE5539


NE5539 COLOR VIDEO AMPLIFIER

The NE5539 wideband operational amplifier is easily adapted for use as a color video amplifier. A typical circuit is shown in Figure 2 along with vector-scope1 photographs showing the amplifier differential gain and

phase response to a standard five-step modulated staircase linearity signal (Figures 3, 4 and 5). As can be seen in Figure 4, the gain varies less than 0.5% from the bottom to the top of the staircase. The maximum differential phase shown in Figure 5 is approximately +0.1°.

The amplifier circuit was optimized for a 75Ω input and output termionation impedance with a gain of approximately 10 (20dB).

1. The input signal was 200mV and the output 2V. V_{CC} was ±8V.






Figure 3. Input Signal





Figure 4. Differential Gain <0.5%

NOTE:

Instruments used for these measurements were Tektronix 146 NTSC test signal generator, 520A NTSC vectorscope, and 1480 waveform monitor.

High frequency operational amplifier

NE/SE5539



Z_{IN} = 500_a


= 320

2-10pF

NE5539

8

To least the second of the sec



NE5592

DESCRIPTION

The NE5592 is a dual monolithic, two-stage, differential output, wideband video amplifier. It offers a fixed gain of 400 without external components and an adjustable gain from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high-pass, low-pass, or band-pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display, video recorder systems, and floppy disk head amplifiers.


FEATURES

- 110MHz unity gain bandwidth
- Adjustable gain from 0 to 400
- Adjustable pass band
- No frequency compensation required
- Wave shaping with minimal external components

APPLICATIONS

- Floppy disk head amplifier
- Video amplifier
- Pulse amplifier in communications
- Magnetic memory
- Video recorder systems


PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
14-Pin Plastic Dual In-Line Package (DIP)	0 to 70°C	NE5592N	0405B
14-Pin Small Outline (SO) package	0 to 70°C	NE5592D	0175D

EQUIVALENT CIRCUIT



NE5592

ABSOLUTE MAXIMUM RATINGS

T_A=25°C, unless otherwise specified.

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	±8	V
V _{IN}	Differential input voltage	±5	V
V _{CM}	Common mode Input voltage	±6	V
lout	Output current	10	mA
TA	Operating temperature range NE5592	0 to +70	°C
T _{STG}	Storage temperature range	-65 to +150	°C
P _{D MAX}	Maximum power dissipation, T _A =25°C (still air) ¹		
	D package	1.03	w
	N package	1.48	w

NOTES:

Derate above 25°C at the following rates:
 D package 8.3mW/°C
 N package 11.9mW/°C

DC ELECTRICAL CHARACTERISTICS

 $T_{A}=+25^{\circ}$ C, $V_{SS}=\pm6$ V, $V_{CM}=0$, unless otherwise specified. Recommended operating supply voltage is $V_{S}=\pm6.0$ V, and gain select pins are connected together.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNITS
			Min	Тур	Max	
A _{VOL}	Differential voltage gain	$R_L=2k\Omega$, $V_{OUT}=3V_{P-P}$	400	480	600	V/V
R _{IN}	Input resistance		3	14		kΩ
CIN	Input capacitance			2.5		pF
los	Input offset current			0.3	3	μА
IBIAS	Input bias current			5	20	μΑ
	Input noise voltage	BW 1kHz to 10MHz		4		nV/√Hz
V _{IN}	Input voltage range		±1.0			٧
CMRR	Common-mode rejection ratio	V _{CM} ± 1V, f<100kHz V _{CM} ± 1V, f=5MHz	60	93 87		dB dB
PSRR	Supply voltage rejection ratio	$\Delta V_S = \pm 0.5 V$	50	85		dB
	Channel separation	V _{OUT} =1V _{P-P} ; f=100kHz (output referenced) R _L =1kΩ	65	70		dB
Vos	Output offset voltage gain select pins open	R _L =∞ R _L =∞		0.5 0.25	1.5 0.75	V
V _{CM}	Output common-mode voltage	R∟=∞	2.4	3.1	3.4	V
V _{OUT}	Output differential voltage swing	R _L =2kΩ	3.0	4.0		V
Rout	Output resistance			20		Ω
Icc	Power supply current (total for both sides)	Rլ≕∞		35	44	mA

NE5592

DC ELECTRICAL CHARACTERISTICS

 $V_{SS}=\pm6V,\ V_{CM}=0,\ 0^{\circ}C \le T_{A} \le 70^{\circ}C,\ unless otherwise specified.$ Recommended operating supply voltage is $V_{S}=\pm6.0V,\ and\ gain\ select\ pins\ are connected together.$


SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		
			Min	Тур	Max	
A _{VOL}	Differential voltage gain	$R_L=2k\Omega$, $V_{OUT}=3V_{P-P}$	350	430	600	V/V
R _{IN}	Input resistance		1	11	1	kΩ
los	Input offset current		6.10	6.7	5	μΑ
I _{BIAS}	Input bias current				30	μΑ
V _{IN}	Input voltage range	44	±1.0			٧
CMRR	Common-mode rejection ratio	V _{CM} ± 1V, f<100kHz R _S =¢	55			dB
PSRR	Supply voltage rejection ratio	$\Delta V_{S} = \pm 0.5 V$	50			dB
	Channel separation	$V_{OUT}=1V_{P-P}$; f=100kHz (output referenced) R _L =1k Ω		70		dB
Vos	Output offset voltage					
	gain select pins connected together	R∟=∞			1.5	V
	gain select pins open	R _L =∞		ļ	1.0	V
V _{OUT}	Output differential voltage swing	R _L =2kΩ	2.8	1	1	V
lcc	Power supply current					
	(total for both sides)	R _L =∞			47	mA

AC ELECTRICAL CHARACTERISTICS

 $T_{A}=+25^{\circ}\text{C V}_{SS}=\pm6\text{V}, V_{CM}=0$, unless otherwise specified. Recommended operating supply voltage $V_{S}=\pm6.0\text{V}$. Gain select pins connected together.


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNITS	
			Min	Тур	Max	
BW	Bandwidth	V _{OUT} =1V _{P-P}		25		MHz
t _R	Rise time			15	20	ns
t _{PD}	Propagation delay	V _{OUT} =1V _{P-P}		7.5	12	ns .

TEST CIRCUITS T_A=25°C unless otherwise specified.




NE5592

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



NE5592

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



NE592

DESCRIPTION

The NE592 is a monolithic, two-stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high-pass, low-pass, or band-pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display, video recorder systems, and floppy disk head amplifiers. Now available in an 8-pin version with fixed gain of 400 without external components and adjustable gain from 400 to 0 with one external resistor.


FEATURES

- 120MHz unity gain bandwidth
- Adjustable gains from 0 to 400
- Adjustable pass band
- No frequency compensation required
- Wave shaping with minimal external components
- MIL-STD processing available


APPLICATIONS

- Floppy disk head amplifier
- Video amplifier
- Pulse amplifier in communications
- Magnetic memory
- Video recorder systems

PIN CONFIGURATIONS



BLOCK DIAGRAM



NE592

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
14-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE592N14	0405B
14-Pin Ceramic Dual In-Line Package (Cerdip)	0 to +70°C	NE592F14	0581B
14-Pin Small Outline (SO) package	0 to +70°C	NE592D14	0175D
8-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE592N8	0404B
8-Pin Small Outline (SO) package	0 to +70°C	NE592D8	0174C

NOTES:

N8, N14, D8 and D14 package parts also available in "High" gain version by adding "H" before package designation, i.e., NE592HDB

ABSOLUTE MAXIMUM RATINGS

T_A=+25°C, unless otherwise specified.

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	±8	V
V _{IN}	Differential input voltage	±5	V
V _{CM}	Common-mode input voltage	±6	V
l _{out}	Output current	10	mA
TA	Operating ambient temperature range	0 to +70	°C
T _{STG}	Storage temperature range	-65 to +150	°C
PDMAX	Maximum power dissipation,		
	TA=25°C (still air)1		
	F-14 package	1.17	. w
	D-14 package	0.98	w
	D-8 package	0.79	w
	N-14 package	1.44	w
	N-8 package	1.17	w

N-8 package at 9.3mW/°C

^{1.} Derate above 25°C at the following rates:
F-14 package at 9.3mW°C
D-14 package at 7.8mW/°C
D-8 package at 6.3mW/°C
N-14 package at 11.5mW/°C

NE592

DC ELECTRICAL CHARACTERISTICS

T_A=+25°C V_{SS}=+6V, V_{CM}=0, unless otherwise specified. Recommended operating supply voltages V_S=+6.0V. All specifications apply to both standard and high gain parts unless noted differently.

SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA592			UNIT
			Min Typ		Max]
A _{VOL}	Differential voltage gain,					
	standard part					
	Gain 1 ¹	R _L =2kΩ, V _{OUT} =3V _{P-P}	250	400	600	V/V
	Gain 2 ^{2, 4}		80	100	120	V/V
	High gain part		400	500	600	V/V
R _{IN}	Input resistance					
	Gain 1 ¹			4.0		kΩ
	Gain 2 ^{2, 4}	:	10	30		kΩ
C _{IN}	Input capacitance ²	Gain 2 ⁴		2.0		pF
los	Input offset current			0.4	5.0	μΑ
IBIAS	Input bias current			9.0	30	μΑ
V _{NOISE}	Input noise voltage	BW 1kHz to 10MHz		12		μV _{RMS}
V _{IN}	Input voltage range		±1.0			V
CMRR	Common-mode rejection ratio					
	Gain 2 ⁴	V _{CM} ±1V, f<100kHz	60	86		dB
	Gain 2 ⁴	V _{CM} ±1V, f=5MHz		60		dB
PSRR	Supply voltage rejection ratio					
	Gain 2 ⁴	ΔV _S =±0.5V	50	- 70		dB
Vos	Output offset voltage					
	Gain 1	R∟≕∞			1.5] . v
	Gain 2 ⁴	R _L =∞			1.5	V
	Gain 3 ³	R _L =∞		0.35	0.75	V
V _{CM}	Output common-mode voltage	R _L =∞	2.4	2.9	3.4	V
V _{OUT}	Output voltage swing	R _L =2kΩ	3.0	4.0		V
	differential					
R _{OUT}	Output resistance			20		Ω
Icc	Power supply current	R _L =∞		18	24	mA

NOTES:

- Gain select Pins G_{1A} and G_{1B} connected together.
 Gain select Pins G_{2A} and G_{2B} connected together.
 All gain select pins open.
 Applies to 14-pin version only.

April 15, 1992 115

NE592

DC ELECTRICAL CHARACTERISTICS

DC Electrical CharacteristicsV_{SS}=±6V, V_{CM}=0, 0°C ≤T_A≤70°C, unless otherwise specified. Recommended operating supply voltages V_S=+6.0V. All specifications apply to both standard and high gain parts unless noted differently.

SYMBOL	PARAMETER	TEST CONDITIONS	100	UNIT		
			Min	Тур	Max	
A _{VOL}	Differential voltage gain,			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4.0 (1.14)	100
	standard part		1	}	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	Gain 1 ¹	$R_L=2k\Omega$, $V_{OUT}=3V_{P-P}$	250		600	V/V
	Gain 2 ^{2,4}		80	.	120	V/V
	High gain part		400	500	600	V/V
RiN	Input resistance					
	Gain 2 ^{2, 4}		8.0			kΩ
los	Input offset current				6.0	μΑ
IBIAS	Input bias current				40	μА
V _{IN}	Input voltage range		±1.0			٧
CMRR	Common-mode rejection ratio					
	Gain 2 ⁴	V _{CM} ±1V, f<100kHz	50			dB
PSRR	Supply voltage rejection ratio					
* * .	Gain 2 ⁴	ΔV _S =±0.5V	50		n tijev	dB
,,,	Output offset voltage		T			
Vos	Gain 1 Gain 2 ⁴	R _L =∞			1.5 1.5	, v
	Gain 3 ³				1.0	
V _{OUT}	Output voltage swing differential	R _L =2kΩ	2.8			V
Icc	Power supply current	R _L =∞			27	mA

- Gain select Pins G_{1A} and G_{1B} connected together. Gain select Pins G_{2A} and G_{2B} connected together.
- All gain select pins open.
- Applies to 10- and 14-pin versions only.

AC ELECTRICAL CHARACTERISTICS

T_A=+25°C V_{SS}=+6V, V_{CM}=0, unless otherwise specified. Recommended operating supply voltages V_S=±6.0V. All specifications apply to both standard and high gain parts unless noted differently.

SYMBOL	PARAMETER	PARAMETER TEST COND		TEST CONDITIONS NE/SA	NE/SA592		UNIT
				Min	Тур	Max	
D144	Bandwidth						
BW	Gain Gain				40 90	1.47 mg	MHz MHz
	Rise time						
t _R	Gain		V _{OUT} =1V _{P-P}		10.5	12	ns
* .	Gain	2 ^{2, 4}			4.5		ns
	Propagation delay						
t _{PD}	Gain		$V_{OUT}=1V_{P-P}$		7.5	10	ns
	Gain	22,4			6.0		ns


NOTES:

- Gain select Pins G_{1A} and G_{1B} connected together.
 Gain select Pins G_{2A} and G_{2B} connected together.

- All gain select pins open.
 Applies to 10- and 14-pin versions only.


NE592

TYPICAL PERFORMANCE CHARACTERISTICS




NE592


TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



NE592




TEST CIRCUITS $T_A = 25^{\circ}\text{C}$, unless otherwise specified.



NE592

TYPICAL APPLICATIONS



FILTER NETWORKS

Z NETWORK	FILTER TYPE	V ₀ (s) TRANSFER V ₁ (s) FUNCTION
°————	LOW PASS	$\frac{1.4 \times 10^4}{L} \qquad \left[\frac{1}{s + R/L} \right]$
0	HIGH PASS	$\frac{1.4 \times 10^4}{R} \qquad \left[\frac{s}{s + 1/RC} \right]$
oRC o	BAND PASS	$\frac{1.4 \times 10^4}{L} \qquad \left[\frac{s}{s^2 + R/Ls + 1/LC} \right]$
0 R C C	BAND REJECT	$\frac{1.4 \times 10^4}{R} \qquad \left[\frac{s^2 + 1/LC}{s^2 + 1/LC + s/RC} \right]$

TDA1010A

The TDA1010A is a monolithic integrated class-B audio amplifier circuit in a 9-lead single in-line (SIL) plastic package. The device is primarily developed as a 6 W car radio amplifier for use with 4 Ω and 2 Ω load impedances. The wide supply voltage range and the flexibility of the IC make it an attractive proposition for record players and tape recorders with output powers up to 10 W. Special features are:

- single in-line (SIL) construction for easy mounting
- separated preamplifier and power amplifier
- high output power
- low-cost external components
- good ripple rejection
- thermal protection

QUICK REFERENCE DATA

Supply voltage range	VP	6 to	24	V
Repetitive peak output current	IORM	max.	3	Α
Output power at pin 2; $d_{tot} = 10\%$ $V_P = 14,4 \text{ V}$; $R_1 = 2 \Omega$	D	turo 6	6,4	VA/
$V_P = 14,4 \text{ V}, R_L = 4 \Omega$ $V_P = 14,4 \text{ V}; R_L = 8 \Omega$	P _o Po	typ.	5,2 3,4	W
$V_P = 14,4 \text{ V}; R_L = 2 \Omega;$ with additional	P _o	typ.	, , +	**
bootstrap resistor of 220 Ω between pins 3 and 4	Po	typ.	9	W
Total harmonic distortion at P_0 = 1 W; R_L = 4 Ω	d_{tot}	typ. (),2	%
Input impedance preamplifier (pin 8) power amplifier (pin 6)	Z _i Z _i	- 7 1		kΩ kΩ
Total quiescent current at Vp = 14,4 V	l _{tot}	typ.	31	mΑ
Sensitivity for $P_0 = 5.8 \text{ W}$; $R_L = 4 \Omega$	Vi	typ.	10	mV
Operating ambient temperature	T_{amb}	-25 to + 1	50	oC
Storage temperature	T_{stg}	-55 to + 1	50	oC






Fig. 1 Circuit diagram.

TDA1010A

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V _P	max.	24	V
Peak output current	IOM	max.	5	A
Repetitive peak output current	IORM	max.	3	Α
Total power dissipation	see derating curve Fig. 2			
Storage temperature	T_{stg}	-55 to	+ 150	oC
Operating ambient temperature	T _{amb}	-25 to	+ 150	oC
A.C. short-circuit duration of load during sine-wave drive;			100	.
without heatsink at V _P = 14,4 V	t _{sc}	max.	100	hours




Fig. 2 Power derating curve.

HEATSINK DESIGN

Assume Vp = 14,4 V; R_L = 2 Ω ; T_{amb} = 60 °C maximum; thermal shut-down starts at T_j = 150 °C. The maximum sine-wave dissipation in a 2 Ω load is about 5,2 W. The maximum dissipation for music drive will be about 75% of the worst-case sine-wave dissipation, so this will be 3,9 W. Consequently, the total resistance from junction to ambient

$$R_{th j-a} = R_{th j-tab} + R_{th tab-h} + R_{th h-a} = \frac{150 - 60}{3,9} = 23 \text{ K/W}.$$

Since $R_{th j-tab} = 10 \text{ K/W}$ and $R_{th tab-h} = 1 \text{ K/W}$,

$$R_{th h-a} = 23 - (10 + 1) = 12 \text{ K/W}.$$

D.C. CHARACTERISTICS			
Supply voltage range	V _P	6 to 24 V	
Repetitive peak output current	IORM	< 3 A	
Total quiescent current at V _P = 14,4 V	l _{tot}	typ. 31 mA	
A.C. CHARACTERISTICS			
T_{amb} = 25 °C; V_P = 14,4 V; R_L = 4 Ω ; f = 1 kHz unless otherwise	specified: see a	also Fig. 3.	
A.F. output power (see Fig. 4) at d _{tot} = 10%; measured at pin 2; with bootstrap			
$V_P = 14.4 \text{ V; R}_L = 2 \Omega \text{ (note 1)}$	Po	typ. 6,4 W	
$V_P = 14.4 \text{ V}$; $R_L = 4 \Omega$ (note 1 and 2)	Po	> 5,9 W typ. 6,2 W	
$V_{P} = 14,4 \text{ V}; R_{L} = 8 \Omega \text{ (note 1)}$	Po	typ. 3,4 W	
$V_P = 14.4 \text{ V}$; $R_L = 4 \Omega$; without bootstrap	P_{o}	typ. 5,7 W	
$V_P = 14,4 \text{ V}$; $R_L = 2 \Omega$; with additional bootstrap			
resistor of 220 Ω between pins 3 and 4	P_{o}	typ. 9 W	
Voltage gain preamplifier (note 3)	G _{v1}	typ. 24 dB 21 to 27 dB	
power amplifier	G _{v2}	typ. 30 dB 27 to 33 dB	
total amplifier	G _{v tot}	typ. 54 dB 51 to 57 dB	
Total harmonic distortion at P _o = 1 W	d _{tot}	typ. 0,2 %	
Efficiency at P _O = 6 W	η	typ. 75 %	
Frequency response (-3 dB)	В	80 Hz to 15 kHz	
Input impedance preamplifier (note 4)	Z _i	typ. 30 k Ω 20 to 40 k Ω	
power amplifier (note 5)	Z _i	typ. 20 k Ω 14 to 26 k Ω	
Output impedance of preamplifier; pin 7 (note 5)	Zo	typ. $20 \text{ k}\Omega$ 14 to 26 k Ω	
Output voltage preamplifier (r.m.s. value) $d_{tot} < 1\%$ (pin 7) (note 3)	V _{o(rms)}	> 0,7 V	
Noise output voltage (r.m.s. value; note 6)			
$R_S = 0 \Omega$	$V_{n(rms)}$	typ. 0,3 mV	
$R_S = 8.2 \text{ k}\Omega$	$V_{n(rms)}$	typ. 0,7 mV < 1,4 mV	
Ripple rejection at f = 1 kHz to 10 kHz (note 7) at f = 100 Hz; C2 = 1 μ F	RR RR	> 42 dB > 37 dB	
Sensitivity for P _o = 5,8 W	v _i	typ. 10 mV	
Bootstrap current at onset of clipping; pin 4 (r.m.s. value)	I _{4(rms)}	typ. 30 mA	

TDA1010A

Notes

- 1. Measured with an ideal coupling capacitor to the speaker load.
- 2. Up to $P_0 \le 3 \text{ W}$: $d_{tot} \le 1\%$.
- 3. Measured with a load impedance of 20 k Ω .
- 4. Independent of load impedance of preamplifier.
- 5. Output impedance of preamplifier ($|Z_0|$) is correlated (within 10%) with the input impedance ($|Z_i|$) of the power amplifier.
- 6. Unweighted r.m.s. noise voltage measured at a bandwidth of 60 Hz to 15 kHz (12 dB/octave).
- 7. Ripple rejection measured with a source impedance between 0 and 2 $k\Omega$ (maximum ripple amplitude: 2 V).
- 8. The tab must be electrically floating or connected to the substrate (pin 9).




Fig. 3 Test circuit.




Fig. 4 Output power of the circuit of Fig. 3 as a function of the supply voltage with the load impedance as a parameter; typical values. Solid lines indicate the power across the load, dashed lines that available at pin 2 of the TDA1010. $R_L = 2 \Omega^{(1)}$ has been measured with an additional 220 Ω bootstrap resistor between pins 3 and 4. Measurements were made at f = 1 kHz, $d_{tot} = 10\%$, $T_{amb} = 25$ °C.

Fig. 5 See next page.

Total harmonic distortion in the circuit of Fig. 3 as a function of the output power with the load impedance as a parameter; typical values. Solid lines indicate the power across the load, dashed lines that available at pin 2 of the TDA1010. $R_L = 2 \,\Omega^{(1)}$ has been measured with an additional 220 Ω bootstrap resistor between pins 3 and 4. Measurements were made at f = 1 kHz, $V_P = 14.4 \, V$.




Fig. 5 For caption see preceding page.




Fig. 6 Frequency characteristics of the circuit of Fig. 3 for three values of load impedance; typical values. P_0 relative to 0 dB = 1 W; V_P = 14,4 V.




Fig. 7 Total power dissipation (solid lines) and the efficiency (dashed lines) of the circuit of Fig. 3 as a function of the output power with the load impedance as a parameter (for $R_L = 2 \Omega$ an external bootstrap resistor of 220 Ω has been used); typical values. $V_P = 14.4 \text{ V}$; f = 1 kHz.

TDA1010A




Fig. 8 Thermal resistance from heatsink to ambient of a 1,5 mm thick bright aluminium heatsink as a function of the single-sided area of the heatsink with the total power dissipation as a parameter.

November 1982 129

Philips Semiconductors RF Communications Products

Preliminary specification

APPLICATION INFORMATION





Fig. 9 Complete mono audio amplifier of a car radio.

TDA1010A



7Z77931

Fig. 10 Track side of printed-circuit board used for the circuit of Fig. 9; p.c. board dimensions 92 mm x 52 mm.





Fig. 11 Component side of printed-circuit board showing component layout used for the circuit of Fig. 9.

November 1982 131

Philips Semiconductors RF Communications Products

Fig. 12 Complete stereo car radio amplifier.



right channel left channel output output 7Z77934.1 C105 C101 C110 🚜 C10 right R105 R103 channel input left channel input

Fig. 13 Track side of printed-circuit board used for the circuit of Fig. 12; p.c. board dimensions 83 mm x 65 mm.

Fig. 14 Component side of printed-circuit board showing component layout used for the circuit of Fig. 12 Balance control is not on the p.c. board.




Fig. 15 Channel separation of the circuit of Fig. 12 as a function of the frequency.




Fig. 16 Power supply of circuit of Fig. 17.

Preliminary specification




Fig. 17 Complete mains-fed ceramic stereo pick-up amplifier; for power supply see Fig. 16.




Fig. 18 Track side of printed-circuit board used for the circuit of Fig. 17 (Fig. 16 partly); p.c. board dimensions 169 mm x 118 mm.




Fig. 19 Component side of printed-circuit board showing component layout used for the circuit of Fig. 17 (Fig. 16 partly).




Fig. 20 Channel separation of the circuit of Fig. 17 as a function of frequency.

2 to 6W audio power amplifier with preamplifier

TDA1011A

The TDA1011A is a monolithic integrated audio amplifier circuit in a 9-lead single in-line (SIL) plastic package. The device is especially designed for portable radio and recorder applications and delivers up to 4 W in a 4 Ω load impedance. The device can deliver up to 6 W into 4 Ω at 16 V loaded supply in mains-fed applications. The maximum permissible supply voltage of 24 V makes this circuit very suitable for d.c. and a.c. apparatus, while the low applicable supply voltage of 5,4 V permits 9 V applications. The power amplifier has an inverted input/output which makes the circuit optimal for applications with active tone control and spatial stereo. Special features are:

- single in-line (SIL) construction for easy mounting
- separated preamplifier and power amplifier
- high output power
- thermal protection
- high input impedance
- low current drain
- limited noise behaviour at radio frequencies

QUICK REFERENCE DATA

Supply voltage range	VP	5,4 to 20 V		
Peak output current	ЮМ	max.	3	Α
Output power at d_{tot} = 10% V_P = 16 V; R_L = 4 Ω V_P = 12 V; R_L = 4 Ω V_P = 9 V; R_L = 4 Ω V_P = 6 V; R_L = 4 Ω	Po Po Po Po	typ. typ. typ.	6,5 4,2 2,3 1,0	W W
Total harmonic distortion at $P_0 = 1$ W; $R_L = 4 \Omega$	d _{tot}	typ. typ.	0,2	
Input impedance preamplifier (pin 8)	Z _i	>	100	kΩ
Total quiescent current	I _{tot}	typ.	14	mΑ
Operating ambient temperature	T_{amb}	-25 to	+ 150	οС
Storage temperature	T _{stg}	-55 to	+ 150	oC




Fig. 1 Circuit diagram.

2 to 6W audio power amplifier with preamplifier

TDA1011A

24 V

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage Vp

Peak output current I_{OM} max. 3 A

Total power dissipation see derating curve Fig. 2

Storage temperature $T_{\rm stg}$ -55 to + 150 $^{
m oC}$

Operating ambient temperature T_{amb} -25 to + 150 $^{\circ}$ C

A.C. short-circuit duration of load during sine-wave drive; Vp = 12 V

t_{sc} max. 100 hours

max.




Fig. 2 Power derating curve.

HEATSINK DESIGN

Assume $V_P = 12 \text{ V}$; $R_L = 4 \Omega$; $T_{amb} = 60 \text{ °C maximum}$; $P_o = 3.8 \text{ W}$.

The maximum sine-wave dissipation is 1,8 W.

The derating of 10 K/W of the package requires the following external heatsink (for sine-wave drive):

$$R_{thj-a} = R_{thj-tab} + R_{thtab-h} + R_{thh-a} = \frac{150 - 60}{1,8} = 50 \text{ K/W}.$$

Since $R_{th j-tab} = 10 \text{ K/W}$ and $R_{th tab-h} = 1 \text{ K/W}$, $R_{th h-a} = 50 - (10 + 1) = 39 \text{ K/W}$.

2 to 6W audio power amplifier with preamplifier TDA1011A

D.C. CHARACTERISTICS			
Supply voltage range	V _P	5,4	to 20 V
Repetitive peak output current	IORM	<	2 A
Total quiescent current at V _P = 12 V	I _{tot}	typ.	14 mA 22 mA
A.C. CHARACTERISTICS	t see television tele		0.374 % 0
T_{amb} = 25 °C; V_P = 12 V; R_L = 4 Ω ; f = 1 kHz unless otherwise sp	pecified; see also	Fig. 3.	
A.F. output power at d _{tot} = 10% (note 1) with bootstrap:		a kas Tillian Albania	international Attitution accommodition of the second secon
$V_P = 16 \text{ V}; R_L = 4 \Omega$	Po	typ.	6,5 W
$V_P = 12 V; R_L = 4 \Omega$,P _o	> typ.	3,6 W 4,2 W
$V_P = 9 V$; $R_L = 4 \Omega_{\text{const}}$	Po	typ.	2,3 W
$V_P = 6 V$; $R_L = 4 \Omega$	Po	typ.	1,0 W
without bootstrap: $V_P = 12 \text{ V}$; $R_L = 4 \Omega$	P _O	typ.	3,5 W
Voltage gain: preamplifier (note 2)	G _{v1}	typ. 21	23 dB to 25 dB
power amplifier (note 3)	G _{v2}	typ.	29 dB
total amplifier (note 3)	G _{v tot}	typ.	52 dB
Total harmonic distortion at P _o = 1,5 W	d _{tot}	typ.	0,3 % 1 %
Frequency response; -3 dB (note 4)	В	60 Hz	to 15 kHz
Input impedance: preamplifier (note 5)	z _{i1}	> typ.	100 kΩ 200 kΩ
Output impedance preamplifier	Z _{o1}	typ.	1 kΩ
Output voltage preamplifier (r.m.s. value) $d_{tot} < 1\%$ (note 2)	V _{o(rms)}	>	1,2 V
Noise output voltage (r.m.s. value; note 6) $R_S = 0 \Omega$	Vn(rms)	typ.	0,5 mV
$R_S = 10 \text{ k}\Omega$	V _{n(rms)}	typ.	0,8 mV
Noise output voltage at f = 500 kHz (r.m.s. value) B = 5 kHz; R_S = 0 Ω	V _{n(rms)}	typ.	8 μV
Ripple rejection (note 6) f = 1 to 10 kHz	RR	typ.	42 dB
$f = 100 \text{ Hz}$; $C2 = 1 \mu\text{F}$	RR .	> 814	35 dB
Bootstrap current at onset of clipping; pin 4 (r.m.s. value)	l4(rms)	typ.	35 mA
Stand-by current at maximum Vp (note 8)	I _{sb}	<	100 μΑ

TDA1011A

Notes

- 1. Measured with an ideal coupling capacitor to the speaker load.
- 2. Measured with a load resistor of 20 k Ω .
- 3. Measured with R2 = 20 k Ω .
- 4. Measured at P_o = 1 W; the frequency response is mainly determined by C1 and C3 for the low frequencies and by C4 for the high frequencies.
- 5. Independent of load impedance of preamplifier.
- 6. Unweighted r.m.s. noise voltage measured at a bandwidth of 60 Hz to 15 kHz (12 dB/octave).
- 7. Ripple rejection measured with a source impedance between 0 and 2 k Ω (maximum ripple amplitude: 2 V).
- 8. The total current when disconnecting pin 5 or short-circuited to ground (pin 9).
- 9. The tab must be electrically floating or connected to the substrate (pin 9).




Fig. 3 Test circuit.

TDA1011A

APPLICATION INFORMATION




Fig. 4 Circuit diagram of a 4 W amplifier.




Fig. 5 Total quiescent current as a function of supply voltage.

TDA1011A




Fig. 6 Total harmonic distortion as a function of output power across R_L; —— with bootstrap; —— without bootstrap; f = 1 kHz; typical values. The available output power is 5% higher when measured at pin 2 (due to series resistance of C10).




Fig. 7 Output power across R_L as a function of supply voltage with bootstrap; $d_{tot} = 10\%$; typical values. The available output power is 5% higher when measured at pin 2 (due to series resistance of C1)




Fig. 8 Noise output voltage as a function of frequency; curve a: total amplifier; curve b: power amplifier; B = 5 kHz; $R_S = 0$; typical values.

TDA1013B

GENERAL DESCRIPTION

The TDA1013B is an integrated audio amplifier circuit with DC volume control, encapsulated in a 9-lead single in-line (SIL) plastic package. The wide supply voltage range makes this circuit ideal for applications in mains and battery-fed apparatus such as television receivers and record players.

The DC volume control stage has a logarithmic control characteristic with a range of more than 80 dB; control is by means of a DC voltage variable between 2 and 6.5 V.

The audio amplifier has a well defined open loop gain and a fixed integrated closed loop. This device requires only a few external components and offers stability and performance.

Features

- Few external components
- Wide supply voltage range
- Wide control range
- Pin compatible with TDA1013A
- Fixed gain
- High signal-to-noise ratio
- Thermal protection

QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage		VP	10	18	40	V
Repetitive peak output current		IORM	_	_	1.5	А
Total sensitivity	P _O = 2.5 W; DC control at max. gain	Vi	44	55	69	mV
Audio amplifier						
Output power	THD = 10%; $R_L = 8 \Omega$	Po	4.0	4.2	-	w
Total harmonic distortion	$P_0 = 2.5 \text{W}; R_L = 8 \Omega$	THD	-	0.15	0.1	%
Sensitivity	P _o = 2.5 W	Vi	100	125	160	mV
DC volume control unit						
Gain control range		∆G _V	80	-	_	dB
Signal handling	THD < 1%; DC control = 0 dB	Vi	1.2	1.7	_	v
Sensitivity (pin 6)	V _O = 125 mV; max. voltage gain	Vi	39	45	55	mV
Input impedance (pin 8)		Z _i	23	29	35	kΩ

TDA1013B




Fig.1 Block diagram.

PINNING

- 1 signal ground
- 2 amplifier output
- 3 supply voltage
- 4 electronic filter
- 5 amplifier input
- 6 control unit output
- 7 control voltage
- 8 control unit input
- 9 power ground

TDA1013B

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage	V _P	_	40	V
Non-repetitive peak output current	IOSM	_	3	Α
Repetitive peak output current	IORM	_	1.5	Α
Storage temperature range	T _{stg}	-65	+ 150	оС
Crystal temperature	T _c		+ 150	oC
Total power dissipation	P _{tot}	see l	ig. 2	




Fig.2 Power derating curve.

HEATSINK DESIGN EXAMPLE

Assume Vp = 18 V; R_L = 8 Ω ; T_{amb} = 60 °C; T_c = 150 °C (max.); for a 4 W application, the maximum dissipation is approximately 2.5 W. The thermal resistance from junction to ambient can be expressed as:

$$R_{th j-a} = R_{th j-tab} + R_{th tab-h} + R_{th h-a} =$$

$$\frac{T_{j \text{ max}} - T_{amb \text{ max}}}{P_{max}} = \frac{150 - 60}{2.5} = 36 \text{ K/W}$$

Since $R_{th j-tab} = 9 \text{ K/W}$ and $R_{th tab-h} = 1 \text{ K/W}$, $R_{th h-a} = 36 - (9 + 1) = 26 \text{ K/W}$.

TDA1013B

CHARACTERISTICS

 $V_P = 18 \text{ V}$; $R_L = 8 \Omega$; f = 1 kHz; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; see Fig.10; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		VP	10	18	40	٧
Total quiescent current		I _{tot}	-	25	60	mA
Noise output voltage	note 1					
at maximum gain	$R_S = 0 \Omega$	Vn	-	0.5	_	mV
at maximum gain	$R_S = 5 k\Omega$	Vn	-	0.6	1.4	mV
at minimum gain	$R_S = 0 \Omega$	V _n	-	0.25		mV
Total sensitivity	P _O = 2.5 W; DC control at max. gain	Vi	44	55	69	mV
Audio amplifier						
Repetitive peak output current		IORM	_	_	1.5	А
Output power	THD = 10%; $R_L = 8 \Omega$	Po	4.0	4.2	_	w
Total harmonic distortion	$P_0 = 2.5 \text{ W}; R_1 = 8 \Omega$	THD	_	0.15	1.0	%
Sensitivity	P _O = 2.5 W	Vi	100	125	160	mV
Input impedance (pin 5)	a in the second	Z _i	100	200	500	kΩ
Power bandwidth		Вр	_	30 to 40 000		Hz
D0						
DC volume control unit						
Gain control range		l∆G _V l	80	90	_	dB
Signal handling	THD < 1%; DC control = 0 dB	Vi	1.2	1.7	_	٧
Sensitivity (pin 6)	V _O = 125 mV; max. voltage gain	V _i	39	44	55	mV
Input impedance (pin 8)		Z _i	23	29	35	kΩ
Output impedance (pin 6)		Z ₀	45	60	75	Ω

Note to the characteristics

1. Measured in a bandwidth in accordance with IEC 179, curve 'A'.

APPLICATION INFORMATION




Fig.3 Output power as a function of supply voltage; f = 1 kHz; THD = 10% and control voltage (V₇) = 6.5 V.




Fig.4 Power dissipation as a function of output power; Vp = 18 V; f = 1 kHz; R $_L$ = 8 Ω and control voltage (V7) = 6.5 V.

June 1989 151

APPLICATION INFORMATION (continued)




Fig.5 Power bandwidth; Vp = 18 V; R $_{L}$ = 8 Ω ; THD = 10% and control voltage (V7) = 6.5 V.




Fig.6 Total harmonic distortion as a function of frequency; V_P = 18 V; R_L = 8 Ω ; P_O = 2.5 W and control voltage = 6.5 V.

TDA1013B




Fig.7 Total harmonic distortion as a function of output power; V_P = 18 V; R_L = 8 Ω and control voltage = 6.5 V.




Fig.8 Typical control curve.

June 1989 153

APPLICATION INFORMATION (continued)





Fig.9 Noise output voltage as a function of the control voltage; Vp = 18 V; R_L = 8 Ω (in accordance with IEC 179, curve 'A').



(1) Belongs to power supply circuitry.

Fig.10 Application diagram.

TDA1015

The TDA1015 is a monolithic integrated audio amplifier circuit in a 9-lead single in-line (SIL) plastic package. The device is especially designed for portable radio and recorder applications and delivers up to 4 W in a 4 Ω load impedance. The very low applicable supply voltage of 3,6 V permits 6 V applications. Special features are:

- single in-line (SIL) construction for easy mounting
- separated preamplifier and power amplifier
- high output power
- thermal protection
- high input impedance
- low current drain
- limited noise behaviour at radio frequencies

QUICK REFERENCE DATA

Supply voltage range	V _P	3,6	to 18 V	/
Peak output current	IOM	max.	2,5 A	4
Output power at d_{tot} = 10% V_P = 12 V; R_L = 4 Ω V_P = 9 V; R_L = 4 Ω V_P = 6 V; R_L = 4 Ω	Po Po Po	typ. typ. typ.	4,2 W 2,3 W 1,0 W	٧
Total harmonic distortion at $P_0 = 1 \text{ W}$; $R_L = 4 \Omega$	d _{tot}	typ.	0,3 %	6
Input impedance preamplifier (pin 8) power amplifier (pin 6)	Z _i Z _i	> typ.	100 ks 20 ks	
Total quiescent current	I _{tot}	typ.	14 m	nΑ
Operating ambient temperature	T _{amb}	-25 to	+ 150 O	С
Storage temperature	T_{stg}	-55 to	+ 150 °	C




Fig. 1 Circuit diagram.

TDA1015

100 hours

max.

t_{sc}

+150 T_{amb} (OC)

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V _P	max.	18	V
Peak output current	IOM	max.	2,5	Α
Total power dissipation	see dera	ting curve	Fig. 2	
Storage temperature	T_{sta}	-55 to	+ 150	оС
Operating ambient temperature	Tamb	-25 to	+ 150	οС
A.C. short-circuit duration of load	,			

A.C. short-circuit duration of load during sine-wave drive; Vp = 12 V




Fig. 2 Power derating curve.

+100

+50

HEATSINK DESIGN

Assume Vp = 12 V; R $_{L}$ = 4 Ω ; T $_{amb}$ = 45 ^{o}C maximum.

0

The maximum sine-wave dissipation is 1,8 W.

-25

$$R_{th j-a} = R_{th j-tab} + R_{th tab-h} + R_{th h-a} = \frac{150 - 45}{1.8} = 58 \text{ K/W}.$$

Where $R_{\mbox{th j-a}}$ of the package is 45 K/W, so no external heatsink is required.

D.C. CHARACTERISTICS				
Supply voltage range	V _P	3,6 t	o 18	٧
Repetitive peak output current	IORM	<	2	Α
Total quiescent current at V _P = 12 V	I _{tot}	typ.		mA mA
A.C. CHARACTERISTICS				
T_{amb} = 25 °C; V_P = 12 V; R_L = 4 Ω ; f = 1 kHz unless otherwise specified	d; see also	Fig. 3.		
A.F. output power at d _{tot} = 10% (note 1) with bootstrap:				
$V_P = 12 V$; $R_L = 4 \Omega$	Po	typ.	4,2	W
$V_P = 9 V; R_L = 4 \Omega$	Po	typ.	2,3	W
$V_P = 6 V; R_L = 4 \Omega$	Po	typ.	1,0	W
without bootstrap: $V_P = 12 \text{ V}$; $R_L = 4 \Omega$	Po	typ.	3,0	w
Voltage gain: preamplifier (note 2)	G _{v1}	typ.	23	dB
power amplifier	G _{v2}	typ.	29	dB
total amplifier	G _{v tot}	typ. 49 t	52 o 55	
Total harmonic distortion at P _o = 1,5 W	d_{tot}	typ.	0,3 1,0	
Frequency response; -3 dB (note 3)	В	60 Hz t	o 15	kHz
Input impedance:		>	100	۲O
preamplifier (note 4)	Z _{i1}	typ.	200	
power amplifier		tun.	20	kΩ
power ampiritei	- 2	typ.		
	Z _{i2} Z _{o1}	typ.	1	k Ω
Output impedance preamplifier Output voltage preamplifier (r.m.s. value)	² i2 ² o1			
Output impedance preamplifier Output voltage preamplifier (r.m.s. value) d _{tot} < 1% (note 2)			0,8	
Output impedance preamplifier Output voltage preamplifier (r.m.s. value) dtot < 1% (note 2) Noise output voltage (r.m.s. value; note 5)	Z ₀₁ V _{0(rms)}	typ.	0,8	V
Output impedance preamplifier Output voltage preamplifier (r.m.s. value) $d_{tot} < 1\%$ (note 2) Noise output voltage (r.m.s. value; note 5) $R_S = 0 \ \Omega$	$ Z_{01} $ $V_{0(rms)}$ $V_{n(rms)}$	typ. typ.	0,8	V mV
Output impedance preamplifier Output voltage preamplifier (r.m.s. value) $d_{tot} < 1\%$ (note 2) Noise output voltage (r.m.s. value; note 5) $R_S = 0 \ \Omega$ $R_S = 10 \ k\Omega$	Z ₀₁ V _{0(rms)}	typ.	0,8	V
Output impedance preamplifier Output voltage preamplifier (r.m.s. value) $d_{tot} < 1\%$ (note 2) Noise output voltage (r.m.s. value; note 5) $R_S = 0 \ \Omega$	$ Z_{01} $ $V_{0(rms)}$ $V_{n(rms)}$	typ. typ.	0,8 0,2 0,5	V mV

TDA1015

Notes

- 1. Measured with an ideal coupling capacitor to the speaker load.
- 2. Measured with a load resistor of 20 k Ω .
- 3. Measured at P_O = 1 W; the frequency response is mainly determined by C1 and C3 for the low frequencies and by C4 for the high frequencies.
- 4. Independent of load impedance of preamplifier.
- 5. Unweighted r.m.s. noise voltage measured at a bandwidth of 60 Hz to 15 kHz (12 dB/octave).
- 6. Ripple rejection measured with a source impedance between 0 and 2 k Ω (maximum ripple amplitude : 2 V).
- 7. The tab must be electrically floating or connected to the substrate (pin 9).




Fig. 3 Test circuit.

TDA1015

APPLICATION INFORMATION




Fig. 4 Circuit diagram of a 1 to 4 W amplifier.




Fig. 5 Total quiescent current as a function of supply voltage.




Fig. 6 Total harmonic distortion as a function of output power across R_L ; —— with bootstrap; —— without bootstrap; f = 1 kHz; typical values. The available output power is 5% higher when measured at pin 2 (due to series resistance of C10).




Fig. 7 Output power across R_L as a function of supply voltage with bootstrap; $d_{tot} = 10\%$; typical values. The available output power is 5% higher when measured at pin 2 (due to series resistance of C10).




Fig. 8 Voltage gain as a function of frequency; P_0 relative to 0 dB = 1 W; V_P = 12 V; R_L = 4 Ω .




Fig. 9 Total harmonic distortion as a function of frequency; P_0 = 1 W; V_P = 12 V; R_L = 4 Ω .




Fig. 10 Ripple rejection as a function of R2 (see Fig. 4); R_S = 0; typical values.




Fig. 11 Noise output voltage as a function of R2 (see Fig. 4); measured according to A-curve; capacitor C5 is adapted for obtaining a constant bandwidth. 163




Fig. 12 Noise output voltage as a function of frequency; curve a: total amplifier; curve b: power amplifier; B = 5 kHz; R_S = 0; typical values.




Fig. 13 Voltage gain as a function of R2 (see Fig. 4).

TDA7052

GENERAL DESCRIPTION

The TDA7052 is a mono output amplifier in a 8-lead dual-in-line (DIL) plastic package. The device is designed for battery-fed portable audio applications.

Features:

- No external components
- No switch-on or switch-off clicks
- Good overall stability
- Low power consumption
- No external heatsink required
- Short-circuit proof

QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range	,	V _P	3	6	15	٧
Total quiescent current	R _L =∞	I _{tot}	_	4	8	mA
Voltage gain		G _v	39	40	41	dB
Output power	THD = 10% ; 8Ω	Po	_	1,2	_	w
Total harmonic distortion	P _O = 0,1 W	THD	-	0,2	1,0	%

July 1990 165




Fig. 1 Block diagram.

P					^
~	ш	٧ħ	и і	N	

1	Vp	supply voltage	5	OUT1	output:1
2	IN	input	6	GND2	ground (substrate)
3	GND1	ground (signal)	, 7	n.c.	not connected
4	n.c.	not connected	8	OUT2	output 2

TDA7052

FUNCTIONAL DESCRIPTION

The TDA7052 is a mono output amplifier designed for battery-fed portable audio applications, such as tape recorders and radios.

The gain is fixed internally at 40 dB. A large number of tape recorders and radios are still designed for mono sound, plus a space-saving trend by reduction of the number of battery cells. This means a decrease in supply voltage which results in an reduction of output power. To compensate for this reduction, the TDA7052 uses the Bridge-Tied-Load principle (BTL) which can deliver an output power of 1,2 W (THD = 10%) into an 8 Ω load with a power supply of 6 V. The load can be short-circuited at each signal excursion.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage	V _P	_	18	V
Non-repetitive peak output current	IOSM	-	1,5	А
Total power dissipation	P _{tot}	see F	ig. 2	
Crystal temperature	T _c	_	150	°C
Storage temperature range	T _{stg}	-65	+ 150	°C




Fig. 2 Power derating curve.

POWER DISSIPATION

Assume $V_P = 6 V$; $R_L = 8 \Omega$; $T_{amb} = 50 \, ^{\circ}C$ maximum.

The maximum sinewave dissipation is 0,9 W.

$$R_{th\,j-a} = \frac{150 - 50}{0.9} \approx 110 \text{ K/W}.$$

Where R_{thj-a} of the package is 110 K/W, so no external heatsink is required.

TDA7052

CHARACTERISTICS

 $V_P = 6 \text{ V}$; $R_L = 8 \Omega$; f = 1 kHz; $T_{amb} = 25 \text{ °C}$; unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
Supply	esta di Cinicipia.	The second of the second	वर्ष है। इस			
Supply voltage range		Vp	3	6	15	V
Total quiescent current	R _L = ∞	Itot	_	4	8	mA
Voltage gain		G _v	39	40 ""	41	∙dB
Output power	THD = 10%	Po	*	1,2	_	w
Noise output voltage (RMS value)		190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 190 - 19		a a and		
	note 1	V _{no(rms)}	-	150	300	μV
	note 2	V _{no(rms)}	-	60	-	μ٧
Frequency response		fr	_ ``	20 Hz to 20 kHz	-	Hz
Supply voltage ripple rejection	note 3	SVRR	40	50	_	dB
DC output offset voltage pin 5 to 8	$R_S = 5 k\Omega$	ΔV ₅₋₈	_	_	100	mV
Total harmonic distortion	P _O = 0,1 W	THD		0,2	1,0	%
Input impedance		Z ₁	_	100	_	kΩ
Input bias current		bias	_	100	300	nΑ

and the property of the proper

Notes to the characteristics

- 1. The unweighted RMS noise output voltage is measured at a bandwidth of 60 Hz to 15 kHz with a source impedance (RS) of 5 k Ω .
- 2. The RMS noise output voltage is measured at a bandwidth of 5 kHz with a source impedance of 0 Ω and a frequency of 500 kHz. With a practical load (R = 8 Ω ; L = 200 μ H) the noise output current is only 100 nA.
- 3. Ripple rejection is measured at the output with a source impedance of 0 Ω and a frequency between 100 Hz and 10 kHz. The ripple voltage = 200 mV (RMS value) is applied to the positive supply rail.

APPLICATION INFORMATION




Fig. 3 Application diagram.

169

TDA7052A/AT

FEATURES

- DC volume control
- · Few external components
- · Mute mode
- · Thermal protection
- · Short-circuit proof
- · No switch on and off clicks
- · Good overall stability
- · Low power consumption
- Low HF radiation
- · ESD protected on all pins

GENERAL DESCRIPTION

The TDA7052A/AT are mono BTL output amplifiers with DC volume control. They are designed for use in TV and monitors, but also suitable for battery-fed portable recorders and radios.

ORDERING INFORMATION

EXTENDED	PACKAGE						
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE			
TDA7052A	8	DIL	plastic	SOT97			
TDA7052AT	8	mini-pack	plastic	SOT96A			

QUICK REFERENCE DATA

SYMBOL	PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage range		4.5	-	18	V
Po	output power in 8 Ω (TDA7052A) in 16 Ω (TDA7052AT)	V _P = 6 V V _P = 6 V	1 0.5	1.1 0.55	-	w
G _v	maximum total voltage gain		35	36	37	dB
φ gain control range			75	80	-	dB
l _p	total quiescent current	V _P = 6 V; R _L = ∞	-	6	12	mA
THD	total harmonic distortion	P _o = 0.5 W	1-	0.2	1	%

TDA7052A/AT

FUNCTIONAL DESCRIPTION

The TDA7052A/AT are mono BTL output amplifiers with DC volume control, designed for use in TV and monitors but also suitable for battery fed portable recorders and radios. In conventional DC volume circuits the control or input stage is AC coupled to the output stage via external capacitors to keep the offset voltage low.

In the TDA7052A/AT the DC volume control stage is integrated into the input stage so that no coupling capacitors are required and yet a low offset voltage is maintained. At the same time the minimum supply remains low.

The BTL principle offers the following advantages:

- Lower peak value of the supply current
- The frequency of the ripple on the supply voltage is twice the signal frequency.

Thus a reduced power supply with smaller capacitors can be used which results in cost savings.

For portable applications there is a trend to decrease the supply voltage, resulting in a reduction of output power at conventional output stages. Using the BTL principle increases the output power.

The maximum gain of the amplifier is fixed at 36 dB. The DC volume control stage has a logarithmic control characteristic.

The total gain can be controlled from 36 dB to -44 dB. If the DC volume control voltage is below 0.3 V, the device switches to the mute mode. The amplifier is short-circuit proof to ground and V_p. Also a thermal protection circuit is implemented. If the crystal temperature rises above 150 °C the gain will be reduced, so the output power is reduced. Special attention is given to switch on and off clicks, low HF radiation and a good overall stability.

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage range		_	18	V
I _{ORM}	repetitive peak output current		_	1	Α
I _{OSM}	non-repetitive peak output current		-	1.5	Α
P _{tot}	total power dissipation TDA7052A TDA7052AT	T _{amb} ≤ 25%		1.25 0.64	w w
T _{amb}	operating ambient temperature range		-40	85	°C
T _{stg}	storage temperature range		-55	150	°C
T _{vj}	virtual junction temperature		_	150	°C
T _{sc}	short-circuit time		-	1	hr
V ₂	input voltage pin 2		-	8	V
V ₄	input voltage pin 4		-	8	V

TDA7052A/AT

THERMAL RESISTANCE

SYMBOL	L PARAMETER		MAX.	UNIT	
R _{th j-a}	from junction to ambient in free air				
	TDA7052A	_	100	K/W	
	TDA7052AT	_	155	K/W	

Note

TDA7052A: $V_P = 6 V$; $R_L = 8 \Omega$.

The maximum sine-wave dissipation is 0.9 W.

Therefore $T_{amb(max)} = 150 - 100 \times 0.9 = 60 \,^{\circ}C$.

TDA7052AT: $V_P = 6 \text{ V}$; $R_1 = 16 \Omega$.

The maximum sine-wave dissipation is 0.46 W.

Therefore $T_{amb(max)} = 150 - 155 \times 0.46 = 78 \, ^{\circ}C$.

TDA7052A/AT

CHARACTERISTICS

 V_{p} = 6 V; T_{amb} = 25 °C; f = 1 kHz; unless otherwise specified (see Fig.6). TDA7052A: R_{L} = 8 $\Omega;$


TDA7052AT: $R_i = 16 \Omega$;

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage range		4.5	1-	18	V
l _P	total quiescent current	V _P = 6 V; R _L = ∞ note 1	-	6	12	mA
Maximum	gain; V ₄ = 1.4 V					
Po	output power TDA7052A TDA7052AT	THD = 10%	1 0.5	1.1 0.55	-	w w
THD total harmonic distortion TDA7052A TDA7052AT		P _o = 0.5 W P _o = 0.25 W		0.2 0.2	1	%
G _v	voltage gain		35	36	37	dB
V _I	input signal handling	V ₄ = 1 V; THD < 1%	0.6	- ,	_	V
V _{no(rms)}	noise output voltage (RMS value)	f = 500 kHz; note 2	-	tbf	-	μV
В	bandwidth		-	20 Hz to 20 kHz	_	
RR	ripple rejection	note 3	40	_	-	dB
IV _{off} I	DC output offset voltage]-	tbf	150	mV
Z _i	input impedance (pin 2)		15	20	25	kΩ
Minimum g	ain; V ₄ = 0.5 V					
G,	voltage gain		T-	-44	_	dB
V _{no(rms)}	noise output voltage RMS value)	note 4	-	20	30	μV
Mute positi	ion					
Vo	output voltage in mute position	$V_4 \le 0.3 \text{ V}; V_1 = 600 \text{ mV}$	T-	Ţ-	30	μV
DC volume	control					
ф	gain control range		75	80	T-	dB
14	control current	V ₄ = 0.4 V	tbf	65	tbf	μА


Notes to the characteristics


- With a load connected to the outputs the quiescent current will increase, the maximum value of this increase being equal to the DC output offset voltage dividend by R₁.
- 2. The noise output voltage (RMS value) at f = 500 kHz is measured with $R_{\rm S}$ = 0 Ω and bandwidth = 5 kHz.
- 3. The ripple rejection is measured with $R_S = 0 \Omega$ and f = 100 Hz to 10 kHz. The ripple voltage of 200 mV, (RMS value) is applied to the positive supply rail.
- 4. The noise output voltage (RMS-value) is measured with $R_s = 5 \text{ k}\Omega$ unweighted.

TDA7052A/AT




control.






TDA7052A/AT

APPLICATION INFORMATION



TDA7052A/AT



3-Watt mono BTL audio output amplifier

TDA7056A

FEATURES

- DC volume control
- · Few external components
- · Mute mode
- Thermal protection
- · Short-circuit proof
- . No switch-on and off clicks
- · Good overall stability
- Low power consumption
- · Low HF radiation
- · ESD protected on all pins.

GENERAL DESCRIPTION

The TDA7056A is a mono BTL output amplifier with DC volume control. It is designed for use in TV and monitors, but also suitable for battery-fed portable recorders and radios.

ORDERING INFORMATION


EXTENDED TYPE	PACKAGE					
NUMBER	PINS PIN POSITION N		MATERIAL	CODE		
TDA7056A	9	SIL	plastic	SOT110BE		


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage range		4.5	_	18	V
Po	output power in 16 Ω	V _P = 12 V	3	3.4	-	W
G,	voltage gain		35	36	37	dB
ф	gain control range		75	80	_	dB
I _p	total quiescent current	V _P = 12 V; R _L = ∞	 -	8	16	mA
THD	total harmonic distortion	$V_{P} = 0.5 \text{ W}$	-	0.2	1	%

3-Watt mono BTL audio output amplifier

TDA7056A





PINNING

SYMBOL	PIN	DESCRIPTION
n.c.	1	not connected
V _P	2	positive supply voltage
Vi	3	voltage input
GND1	4	signal ground
VC	5	DC volume control
OUT+	6	positive output
GND2	7	power ground
OUT-	8	negative output
n.c.	9	not connected

TDA7056A

FUNCTIONAL DESCRIPTION

The TDA7056A is a mono BTL output amplifier with DC volume control, designed for use in TV and monitor but also suitable for battery-fed portable recorders and radios.

In conventional DC volume circuits the control or input stage is AC coupled to the output stage via external capacitor to keep the offset voltage low.

In the TDA7056A the DC volume stage is integrated into the input stage so that coupling capacitors are not required and a low offset voltage is maintained.

At the same time the minimum

supply voltage remains low. The BTL principle offers the following advantages:

- lower peak value of the supply current
- the frequency of the ripple on the supply voltage is twice the signal frequency

Thus, a reduced power supply and smaller capacitors can be used which results in cost savings. For portable applications there is a trend to decrease the supply voltage, resulting in a reduction of output power at conventional output stages. Using the BTL principle increases the output power.

The maximum gain of the amplifier is fixed at 36 dB. The DC volume control stage has a logarithmic control characteristic.

The total gain can be controlled from 36 dB to -44 dB.

If the DC volume control voltage is below 0.3 V, the device switches to the mute mode.

The amplifier is short-circuit proof to ground and V_P. Also a thermal protection circuit is implemented. If the crystal temperature rises above 150 °C the gain will be reduced, so the output power is reduced. Special attention is given to switch-on and off clicks, low HF radiation and a good overall stability.

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage range			18	V
I _{ORM}	repetitive peak output current		-	1	Α
I _{OSM}	non repetitive peak output current		-	1.5	Α
P _{tot}	total power dissipation	T _{case} < 60 °C	-	9.	W.
T _{amb}	operating ambient temperature range		-40	85	°C
T _{stg}	storage temperature range		-55	150	°C
T _{vj}	virtual junction temperature		-	150	°C
T _{sc}	short-circuit time		-	1	hr
V ₃	input voltage pin 3		 -	8	V
V ₅	input voltage pin 5		-	8	V

THERMAL RESISTANCE

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
R _{th.jc}	from junction to case	-	10	KW
R _{th j-a}	from junction to ambient in free air	-	55	kW

Note

 $V_p = 12 \text{ V}$; $R_L = 16 \Omega$; The maximum sine-wave dissipation is = 1.8 W. The $R_{th v_{j+1}}$ of the package is 55 K/W; $T_{amb,(max)} = 150 - 55 \times 1.8 = 51 \,^{\circ}\text{C}$

TDA7056A

CHARACTERISTICS

 $V_p = 12 \text{ V; } f = 1 \text{ kHz; } R_L = 16 \Omega; T_{amb} = 25 \text{ °C; unless otherwise specified (see Fig.6)}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage range		4.5	1-	18	٧
l _p	total quiescent current	$V_P = 6 \text{ V}; R_L = \infty; \text{ note 1}$	1-	8	16	mA
Maximum g	gain (V ₅ = 1.4 V)					
Po	output power	THD = 10%	3	3.4	1-	W
THD	total harmonic distortion	P _o = 0.5 W	-	0.2	1	%
G,	voltage gain		35	36	37	dB
V _i	input signal handling	V ₅ = 1 V;THD < 1%	0.6		_	٧
V _{no(rms)}	noise output voltage (RMS value)	f = 500 kHz; note 2	-	tbf		μV
В	bandwidth		-	20 Hz to 20 kHz	-	
RR	ripple rejection	note 3	40	-	-	dB
IV _{off} I	DC output offset voltage		1-	tbf	150	mV
Z _i	input impedance pin 3		15	20	25	kΩ
Minimum g	ain (V _s = 0.5 V)				1	
G,	voltage gain		- JA	-44	-	dB
V _{no(rms)}	noise output voltage (RMS value)	note 4	-	20	30	μV
Mute positi	on					
V _o	output voltage in mute position	$V_5 \le 0.3 \text{ V}; V_1 = 600 \text{ mV}$	T	T-	30	μV
DC volume	control			Marian Salah		
ф	gain control range		75	80	 -	dB
l ₅	control current	V ₅ = 0 V	tbf	65	tbf	μА.

Notes to the characteristics

- With a load connected to the outputs the quiescent current will increase, the maximum value of this increase being equal to the DC output offset voltage divided by R_L.
- 2. The noise output voltage (RMS value) at f = 500 kHz is measured with $R_{\rm s}$ = 0 Ω and bandwidth = 5 kHz.
- 3. The ripple rejection is measured with $R_s = 0~\Omega$ and f = 100~Hz to 10 kHz. The ripple voltage of 200 mV (RMS value) is applied to the positive supply rail.
- 4. The noise output voltage (RMS value) is measured with $R_s = 5 \text{ k}\Omega$ unweighted.

TDA7056A







Fig.3 Gain as a function of DC volume control.






TDA7056A

APPLICATION INFORMATION





TDA8781T

FEATURES

- 55 dB true logarithmic dynamic range
- · Small-signal gain-adjust facility
- Constant limiting output voltage
- Temperature and DC power supply voltage compensation
- Easy interfacing to TDA8703 analog-to-digital converter
- · Output DC level shift facility
- Additional received signal-strength indication (RSSI) output.

APPLICATIONS

- · Dynamic range compression
- IF signal dynamic range reduction in GSM900 and DCS1800 receivers
- Compressive receivers.

GENERAL DESCRIPTION

The TDA8781T is a true logarithmic amplifier intended for dynamic range reduction of IF signals at 10.7 MHz in GSM900 and DCS1800 receivers. It offers true logarithmic characteristics over a 55 dB input dynamic range and has a small-signal gain-adjust facility and a

constant limiting output voltage for large input levels. It is manufactured in an advanced BICMOS process which enables high performance to be obtained with low DC power supply consumption. The true logarithmic amplifier can be driven by single-ended or differential inputs and the DC operating point is set by overall on-chip feedback decoupled by two off-chip capacitors which define the low-frequency cut-off point. The performance of the true logarithmic amplifier is stabilized against temperature and DC power supply voltage variations. The differential output is converted internally to a single-ended output by an on-chip operational amplifier arrangement in which the DC output level is set by an externally-supplied reference voltage. An additional received signal-strength indication (RSSI) output is available and a power-down facility allows the circuit to be disabled from a TTL-level compatible control input.

The device can be used to compress IF signals prior to being digitized in digital radio systems. It allows the usage of low-cost, low-power 8-bit DACs instead of the 10 or 12-bit types. In GSM systems decompression is performed by the digital signal processor such as the PCD5080. The TDA8781T interfaces directly with the ADC which is integrated on the Base Band Interface PCD5070.

QUICK REFERENCE DATA


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{cc}	DC power supply voltage	4.5	5.0	5.5	٧
Icc	DC power supply current	-	-	10	mA
I _{OFF}	I _{cc} in power-down mode	_	250	400	μА
fi	operating input frequency	0.1	10.7	15.0	MHz
T _{amb}	operating ambient temperature	-20		+75	°C

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE				
EXTENDED TIPE NOMBER	PINS	PIN POSITION	MATERIAL	CODE	
TDA8781T	14	SO14	plastic	SOT108A	

183


TDA8781T



TDA8781T

PINNING

PINNING		
SYMBOL	PIN	DESCRIPTION
V _i	1	signal input
CL	2	low-frequency cut-off point setting capacitor connection
V _{REF}	3	external reference voltage input
R _g	4	small-signal gain-setting resistor connection
\overline{R}_{g}	5	complementary small-signal gain-setting resistor connection
C _{d1}	6	first control circuit decoupling capacitor and optional start-up capacitor connection
V _{EE}	7	ground
V _{cc}	8	DC power supply voltage
C _{d2}	9	second control circuit decoupling capacitor and optional start-up capacitor connection
CE	10	TTL-level-compatible circuit enable input
V _{RSSI}	11	received signal-strength indication output (RSSI)
V _o	12	true logarithmic output
C̄ _L	13	complementary low-frequency cut-off point setting capacitor connection
\overline{V}_{i}	14	complementary signal input



TDA8781T

FUNCTIONAL DESCRIPTION


A true logarithmic amplifier can be realized from a cascade of similar stages each of which consists of a pair of amplifiers whose inputs and outputs are connected in parallel. One of these amplifiers can be formed by an undegenerated long-tailed pair which provides high gain but a limited linear input signal-handling capability. The other amplifier can be formed by a degenerated long-tailed pair which provides a gain of unity and a much larger linear input signal-handling capability. The overall cascade amplifies very small input signals linearly but, once these reach the level at which the undegenerated long-tailed pair in the last stage is at the limit of its linear input signal-handling capability, the output voltage becomes logarithmically dependent on the input signal level. This behavior continues until the input signal reaches the level at which the undegenerated long-tailed pair in the first stage is at the limit of its linear input signal-handling capability. The transfer characteristic beyond this point then depends on the exact configuration of the degenerated long-tailed pair in the first stage.

Three stages are used in the TDA8781T to provide a 55 dB true logarithmic dynamic range. The DC bias current in the undegenerated long-tailed pair in the first stage is made externally adjustable, by means of an off-chip resistor, to provide a small-signal gain-adjust facility. A high-level limiter is inserted between the first and second stages to provide a constant limiting output

voltage which is essentially independent of the value of the gain-setting resistor. These stages can be driven by single-ended or differential inputs and the DC operating point is set by overall on-chip feedback decoupled by two off-chip capacitors which define the low-frequency cut-off point. The performance of these stages is stabilized against temperature and DC power supply voltage variations. The input to the true logarithmic amplifier is protected against damage due to excessive differential input signals by diodes.

The differential output from the true logarithmic amplifier is converted internally to a single ended output by an on-chip operational amplifier arrangement in which the DC output level is set by an externally-supplied reference voltage. The output is capable of driving loads down to 10 kΩ in parallel with 20 pF. The limiting output voltage and this output drive capability have been chosen to facilitate interfacing to a TDA8703 analog-to-digital converter. A major proportion of the DC power supply current consumption of the device is associated with provision of this output drive capability. The DC power supply consumption is significantly less when the device is driving less-highly capacitive loads.

An additional received signal-strength indication (RSSI) output is available from the true logarithmic amplifier. This output is protected against damage due to excessive current being drawn by means of a series resistor. A power-down facility allows the circuit to be disabled from a TTL-level-compatible control input.



TDA8781T

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	
V _{cc}	DC power supply voltage	-0.3	+5.5	٧	
V,	DC voltage at all other pins with respect to ground	-0.3	V _{cc} + 0.3	V	
T _{stg}	storage temperature	-55	+125	°C	
T _{amb}	operating ambient temperature	-20	+75	°C	

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

CHARACTERISTICS

 $V_{CC} = 5.0 \text{ V}$; $V_{REF} = 2.5 \text{ V}$; V_i at $f_i = 10.7 \text{ MHz}$; $T_{amb} = 25 ^{\circ}\text{C}$; nominal small-signal gain setting resistor in use; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin 8)		*	***************************************			
V _{cc}	operating DC power supply voltage		4.5	5.0	5.5	V
Icc	DC power supply current	V _{cc} = 5.5 V; V _i = 1 V (peak)	-	8	10	mA
l _{OFF}	DC power supply current in power-down mode	10 μs after V _{CE} changes from V _{CE(ON)} to V _{CE(OFF)}	-	250	400	μА
Control: CE, R	, \overline{R}_g , C_{d1} , C_{d2} (pins 10, 4, 5, 6 and					
V _{CE(ON)}	circuit enable input voltage		2.0	-	V _{cc}	V
V _{CE(OFF)}	circuit enable input voltage in power-down mode		0	-	0.8	V
R_g	small-signal gain-setting resistor	nominal small-signal gain setting	-	3.3		kΩ
		total adjustment range	0	-		kΩ
C _{d1} , C _{d2}	control circuit decoupling capacitors		-	560	-	pF

TDA8781T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Inputs: V, VRE	_F , C _{L,} C _L (pins 1, 3, 2 and 13)			1	'	
f _i	operating input frequency	January Company	0.1	10.7	15	MHz
Ri	small-signal input resistance	differential input at f _i = 10.7 MHz; V _i = 10 mV (peak)		10	-	kΩ
C _i	input capacitance	differential input at fi = 10.7 MHz	- ** ` .	3	-	pF
V _{i(min)}	peak input voltage at start of true logarithmic characteristic		- 1	800	=	μV
V _{i(max)}	peak input at end of true logarithmic characteristic		-	450	-	mV
V _{i(limit)}	maximum peak input signal	input protection diodes not conducting		1	-	V
ΔV_i	spread in true logarithmic output amplitude transfer	input spread for fixed output	-	±2.5	-	dB
	characteristic across true logarithmic range over whole temperature and DC power supply voltage range		1. ta		Several Company	
ΔG,	small-signal gain-adjustment range	1.5	±6	-	-	dB
C _L , \overline{C}_L	low-frequency cut-off point setting capacitors	f = 100 kHz at 3 dB	-	560	-	pF
R _{REF}	external reference input resistance		-	40	-	kΩ
V _{REF}	external reference voltage		2.0	2.5	V _{cc} - 2.0	V
Outputs: V _o , V	_{RSSI} (pins 12 and 13)					
V _{o(min)}	peak true logarithmic output voltage relative to V _{REF} at start of true logarithmic characteristic	V _i = 800 μV (peak)	-	90		mV
V _{o(max)}	peak true logarithmic output voltage relative to V _{REF} at end of true logarithmic characteristic	V _i = 450 mV (peak)	-	900		mV
V _o	true logarithmic peak output	V _i = 1 mV (peak)	55	100	145	mV
	voltage across true logarithmic	V _i = 10 mV (peak)	340	410	480	mV .
1	range	V _i = 100 mV (peak)	630	730	830	mV

TDA8781T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{o(limit)}	limiting peak output voltage	V _i = 1 V (peak)	800	950	1100	mV
V _o - V _{REF}	DC offset voltage	V _i = 0 V	-100	+35	+100	mV
ΔG _w	change in small-signal true logarithmic gain referred to V _o	$V_i = 5 \text{ mV (peak)};$ $R_g = 0$	0	-	+2	dB
	at $V_i = 10 \text{ mV (peak)};$ $R_g = 3.3 \text{ k}\Omega$	$V_i = 20 \text{ mV (peak)};$ $R_g = \infty$	-2	_	0	dB
ΔV _o	change in small-signal true logarithmic output voltage with frequency	V _i = 10 mV (peak); f _i = 100 kHz and 15 MHz referenced to 1 MHz	_	0.4	1.5	dB
Δφ	spread in true logarithmic output phase transfer characteristic across true logarithmic range		-	15	-	deg
V _{RSSi}	RSSI output across true	V _i = 1 mV (peak)	1.85	2.0	2.15	V
	logarithmic range	V _i = 10 mV (peak)	2.05	2.2	2.35	V
	to entry	V _i = 100 mV (peak)	2.25	2.4	2.55	V

Solder of TDA8781T

APPLICATION INFORMATION

The circuit is connected as shown in the typical application circuit diagram (Fig.4). The single-ended 10.7 MHz input IF signal is applied (arbitrarily) to one of the two input pins via a ceramic filter. These inputs should not be DC coupled as this will disable the on-chip feedback which sets the DC operating point of the true logarithmic amplifier. The relatively high input impedance of these inputs facilitates correct termination of the ceramic filter by means of an off-chip resistor.

The low-frequency cut-off point is determined by the value of the capacitors which decouple the overall DC feedback as well as the value of the input coupling capacitors. The output is AC coupled to a TDA8703 analog-to-digital converter in order that the value of the voltage fed to the reference voltage input is not critical. It could be useful in other applications, where the output might be DC coupled to an alternative analog-to-digital converter, to derive this reference voltage from the centre of the input resistor chain of the analog-to-digital converter.

The additional RSSI output is required only in applications where this is not derived in subsequent digital signal processing stages. The capacitor connected to this output provides a simple peak-hold and averaging function. Excessively large values of capacitance may lead to distortion of the true logarithmic output.

It may be found advantageous to add two small capacitors to speed up the re-enabling of the circuit after it has been in power-down mode. These should be connected between the circuit enable input and the control circuit decoupling capacitors. The size of these capacitors will be related to the size of the control circuit decoupling capacitors which are required both for stability and to prevent degradation of the noise figure.

TDA8781T

r graffi am filipa da antiga d Caracteria da antiga
化氯磺基甲基基基

graph back to

RF/Wireless Communications

Section 3 Compandors

INDEX

	Compandor Selector Guide	4
NE570/571/	SA571 Compandor	5
AN174	Applications for compandors NE570/571/SA571 20	2
AN176	Compandor cookbook	1
NE/SA572	Programmable analog compandor	7
AN175	Automatic level control using the NE572	5
NE/SA575	Low voltage compandor	6
NE/SA576	Low power compandor	6
NE/SA577	Unity gain level programmable low power compandor 23	9
NE/SA578	Unity gain level programmable low power compandor	3
AN1762	Companding with the NE577 and NE578	7

Philips Semiconductors

COMPANDOR FAMILY OVERVIEW

		1	T	r	T	Γ	T .
	NE570	NE571	NE572	NE575	NE576	NE577	NE578
V _{cc}	6-24V	6–18V	6–22V	3–7V	2-7V	2–7V	2–7V
I _{cc}	3.2mA	3.2mA	6mA	3–5.5mA*	1–3mA*	1–2mA*	1–2mA*
Number of Pins	16	16	16	20	14	14	16
Packages NE: 0 to + 70 C SA: -40 to +85 C N: Plastic DIP D: Plastic SO F: CerDIP DJ: SSOP (Shrink Small Outline Package)	NE570F NE570N NE570D	NE571F NE571N NE571D SA571F SA571N SA571D	NE572N NE572D SA572F SA572N SA572D	NE575N NE575D NE575DK SA575N SA575D SA575DK	NE576N NE576D SA576N SA576D	NE577N NE577D SA577N SA577D	NE578N NE578D SA578N SA578D
ALC	Both Channels	Both Channels	Both Channels	Right Channel	Right Channel	Right Channel	Right Channel
Reference Voltage	Fixed 1.8V	Fixed 1.8V	Fixed 2.5V	Vcc/2	Vcc/2	Vcc/2	Vcc/2
Unity Gain	775mVrms	775mVrms	100mVrms	100mVrms	100mVrms	10mV to 1V(rms)	10mV to 1V(rms)
Power Down	NO	NO	NO	NO	NO	NO	YES (170μΑ)
Key Features	Excellent Unity Gain Tracking Error Excellent THD	Excellent Unity Gain Tracking Error Excellent THD	- Independent Attack & Release Time - Good THD - Needs an Ext. Summing Op Amp	- 2 Uncommitted On-Chip Op Amps Available - Low Voltage	- Low Power - Low External Component Count	– Low Power – Programmable Unity Gain	- Low Power - Programmable Unity Gain - Power Down - Mute Function - Summing Capability (DTMF) - 600 Ω Drive Capability
Applications Cordless Phones Cellular Phones Wireless Mics	High Performance Audio Circuits	High Performance Audio Circuits	High Performance Audio Circuits	Consumer Audio Circuits	Battery Powered Systems	Battery Powered Systems	Battery Powered Systems
Modems Consumer Audio Two-way Communications	"Hi-Fi Commercial Quality"	"Hi-Fi Commercial Quality"	"Hi-Fi Studio Quality"	"Commercial Quality"	"Commercial Quality"	"Commercial Quality"	"Commercial Quality"

NOTE: NE5750/5751 are also Excellent Audio Processor Components for High Performance Cordless and Cellular Applications that Include the Companding Function
*loc varies with Vcc

Compandor

NE570/571/SA571

DESCRIPTION

The NE570/571 is a versatile low cost dual gain control circuit in which either channel may be used as a dynamic range compressor or expandor. Each channel has a full-wave rectifier to detect the average value of the signal, a linerarized temperature-compensated variable gain cell, and an operational amplifier.

The NE570/571 is well suited for use in cellular radio and radio communications systems, modems, telephone, and satellite broadcast/receive audio systems.


FEATURES

- Complete compressor and expandor in one IChip
- Temperature compensated
- Greater than 110dB dynamic range
- Operates down to 6VDC
- System levels adjustable with external components
- Distortion may be trimmed out
- Dynamic noise reduction systems
- Voltage-controlled amplifier

APPLICATIONS

- Cellular radio
- Telephone trunk compandor—570.
- Telephone subscriber compandor-571
- High level limiter
- Low level expandor—noise gate
- Dynamic filters
- CD Player


PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
16-Pin Plastic Small Outline Large (SOL)	0 to +70°C	NE570D	0171
16-Pin Ceramic Dual In-Line Package (Cerdip)	0 to +70°C	NE570F	0582
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE570N	0406
16-Pin Plastic Small Outline Large (SOL)	0 to +70°C	NE571D	0171
16-Pin Ceramic Dual In-Line Package (Cerdip)	0 to +70°C	NE571F	0582
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE571N	0406
16-Pin Plastic Small Outline Large (SOL)	-40 to +85°C	SA571D	0171
16-Pin Ceramic Dual In-Line Package (Cerdip)	-40 to +85°C	SA571F	0582
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA571N	0406

BLOCK DIAGRAM



Compandor

NE570/571/SA571

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS	
Vcc	Maximum operating voltage 570 571	24 18	VDC	
T _A	Operating ambient temperature range NE SA	0 to 70 -40 to +85	g - °C g -	
P _D	Power dissipation	400	mW	

AC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +6V$, $T_A = 25$ °C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS NE570		LIMITS NE/SA571 ⁵			UNITS	
									MIN
			Vcc	Supply voltage		6		24	6
Icc	Supply current	No signal		3.2	4.8		3.2	4.8	mA
lout	Output current capability		±20			±20			mA
SR	Output slew rate			±.5			±.5		V/µs
	Gain cell distortion ²	Untrimmed Trimmed		0.3 0.05	1.0		0.5 0.1	2.0	%
	Resistor tolerance			±5	±15		±5	±15	%
	Internal reference voltage		1.7	1.8	1.9	1.65	1.8	1.95	V
	Output DC shift ³	Untrimmed		±20	±100		±30	±150	mV.
	Expandor output noise	No signal, 15Hz-20kHz ¹		20	45		20	60	μV
	Unity gain level ⁶	1kHz	-1	0	+1	-1.5	0	+1.5	dBm
	Gain change ^{2, 4}			±0.1	±0.2		±0.1		dB
	Reference drift ⁴			±5	±10		+2, -25	+20, -50	mV
	Resistor drift ⁴		<u> </u>	+1, -0			+8, -0		%
	gain) equals [V _O - V _O (unity	$V_2 = +6dBm, V_1 = 0dB$		+0.2			+0.2		dB
	gain)] dB - V ₂ dBm	$V_2 = -30 \text{dBm}, V_1 = 0 \text{dB}$	<u> </u>	+0.2	-0.5, +1		+0.2	-1, +1.5	<u> </u>
	Channel separation		}	60			60		dB

NOTES:

- Input to V₁ and V₂ grounded.
 Measured at 0dBm, 1kHz.

- Expandor AC input change from no signal to 0dBm.
 Relative to value at T_A = 25°C.
 Electrical characteristics for the SA571 only are specified over -40 to +85°C temperature range.
- 6. $0dBm = 775mV_{RMS}$.

NE570/571/SA571

Compandor

CIRCUIT DESCRIPTION

The NE570/571 compandor building blocks, as shown in the block diagram, are a full-wave rectifier, a variable gain cell, an operational amplifier and a bias system. The arrangement of these blocks in the IC result in a circuit which can perform well with few external components, yet can be adapted to many diverse applications.

The full-wave rectifier rectifies the input current which flows from the rectifier input, to an internal summing node which is biased at V_{REF}. The rectified current is averaged on an external filter capacitor tied to the CRECT terminal, and the average value of the input current controls the gain of the variable gain cell. The gain will thus be proportional to the average value of the input signal for capacitively-coupled voltage inputs as shown in the following equation. Note that for capacitively-coupled inputs there is no offset voltage capable of producing a gain error. The only error will come from the bias current of the rectifier (supplied internally) which is less than 0.1µA.

$$G \propto \frac{|V_{IN} - V_{REF}| \ avg}{R_1}$$
 or

The speed with which gain changes to follow changes in input signal levels is determined by the rectifier filter capacitor. A small capacitor will yield rapid response but will not fully filter low frequency signals. Any ripple on the gain control signal will modulate the signal passing through the variable gain cell.

In an expander or compressor application, this would lead to third harmonic distortion, so there is a trade-off to be made between fast attack and decay times and distortion. For step changes in amplitude, the change in gain with time is shown by this equation. $G(t) = (G_{initial} - G_{final})_{\theta} - t/\tau$

+ G_{final} ; $\tau = 10k \times C_{RECT}$

The variable gain cell is a current-in, current-out device with the ratio I_{OUT}/I_{IN} controlled by the rectifier. I_{IN} is the current which flows from the ΔG input to an internal summing node biased at V_{REF} . The following equation applies for capacitively-coupled inputs. The output current, I_{OUT} , is fed to the summing node of the op amp.

$$I_{IN} = \frac{V_{IN} - V_{REF}}{P_{O}} = \frac{V_{IN}}{P_{O}}$$

A compensation scheme built into the ΔG cell compensates for temperature and cancels out odd harmonic distortion. The only distortion which remains is even harmonics, and they exist only because of internal offset voltages. The THD trim terminal provides a means for nulling the internal offsets for low distortion operation.


The operational amplifier (which is internally compensated) has the non-inverting input tied to V_{REF}, and the inverting input connected to the ΔG cell output as well as brought out externally. A resistor, R₃, is brought out from the summing node and allows compressor or expander gain to be determined only by internal components.

The output stage is capable of ± 20 mA output current. This allows a +13dBm (3.5V_{RMS}) output into a 300 Ω load which, with a series


resistor and proper transformer, can result in +13dBm with a 600Ω output impedance.

A bandgap reference provides the reference voltage for all summing nodes, a regulated supply voltage for the rectifier and ΔG cell, and a bias current for the ΔG cell. The low tempco of this type of reference provides very stable biasing over a wide temperature range.

The typical performance characteristics illustration shows the basic input-output transfer curve for basic compressor or expander circuits.



TYPICAL TEST CIRCUIT



NE570/571/SA571

INTRODUCTION

Much interest has been expressed in high performance electronic gain control circuits. For non-critical applications, an integrated circuit operational transconductance amplifier can be used, but when high-performance is required, one has to resort to complex discrete circuitry with many expensive, well-matched components. This paper describes an inexpensive integrated circuit, the NE570 Compandor, which offers a pair of high performance gain control circuits featuring low distortion (<0.1%), high signal-to-noise ratio (90dB), and wide dynamic range (110dB).


CIRCUIT BACKGROUND


The NE570 Compandor was originally designed to satisfy the requirements of the telephone system. When several telephone channels are multiplexed onto a common line, the resulting signal-to-noise ratio is poor and companding is used to allow a wider dynamic range to be passed through the channel. Figure 1 graphically shows what a compandor can do for the signal-to-noise ratio of a restricted dynamic range channel. The input level range of +20 to -80dB is shown undergoing a 2-to-1 compression where a 2dB input level change is compressed into a 1dB output level change by the compressor. The original 100dB of dynamic range is thus compressed to a 50dB range for transmission through a restricted dynamic range channel. A complementary expansion on the receiving end restores the original signal levels and reduces the channel noise by as much as 45dB.

The significant circuits in a compressor or expander are the rectifier and the gain control element. The phone system requires a simple full-wave averaging rectifier with good accuracy, since the rectifier accuracy determines the (input) output level tracking accuracy. The gain cell determines the distortion and noise characteristics, and the phone system specifications here are very loose. These specs could have been met with a simple operational transconductance multiplier, or OTA, but the gain of an OTA is proportional to temperature and this is very undesirable. Therefore, a linearized transconductance multiplier was designed which is insensitive to temperature and offers low noise and low distortion performance. These features make the circuit useful in audio and data systems as well as in telecommunications systems.

BASIC CIRCUIT HOOK-UP AND OPERATION

Figure 2 shows the block diagram of one half of the chip, (there are two identical channels on the IC). The full-wave averaging rectifier provides a gain control current, I $_{\rm cl}$, for the variable gain ($_{\rm cl}$ G) cell. The output of the $_{\rm cl}$ G cell is a current which is fed to the summing node of the operational amplifier. Resistors are provided to establish circuit gain and set the output DC bias.






The circuit is intended for use in single power supply systems, so the internal summing nodes must be biased at some voltage above ground. An internal band gap voltage reference provides a very stable, low noise 1.8V reference denoted $V_{\rm REF}$. The non-inverting input of the op amp is tied to $V_{\rm REF}$, and the summing nodes of the rectifier and ΔG cell (located at the right of R_1 and R_2) have the same potential. The THD trim pin is also at the $V_{\rm REF}$ potential.

Figure 3 shows how the circuit is hooked up to realize an expandor. The input signal, V_{IN} , is applied to the inputs of both the rectifier and the ΔG cell. When the input signal drops by 6dB, the gain control current will drop by a factor of 2, and so the gain will drop 6dB. The output level at V_{OUT} will thus drop 12dB, giving us the desired 2-to-1 expansion.

Figure 4 shows the hook-up for a compressor. This is essentially an expandor placed in the feedback loop of the op amp. The ΔG cell is setup to provide AC feedback only, so a separate DC feedback loop is provided by the two R_{DC} and C_{DC}. The values of R_{DC} will determine the DC bias at the output of the op amp. The output will bias to:

$$V_{OUT} DC = 1 + \frac{R_{DC1} + R_{DC2}}{R_4}$$
$$V_{REF} = \left(1 + \frac{R_{DCTOT}}{30k}\right) 1.8V$$



NE570/571/SA571

Compandor

The output of the expander will bias up to:

$$V_{OUT} DC = 1 + \frac{R_3}{R_4} V_{REF}$$

$$V_{REF} = \left(1 + \frac{20k}{30k}\right) \ 1.8 \, V = 3.0 \, V$$

The output will bias to 3.0V when the internal resistors are used. External resistors may be placed in series with R_3 , (which will affect the gain), or in parallel with R_4 to raise the DC bias to any desired value.




Figure 5. Rectifier Concept

CIRCUIT DETAILS—RECTIFIER

Figure 5 shows the concept behind the full-wave averaging rectifier. The input current to the summing node of the op amp, $V_{\rm IN}R_1$, is supplied by the output of the op amp. If we can mirror the op amp output current into a unipolar current, we will have an ideal rectifier. The output current is averaged by R_5 , CR, which set the averaging time constant, and then mirrored with a gain of 2 to become I_G , the gain control current.





Figure 6 shows the rectifier circuit in more detail. The op amp is a one-stage op amp, biased so that only one output device is on at a time. The non-inverting input, (the base of Q1), which is shown grounded, is actually tied to the internal 1.8V V_{REF}. The inverting input is tied to the op amp output, (the emitters of Q5 and Q6), and the input summing resistor R₁. The single diode between the bases of Q5 and Q6 assures that only one device is on at a time. To detect the output current of the op amp, we simply use the collector currents of the output devices Q5 and Q6. Q6 will conduct when the input swings positive and Q5 conducts when the input swings negative. The collector currents will be in error by the a of Q5 or Q6 on negative or positive signal swings, respectively. ICs such as this have typical NPN \u03b3s of 200 and PNP \u03b3s of 40. The a's of 0.995 and 0.975 will produce errors of 0.5% on negative swings and 2.5% on positive swings. The 1.5% average of these errors yields a mere 0.13dB gain error.


At very low input signal levels the bias current of Q2, (typically 50nA), will become significant as it must be supplied by Q5. Another low level error can be caused by DC coupling into the rectifier. If an offset voltage exists between the VIN input pin and the base of Q2, an error current of VOS/R1 will be generated. A mere 1mV of offset will cause an input current of 100nA which will produce twice the error of the input bias current. For highest accuracy, the rectifier should be coupled into capacitively. At high input levels the β of the PNP Q6 will begin to suffer, and there will be an increasing error until the circuit saturates. Saturation can be avoided by limiting the current into the rectifier input to 250µA. If necessary, an external resistor may be

placed in series with R_1 to limit the current to this value. Figure 7 shows the rectifier accuracy vs input level at a frequency of 1kHz.



At very high frequencies, the response of the rectifier will fall off. The roll-off will be more pronounced at lower input levels due to the increasing amount of gain required to switch between Q_5 or Q_6 conducting. The rectifier frequency response for input levels of 0dBm, 200 and 200 ms shown in Figure 8. The response at all three levels is flat to well above the audio range.

Compandor



VARIABLE GAIN CELL

Figure 9 is a diagram of the variable gain cell. This is a linearized two-quadrant transconductance multiplier. Q_1 , Q_2 and the op amp provide a predistorted drive signal for the gain control pair, Q_3 and Q_4 . The gain is controlled by I_G and a current mirror provides the output current.

The op amp maintains the base and collector of Q_1 at ground potential (V_{REF}) by controlling the base of Q_2 . The input current I_{IN} (= V_{IN}/R_2) is thus forced to flow through Q_1 along with the current I_1 , so $I_{C_1}=I_1+I_{IN}$. Since I_2 has been set at twice the value of I_1 , the current through Q_2 is:

 $|_{2}-(|_{1}+|_{1N})=|_{1}-|_{1N}=|_{C2}.$

The op amp has thus forced a linear current swing between Q_1 and Q_2 by providing the proper drive to the base of Q_2 . This drive signal will be linear for small signals, but very non-linear for large signals, since it is compensating for the non-linearity of the differential pair, Q_1 and Q_2 , under large signal conditions.


The key to the circuit is that this same predistorted drive signal is applied to the gain control pair, Q_3 and Q_4 . When two differential pairs of transistors have the same signal applied, their collector current ratios will be identical regardless of the magnitude of the currents. This gives us:


$$\frac{I_{C1}}{I_{C2}} = \frac{I_{C4}}{I_{C3}} = \frac{I_1 + I_{IN}}{I_1 - I_{IN}}$$

plus the relationships $I_G=I_{C3}+I_{C4}$ and $I_{OUT}=I_{C4}-I_{C3}$ will yield the multiplier transfer function.

$$I_{OUT} = \frac{I_G}{I_1} I_{IN} = \frac{V_{IN} I_G}{P_0 I_1}$$

This equation is linear and temperature-insensitive, but it assumes ideal transistors.






If the transistors are not perfectly matched, a parabolic, non-linearity is generated, which results in second harmonic distortion. Figure 10 gives an indication of the magnitude of the distortion caused by a given input level and offset voltage. The distortion is linearly proportional to the magnitude of the offset and the input level. Saturation of the gain cell occurs at a +8dBm level. At a nominal operating level of 0dBm, a 1mV offset will yield 0.34% of second harmonic distortion. Most circuits are somewhat better than this, which means our overall offsets are typically about mV. The distortion is not affected by the magnitude of the gain control current, and it does not increase as the gain is changed. This second harmonic distortion could be eliminated by making perfect transistors, but since that would be difficult, we have had to resort to other methods. A trim pin has been provided to allow trimming of the internal offsets to zero, which effectively eliminated

second harmonic distortion. Figure 11 shows the simple trim network required.

Figure 12 shows the noise performance of the ΔG cell. The maximum output level before clipping occurs in the gain cell is plotted along with the output noise in a 20kHz bandwidth. Note that the noise drops as the gain is reduced for the first 20dB of gain reduction. At high gains, the signal to noise ratio is 90dB, and the total dynamic range from maximum signal to minimum noise is 110dB.



Control signal feedthrough is generated in the gain cell by imperfect device matching and mismatches in the current sources, I_1 and I_2 . When no input signal is present, changing I_G will cause a small output signal. The distortion trim is effective in nulling out any control signal feedthrough, but in general, the null for minimum feedthrough will be different than the null in distortion. The control signal feedthrough can be trimmed independently of distortion by tying a current source to the ΔG

Compandor

NE570/571/SA571

input pin. This effectively trims I₁. Figure 13 shows such a trim network.





Figure 12. Dynamic Range of NE570




OPERATIONAL AMPLIFIER

The main on amp shown in the chip block diagram is equivalent to a 741 with a 1MHz bandwidth. Figure 14 shows the basic circuit. Split collectors are used in the input pair to reduce q_M, so that a small compensation capacitor of just 10pF may be used. The output stage, although capable of output currents in excess of 20mA, is biased for a low quiescent current to conserve power. When driving heavy loads, this leads to a small amount of crossover distortion.

RESISTORS

Inspection of the gain equations in Figures 3 and 4 will show that the basic compressor and expander circuit gains may be set entirely by resistor ratios and the internal voltage reference. Thus, any form of resistors that match well would suffice for these simple hook-ups, and absolute accuracy and temperature coefficient would be of no importance. However, as one starts to modify the gain equation with external resistors, the internal resistor accuracy and tempco become very significant. Figure 15 shows the effects of temperature on the diffused resistors which are normally used in integrated circuits, and the ion-implanted resistors which are used in this circuit. Over the critical 0°C to +70°C temperature range, there is a 10-to-1 improvement in drift from a 5% change for the diffused resistors, to a

0.5% change for the implemented resistors. The implanted resistors have another advantage in that they can be made the size of the diffused resistors due to the higher resistivity. This saves a significant amount of chip area.



140Ω/ DIFFUSED NORMALIZED RESISTANCE 1.10 1kΩ / ___ OW TO 1.05 40 80 TEMPEDATURE

Figure 15. Resistance vs Temperature

AN174

APPLICATIONS

The following circuits will illustrate some of the wide variety of applications for the NE570.

BASIC EXPANDOR

Figure 1 shows how the circuit would be hooked up for use as an expandor. Both the rectifier and ΔG cell inputs are tied to V_{IN} so that the gain is proportional to the average value of (V_{IN}) . Thus, when V_{IN} falls 6dB, the gain drops 6dB and the output drops 12dB. The exact expression for the gain is

$$Gain \ exp. = \left[\frac{2 \ R_3 \ V_{IN} \ (avg)}{R_1 \ R_2 \ I_B}\right]^2$$

 $I_B = 140 \mu A$

The maximum input that can be handled by the circuit in Figure 1 is a peak of 3V. The rectifier input current can be as large as $|-3V/R_1=3V/10k=300\mu A$. The ΔG cell input current should be limited to $|-2.8V/R_2=2.8V/20k=140\mu A$. If it is necessary to handle larger input voltages than 0 $\pm 2.8V$ peak, external resistors should be placed in series with R_1 and R_2 to limit the input current to the above values.

Figure 1 shows a pair of input capacitors C_{IN1} and C_{IN2} . It is now necessary to use both capacitors if low level tracking accuracy is not important. If R_1 and R_2 are tied together and share a common capacitor, a small current will flow between the ΔG cell summing node and the rectifier summing node due to offset

The output of the expandor is biased up to 3V by the DC gain provided by R₃, R₄. The output will bias up to

$$V_{OUTDC} = 1 + \frac{R_3}{R_4} \ V_{REF}$$

For supply voltages higher than 6V, R₄ can be shunted with an external resistor to bias the output up to V_{CC}.


Note that it is possible to externally increase R_1 , R_2 , and R_3 , and to decrease R_3 and R_4 . This allows a great deal of flexibility in setting up system levels. If larger input signals are to be handled, R_1 and R_2 may be increased; if a larger output is required, R_3 may be

increased. To obtain the largest dynamic range out of this circuit, the rectifier input should always be as large as possible (subject to the ±300µA peak current restriction).

BASIC COMPRESSOR

Figure 2 shows how to use the NE570/571 as a compressor. It functions as an expandor in the feedback loop of an op amp. If the input rises 6dB, the output can rise only 3dB. The 3dB increase in output level produces a 3dB increase in gain in the ΔG cell, yielding a 6dB increase in feedback current to the summing node. Exact expression for gain is

Gain comp. =
$$\left[\frac{R_1 R_2 I_B}{2 R_3 V_{IN} (avg)} \right]^{\frac{1}{2}}$$




voltages. This current will produce an error in the gain control signal at low levels, degrading tracking accuracy. The same restrictions for the rectifier and ΔG cell maximum input current still hold, which place a limit on the maximum compressor

output. As in the expandor, the rectifier and ΔG cell inputs could be made common to save a capacitor, but low level tracking accuracy would suffer. Since there is no DC feedback path around the op amp through the ΔG cell, one must be provided externally. The pair of resistors R_{DC} and the capacitor C_{DC} must be provided. The op amp output will bias up to

$$V_{OUTDC} = \left(1 + \frac{R_{DC}}{R_4}\right) V_{REF}$$

For the largest dynamic range, the compressor output should be as large as possible so that the rectifier input is as alarge as possible (subject to the $\pm 300\mu A$ peak current restriction). If the input signal is small, a large output can be produced by reducing R_3 with the attendant decrease in input impedance, or by increasing R_1 or R_2 . It would be best to increase R_2 rather than R_1 so that the rectifier input current is not reduced.




DISTORTION TRIM

Distortion can be produced by voltage offsets in the ΔG cell. The distortion is mainly even harmonics, and drops with decreasing input signal (input signal meaning the current into the ΔG cell). The THD trim terminal provides a means for trimming out the offset voltages and thus trimming out the distortion. The circuit shown in Figure 3 is suitable, as would be any other capable of delivering $\pm 30\mu A$ into 100Ω resistor tied to 1.8V.


LOW LEVEL MISTRACKING

The compandor will follow a 2-to-1 tracking ratio down to very low levels. The rectifier is responsible for errors in gain, and it is the rectifier input bias current of <100nA that

AN174




produces errors at low levels. The magnitude signal level drops to a 1μA average, the bias current will produce a 10% or 1dB error in gain. This will occur at 42dB below the maximum input level.





It is possible to deviate from the 2-to-1 transfer characteristic at low levels as shown in the circuit of Figure 4. Either RA or RB, (but not both), is required. The voltage on CRECT is 2×VBE plus VIN avg. For low level inputs V_{IN} avg is negligible, so we can assume 1.3V as the bias on CRECT. If RA is placed from CRECT to AND we will bleed off a current I=1.3V/R_A. If the rectifier average input current is less than this value, there will be no gain control input to the AG cell so that its gain will be zero and the expandor output will be zero. As the input level is raised, the input current will exceed 1.3V/RA and the expandor output will become active. For large input signals, RA will have little effect. The result of this is that we will deviate from the 2-to-1 expansion, present at high levels, to an infinite expansion at low levels where the output shuts off completely. Figure 5 shows some examples of tracking curves which can be obtained. Complementary curves would be obtained for a compressor, where at low level signals the result would be infinite


compression. The bleed current through R_A will be a function of temperature because of the two V_{BE} drops, so the low level tracking will drift with temperature. If a negative supply is available, if would be desirable to R_A to that, rather than ground, and to increase its value accordingly. The bleed current will then be less sensitive to the V_{BE} temperature drift.




 R_B will supply an extra current to the rectifier equal to ($V_{\rm CC}{=}1.3V)R_{\rm B}$. In this case, the expandor transfer characteristic will deviate towards 1-to-1 at low levels. At low levels the expandor gain will stop dropping and the expansion will cease. In a compressor, this would lead to a lack of compression at low levels. Figure 6 shows some typical transfer curves. An R_B value of approximately 2.5M would trim the low level tracking so as to match the Bell system N2 trunk compandor characteristic.













Figure 10. Compressor Attack Envelope +12dB Step



RECTIFIER BIAS CURRENT CANCELLATION

The rectifier has an input bias current of between 50 and 100nA. This limits the dynamic range of the rectifier to about 60dB. It also limits the amount of attenuation of the ΔG cell. The rectifier dynamic range may be increased by about 20dB by the bias current trim network shown in Figure 7. Figure 8 shows the rectifier performance with and without bias current cancellation.

ATTACK AND DECAY TIME

The attack and decay times of the compandor are determined by the rectifier filter time constant 10k×C_{RECT}. Figure 9 shows how the gain will change when the input signal undergoes a 10, 20, or 30dB change in level.

The attack time is much faster than the decay, which is desirable in most applications. Figure 10 shows the compressor attack envelope for a +12dB step in input level. The initial output level of 1 unit instantaneously rises to 4 units, and then starts to fall towards its final value of 2 units. The CCITT recommendation on attack and decay times for telephone system compandors defines the attack time as when the envelope has fallen to a level of 3 units, corresponding to t=0.15 in the figure. The CCITT recommends an attack time of 3 ±2ms, which suggests an RC product of 20ms. Figure 11 shows the compressor output envelope when the input level is suddenly reduced 12dB. The output, initially at a level of 4 units, drops 12dB to 1 unit and then rises to its final value of 2 units. The CCITT defines release time as when the output has risen to 1.5 units, and suggests a value of 13.5 ±9ms. This corresponds to t=0.675 in the figure, which again suggests a 20ms RC product. Since R₁=10k, the CCITT recommendations will be met if CRECT=2µF.

There is a trade-off between fast response and low distortion. If a small C $_{RECT}$ is used to get very fast attack and decay, some ripple will appear on the gain control line and produce distortion. As a rule, a 1µF C_{RECT} will produce 0.2% distortion at 1kHz. The distortion is inversely proportional to both frequency and capacitance. Thus, for telephone applications where $C_{RECT}{=}2\mu F$, the ripple would cause 0.1% distortion at 1kHz and 0.33% at 800Hz. The low frequency distortion generated by a compressor would be cancelled (or undistorted) by an expandor, providing that they have the same value of C_{RECT}

FAST ATTACK, SLOW RELEASE HARD LIMITER


The NE570/571 can be easily used to make an excellent limiter. Figure 12 shows a typical circuit which requires of an NE570/571, of an LM339 quad comparator, and a PNP transistor. For small signals, the AG cell is nearly off, and the circuit runs at unity gain as set by R₈, R₇. When the output signal tries to exceed a + or -1V peak, a comparator threshold is exceeded. The PNP is turned on and rapidly charges C₄ which activates the ΔG cell. Negative feedback through the ΔG cell reduces the gain and the output signal level. The attack time is set by the RC product of R₁₀ and C₄, and the release time is determined by C4 and the internal rectifier resistor, which is 10k. The circuit shown attacks in less than 1ms and has a release time constant of 100ms. Re trickles about 0.7μA through the rectifier to prevent C₄ from becoming completely discharged. The gain cell is activated when the voltage on Pin 1 or 16 exceeds two diode drops. If C₄ were allowed to become completely discharged. there would be a slight delay before it recharged to >1.2V and activated limiting action

A stereo limiter can be built out of 1 NE570/571, 1 LM339 and two PNP transistors. The resistor networks R₁₂, R₁₃ and R₁₄, R₁₅, which set the limiting thresholds, could be common between channels. To gang the stereo channels together (limiting in one channel will produce a corresponding gain change in the second channel to maintain the balance of the stereo image), then Pins 1 and 16 should be jumpered together. The outputs of all 4 comparators may then be tied together, and only one PNP transistor and one capacitor C4 need be used. The release time will then be the product 5k×C₄ since two channels are being supplied current from C₄.

USE OF EXTERNAL OP AMP

The operational amplifiers in the NE570/571 are not adequate for some applications.


AN174



S,9 Internal Op Amp

The slew rate, bandwidth, noise, and output drive capability can limit performance in many systems. For best performance, an external op amp can be used. The external op amp may be powered by bipolar supplies for a larger output swing.

Figure 13 shows how an external op amp may be connected. The non-inverting input must be biased at about 1.8V. This is easily accomplished by tying it to either Pin 8 or 9, the THD trim pins, since these pins sit at 1.8V. An optional RC decoupling network is shown which will filter out the noise from the NE570/571 reference (typically about 10μV in 20kHz BW). The inverting input of the external op amp is tied to the inverting input of the internal op amp. The output of the external op amp is then used, with the internal op amp output left to float. If the external op amp is used single supply (+V_{CC} and ground), it must have an input common-mode range down to less than 1.8V.



N2 COMPANDOR


There are four primary considerations involved in the application of the NE570/571 in an N2 compandor. These are matching of input and output levels, accurate 600Ω input and output impedances, conformance to the Bell system low level tracking curve, and proper attack and release times.

Figure 14 shows the implementation of an N2 compressor. The input level of 0.245V_{RMS} is

stepped up to 1.41V $_{RMS}$ by the 600 Ω : 20 $k\Omega$ matching transformer. The 20k input resistor properly terminates the transformer. An internal 20 $k\Omega$ resistor (R_3) is provided, but for accurate impedance termination an external resistor should be used. The output impedance is provided by the $4k\Omega$ output resistor and the $4k\Omega$: 600Ω output transformer.

December 1991 205

AN174



The $0.275V_{RMS}$ output level requires a 1.4V op amp output level. This can be provided by increasing the value of R_2 with an external resistor, which can be selected to fine trim the gain. A rearrangement of the compressor gain equation (6) allows us to determine the value for R_2 .

$$R_2 = \frac{Gain^2 \times 2 R_3 V_{IN} avg}{R_1 I_B}$$

$$= \frac{1^2 \times 2 \times 20k \times 1.27}{10k \times 140\mu A}$$
= 36.3k

The external resistance required will thus be 36.3k–20k=16.3k.

The Bell-compatible low level tracking characteristic is provided by the low level trim resistor from $C_{\rm RECT}$ to $V_{\rm CC}$. As shown in Figure 6, this will skew the system to a 1:1 transfer characteristic at low levels. The $2\mu F$ rectifier capacitor provides attack and release times of 3ms and 13.5ms, respectively, as shown in Figures 10 and 11. The R-C-R network around the op amp provides DC feedback to bias the output at DC.

An N2 expandor is shown in Figure 15. The input level of $3.27V_{RMS}$ is stepped down to 1.33V by the $600\Omega\cdot100\Omega$ transformer, which is terminated with a 100Ω resistor for accurate impedance matching. The output impedance is accurately set by the 150Ω output resistor and the $150\Omega\cdot600\Omega$ output transformer. With this configuration, the 3.46V transformer output requires a 3.46V op amp output. To obtain this output level, it is necessary to increase the value of R_3 with an

external trim resistor. The new value of R₃ can be found with the expandor gain equation

$$R_3 = \frac{R_1 \ R_2 \ I_B \ Gain}{2 \ V_{IN} \ avg}$$

$$= \frac{10k \ x \ 20k \ x \ 140\mu A \ x \ 2.6}{2 \ x \ 1.20}$$
= 30.3k

An external addition to $\rm R_3$ of 10k is required, and this value can be selected to accurately set the high level gain.

A low level trim resistor from C_{RECT} to V_{CC} of about 3M provides matching of the Bell low-level tracking curve, and the $2\mu F$ value of C_{RECT} provides the proper attack and release times. A 16k resistor from the summing node to ground biases the output to $7V_{DC}$.

VOLTAGE-CONTROLLED ATTENUATOR

The variable gain cell in the NE570/571 may be used as the heart of a high quality voltage-controlled amplifier (VCA). Figure 16 shows a typical circuit which uses an external op amp for better performance, and an exponential converter to get a control characteristic of –6dB/V. Trim networks are shown to null out distortion and DC shift, and to fine trim gain to 0dB with 0V of control voltage.


Op amp A_2 and transistors Q_1 and Q_2 form the exponential converter generating an exponential gain control current, which is fed into the rectifier. A reference current of $150\mu A$, (15V and $R_20=100k$), is attenuated a

factor of two (6dB) for every volt increase in the control voltage. Capacitor Ce slows down gain changes to a 20ms time constant (C₆×R₁) so that an abrupt change in the control voltage will produce a smooth sounding gain change. R18 assures that for large control voltages the circuit will go to full attenuation. The rectifier bias current would normally limit the gain reduction to about 70dB. R₁₈ draws excess current out of the rectifier. After approximately 50dB of attenuation at a -6dB/V slope, the slope steepens and attenuation becomes much more rapid until the circuit totally shuts off at about 9V of control voltage. A1 should be a low noise high slew rate op amp. R13 and R14 establish approximately a 0V bias at A1's

With a 0V control voltage, R_{19} should be adjusted for 0dB gain. At $1V(-6dB \, gain) \, R_9$ should be adjusted for minimum distortion with a large (+10dBm) input signal. The output DC bias (A_1 output) should be measured at full attenuation (+10V control voltage) and then R_9 is adjusted to give the same value at 0dB gain. Properly adjusted, the circuit will give typically less than 0.1% distortion at any gain with a DC output voltage variation of only a few millivolts. The clipping level ($140\mu A$ into Pin 3, 14) is $\pm 10V$ peak. A signal-to-noise ratio of 90dB can be obtained.

If several VCAs must track each other, a common exponential converter can be used. Transistors can simply be added in parallel with Q_2 to control the other channels. The transistors should be maintained at the same temperature for best tracking.

AN174



AUTOMATIC LEVEL CONTROL

The NE570 can be used to make a very high performance ALC as shown in Figure 17. This circuit hook-up is very similar to the basic compressor shown in Figure 2 except that the rectifier input is tied to the input rather than the output. This makes gain inversely proportional to input level so that a 20dB drop in input level will produce a 20dB increase in gain. The output will remain fixed at a constant level. As shown, the circuit will maintain an output level of ±1dB for an input range of +14 to -43dB at 1kHz. Additional external components will allow the output level to be adjusted. Some relevant design equations are:

Output level =
$$\frac{R_1}{2} \frac{R_2}{R_3} \frac{I_B}{R_3} \left(\frac{V_{IN}}{V_{IN}} V_{IN} (avg) \right)$$

$$Gain = \frac{R_1 R_2 I_B}{2 R_3 V_{IN} (avg)} where$$

$$\frac{V_{IN}}{V_{IN} (avg)} = \frac{\pi}{2\sqrt{2}} = 1.11 (for sine wave)$$

If ALC action at very low input levels is not desired, the addition of resistor R_X will limit the maximum gain of the circuit.

Gain max =
$$\frac{\frac{R_1 + R_X}{1.8V} \times R_2 \times I_B}{2.R_2}$$

The time constant of the circuit is determined by the rectifier capacitor, C_{RECT}, and an internal 10k resistor.

Response time can be made faster at the expense of distortion. Distortion can be approximated by the equation:

$$THD = \left(\frac{1\mu F}{C_{RECT}}\right) \left(\frac{1kHz}{freq.}\right) \times 0.2\%$$

VARIABLE SLOPE COMPRESSOR-EXPANDOR

Compression and expansion ratios other than 2:1 can be achieved by the circuit shown in Figure 18. Rotation of the dual potentiometer causes the circuit hook-up to change from a basic compressor to a basic expandor. In the


center of rotation, the circuit is 1:1, has neither compression nor expansion. The (input) output transfer characteristic is thus continuously variable from 2:1 compression, through 1:1 up to 1:2 expansion. If a fixed compression or expansion ratio is desired, proper selection of fixed resistors can be used instead of the potentiometer. The optional threshold resistor will make the compression or expansion ratio deviate towards 1:1 at low levels. A wide variety of (input) output characteristics can be created with this circuit, some of which are shown in Figure 18.


HI-FI COMPANDOR

The NE570 can be used to construct a high performance compandor suitable for use with music. This type of system can be used for noise reduction in tape recorders, transmission systems, bucket brigade delay lines, and digital audio systems. The circuits to be described contain features which improve performance, but are not required for all applications.

A major problem with the simple NE570 compressor (Figure 2) is the limited op amp gain at high frequencies.

AN174





For weak input signals, the compressor circuit operates at high gain and the 570 op amp simply runs out of loop gain. Another problem with the 570 op amp is its limited slew rate of about 0.6V/µs. This is a limitation of the expandor, since the expandor is more likely to produce large output signals than a compressor.


Figure 20 is a circuit for a high fidelity compressor which uses an external op amp and has a high gain and wide bandwidth. An input compensation network is required for stability.

Another feature of the circuit in Figure 20 is that the rectifier capacitor (C_9) is not grounded, but is tied to the output of an op amp circuit. This circuit, built around an LM324, speeds up the compressor attack time at low signal levels. The response times of the simple expandor and compressor (Figures 1 and 2) become longer at low signal levels. The time constant is not simply $10k \times C_{RECT}$, but is really:

$$\left(10k + 2\left(\frac{0.026V}{I_{RECT}}\right)\right) \times C_{RECT}$$

When the rectifier input level drops from 0dBm to -30dBm, the time constant increases from 10.7kxC_{RECT} to 32.6kxC_{RECT}. In systems where there is unity gain between the compressor and expandor, this will cause no overall error. Gain or loss between the

compressor and expandor will be a mistracking of low signal dynamics. The circuit with the LM324 will greatly reduce this problem for systems which cannot guarantee the unity gain.



AN174


When a compressor is operating at high gain, (small input signal), and is suddenly hit with a signal, it will overload until it can reduce its gain. Overloaded, the output will attempt to swing rail to rail. This compressor is limited to approximately a 7Vp.p output swing by the brute force clamp diodes D_3 and D_4 . The diodes cannot be placed in the feedback loop because their capacitance would limit high frequency gain. The purpose of limiting the output swing is to avoid overloading any succeeding circuit such as a tape recorder input.

The time it takes for the compressor to recover from overload is determined by the rectifier capacitor C_9 . A smaller capacitor will allow faster response to transients, but will produce more low frequency third harmonic distortion due to gain modulation. A value of $1\mu F$ seems to be a good compromise value and yields good subjective results. Of course, the expandor should have exactly the same value rectifier capacitor for proper transient response. Systems which have good low frequency amplitude and phase response can use compandors with smaller rectifier capacitors, since the third harmonic distortion which is generated by the compressor will be undistorted by the expandor.


Simple compandor systems are subject to a problem known as breathing. As the system is changing gain, the change in the background noise level can sometimes be heard.

The compressor in Figure 20 contains a high frequency pre-emphasis circuit (C_2 , R_5 and C_8 , R_{14}), which helps solve this problem. Matching de-emphasis on the expandor is required. More complex designs could make the pre-emphasis variable and further reduce breathing.

The expandor to complement the compressor is shown in Figure 21. Here an external op amp is used for high slew rate. Both the compressor and expandor have unity gain levels of 0dB. Trim networks are shown for distortion (THD) and DC shift. The distortion trim should be done first, with an input of 0dB at 10kHz. The DC shift should be adjusted for minimum envelope bounce with tone bursts. When applied to consumer tape recorders, the subjective performance of this system is excellent.



AN174




AN176

Compandors are versatile, low cost, dual-channel gain control devices for audio frequencies. They are used in tape decks, cordless telephones, and wireless microphones performing noise reduction. Electronic organs, modems and mobile telephone equipment use compandors for signal level control.

So what is companding? Why do it at all? What happens when we do it? Compandor is the contraction of the two words compressor and expandor. There is one basic reason to compress a signal before sending it through a telephone line or recording it on a cassette tape: to process that signal (music, speech. data) so that all parts of it are above the inherent noise floor of the transmission medium and yet not running into the max. dynamic range limits, causing clipping and distortion. The diagrams below demonstrate the idea; they are not totally correct because in the real world of electronics the 3kHz tone is riding on the 1kHz tone. They are shown separated for better explanation.


Figure 1 is the signal from the source. Figure 2 shows the noise always in the transmission medium. Figure 3 shows the max limits of the transmission medium and what happens when a signal larger than those limits is sent through it. Figure 4 is the result of compressing the signal (note that the larger signal would not be clipped when transmitted).

The received/playback signal is processed (expanded) in exactly the same — only inverted — ratio as the input signal was compressed. The end result



amerikat pendentak pelantak pendentak pendentak pendentak pendentak pendentak pendentak pendentak pendentak p Pendentak p

Figure 2. Wide-Band Noise Floor of Transmission Line



2V 1V -1V -2V -3V Figure 4. Signal After Compression


is a clean, undistorted signal with a high signal-to-noise ratio.

This document has been designed to give the reader a basic working knowledge of the Signetics Compandor family. The analyses of three primary applications will be accompanied by "recipes" describing how to select external components (for both proper operation and function modification). Schematic and artwork for an application board are also provided. For comprehensive technical information consult the Compandor Product Guide or the Linear Data Manual.


The basic blocks in a compandor are the current-controlled variable gain cell (Δ G), voltage-to-current converter (rectifier), and operational amplifier. Each Signetics compandor package has two identical, independent channels with the following block diagrams (notice that the 570/71 is different from the 572).

The operational amplifier is the main signal path and output drive.

BLOCK DIAGRAMS



AN176



The full-wave averaging rectifier measures the AC amplitude of a signal and develops a control current for the variable gain cell.

The variable gain cell uses the rectifier control current to provide variable gain control for the operational amplifier gain block.

The compandor can function as a Compressor, Expandor, and Automatic Level Controller or as a complete compressor/expandor system as described in the following:

- 1) The COMPRESSOR function processes uncontrolled input signals into controlled output signals. The purpose of this is to avoid distortion caused by a narrow dynamic range medium, such as telephone lines, RF and satellite transmissions, and magnetic tape. The Compressor can also limit the level of a signal.
- 2) The EXPANDOR function allows a user to increase the dynamic range of an incoming compressed signal such as radio broadcasts.
- The compressor/expandor system allows a user to retain dynamic range and reduce the effects of noise introduced by the transmission medium.
- 4) The AUTOMATIC LEVEL CONTROL (ALC) function (like the familiar automatic gain control) adjusts its gain proportionally with the input amplitude. This ALC circuit therefore transforms a widely varying input signal into a fixed amplitude output signal without clipping and distortion.

HOW TO DESIGN COMPANDOR CIRCUITS

The rest of the cookbook will provide you with basic compressor, expandor, and automatic level control application information. A NE570/571 has been used in all of the circuits. If high-fidelity audio or separately programmable attack and decay time are needed, the NE572 with a low noise op amp should be used.

The compressor (see Figure 5) utilizes all basic building blocks of the compandor. In this configuration, the variable gain cell is placed in the feedback loop of the standard inverting amplifier circuit. The gain equation is A_V=-R_F/R_{IN}. As shown above, the variable gain cell acts as a variable feedback resistor (R_F) (See Figure 5).

As the input signal increases above the crossover level of 0dB, the variable resistor decreases in value. This causes the gain to decrease, thus limiting the output amplitude.

Below the crossover level of OdB, an increase in input signal causes the variable resistor to increase in value, thereby causing the output signal's amplitude to increase.

In the compressor configuration, the rectifier is connected to the output.

The complete equation for the compressor gain is:

Gain comp. =
$$\left[\frac{R_1 R_2 I_B}{2 R_3 V_{IN} (avg)} \right]^{\frac{1}{2}}$$

where: $R_1 = 10k$ $R_2 = 20k$

 $R_3 = 20k$ $I_R = 140\mu A$

V_{IN}(avg)=0.9(V_{IN(RMS)})

COMPRESSOR RECIPE

DC bias the output half way between the supply and ground to get maximum headroom. The circuit in Figure 6 is designed around a system supply of 6V, thus the output DC level should be 3V.

V_{OUT DC}=(1+(2R_{DC}/R₄)) V_{REF}

where: R₄=30k

V_{REF}=1.8V

R_{DC} is external

manipulating the equation, the result is. . .

$$R_{DC} = \left(\left(\frac{V_{OUT}}{V_{REF}} \right) - 1 \right) \frac{R_4}{2}$$

Note that the C_(DC) should be large enough to totally short out any AC in this feedback loop.

Analyze the OUTPUT signal's anticipated amplitude.

AN176

- a) if larger than 2.8V peak, R2 needs to be increased. (see INGREDIENTS section)
- b) if larger than 3.0V peak, R1 will also need to be increased.

By limiting the peak input currents we avoid signal distortion.

- 3) The input and output coupling caps need to be large enough not to attenuate any desired frequencies (X_C=1/(6.28xf)).
- 4) The CRECT should be 1µF to 2µF for initial setup. This directly affects Attack and Release times.
- 5) An input buffer may be necessary if the source's output impedance needs matching. 6) Pre-emphasis may be used to reduce noisepumping, breathing, etc., if present. See the NE570/571 data sheet for specific details.
- 7) Distortion (THD) trim pins are available if the already low distortion needs to be further reduced. Refer to data sheet for trimming network. Note that if not used, the THD trim pins should have 200pF caps to ground.
- 8) At very low input signal levels, the rectifier's errors become significant and can be reduced with the Low Level Mistracking network. (This technique prevents infinite compression at low input levels.)

The EXPANDOR utilizes all the basic building blocks of the compandor (see Figure 7). In this configuration the variable gain cell is placed in the inverting input lead of the operational amplifier and acts as a variable input resistance, RIN. The basic gain equation for operational amplifiers in the standard inverting feedback loop is Av=-RF/RIN.

As the input amplitude increases above the crossover level of 0dBM, this variable resistor decreases in value, causing the gain to increase, thus forcing the output amplitude to increase (refer to Figure 10).

Below the crossover level, an increase in input amplitude causes the variable resistor to increase in value, thus forcing the output amplitude to decrease.

The complete equation for the expandor gain is:

Gain expandor=(2R₃V_{IN}(avg))/R₁R₂I_B


where: $R_1 = 10k$ $R_2 = 20k$

 $R_3 = 20k$

 $I_B = 140 \mu A$

 $V_{IN}(avg)=0.9 (V_{IN(RMS)})$

In the expandor configuration the rectifier is connected to the input.



EXPANDOR RECIPE

1) DC bias the output halfway between the supply and ground to get maximum headroom. The circuit in Figure 8 is designed around a system supply of 6V so the output DC level should be 3V.

V_{OUT DC}=(1+R₃/R₄)V_{REF}

where: $R_3 = 20k$

R₄ = 30k V_{REF} = 1.8V

Note that when using a supply voltage higher than 6V the DC output level should be adjusted. To increase the DC output level, it is recommended that R4 be decreased by adding parallel resistance to it. (Changing R3 would also affect the expandor's AC gain and thus cause a mismatch in a companding system.)

- 2) Analyze the input signal's anticipated amplitude:
- a) if larger than 2.8V peak, R2 needs to be increased. (see INGREDIENTS section)
- b) if larger than 3.0V peak, R1 will also need to be increased. (see INGREDIENTS)

By limiting the peak input currents we avoid signal distortion.

- 3) The input and output decoupling caps need to be large enough not to attenuate any desired frequencies.
- The C_{RECT} should be 1μF to 2μF for initial setup.


- 5) An input buffer may be necessary if the source's output impedance needs matching.
- 6) De-emphasis would be necessary if the complementary compressor circuit had been pre-emphasized (as in a tape deck application). See the Hi-Fi Expandor application in the Linear Data Manual.
- 7) Distortion (THD) trim pins are available if the already low distortion needs to be further reduced. See Linear Data Manual for trimming network. Note that if not used, the THD trim pins should have 200pF caps to ground.
- 8) At very low input signal levels, the rectifier's errors become significant and can be reduced with the Low Level Mistracking network (see Linear Data Manual). (This technique prevents infinite expansion at low input levels.)


In the ALC configuration, (Figure 9), the variable gain cell is placed in the feedback loop of the operational amplifier (as in the Compressor) and the rectifier is connected to


As the input amplitude increases above the crossover point, the overall system gain decreases proportionally, holding the output amplitude constant.

As the input amplitude decreases below the crossover point, the overall system gain increases proportionally, holding the output amplitude at the same constant level.

AN176







The complete gain equation for the ALC is:

$$\begin{aligned} Gain &= \frac{R_1 \ R_2 \ I_B}{2 \ R_3 \ V_{IN} \ (avg)} \\ Output \ Level &= \frac{R_1 \ R_2 \ I_B}{2 \ R_3} \ \left(\frac{V_{IN}}{V_{IN} \ (avg)} \right) \end{aligned}$$

where
$$\frac{V_{lN}}{V_{lN} (avg)} = \frac{\pi}{2\sqrt{2}} = 1.11$$
 (for sine wave)

Note that for very low input levels, ALC may not be desired and to limit the maximum gain, resistor R_X has been added. The modified gain equation is:

Gain max. =
$$\frac{(R_1 + R_X) \cdot R_2 \cdot I_B}{2 R_3}$$

R_X ≅ ((desired max gain)×26k)-10k

INGREDIENTS

[Application guidelines for internal and external components (and input/output constraints) needed to tailor (cook) each of the three entrees (applications) to your taste.]

 R_1 (10k Ω) limits input current to the rectifier. This current should not exceed an AC peak value of $\pm 300\mu A$. An external resistor may be placed in series with R_1 if the input voltage to the rectifier will exceed $\pm 3.0V$ peak (i.e., $10k \times 300\mu A = 3.0V$).

 R_2 (20k Ω) limits input current to the variable gain cell. This current should not exceed an AC peak value of $\pm 140\mu A$. Again, an external resistor has to be placed in series with R_2 if the input voltage to the variable gain cell exceeds $\pm 2.8V$ (i.e., 20k×140 μA).

 R_3 (20k Ω) acts in conjunction with R_4 as the feedback resistor ($R_{\rm F}$) (expandor configuration) in the equation. (R_3 's value can be either reduced or increased externally.) However, it is recommended that R_4 be the

Compandor cookbook

AN176

one to change when adjusting the output DC level

 R_4 (30k Ω) acts as the input resistor (R_{IN}) in the standard non-inverting op amp circuit. (Its value can only be reduced.)

 $\begin{array}{c} V_{OUT\;DC} = (1 + (R_9/R_4))V_{REF} \\ \text{(for the Expandor)} \\ V_{OUT\;DC} = (1 + (2R_{DC}/R_4))V_{REF} \\ \text{(for the Compandor, ALC)} \end{array}$

[The purpose of these DC biasing equations is to allow the designer to set the output halfway between the supply rails for largest headroom (usually some positive voltage and ground).]

C_{DC} acts as an AC shunt to ground to totally remove the DC biasing resistors from the AC gain equation.

CF caps are AC signal coupling caps.

 $C_{\mbox{\scriptsize RECT}}$ acts as the rectifier's filter cap and directly affects the response time of the

circuit. There is a trade-off, though, between fast attack and decay times and distortion.

The time constant is: 10k×C_{RECT}

The total harmonic distortion (THD) is approximated by:

THD \cong (1 μ F/C_{RECT})(1kHz/freq.)×0.2% NOTES:

The NE572 differs from the 570/571 in that:

1. There is no internal op amp.

The attack and release times are programmed separately.

SYSTEM LEVELS OF A COMPLETE COMPANDING SYSTEM

Figure 10 demonstrates the compressing and expanding functions:

Point A represents a wide dynamic range signal with a maximum amplitude of +16dB and minimum amplitude of -80dB.

Point B represents the compressor output showing a 2:1 reduction in dynamic range (-40dB is increased to -20dB, for example). Point B can also be seen as the dynamic range of a transmission medium.


Transmission noise is present at the -60dB level from Point B to Point C.

Point C represents the input signal to the expandor.

Point D represents the output of the expandor. The signal transformation from Point C to D represents a 1:2 expansion.


APPLICATION BOARD

Shown below is the schematic (Figure 11) for Signetics' NE570/571 evaluation/demo board. This board provides one channel of Expansion and one channel of Compression (which can be switched to Automatic Level Control).



Compandor cookbook

AN176



NE/SA572

DESCRIPTION

The NE572 is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full-wave rectifier to detect the average value of input signal, a linearized, temperature-compensated variable gain cell (ΔG) and a dynamic time constant buffer. The buffer permits independent control of dynamic attack and recovery time with minimum external components and improved low frequency gain control ripple distortion over previous compandors.

The NE572 is intended for noise reduction in high-performance audio systems. It can also be used in a wide range of communication systems and video recording applications.

FEATURES

- Independent control of attack and recovery time
- Improved low frequency gain control ripple
- Complementary gain compression and expansion with external op amp
- Wide dynamic range—greater than 110dB
- Temperature-compensated gain control
- Low distortion gain cell
- Low noise—6µV typical
- Wide supply voltage range—6V-22V
- System level adjustable with external components

PIN CONFIGURATION



APPLICATIONS

- Dynamic noise reduction system
- Voltage control amplifier
- Stereo expandor
- Automatic level control
- High-level limiter
- Low-level noise gate
- State variable filter

ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
16-Pin Plastic Small Outline (SO)	0 to +70°C	NE572D	0005
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE572N	0406
16-Pin Plastic Small Outline (SO)	-40 to +85°C	SA572D	0005
16-Pin Ceramic Dual In-Line Package (Cerdip)	-40 to +85°C	SA572F	0582
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA572N	0406

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
Vcc	Supply voltage	22	V _{DC}
TA	Operating temperature range		
	NE572	0 to +70	oc
	SA572	-40 to +85	
P_D	Power dissipation	500	mW

NE/SA572

BLOCK DIAGRAM




DC ELECTRICAL CHARACTERISTICS

Standard test conditions (unless otherwise noted) V_{CC} =15V, T_A =25°C; Expandor mode (see Test Circuit). Input signals at unity gain level (0dB) = 100m V_{RMS} at 1kHz; V_1 = V_2 ; P_2 = 3.3k Ω ; P_3 = 17.3k Ω .

SYMBOL	PARAMETER	TEST CONDITIONS		NE572			SA572		UNIT
			Min	Тур	Max	Min	Тур	Max	
Vcc	Supply voltage		6		22	6		22	V _{DC}
Icc	Supply current	No signal			6			6.3	mA
V _R	Internal voltage reference		2.3	2.5	2.7	2.3	2.5	2.7	V _{DC}
THD	Total harmonic distortion (untrimmed)	1kHz C _A =1.0μF		0.2	1.0		0.2	1.0	%
THD	Total harmonic distortion (trimmed)	1kHz C _R =10μF		0.05			0.05		%
THD	Total harmonic distortion (trimmed)	100Hz		0.25			0.25		%
	No signal output noise	Input to V ₁ and V ₂ grounded (20–20kHz)		6	25		6	25	μV
	DC level shift (untrimmed)	Input change from no signal to 100mV _{RMS}		±20	±50		±20	±50	mV
	Unity gain level		-1	0	+1	-1.5	0	+1.5	dB
	Large-signal distortion	V ₁ =V ₂ =400mV		0.7	3.0		0.7	3	%
	Tracking error (measured								
	relative to value at unity	Rectifier input		1	ļ				
	gain)=	V ₂₌₊ 6dB V ₁ =0dB		±0.2			±0.2	1	
	[Vo-Vo (unity gain)]dB	V ₂ =-30dB V ₁ =0dB		±0.5	-1.5		±0.5	-2.5	dB
	-V ₂ dB		1	ļ	+0.8	ļ	•	+1.6	·
	Channel crosstalk	200mV _{RMS} into channel A, measured output on channel B	60			60			dB
PSRR	Power supply rejection ra- tio	120Hz		70			70		dB

TEST CIRCUIT



AUDIO SIGNAL PROCESSING IC COMBINES VCA AND FAST ATTACK/SLOW RECOVERY LEVEL SENSOR

In high-performance audio gain control applications, it is desirable to independently control the attack and recovery time of the gain control signal. This is true, for example, in compandor applications for noise reduction. In high end systems the input signal is usually split into two or more frequency bands to optimize the dynamic behavior for each band. This reduces low frequency distortion due to control signal ripple, phase distortion, high frequency channel overload and noise modulation. Because of the expense in hardware, multiple band signal processing up to now was limited to professional audio applications.

With the introduction of the Signetics NE572 this high-performance noise reduction concept becomes feasible for consumer hi fi applications. The NE572 is a dual channel gain control IC. Each channel has a linearized, temperature-compensated gain cell and an improved level sensor. In conjunction with an external low noise op amp for current-to-voltage conversion, the VCA features low distortion, low noise and wide dynamic range.

The novel level sensor which provides gain control current for the VCA gives lower gain control ripple and independent control of fast

attack, slow recovery dynamic response. An attack capacitor CA with an internal 10k resistor RA defines the attack time tA. The recovery time to of a tone burst is defined by a recovery capacitor C_R and an internal 10k resistor R_R. Typical attack time of 4ms for the high-frequency spectrum and 40ms for the low frequency band can be obtained with 0.1μF and 1.0μF attack capacitors, respectively. Recovery time of 200ms can be obtained with a 4.7µF recovery capacitor for a 100Hz signal, the third harmonic distortion is improved by more than 10dB over the simple RC ripple filter with a single 1.0µF attack and recovery capacitor, while the attack time remains the same.

The NE572 is assembled in a standard 16-pin dual in-line plastic package and in oversized SOL package. It operates over a wide supply range from 6V to 22V. Supply current is less than 6mA. The NE572 is designed for consumer application over a temperature range 0-70 The SA572 is intended for applications from -40°C to +85°C.

NE572 BASIC APPLICATIONS

Description

The NE572 consists of two linearized, temperature-compensated gain cells (ΔG), each with a full-wave rectifier and a buffer amplifier as shown in the block diagram. The two channels share a 2.5V common bias reference derived from the power supply but

otherwise operate independently. Because of inherent low distortion, low noise and the capability to linearize large signals, a wide dynamic range can be obtained. The buffer amplifiers are provided to permit control of attack time and recovery time independent of each other. Partitioned as shown in the block diagram, the IC allows flexibility in the design of system levels that optimize DC shift, ripple distortion, tracking accuracy and noise floor for a wide range of application requirements.

Gain Cell

Figure 1 shows the circuit configuration of the gain cell. Bases of the differential pairs Q_1 - Q_2 and Q_3 - Q_4 are both tied to the output and inputs of OPA A_1 . The negative feedback through Q_1 holds the V_{BE} of Q_1 - Q_2 and the V_{BE} of Q_3 - Q_4 equal. The following relationship can be derived from the transistor model equation in the forward active region.

$$\Delta V_{BE_{O3O4}} = \Delta_{BE_{O1O2}}$$

$$V_{\mathcal{T}l_{\mathcal{D}}}\left(\frac{\frac{1}{2}I_{\mathcal{G}}+\frac{1}{2}I_{\mathcal{O}}}{I_{\mathcal{S}}}\right)-V_{\mathcal{T}l_{\mathcal{D}}}\left(\frac{\frac{1}{2}I_{\mathcal{G}}-\frac{1}{2}I_{\mathcal{O}}}{I_{\mathcal{S}}}\right)$$

where
$$I_{IN} = \frac{V_{IN}}{R_1}$$

$$R_1 = 6.8k\Omega$$

$$I_1 = 140 \mu A$$

$$I_2 = 280 \mu A$$

$$V_{\mathcal{T}l_n}\left(\frac{l_1+l_{IN}}{l_S}\right)-V_{\mathcal{T}l_n}\left(\frac{l_2-l_1-l_{IN}}{l_S}\right) (2)$$

where
$$I_{IN} = \frac{V_{IN}}{R_1}$$

$$R_1 = 6.8k\Omega$$

 $I_1 = 140\mu$ A

$$l_2 = 280 \mu A$$


lo is the differential output current of the gain cell and IG is the gain control current of the gain cell.

If all transistors Q1 through Q4 are of the same size, equation (2) can be simplified to:

$$I_O = \frac{2}{I_O} \cdot I_{IN} \cdot I_G - \frac{1}{I_O} (I_2 - 2I_1) \cdot I_G$$
 (3)

The first term of Equation 3 shows the multiplier relationship of a linearized two quadrant transconductance amplifier. The second term is the gain control feedthrough due to the mismatch of devices. In the design, this has been minimized by large matched devices and careful layout. Offset voltage is caused by the device mismatch and it leads to even harmonic distortion. The offset voltage can be trimmed out by feeding a current source within ±25µA into the THD trim pin.

The residual distortion is third harmonic distortion and is caused by gain control ripple. In a compandor system, available control of fast attack and slow recovery improve ripple distortion significantly. At the unity gain level of 100mV, the gain cell gives THD (total harmonic distortion) of 0.17% typ. Output noise with no input signals is only 6µV in the audio spectrum (10Hz-20kHz). The output current IO must feed the virtual ground input of an operational amplifier with a resistor from output to inverting input. The non-inverting input of the operational amplifier has to be biased at V_{REF} if the output current I_O is DC coupled.



Rectifier

The rectifier is a full-wave design as shown in Figure 2. The input voltage is converted to current through the input resistor R2 and turns on either Q5 or Q6 depending on the signal polarity. Deadband of the voltage to current converter is reduced by the loop gain of the gain block A2. If AC coupling is used, the rectifier error comes only from input bias current of gain block A2. The input bias current is typically about 70nA. Frequency response of the gain block A2 also causes second-order error at high frequency. The collector current of Q6 is mirrored and summed at the collector of Q5 to form the full wave rectified output current I_B. The rectifier transfer function is


$$I_R = \frac{V_{IN} - V_{REF}}{R_2} \tag{4}$$


If VIN is AC-coupled, then the equation will be

$$I_{RAC} = \frac{V_{IN}(AVG)}{R_2}$$

The internal bias scheme limits the maximum output current I_B to be around 300µA. Within a ±1dB error band the input range of the rectifier is about 52dB.

NE/SA572





Buffer Amplifier

In audio systems, it is desirable to have fast attack time and slow recovery time for a tone burst input. The fast attack time reduces transient channel overload but also causes low-frequency ripple distortion. The low-frequency ripple distortion can be improved with the slow recovery time. If different attack times are implemented in corresponding frequency spectrums in a split band audio system, high quality performance can be achieved. The buffer amplifier is designed to make this feature available with minimum external components. Referring to Figure 3, the rectifier output current is mirrored into the input and output of the unipolar buffer amplifier A₃ through Q₈, Q₉ and Q₁₀. Diodes D₁₁ and D₁₂ improve tracking accuracy and provide common-mode bias for A₃. For a positive-going input signal, the buffer amplifier acts like a voltage-follower. Therefore, the output impedance of A₃ makes the contribution of capacitor CR to attack time insignificant. Neglecting diode impedance, the gain Ga(t) for ΔG can be expressed as follows:

$$Ga(t) = (Ga_{INT} - Ga_{FNL} e^{\frac{-t}{2A}} + Ga_{FNL}$$

Gaint=Initial Gain

GaFNL=Final Gain

$$\tau_A=R_A \bullet CA=10k \bullet CA$$

where τ_A is the attack time constant and R_A is a 10k internal resistor. Diode D_{15} opens the feedback loop of A_3 for a negative-going signal if the value of capacitor CR is larger than capacitor CA. The recovery time depends only on CR \bullet R_B . If the diode impedance is assumed negligible, the dynamic gain G_R (t) for ΔG is expressed as follows

$$G_R(t) = (G_{RINT} - G_{RFNL} e^{\frac{-t}{\tau_R}} + G_{RFNL}$$

$$G_R(t)=(G_{R \text{ INT}}-G_{R \text{ FNL}}) e +G_{R \text{ FNL}}$$

where τR is the recovery time constant and R_R is a 10k internal resistor. The gain control current is mirrored to the gain cell through Q_{14} . The low level gain errors due to input bias current of A_2 and A_3 can be trimmed through the tracking trim pin into A_3 with a current source of $\pm 3\mu A$.

Basic Expandor

Figure 4 shows an application of the circuit as a simple expandor. The gain expression of the system is given by

$$\frac{V_{OUT}}{V_{IN}} = \frac{2}{I_1} \cdot \frac{P_3 \cdot V_{IN(AVG)}}{P_2 \cdot P_1} \tag{5}$$

NE/SA572

 $(l_1=140\mu A)$

Both the resistors R_1 and R_2 are tied to internal summing nodes. R_1 is a 6.8k internal resistor. The maximum input current into the gain cell can be as large as $140\mu A$. This corresponds to a voltage level of $140\mu A$ • 6.8k=952mV peak. The input peak current into the rectifier is limited to $300\mu A$ by the internal bias system. Note that the value of R_1 can be increased to accommodate higher input level. R_2 and R_3 are external resistors. It is easy to adjust the ratio of R_3/R_2 for desirable system voltage and current levels. A small R_2 results in higher gain control


current and smaller static and dynamic tracking error. However, an impedance buffer A₁ may be necessary if the input is voltage drive with large source impedance.

The gain cell output current feeds the summing node of the external OPA A_2 . R_3 and A_2 convert the gain cell output current to the output voltage. In high-performance applications, A_2 has to be low-noise, high-speed and wide band so that the high-performance output of the gain cell will not be degraded. The non-inverting input of A_2 can be biased at the low noise internal reference Pin 6 or 10. Resistor R_4 is used to

bias up the output DC level of A_2 for maximum swing. The output DC level of A_2 is given by

$$V_{ODC} = V_{REF} \left(1 + \frac{R_3}{R_4} \right) - V_B \frac{R_3}{R_4}$$
 (6)

V_B can be tied to a regulated power supply for a dual supply system and be grounded for a single supply system. CA sets the attack time constant and CR sets the recovery time constant. *5COL



NE/SA572

Basic Compressor

Figure 5 shows the hook-up of the circuit as a compressor. The IC is put in the feedback loop of the OPA A₁. The system gain expression is as follows:

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{I_1}{2} \cdot \frac{R_2 \cdot R_1}{R_3 \cdot V_{IN(AVG)}}\right)^{\frac{1}{2}} \tag{7}$$

 R_{DC1} , R_{DC2} , and CDC form a DC feedback for A_1 . The output DC level of A_1 is given by


$$V_{ODC} = V_{REF} \left(1 + \frac{R_{DC1} + R_{DC2}}{R_4} \right)$$


$$- V_B \cdot \left(\frac{R_{DC1} + R_{DC2}}{R_4} \right)$$
(8)

The zener diodes D_1 and D_2 are used for channel overload protection.

Basic Compandor System

The above basic compressor and expandor can be applied to systems such as tape/disc noise reduction, digital audio, bucket brigade delay lines. Additional system design techniques such as bandlimiting, band splitting, pre-emphasis, de-emphasis and equalization are easy to incorporate. The IC is a versatile functional block to achieve a high performance audio system. Figure 6 shows the system level diagram for reference.






Automatic level control using the NE572

AN175

NE572 AUTOMATIC LEVEL CONTROL



NE/SA575

DESCRIPTION

The NE/SA575 is a precision dual gain control circuit designed for low voltage applications. The NE/SA575's channel 1 is an expandor, while channel 2 can be configured either for expandor, compressor, or automatic level controller (ALC) application.


FEATURES

- Operating voltage range from 3V to 7V
- Reference voltage of 100mV_{RMS} = 0dB
- One dedicated summing op amp per channel and two extra uncommitted op amps
- 600Ω drive capability
- Single or split supply operation
- Wide input/output swing capability
- 3000V ESD protection

APPLICATIONS

- Portable communications
- Cellular radio
- Cordiess telephone
- Consumer audio
- Portable broadcast mixers
- Wireless microphones
- Modems
- Electric organs
- Hearing aids

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG
20-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE575N	0408
20-Pin Plastic Small Outline Large	0 to +70°C	NE575D	0172
20-Pin Plastic Shrink Small Outline Package (SSOP)	0 to +70°C	NE575DK	1563
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA575N	0408
20-Pin Plastic Small Outline Large	-40 to +85°C	SA575D	0172
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	SA575DK	1563

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	₹	RAT	ING	UNITS
			NE575	SA575	
V _{CC}	Single supply voltage		-0.3 to 8	-0.3 to 8	V
V _{IN}	Voltage applied to any oth	ner pin	-0.3 to (V _{CC} +0.3)	-0.3 to (V _{CC} +0.3)	٧
TA	Operating ambient tempe	perating ambient temperature range		-40 to +85	°C
T _{STG}	Storage temperature rang	je	-65 to +150	-65 to +150	°C
θ_{JA}	Thermal impedance	DIP	68	68	°C/W
		SOL	112	112	°C/W
		SSOP	117	117	°C/W

NE/SA575

BLOCK DIAGRAM and TEST CIRCUIT



DC ELECTRICAL CHARACTERISTICS

Typical values are at $T_A = 25^{\circ}$ C. Minimum and Maximum values are for the full operating temperature range: 0 to 70°C for NE575, -40 to +85°C for SA575, except SSOP package is tested at +25°C only. $V_{CC} = 5V$, unless otherwise stated. Both channels are tested in the Expandor mode (see Test Circuit)

		,		1.4.	LIM	ITS			
SYMBOL	PARAMETER	TEST CONDITIONS	NE575				SA575		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	1
For compa	andor, including summing amp	olifier				1. 1	. 1		
Vcc	Supply voltage ¹		3	5	7	3	5	7	V
Icc	Supply current	No signal	3	4.2	5.5	3	4.2	5.5	mA
V _{REF}	Reference voltage ²	V _{CC} = 5V	2.4	2.5	2.6	2.4	2.5	2.6	. V
RL	Summing amp output load		10			- 10			kΩ
THD	Total harmonic distortion	1kHz, 0dB BW = 3.5kHz		0.12	1.0		0.12	1.5	%
E _{NO}	Output voltage noise	BW = $20kHz$, $R_S = 0\Omega$		6	20	1.1	6	30	μV
0dB	Unity gain level	1kHz	-1.0		1.0	-1.5		1.5	dB
Vos	Output voltage offset	No signal	-100		100	-150		150	mV
	Output DC shift	No signal to 0dB	-50		50	-100		100	mV
		Gain cell input = 0dB, 1kHz Rectifier input = 6dB, 1kHz	-0.5		0.5	-1.0		1.0	dB
-	Tracking error relative to 0dB	Gain cell input = 0dB, 1kHz Rectifier input = -30dB, 1kHz	-0.5		0.5	-1.0		1.0	dB

June 28, 1993 227

NE/SA575

DC ELECTRICAL CHARACTERISTICS (cont.)

					LIN	IITS			
SYMBOL	PARAMETER	TEST CONDITIONS		NE575		1	SA575		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	1
	Crosstalk	1kHz, 0dB, C _{REF} = 220μF		-80	-65		-80	-65	dB
For opera	tional amplifler								
Vo	Output swing	$R_L = 10k\Omega$	V _{CC} -0.4	Vcc		V _{CC} -0.4	Vcc		V
RL	Output load	1kHz	600			600			Ω
CMR	Input common-mode range		0	,,	Vcc	0		Vcc	V
CMRR	Common-mode rejection ratio		60	80		60	80		dB
lΒ	Input bias current	V _{IN} = 0.5V to 4.5V	-0.5		0.5	-1		1	μА
Vos	Input offset voltage			3			3		mV
A _{VOL}	Open-loop gain	$R_L = 10k\Omega$		80			80		dB
SR	Slew rate	Unity gain		1			1		V/µs
GBW	Bandwidth	Unity gain		3	1		3	1	MHz
ENI	Input voltage noise	BW = 20kHz		2.5	1	1	2.5		μV
PSRR	Power supply rejection ratio	1kHz, 250mV		60	1		60		dB

NOTES

- 1. Operation down to V_{CC} = 2V is possible, but performance is reduced. See curves in Figure 5a and 5b.
- 2. Reference voltage, V_{REF}, is typically at 1/2V_{CC}.

FUNCTIONAL DESCRIPTION

This section describes the basic subsystems and applications of the NE/SA575 Compandor. More theory of operation on compandors can be found in AN174 and AN176. The typical applications of the NE/SA575 low voltage compandor in an Expandor (1:2), Compressor (2:1) and Automatic Level Control (ALC) function are explained. These three circuit configurations are shown in Figures 1, 2, 3 respectively.

The NE/SA575 has two channels for a complete companding system. The left channel, A, can be configured as a 1:2 Expandor while the right channel, B, can be configured as either a 2:1 Compressor, a 1:2 Expandor or an ALC. Each channel consists of the basic companding building blocks of rectifier cell, variable gain cell, summing amplifier and V_{REF} cell. In addition, the NE/SA575 has two additional high performance uncommitted op amps which can be utilized for application such as filtering, pre-emphasis/de-emphasis or buffering.

Figure 4 shows the complete schematic for the applications demo board. Channel A is configured as an expandor while channel B is configured so that it can be used either as a compressor or as an ALC circuit. The switch, S1, toggles the circuit between compressor and ALC mode. Jumpers J1 and J2 can be used to either include the additional op amps for signal conditioning or exclude them from the signal path. Bread boarding space is provided for R1, R2, C1, C2, R10, R11, C10 and C11 so that the response can be tailored

for each individual need. The components as specified are suitable for the complete audio spectrum from 20Hz to 20kHz.

The most common configuration is as a unity gain non-inverting buffer where R1, C1, C2, R10, C10 and C11 are eliminated and R2 and R11 are shorted. Capacitors C3, C5, C8, and C12 are for DC blocking. In systems where the inputs and outputs are AC coupled, these capacitors and resistors can be eliminated. Capacitors C4 and C9 are for setting the attack and release time constant.

C6 is for decoupling and stabilizing the voltage reference circuit. The value of C6 should be such that it will offer a very low impedance to the lowest frequencies of interest. Too small a capacitor will allow supply ripple to modulate the audio path. The better filtered the power supply, the smaller this capacitor can be. R12 provides DC reference voltage to the amplifier of channel B. R6 and R7 provide a DC feedback path for the summing amp of channel B, while C7 is a short-circuit to ground for signals. C14 and C15 are for power supply decoupling. C14 can also be eliminated if the power supply is well regulated with very low noise and ripple.

DEMONSTRATED PERFORMANCE

The applications demo board was built and tested for a frequency range of 20Hz to 20kHz with the component values as shown in Figure 4 and $V_{\rm CC}$ = 5V. In the expandor mode, the typical input dynamic range was from -34dB to +12dB where 0dB is equal to

100mV $_{RMS}$. The typical unity gain level measured at 0dB @ 1kHz input was ± 0.5 dB and the typical tracking error was ± 0.1 dB for input range of -30 to +10dB.

In the compressor mode, the typical input dynamic range was from -42dB to ±18dB with a tracking error +0.1dB and the typical unity gain level was ±0.5dB.

In the ALC mode, the typical input dynamic range was from -42dB to +8dB with typical output deviation of ±0.2dB about the nominal output of 0dB. For input greater than +9dB in ALC configuration, the summing amplifier sometimes exhibits high frequency oscillations. There are several solutions to this problem. The first is to lower the values of R6 and R7 to $20k\Omega$ each. The second is to add a current limiting resistor in series with C12 at Pin 13. The third is to add a compensating capacitor of about 22 to 30pF between the input and output of summing amplifier (Pins 12 and 14). With any one of the above recommendations, the typical ALC mode input range increased to +18dB yielding a dynamic range of over 60dB.

EXPANDOR

The typical expandor configuration is shown in Figure 1. The variable gain cell and the rectifier cell are in the signal input path. The $V_{\rm REF}$ is always $1/2~V_{\rm CC}$ to provide the maximum headroom without clipping. The OdB ref is $100mV_{\rm RMS}$. The input is AC coupled through C5, and the output is AC coupled through C3. If in a system the inputs and outputs are AC coupled, then C3 and C5 can be eliminated, thus requiring only one external component, C4. The variable gain

NE/SA575

cell and rectifier cell are DC coupled so any offset voltage between Pins 4 and 9 will cause small offset error current in the rectifier cell. This will affect the accuracy of the gain cell. This can be improved by using an extra capacitor from the input to Pin 4 and eliminating the DC connection between Pins 4 and 9.

The expandor gain expression and the attack and release time constant is given by Equation 1 and Equation 2, respectively.

Equation 1.

Expandor gain =
$$\frac{4V_{IN}(avg)}{3.8k \times 100\mu A}$$

where $V_{IN}(avg) = 0.95V_{IN(RMS)}$

Equation 2. $\tau_R = \tau_A = 10k \times C_{RECT} = 10k \times C4$

COMPRESSOR

The typical compressor configuration is shown in Figure 2. In this mode, the rectifier cell and variable gain cell are in the feedback path. R6 and R7 provide the DC feedback to the summing amplifier. The input is AC coupled through C12 and output is AC

coupled through C8. In a system with inputs and outputs AC coupled, C8 and C12 could be eliminated and only R6, R7, C7, and C13 would be required. If the external components R6, R7 and C7 are eliminated, then the output of the summing amplifier will motor-boat in absence of signals or at extremely low signals. This is because there is no DC feedback path from the output to input. In the presence of an AC signal this phenomenon is not observed and the circuit will appear to function properly.

The compressor gain expression and the attack and release time constant is given by Equation 3 and Equation 4, respectively.

Equation 3.

where $V_{IN}(avg) = 0.95V_{IN(RMS)}$

Equation 4.

 $\tau_R = \tau_A = 10k \times C_{RECT} = 10k \times C4$

AUTOMATIC LEVEL CONTROL

The typical Automatic Level Control circuit configuration is shown in Figure 3. It can be


seen that it is quite similar to the compressor schematic except that the input to the rectifier cell is from the input path and not from the feedback path. The input is AC coupled through C12 and C13 and the output is AC coupled through C8. Once again, as in the previous cases, if the system input and output signals are already AC coupled, then C12, C13 and C8 could be eliminated. Concerning the compressor, removing R6, R7 and C7 will cause motor-boating in absence of signals. Come is necessary to stabilize the summing amplifier at higher input levels. This circuit provides an input dynamic range greater than 60dB with the output within ±0.5dB typical. The necessary design expressions are given by Equation 5 and Equation 6, respectively.


Equation 5.

ALC gain =
$$\frac{3.8k \times 100\mu A}{4V_{IN}(avg)}$$

Equation 6.

$$\tau_R = \tau_A = 10k \times C_{RECT} = 10k \times C9$$





R6 R7
30k
C7 1µF
CCOMP

22pF

12

ALC IN

10µF

30k
C7 1µF

10µF


CCOMP


10µF

AG

10µF


Figure 3. Typical ALC Configuration







NE/SA575

TYPICAL PERFORMANCE CHARACTERISTICS









Low power compandor

NE/SA576

DESCRIPTION

The NE/SA576 is a unity gain level programmable compandor designed for low power applications. The NE576 is internally configured as an expandor and a compressor to minimize external component count.

The NE576 can operate at 1.8V. During normal operations, the NE576 can operate from at least a 2V battery. If the battery voltage drops to 1.8V, this part will still continue to function, however, turning on the part at a $V_{\rm CC}$ of 1.8V requires two external resistors to bring $V_{\rm REF}$ to half $V_{\rm CC}$. One resistor connects between $V_{\rm CC}$ and $V_{\rm REF}$; the other connects from $V_{\rm REF}$ to ground. A typical value for these external resistors is approximately 20k. A lower value can be used, but the power consumption will go up.

The NE576 is available in a 14-pin plastic DIP and SO packages.


FEATURES

- Operating voltage range: 1.8V to 7V
- Low power consumption (1.4mA @ 3.6V)
- Over 80dB of dynamic range
- Wide input/output swing capability (rail-to-rail)
- Low external component count
- ESD hardened

APPLICATIONS

- Cordiess telephone
- Consumer audio
- Wireless microphones
- Modems
- Electric organs
- Hearing aids
- Automatic level control

PIN CONFIGURATION




ORDERING INFORMATION

DESCRIPTION	TEMPÉRATURE RANGE	ORDER CODE	DWG#
14-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE576N	0405B
14-Pin Plastic Small Outline (SO)	0 to +70°C	NE576D	0175D
14-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA576N	0405B
14-Pin Plastic Small Outline (SO)	-40 to +85°C	SA576D	0175D

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RATING		UNITS
			NE576	SA576	
V _{CC}	Supply voltage		8	8	٧
T _A	Operating ambient temperatur	e range	0 to +70	-40 to +85	°C
T _{STG}	Storage temperature range		-65 to +150	-65 to +150	°C
θ _{JA}	Thermal impedance	DIP SO	90 125	90 125	°C/W

BLOCK DIAGRAM and TEST AND APPLICATION CIRCUIT



ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}\text{C}$, $V_{CC} = 3.6\text{VDC}$, compandor 0dB level = $-20\text{dBV} = 100\text{mV}_{RMS}$, output load $R_L = 10\text{k}\Omega$, Freq = 1kHz, unless otherwise specified. R1, R2 and R3 are 1% resistors.


				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS			UNITS			
			MIN	TYP	MAX	7		
Vcc	Supply voltage ¹		2	3.6	7	V		
lcc	Supply current	No signal R_2 = 100k Ω		1.4	3	mA		
V _{REF}	Reference voltage ²	V _{CC} = 3.6V		1.8		V		
RL	Summing amp output load		10			kΩ		
THD	Total harmonic distortion	1kHz, 0dB, BW = 3.5kHz		0.25	1.5	%		
E _{NO}	Expandor output noise voltage	BW = $20kHz$, $R_S = 0\Omega$		10	30	μV		
0dB	Unity gain level	0dB at 1kHz	-1.5	0.18	1.5	dB		
Vos	Output voltage offset	No signal	-150	1	150	mV		
	Expandor output DC shift	No signal to 0dB	-100	7	100	mV		
	Tracking error relative to 0dB output	-20dB expandor	-1.0	0.3	1.0	dB		
	Crosstalk, COMP to EXP	1kHz, 0dB, C _{REF} = 10μF		-80		dB		
Vo	Output swing low		T	0.2		V		
	Output swing high			V _{CC} - 0.2		V		

NOTE:

- Operation down to V_{CC} = 1.8V is possible, see description on front page of NE576 data sheet.
- 2. Reference voltage, V_{REF}, is typically at 1/2 V_{CC}.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{CC} = 3.6V, T_A = 25°C, R1=R3=7.15k Ω , R2=100k Ω , 0dB level = 100mV, Freq. = 1kHz



NE/SA577

DESCRIPTION

The NE/SA577 is a unity gain level programmable compandor designed for low power applications. The NE577 is internally configured as an expandor and a compressor to minimize external component count.

The NE577 is available in a 14-pin plastic DIP and SO packages.


FEATURES

- Operating voltage range: 1.8V to 7V
- Low power consumption (1.4mA @ 3.6V)
- 0dB level programmable (10mV_{RMS} to 1.0V_{RMS})
- Over 90dB of dynamic range
- Wide input/output swing capability (rail-to-rail)
- Low external component count
- SA577 meets cellular radio specifications
- ESD hardened

APPLICATIONS

- High performance portable communications
- Cellular radio
- Cordless telephone
- Consumer audio
- Wireless microphones
- Modems
- Electric organs
- Hearing aids
- Automatic level control (ALC)

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
14-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE577N	0405B
14-Pin Plastic Small Outline (SO)	0 to +70°C	NE577D	0175D
14-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA577N	0405B
14-Pin Plastic Small Outline (SO)	-40 to +85°C	SA577D	0175D

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RAT	ING	UNITS
			NE577	SA577	
V _{CC}	Supply voltage		8	8	V
TA	Operating ambient temperature	range	0 to +70	-40 to +85	°C
T _{STG}	Storage temperature range		-65 to +150	-65 to +150	°C
θја		DIP SO	90 125	90 125	°C/W

NE/SA577

ELECTRICAL CHARACTERISTICS

T_A = 25°C, V_{CC} = 3.6VDC, compandor 0dB level = -20dBV = 100mV_{RMS}, output load R_L = 10kΩ, Freq = 1kHz, unless otherwise specified. R1, R2 and R3 are 1% resistors.

		T		UNITS		
SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA577			
	Francisco Contraction		MIN		MAX	1
Vcc	Supply voltage ¹		2	3.6	7	V
lcc	Supply current	No signal R ₂ = 100kΩ		1.4	2	mA
V _{REF}	Reference voltage ²	V _{CC} = 3.6V	1.7	1.8	1.9	V
RL	Summing amp output load		. 10			kΩ
THD	Total harmonic distortion	1kHz, 0dB, BW = 3.5kHz		0.25	1.5	%
E _{NO}	Expandor output noise voltage	BW = $20kHz$, $R_S = 0\Omega$		10	25	μ٧
0dB	Unity gain level	0dB at 1kHz	-1.5	0.18	1.5	dB
	Programmable range ³	R1 = R3 = 18.7kΩ, R2 = 24.3kΩ		0		dBV
		R1 = R3 = 22.6kΩ, R2 = 100 kΩ		-10		dBV
	i	R1 = R3 = 7.15 kΩ, R2 = 100 kΩ		-20		dBV
		R1 = R3 = 1.33kΩ, R2 = 200kΩ		-40		dBV
Vos	Output voltage offset	No signal	-150	1	150	- mV
	Expandor output DC shift	No signal to 0dB	-100	7	100	mV
	Tracking error relative to 0dB output	-20dB expandor	-1.0	0.3	1.0	dB
	Crosstalk, COMP to EXP	1kHz, 0dB, C _{REF} = 10μF		-80	-65	dB
Vo	Output swing low			0.2		V
	Output swing high			V _{CC} - 0.2		l v

NOTE:


1. Operation down to V_{CC} = 1.8V is possible, see application note AN1762.

2. Reference voltage, V_{REF}, is typically at 1/2 V_{CC}.

3. Unity gain level can be adjusted CONTINUOUSLY between -40dBV = 10mV_{RMS} and 0dBV = 1.0V_{RMS}. For details see application note AN1762.


NE/SA577

BLOCK DIAGRAM and TEST AND APPLICATION CIRCUIT



TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{CC} = 3.6V$, $T_A = 25^{\circ}C$, $R1 = R3 = 7.15k\Omega$, $R2 = 100k\Omega$, OdB level = 100mV, Freq. = 1kHz



NE/SA578

DESCRIPTION

The NE/SA578 is a unity gain level programmable compandor designed for low power applications. The NE578 is internally configured as an expandor and a compressor to minimize external component count.

The summing amplifiers of the NE578 have 600Ω drive capability and the inverting input of the compressor amplifier is accessible through Pin 9 for summing multiple external signals. Power Down/Mute function is active low and requires an open collector output logic configuration at Pin 8. If Power Down/Mute is not needed, Pin 8 should be left open. When the part is muted, supply current drops to 170mA at 3.6V. The NE578 is available in a 16-pin plastic DIP and SO packages.


FEATURES

- Operating voltage range: 1.8V to 7V
- Low power consumption (1.4mA @ 3.6V)
- 0dB level programmable (10mV_{RMS} to 1.0V_{RMS})
- Over 90dB of dynamic range
- Wide input/output swing capability
- Low external component count
- SA578 meets cellular radio specifications
- ESD hardened
- Power Down mode (I_{CC} = 170μA @ 3.6V)
- Mute function
- Multiple external summing capability
- 600Ω drive capability

APPLICATIONS

- High performance portable communications
- Cellular radio
- Cordless telephone
- Consumer audio

PIN CONFIGURATION



- Wireless microphones
- Modems
- Electric organs
- Hearing aids
- Automatic level control (ALC)

ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE578N	0406C
16-Pin Plastic Small Outline (SO)	0 to +70°C	NE578D	0005D
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA578N	0406C
16-Pin Plastic Small Outline (SO)	-40 to +85°C	SA578D	0005D

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RAT	UNITS	
				SA578	
Vcc	Supply voltage		8	8	٧
TA	Operating ambient temperature range		0 to +70	-40 to +85	°C
T _{STG}	Storage temperature range		-65 to +150	-65 to +150	°C
θ _{JA}	Thermal impedance	DIP SO	90 125	90 125	°C/W

NE/SA578

BLOCK DIAGRAM and TEST AND APPLICATION CIRCUIT



NE/SA578

ELECTRICAL CHARACTERISTICS

T_A = 25°C, V_{CC} = 3.6VDC, compandor 0dB level = -20dBV = 100mV_{RMS}, output load R_L = 10kΩ, Freq = 1kHz, unless otherwise specified. R1, R2 and R3 are 1% resistors.


				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA578			UNITS	
			MIN	TYP	MAX	1	
V _{CC}	Supply voltage ¹		2	3.6	7	٧	
Icc	Supply current operating power down	No signal, $R_2 = 100$ kΩ		1.4 170	2	mA μA	
V _{REF}	Reference voltage ²	V _{CC} = 3.6V	1.7	1.8	1.9	V	
RL	Summing amp minimum output load	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		600	,	Ω	
THD	Total harmonic distortion	1kHz, 0dB, BW = 3.5kHz		0.25	1.0	%	
E _{NO}	Expandor output noise voltage	BW = $20kHz$, $R_S = 0\Omega$		10	20	μ۷	
0dB	Unity gain level	0dB at 1kHz	-1.0	0.18	1.0	dB	
	Programmable range ³	R1 = R3 = $18.7k\Omega$, R2 = $24.3k\Omega$	3	. 0		dBV	
		R1 = R3 = 22.6kΩ, R2 = 100 kΩ	100000000000000000000000000000000000000	-10	1	dBV	
	: -	R1 = R3 = 7.15 kΩ, R2 = 100 kΩ		-20		dBV	
		$R1 = R3 = 1.33k\Omega$, $R2 = 200k\Omega$		-40		dBV	
Vos	Output voltage offset	No signal	-150	1	150	mV	
	Expandor output DC shift	No signal to 0dB	-100	7	100	mV	
	Tracking error relative to 0dB output	-20dB expandor	-1.0	0.3	1.0	dB	
	Crosstalk, COMP to EXP	1kHz, 0dB, C _{REF} = 10μF		-80	-65	dB	
Vo	Output swing low			0.2		V	
	Output swing high			V _{CC} - 0.2		V	
	Power Down/Mute low level		0		0.4	٧	
	Power Down/Mute input current Pin 8 grounded		<u> </u>	-65		μА	

NOTE:

Operation down to V_{CC} = 1.8V is possible, see application note AN1762.
 Reference voltage, V_{REF}, is typically at 1/2 V_{CC}.
 Unity gain level can be adjusted CONTINUOUSLY between -40dBV = 10mV_{RMS} and 0dBV = 1.0V_{RMS}. For details see application note AN1762.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{CC} = 3.6V, T_A = 25°C, R1=R3=7.15k Ω , R2=100k Ω , 0dB level = 100mV, Freq. = 1kHz



AN1762

Author: Alvin K. Wong

INTRODUCTION

This application note is written for the designer who understands the basic functions of companding and wants to use the NE577 or NE578. If a designer is not familiar with the functionality of compandors, a good discussion can be found in the earlier Phillips Semiconductors compandor data sheets and applications notes.

Key topics discussed in this paper are:

- How to program the unity gain level (0dB)
- How to implement an automatic level control
- How to get the best companding performance under strict design requirements
- How to set the attack and recovery time
- How to operate at 1.8V
- How to sum external signals using the NE578
- . How to power-down the NE578
- . How to mute the NE578
- How to use the NE577 and NE578 as a dual expandor

But before reviewing these areas, a summary of Philips Components-Signetics compandor family will be presented. A system designer can then determine which compandor is best for the design.

SUMMARY OF COMPANDOR FAMILY

In the past, Philips Semiconductors offered four different types of compandors: the NE570, NE571, NE572, and NE575. Each of the four compandors has its own 'claim to fame'. The NE570 and NE571 are known to work well in high performance audio applications. The only real difference between the two is that the NE570 has a slight edge in performance. However when separate attack and recovery times are needed, the NE572 is the compandor to choose. The NE575 becomes useful when there are low voltage requirements.

With the increasing demand for low current consumption, good flexibility, and ease of use in semiconductors, Philips Semiconductors is offering three additional compandors to its family, the NE576, NE577 and NE578. These compandors typically require an $I_{\rm CC}$ of 1.4mA at a $V_{\rm CC}$ of 3.6V, but Philips Semiconductors has demonstrated that these new chips are functional down to 1.8V.

In addition to having low power consumption, the NE578 has a power-down mode. In this mode, the chip consumes only 170µA. This power-down mode is useful when the functionality of the chip is not needed at all times. In the power-down mode, the NE578 maintains all of its pin voltages at all their normal DC operating voltages. Because all of the capacitors remain charged in this mode, the power-up state will occur quickly. Powering down automatically mutes the NE578. Having the mute function internal to the NE578 audio section eliminates the need for an external switch. The NE578 is the only compandor in the family that has power-down and mute functions.

To allow for greater flexibility, the 0dB level is now programmable for the NE577 and NE578. However, for the NE576, the 0dB level is specified and set at 100mV_{RMS}. The earlier compandors also have a set unity gain (0dB) level. The NE570 and NE571 have a set 0dB level at 775mV_{BMS}. While the NE572 and the NE575 both have their 0dB levels at 100mV_{RMS}. If a designer wanted a different 0dB level, two op amps would have to be implemented in the design. One of the op amps would connect to the input of the compandor, while the other op amp would connect to the output. But with the NE577 and NE578, these external op amps are no longer needed. The 0dB level can be programmed from 10mV_{RMS} to 1V_{RMS} with three external resistors.

Many of the external parts in the previous family of compandors are now internal to the device. Additionally, the left side of the chip is configured as an expandor, and the right side is configured as a compressor. This allows for minimum part count and fewer

variations in systems design. The external capacitors are also reduced in value which saves board space and cost. The only trade-off with using smaller capacitors is that there is less filtering. Because of this new approach, the NE576, NE577 and NE578 are easy to implement in any design.

Table 1 shows a brief summary of all the compandors. The seven different compandors offer a wide range of flexibility: different types of packages, power-down capability, programmable or fixed unity gain, different reference voltages, a wide range of operating voltages and currents, different pin outs, etc. From this information, a designer can quickly choose a compandor which best meets the design requirements. After a compandor is chosen from the table, a designer can find additional help from data sheets and application notes.

Since power consumption is important in most designs, it is important to discuss them in this application note. The NE570, NE571, and NE572 have built in voltage regulators, therefore, the current consumption remains roughly the same over the specified supply voltages. This can be especially useful when the power supply is not regulated very well. However with the NE575, NE576. NE577, and NE578, the current consumption will drop as the supply voltage decreases. For this, the power consumption will drop also. This means one can operate the part at a very low power level. This is a good feature for any design having strict power consumption guidelines.

INTRODUCING NE577 AND NE578

Figure 1 and 2 show block diagrams of the NE577 and NE578 respectively. The only substantial difference between the two is that the NE578 has a power-down capability, mute function and summing capabilities (for signals like DTMF tones). In addition the NE578 summing amplifiers are capable of driving 600 Ω loads. Listed below are the basic functions of each external component for Figure 1 (NE577).

AN1762

Table 1. Compandor Family Overview


	NE570	NE571	NE572	NE575	NE576	NE577	NE578
Vcc	6-24V	6–18V	6–22V	3–7V	2–7V	2–7V	2–7V
lcc	3.2mA	3.2mA	6mA	3-5.5mA*	1–3mA*	1–2mA*	1–2mA*
Number of Pins	16	16	16	20	14	14	16
Packages NE: 0 to +70°C SA: -40 to +85°C N: Plastic DIP D: Plastic SO F: Ceramic DIP DK: SSOP (Shrink Small Outline Package)	NE570F NE570N NE570D	NE571F NE571N NE571D SA571F SA571N SA571D	NE572N NE572D SA572F SA572N SA572D	NE575N NE575D NE575DJ SA575N SA575D SA575DK	NE576N NE576D SA576N SA576D	NE577N NE577D SA577N SA577D	NE578N NE578D SA578N SA578D
ALC (Automatic Level Control)	Both Channels	Both Channels	Both Channels	Right Channel	Right Channel	Right Channel	Right Channel
Reference Voltage	Fixed 1.8V	Fixed 1.8V	Fixed 2.5V	V _{CC} / 2	V _{CC} / 2	V _{CC} / 2	V _{CC} / 2
Unity Gain	775mV _{RMS}	775mV _{RMS}	100mV _{RMS}	100mV _{RMS}	100mV _{RMS}	10mV to 1V _{RMS}	10mV to 1V _{RMS}
Power-Down	NO	NO	NO	NO	NO	NO	YES (170μA)
Key Features 2	-Excellent Unity Gain Tracking Error -Excellent THD	-Excellent Unity Gain Tracking Error -Excellent THD	-Independent Attack & Re- covery Time -Good THD -Needs ext. summing op amp	-2 Uncom- mited on-chip op amps available -Low voltage	-Low power -Low external component count	-Low power -Programmable unity gain	-Low power -Programmable unity gain -Power down -Mute function -Summing capability (DTMF) -600Ω drive capability
Applications Cordless Phones Cellular Phones Wireless Mics Modems Consumer Audio Two-way Communications	High performance audio circuits "Hi–Fi Commercial Quality"	High performance audio circuits "Hi–Fi Commercial Quality"	High performance audio circuits "Hi–Fi Studio Quality"	Consumer audio circuits "Commercial Quality"	Battery powered systems "Commercial Quality"	Battery powered systems "Commercial Quality"	Battery powered systems "Commercial Quality"


NOTES: NE5750/5751 are also excellent audio processor components for high performance cordless and cellular applications that include the companding function..

*Icc varies with Vcc.

- R1 Determines the Unity Gain Level for the Expandor
- R2 Determines What Value the Reference Current (I_{REF}) will be for the Part (Also Affects Unity Gain Level)
- R3 Determines the Unity Gain Level for the Compressor
- C1 DC Blocking Capacitor
- C2 Determines the Attack and Recovery Time for the Expandor
- C3 DC Blocking Capacitor
- C4 Used to AC Ground the VREF Pin
- C5 Provides AC Path from Gain Cell to Output of Summing Amp
- C7 DC Blocking Capacitor
- C8 Provides AC Ground for the DC Feedback Path
- C9 DC Blocking Capacitor
- *C10 Increases the Dynamic Range and limits the Frequency Response to less than 500kHz

AN1762





AN1762

Listed below are the basic functions of each external component for Figure 2 (NE578).

- R1 Determines the Unity Gain Level for the Expandor
- R2 Determines What Value the Reference Current (I_{REF}) will be for the Part (Also Affects Unity Gain Level)
- R3 Determines the Unity Gain Level for the Compressor
- R4 Used to Set the Gain of an External Signal like DTMF Tones and Sum them with the Companded Signal
- C1 DC Blocking Capacitor
- C2 Determines the Attack and Recovery Time for the Expandor
- C3 DC Blocking Capacitor
- C4 Used to AC Ground the VREF Pin
- C5 Provides AC Path from Gain Cell to Output of Summing Amp
- C6 Determines the Attack and Recovery Time for the Compressor
- C7 DC Blocking Capacitor
- C8 Provides AC Ground for the DC Feedback Path
- C9 DC Blocking Capacitor
- C10 DC Blocking Capacitor
- *C11 Increases the Dynamic Range and limits the Frequency Response to less than 500kHz

*Note: Bandwidth limiting is done to increase high frequency noise immunity and to make the performance of the part independent of layout or load capacitance.

HOW TO PROGRAM THE UNITY GAIN LEVEL (0dB)

Three external resistors R1, R2, and R3 define the unity gain level. Both the NE577 and the NE578 0dB levels can vary from 10mV_{RMS} to 1.0V_{RMS}. These limits are used in product characterization, but these parts can function over a wider 0dB level range.

In most applications the 0dB level is equal for both the compressor and expandor side. Therefore, R1 and R3 are equal in value. R3 sets the 0dB level for the compressor side, and R1 sets the 0dB level for the expandor side. However, there could be a situation where a design requires different 0dB levels for compression and expansion. This will not be a problem with the NE577 or NE578, due to the separate 0dB level programming.

Using the formulas below, a designer can calculate the resistor values for a desired unity gain level.

Formula 1:
$$R_2 = \frac{V_{BG}}{I_{RFF}}$$

where V_{BG} = Bandgap Voltage I_{REF} = Reference Current (V_{BG} is brought out on Pin 6 and R2 determines the I_{REF} value)

$$R_1 = \frac{0.9 \cdot V_{IN_{RMS}}}{I_{REF}}$$

where $V_{IN_{RMS}}$ is the 0dB level (R₁ = R₃ in most cases)

Programming the Unity Gain Level for the NE577 also applies for the NE578.

Example:

Program the NE577 or NE578 for a 0dB Level at 100mV_{RMS}

Step 1: V_{BG} =1.26V......Typically I_{REF} =12.6 μ A....Good Starting Point $R_2 = \frac{1.26V}{12.6} \mu$ A

Step 2:

$$R_1 = R_3 = \frac{0.9V_{IN_{RMS}}}{I_{REF}}$$

$$R_1 = R_3 = \frac{(0.9V) (100mV_{RMS})}{12.6\mu A}$$

$$\therefore R_1 = R_3 = 7.15k$$

- Step 3: $R_1 = R_3 = 7.15k$ (1% value) $R_2 = 100k$ (1% value)
- Step 4: Plug in these resistor values and measure for unity gain. Adjust accordingly for accuracy.

NOTE: Rough Limits for Resistors: $1k \le R1 \le 100k (1\% \text{ values})$ $20k \le R2 \le 200k (1\% \text{ values})$ $1k \le R3 \le 100k (1\% \text{ values})$

Rough Limits for I_{REF} 6.3 μ A $\leq I_{REF} \leq 63\mu$ A

The example above gives pretty close results. A designer should use 1% resistors to get the best performance. Below in Table 2 are some recommended values to get started:

Table 2. Recommended Resistor Values for Different 0dB Levels

0dB Level	dBv	R ₂	R ₁ & R ₃
1.0V _{RMS}	0	24.3k	18.7k
316.2mV _{RMS}	-10	100k	22.6k
100mV _{RMS}	-20	100k	7.15k
10mV _{RMS}	-40	200k	1.33k

PARAMETERS THAT LIMIT THE DYNAMIC RANGE

The above example is a good place to start, but to get the optimum performance from the NE577 and NE578, a designer needs to understand certain key parameters. IREE is important because it determines the values for all three resistors (R1, R2, and R3). Since I_{REE} is directly related to I_{CC} (see Figure 3), one should be careful in choosing a value. If one chooses a high I_{REF} current, power consumption goes up. However the output signal will have excellent low level distortion (see Figures 4 and 5). If one chooses a low IREF value, distortion at the output will increase slightly. Conversely, the power consumption is reduced, which might be worth the trade-off in battery operated designs

The dynamic range of the NE577 and NE578 is determined by supply voltage (V_{CC}) and reference current (I_{REF}). I_{REF} determines how well the compandor will perform with low level input signals. The supply voltage determines how high (in level) an input signal can be before clipping appears on the output (in some cases increasing I_{REF} also helps). A designer needs to estimate the input range going into the compandor so that an appropriate V_{CC} and I_{REF} can be chosen.

The bandgap voltage (V_{BG}) slightly varies over a wide range of I_{REF} currents (Figure 6). Figure 7 shows how I_{REF} varies with R2. The higher R2 is, the lower I_{REF} is. Figure 8 shows how the dynamic range varies over different values of I_{REF} (the higher the supply voltage the better the dynamic range). The graphs in Figures 3 - 8 were taken at V_{CC} =3.6V, F=1kHz and OdB level=100m V_{RMS} . The I_{REF} current was limited between 5µA and 40µA.


It can be seen that I_{REF} plays an important role in current consumption, THD, and dynamic range. With the aid of these figures, one can determine an I_{REF} which meets the design goals.

Example:

Making use of the graphs in Figures 3 - 8 and formulas 1 and 2, design a compandor with a 0dB level of $100 mV_{RMS}$. Try to achieve a THD of 0.1 on the compressor side with wide dynamic range. Operate at a supply voltage of 3.6V but with the lowest possible current consumption.

Step 1: According to Figure 5, an I_{REF} of 30μA is required for approximately 0.1% distortion.

AN1762



- Step 2: From Figure 8, the dynamic range is approximately 92dB. So far the requirements have been met.
- Step 3: Figure 3 shows us that I_{CC} is at 1.9mA with no input signal (that's not bad at all!).

Step 4: Calculating R1, R2, and R3

Graphical Method:

From Figure 7: For I_{REF}=30µA and 0dB=100mV_{RMS} R1=R3=3k R2=40k

Actual resistors available: R1=R3=3.01k (1%) R2=40.2k (1%)

Formula Method:

From Figure 6: V_{BG} =1.21V for I_{REF} =30 μ A therefore, using formula 1:

$$R_2 = \frac{V_{BG}}{I_{REF}}$$

$$R_2 = \frac{1.21V}{30\mu A}$$

$$R_2 = 40.33k$$

$$R_2 = 40.2k \text{ (available in 1%)}$$

Recall from formula 2:

$$R_{1} = \frac{0.9V_{IN_{RMS}}}{I_{REF}}$$

$$R_{1} = \frac{(0.9V) (100mV_{RMS})}{30\mu A}$$

$$R_{1} = 3k$$

$$R_{1} = 3.01k \text{ (available in 1%)}$$

Connect these external resistors with the determined values and adjust for optimum performance.

Bench results:

After completing the exercise above, the resistors were connected and the results are given below.


I_{CC} = 1.89mA (with no input signal) THD = 0.1 (meausured on spectrum analyzer)

0dB = 109mV_{RMS} (off by 0.8dB...good!) Dynamic Range = 92dB

These results are very close to what was predicted and by tweaking R1 and R3, the 0dB error can be further reduced to zero.

BANDWIDTH OF COMPANDOR

Figure 9 shows the typical bandwidth for the NE577 and NE578. The graphs were taken with a $V_{\rm CC}$ of 3.6V and a 0dB level of 100mV $_{\rm RMS}$. The bandwidth of the expandor, the compressor, and the compandor (where a signal goes through the compressor and the expandor) is shown in this figure. Although the NE577 and NE578 are conservatively specified with a 20kHz bandwidth, Figure 9 reveals that it is actually around 300kHz.



HOW TO SET THE ATTACK AND RECOVERY TIMES

C2 and C6, from figures 1 and 2, set the attack and recovery times for the NE577 and NE578. Application Note 174 (AN174) defines A and R times and also describes how they are measured on the bench. Formula 3 shows how the A and R time can be calculated.

Formula 3:

Attack Time [ms] = 10k * C2 or C6 Release Time [ms] = 4 * Attack Time

Although a fast attack time is desirable, one must remember that there is a trade-off with low distortion. As a general rule, a 1µF capacitor for C2 will produce 0.2% THD at 1kHz. Since CCITT recommends an RC time constant of 20ms for the attack time, a 2µF capacitor is recommended for telephony applications because it has only 0.1% THD at 1kHz and 0.33% at 800Hz.

Note: AN174 can be found in the 1989 Linear Data Manual, Volume 1, or the RF Handbook.

IMPLEMENTING A PROGRAMMABLE AUTOMATIC LEVEL CONTROL

The function of an automatic level control (ALC) is to take a given range of input signals and provide a constant AC output level. This type of function is useful in many audio applications. One such application can be found in tape recorders. When a tape recorder with ALC is recording a conversation, a soft spoken person will be heard just as well as a loud spoken person during play back. Another useful application for ALC could be with telephony. A person who has difficulty hearing, will not have to ask the other party to speak up. If the phone already has a volume control, the user has to adjust the volume for different parties. But with the ALC, the volume only has to be set


Different constant AC output levels of an ALC can be 'programmed' with the NE577 and NE578. This allows the designer to choose the output level that is needed in the design. and eliminates the need for an external op


The compressor side of the NE577 and NE578 can be configured to function as an automatic level control (ALC). Figure 10 and 11 show how this can be done. The circuit shown for the NE577/78 ALC is set up to provide a constant output level of 100mV_{RMS} with an input range from -34dB to +20dB at 1kHz (see Figure 12).

Below are some design equations for the

$$AC \ \ output \ \ level(V_{RMS}) = \left[\frac{R_3 \cdot R_{2a} \cdot I_{REF}}{R_{1a}}\right] \cdot 1.11$$
 where $R_{1a} = R_{2a} = 10k$ (internal)
$$I_{REF} = \frac{V_{BG}}{R_2}$$
 Eq 2.
$$Maximum \ Gain = \frac{4(R_3 + R_X) \cdot R_{2a} \cdot I_{REF}}{R_{1a} \cdot V_{CC}}$$
 Eq 3.
$$Gain = \frac{R_3 \cdot R_{2a} \cdot I_{REF}}{R_{1a} \cdot V_{INRMS}}$$

AN1762





Design an ALC with a constant output level of 100mV_{RMS} with a maximum gain of 10.

Step 1: From Eq 1

AC output level(
$$V_{RMS}$$
) = $\left[\frac{R_3 \cdot R_{2a} \cdot I_{REF}}{R_{1a}}\right] \cdot 1.11$

where
$$R_{1a} = R_{2a} = 10k$$
 (internal)
$$I_{REF} = \frac{V_{BG}}{R_2}$$

$$I_{REF} = \frac{V_{Be}}{R_2}$$

In terms of R₃

terms of R₃

$$R_3 = \frac{\left[AC \text{ output level}(V_{RMS})\right] R_{1a}}{(1.11) (R_{2a}) I_{REF}}$$

assuming R₂ = 100k and V_{BG} = 1.26V.

$$R_3 = \frac{100mV_{RMS} \cdot 10k}{1.11 \cdot 10k \cdot 12.6\mu A}$$

$$R_3 = 7.15k$$

Step 2: From Eq 2

Maximum Gain =
$$\frac{4(R_3 + R_X) \cdot R_{2a} \cdot I_{REF}}{R_{1a} \cdot V_{CC}}$$

In terms of R_X

$$R_X = \frac{(Max. \ Gain) \ (V_{CC}) \ (R_{1a})}{4R_{2a} \cdot I_{REF}} - R_3$$

$$R_{X} = \frac{(10) (3.6V) (10k)}{4 (10k) 12.6\mu A} -7.15k$$

 $R_X = 707.1k$

$$R_X = 715k \; (available)$$

Step 3:

-connect resistors to circuit

-measure AC output level and adjust R3 for best accuracy

-check maximum gain by applying a low input level and adjust Rx for best results

Figure 12 shows the characteristics of the NE577/578 ALC circuit without Rx. The output stays at a constant 100mV_{BMS} level for a wide range of different input AC voltages. Any AC input signal above the cross-over point (unity gain level) is attenuated while any signal below the cross-over point is amplified. The cross-over point is where the input signal is equal to the output signal, where Av=1.

Figure 13 reveals the dynamic range of the NE577 ALC circuit using Rx. The input range of the ALC is reduced. Instead of a 2mV_{RMS} input signal to get 100mV_{RMS} on the output, a 10mV_{RMS} input signal is now required (for Rx=681k). The purpose of limiting the maximum gain of the circuit is to prevent amplification of background noise. To alleviate this problem, Rx is used. Since the ALC was designed with a maximum gain of

AN1762

10, any input signal below 10mV will not be amplified with a gain greater than 10 (100mv_{RMS}/10=10mv_{RMS}). Using Rx can be an advantage because the threshold of the ALC can be set.

Figure 14 shows that as Rx increases so does A_V. In some applications it might be useful to make Rx a potentiometer. This will allow the user to adjust the threshold for different environmental conditions.

Figures 15-18 show the results of using the ALC for different constant output levels. V_{CC} and I_{REF} limit the dynamic range. The upper part of the range can be increased by either increasing V_{CC} and/or I_{REF} . The lower part of the range can be improved by increasing I_{REF} .

EXTRA FEATURES FOR NE578

The NE578 has three extra functions over the NE577. These are power-down, mute and summing capabilities. To implement the power-down/mute mode, Pin 8 should be active low (open collector configuration, see Figure 19). If the power-down/mute feature is not used, Pin 8 should be left open. The NE578 only consumes 170µA of current at 3.6V when Pin 8 is activated. The power-down/mute mode is useful in designs when the function of the chip is not utilized at all times. This feature is a necessity where power conservation is critical.

In cellular and cordless applications, it is common to mix DTMF tones with the audio signal. This usually requires another op amp in which to mix the signals. With the NE578, however, the DTMF tones can be mixed internally on the compressor side. The DTMF signal is also compressed with the audio signal and ready for data transmission. Figure 2 shows that the summing of signals can be done at Pin 9 with R4 and C10. If amplification is not needed, then a 10k resistor is a recommended value for R4. In addition the summing amplifiers are capable of driving 600Ω loads.

THE NE577 AND NE578 AS A DUAL EXPANDOR

The compressor side can actually be configured as an expandor for both the NE577 and NE578. Figure 20 shows how this can be done. Because Pin 9 of the NE578 is available to the designer, the compressor side can not only be configured as an expandor, but as an expandor with summing capabilities.

OPERATING AT 1.8V

The NE577 and NE578 can operate at 1.8V. However, turning on the part at a V_{CC} of 1.8V requires two external resistors to bring V_{REF} to half V_{CC}. One resistor connects between V_{CC} and V_{REF}; the other connects from V_{REF} to ground. A typical value for these external resistors is approximately 20k. A lower value can be used, but power consumption will increase.

There are two cases where the external resistors can be eliminated.

Case 1: NE578 only

With the power supply at 1.8V and Pin 8 active low (power-down/mute activated), turn on the part. Then disable Pin 8 to power up.

Case 2: NE577 or NE578


During normal operations, the NE577 and NE578 can operate from at least a 2V battery. If the battery voltage drops to 1.8V, these parts will still continue to function.


NE577 AND NE578 DEMO BOARDS

Figures 21 shows the DIP package layout for the NE577 and NE578 demo boards, respectively. Figures 22 shows the SO layout for the NE577 and NE578 demo boards, respectively. The layouts are configured such that R1, R2, R3, and Rx can be removed and replaced easily. A switch is also available to change the operating mode of the compressor to an ALC configuration and vice versa (position the switch to the right for ALC mode).


When the compressor side is being evaluated, disconnect Rx completely from the socket on the demo boards. Rx should only be used when the compandor is being used for ALC.


For the NE578 demo board, two extra post are available. One is for power-down; the other is for summing external signals. To power-down, simply ground this post. To sum signals, connect the external signal to the proper post.








AN1762

















AN1762



AN1762



September 1990



RF/Wireless Communications

Section 4 IF Systems

INDEX

	FM/IF Systems Selector Guide
MC3361	Low-power FM IF
NE/SA604A	High performance low power FM IF system
NE/SA614A	Low power FM IF system
AN1991	Audio decibel level detector with meter driver 284
AN1993	High sensitivity applications of low-power RF/IF integrated circuits
NE/SA605	High performance low power mixer FM IF system
NE/SA615	High performance low power mixer FM IF system
AN1994	Reviewing key areas when designing with the NE605 314
AN1995	Evaluating the NE605 SO and SSOP demo-board
AN1996	Demodulating at 10.7MHz IF with the NE/SA605/625
SA606	Low-voltage high performance mixer FM IF system
SA616	Low-voltage high performance mixer FM IF system
SA607	Low voltage high performance mixer FM IF system
SA617	Low-voltage high performance mixer FM IF system
SA608	Low voltage high performance mixer FM IF system
NE/SA624	High performance low power FM IF system with high-speed RSSI
NE/SA625	High performance low power mixer FM IF system with high-speed RSSI
SA626	Low voltage high performance mixer FM IF system with high-speed RSSI
NE/SA627	High performance low power mixer FM IF system with high-speed RSSI
SA636	Low voltage high performance mixer FM IF system with high-speed RSSI
SA637	Low-voltage digital IF receiver
SA676	Low-voltage mixer FM IF system 49
TDA1576T	FM/IF amplifier/demodulator circuit
TDA7000	Single-chip FM radio circuit 509
TDA7021T	Single-chip FM radio circuit

FM IF SYSTEMS FAMILY OVERVIEW

		Τ	T	T T	Т.	T		f _{RF} = 45MHz						
	V _{cc}	I _{cc}	Pin Count	Package	Input Freq.	IF Freq.		Mixer		RSSI Range	Fast RSSI	Output Op Amps	Features	
			<u> </u>	L	(Max.)	(Max.)	Sensitivity Input Pin	Gain	301 *	riunge	11001	Op Allips		
High Perfor	High Performance Low Power FM IF System													
NE/SA604A	4.5–8V	3.3mA@6V	16	D, N	25MHz	25MHz	0.22μV	N/A	N/A	90dB		N/A	- High Sensitivity	
NE/SA614A	4.5–8V	3.3mA@6V	16	D, N	25MHz	25MHz	0.22μV	N/A	N/A	80dB		N/A	- High IF Frequency	
NE/SA624	4.5–8V	3.3mA@6V	16	D, N	25MHz	25MHz	0.22 μV	N/A	N/A	90dB	-	N/A		
High Perform	nance L	ow Powe	r Mixe	r FM IF	Systen	n								
NE/SA605	4.5–8V	5.7mA@6V	20	D, DK, N	500MHz	25MHz	0.22μV	13dB	+4dBm	90dB	-	N/A	– High Sensitivity	
NE/SA615	4.5–8V	5.7mA@6V	20	D, DK, N	500MHz	25MHz	0.22 μV	13dB	+4dBm	80dB	-	N/A	- High Input/RF Freq	
High Perforn	nance L	ow Powe	r Mixe	r FM IF	System	with H	igh-Spee	d RSS	i	(1)	VE/S/	A624 only i	ncludes FM IF)	
NE/SA624	4.5–8V	3.4mA@6V	16	D, N	25MHz	25MHz	0.22μV	N/A	+4dBm	90dB	1	N/A	- High Sensitivity	
NE/SA625	4.5–8V	5.8mA@6V	20	D, DK, N	500MHz	25MHz	0.22μV	13dB	+4dBm	90dB	1	N/A	High Input/RF FreqFast RSSI	
NE/SA627	4.5–8V	5.8mA@6V	20	D, DK, N	500MHz	25MHz	0.22μV	13dB	+4dBm	90dB	1	N/A	- Freq Check/Lim (-) (627)	
Low Voltage	High P	erformand	e Mix	er FM IF	Syste	m 🦩					j.			
SA606	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	–9dBm	90dB		Audio Op Amp RSSI Op Amp	- Low Power	
SA616	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	–9dBm	80dB	_	Audio Op Amp RSSI Op Amp	- Audio/RSSI Op Amp	
SA607	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	-9dBm	90dB	-	Audio Op Amp RSSI Buffered	- Low Power	
SA617	2.7 – 7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	-9dBm	80dB	_	Audio Op Amp RSSI Buffered	- Audio Op Amp (607/617)	
SA608	2.7–7V	3.5mA@3V	20	D, DK, N	150MHz	2MHz	0.31 μV	17dB	–9dBm	90dB	<u> </u>	Audio Buffered RSSI Op Amp	 Freq Check Function RSSI Op Amp (608) 	
Low Voltage	High Pe	erformanc	e Mix	er FM IF	Syster	n with F	ligh-Spee	d RS	SI					
SA626	2.7–5.5V	6.5mA@3V	20	D, DK	500MHz	25MHz	0.54 μV ^{**}	14dB	–11dBm	90dB	•	Audio Buffered RSSI Op Amp	Low PowerFast RSSIAudio/RSSI Op AmpPower Down Mode	

^{*}Note – 50Ω Source ** Measured at 240MHz

NE: 0 to +70°C SA: -40 to +85° C

D: Small Outline-16, Small Outline Large -20 DK: SSOP-20 N: Dual In-Line Plastic

Low-power FM IF

MC3361

DESCRIPTION

The MC3361 is a monolithic low-power FM IF signal processing system consisting of an oscillator, mixer, limiting amplifier, quadrature detector, filter amplifier, squelch, scan control and mute switch. It is intended for use in narrow band FM dual conversion communications equipment. The MC3361 is available in a 16-lead, dual-in-line plastic package and 16-lead SOL (surface-mounted miniature package).


FEATURES

- 2.0V to 8.0V operation
- Low current: 4.2mA typ at V_{CC} = 4.0V_{DC}
- Excellent sensitivity: 2.0µV for −3dB limiting typ
- Low external parts count
- Operation to 60MHz

APPLICATIONS

- Cordless telephone
- Narrow band receivers
- Remote control


PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	MC3361N	0406C
16-Pin Plastic Small Outline Large (SOL)	-40 to +85°C	MC3361D	0171B

BLOCK DIAGRAM



Low-power FM IF

MC3361

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C unless otherwise noted.

SYMBOL	PARAMETER		PIN	RATING	UNIT
V _{CC} (Max)	Power supply voltage	-	4	10	V _{DC}
V _{CC}	Generating supply voltage range	* .	4	2.0 to 8.0	V _{DC}
11.4	Detector input voltage		8	1.0	V _{P-P}
V ₁₆	Input voltage (V _{CC} ≥4.0V)		16	1.0 · · · · · · · ·	V _{RMS}
V ₁₄	Mute function		14	-0.5 to 5.0	V _{PK}
Tj	Junction temperature			150	•€
TA		and the state of the		-40 to +85	•℃
T _{STG}	Storage temperature range			65 to +150	°C

AC AND DC ELECTRICAL CHARACTERISTICS


 $V_{CC} = 4.0 V_{DC}$, $f_{O} = 10.7 MHz$, $\Delta f = +3.0 kHz$, $f_{MOD} = 1.0 kHz$, $T_{A} = 25 ^{\circ}C$ unless otherwise noted.

PARAMETER	PIN	TEST CONDITIONS			UNIT	
			Min	Тур	Max	
Drain current (no signal) squelch off	4			4.2	7.0	mA
squelch on			1.5	5.4		
Input limiting voltage	16	-3.0dB limiting		2.0	6.0	μV
Detector output voltage	9			2.0	100	V _{DC}
Detector output impedance				450		Ω
Recovered audio output voltage	9	100	150	270		mV _{RMS}
Filter gain (10kHz)		V _{IN} =1.0mV _{RMS}	40	46		dB
Filter output voltage	11			1.7		V _{DC}
Trigger hysteresis				50		mV
Mute function low	14			10		Ω
Mute function high	14			10		MΩ
Scan function low (mute off)	13			0.5		V _{DC}
Scan function high (mute on)	13	V ₁₂ =GND				V _{DC}
Mixer conversion gain	3			27		dB
Mixer input resistance	16		1	3.6		kΩ
Mixer input capacitance	16			2.2		pF

Low-power FM IF

MC3361

TEST CIRCUIT



NE/SA604A

DESCRIPTION

The NE/SA604A is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator, and voltage regulator. The NE/SA604A features higher IF bandwidth (25MHz) and temperature compensated RSSI and limiters permitting higher performance application compared with the NE/SA604. The NE/SA604A is available in a 16-lead dual-in-line plastic and 16-lead SO (surface-mounted miniature) package.

FEATURES

- Low power consumption: 3.3mA typical
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Two audio outputs muted and unmuted
- Low external component count; suitable for crystal/ceramic filters
- Excellent sensitivity: 1.5μV across input pins (0.22μV into 50Ω matching network) for 12dB SINAD (Signal to Noise and Distortion ratio) at 455kHz
- SA604A meets cellular radio specifications

APPLICATIONS

- Cellular radio FM IF
- High performance communications receivers
- Intermediate frequency amplification and detection up to 25MHz
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers

PIN CONFIGURATION

D and N Packages										
DECOUPLING 1 GND 2 MUTE INPUT 3 VCC 4 RSSI OUTPUT 5 MUTE AUDIO 6 OUTPUT 6 UNMUTE AUDIO 7 OUTPUT 7 QUADRATURE 8		16 IF AMP INPUT 15 IF AMP 16 IF AMP 16 IF AMP 17 IF AMP 18 IF AMP 19 IMITER 18 INPUT 11 LIMITER 19 LIMITER 10 LIMITER								

ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE604AN	0406C
16-Pin Plastic Small Outline (SO) package (Surface-mount)	0 to +70°C	NE604AD	0005D
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA604AN	0406C
16-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA604AD	0005D

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAI	METER	RATING	UNITS	
V _{CC}	Single supply voltage	ingle supply voltage			
T _{STG}	Storage temperature rar	-65 to +150	°C		
TA	Operating ambient temp	perature range NE604A SA604A	0 to +70 -40 to +85	ာ့ လူ	
θ_{JA}	Thermal impedance	D package N package	90 75	°C/W	

NE/SA604A

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +6V$, $T_A = 25$ °C; unless otherwise stated.

						LIM	ITS	TS			
SYMBOL	PARAMETER		TEST CONDITIONS	NE604A SA604A			SA604A		UNITS		
				MIN	TYP	MAX	MIN TYP MAX				
V _{CC}	Power supply voltage range			4.5		8.0	4.5		8.0	٧	
Icc	DC current drain			2.5	3.3	4.0	2.5	3.3	4.0	mA	
	Mute switch input threshold	(ON) (OFF)		1.7		1.0	1.7		1.0	V V	

NE/SA604A

AC ELECTRICAL CHARACTERISTICS

Typical reading at TA = 25°C; V_{CC} = ±6V, unless otherwise stated. IF frequency = 455kHz; IF level = -47dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

			LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS	NE604A				UNITS		
			MIN	TYP	MAX	MIN	TYP	MAX	1
	Input limiting -3dB	Test at Pin 16		-92			-92		dBm/50Ω
	AM rejection	80% AM 1kHz	30	34		30	34		dB
	Recovered audio level	15nF de-emphasis	110	175	250	80	175	260	mV _{RMS}
	Recovered audio level	150pF de-emphasis		530	<u> </u>		530		mV _{RMS}
THD	Total harmonic distortion		-35	-42		-34	-42		dB
S/N	Signal-to-noise ratio	No modulation for noise		73			73		dB
		RF level = -118dBm	0	160	550	0	160	650	mV
	RSSI output1	RF level = -68dBm	2.0	2.65	3.0	1.9	2.65	3.1	V
		RF level = -18dBm	4.1	4.85	5.5	4.0	4.85	5.6	V
	RSSI range	R ₄ = 100k (Pin 5)		90			90		dB
	RSSI accuracy	R ₄ = 100k (Pin 5)		±1.5			±1.5		dB
	IF input impedance		1.4	1.6		1.4	1.6		kΩ
	IF output impedance		0.85	1.0		0.85	1.0		kΩ
	Limiter input impedance		1.4	1.6		1.4	1.6	1	kΩ
	Unmuted audio output resistance			58			58		kΩ
	Muted audio output resistance			58	1		58	1	kΩ

NOTE:

NE604 (50)

-97dBm

NE604A (1.5k)/NE605 (1.5k -118dBm

-47dBm

-68dBm


+3dBm

-18dBm


The NE605 and NE604A are both derived from the same basic die. The NE605 performance plots are directly applicable to the NE604A.

^{1.} NE604 data sheets refer to power at 50Ω input termination; about 21dB less power actually enters the internal 1.5k input.


NE/SA604A



NE/SA604A



NE/SA604A



CIRCUIT DESCRIPTION

The NE/SA604A is a very high gain, high frequency device. Correct operation is not possible if good RF layout and gain stage practices are not used. The NE/SA604A cannot be evaluated independent of circuit, components, and board layout. A physical layout which correlates to the electrical limits is shown in Figure 1. This configuration can be used as the basis for production layout.


The NE/SA604A is an IF signal processing system suitable for IF frequencies as high as 21.4MHz. The device consists of two limiting amplifiers, quadrature detector, direct audio output, muted audio output, and signal strength indicator (with output characteristic). The sub-systems are shown in Figure 2. A typical application with 45MHz input and 455kHz IF is shown in Figure 3.

IF Amplifiers

The IF amplifier section consists of two log-limiting stages. The first consists of two differential amplifiers with 39dB of gain and a small signal bandwidth of 41MHz (when driven from a 50Ω source). The output of the first limiter is a low impedance emitter follower with $1k\Omega$ of equivalent series resistance. The second limiting stage consists of three differential amplifiers with a gain of 62dB and a small signal AC bandwidth of 28MHz. The outputs of the final differential stage are buffered to the internal quadrature detector. One of the outputs is available at Pin 9 to drive an external quadrature capacitor and L/C quadrature tank


Both of the limiting amplifier stages are DC biased using feedback. The buffered output of the final differential amplifier is fed back to the input through $42 \mathrm{k}\Omega$ resistors. As shown in Figure 2, the input impedance is


established for each stage by tapping one of the feedback resistors $1.6k\Omega$ from the input. This requires one additional decoupling capacitor from the tap point to ground.





Because of the very high gain, bandwidth and input impedance of the limiters, there is a very real potential for instability at IF frequencies above 455kHz. The basic phenomenon is shown in Figure 6. Distributed feedback (capacitance, inductance and radiated fields)

NE/SA604A









forms a divider from the output of the limiters back to the inputs (including RF input). If this feedback divider does not cause attenuation greater than the gain of the forward path, then oscillation or low level regeneration is likely. If regeneration occurs, two symptoms may be present: (1)The RSSI output will be high with no signal input (should nominally be 250mV or lower), and (2) the demodulated

output will demonstrate a threshold. Above a certain input level, the limited signal will begin to dominate the regeneration, and the demodulator will begin to operate in a "normal" manner.

There are three primary ways to deal with regeneration: (1) Minimize the feedback by gain stage isolation, (2) lower the stage input

impedances, thus increasing the feedback attenuation factor, and (3) reduce the gain. Gain reduction can effectively be accomplished by adding attenuation between stages. This can also lower the input impedance if well planned. Examples of impedance/gain adjustment are shown in

Figure 7. Reduced gain will result in reduced limiting sensitivity.

A feature of the NE604A IF amplifiers, which is not specified, is low phase shift. The NE604A is fabricated with a 10GHz process with very small collector capacitance. It is advantageous in some applications that the phase shift changes only a few degrees over a wide range of signal input amplitudes.

Stability Considerations

The high gain and bandwidth of the NE604A in combination with its very low currents permit circuit implementation with superior performance. However, stability must be maintained and, to do that, every possible feedback mechanism must be addressed. These mechanisms are: 1) Supply lines and ground, 2) stray layout inductances and capacitances, 3) radiated fields, and 4) phase shift. As the system IF increases, so must the attention to fields and strays. However, ground and supply loops cannot be overlooked, especially at lower frequencies. Even at 455kHz, using the test layout in Figure 1, instability will occur if the supply line is not decoupled with two high quality RF capacitors, a 0.1 µF monolithic right at the V_{CC} pin, and a 6.8μF tantalum on the supply line. An electrolytic is not an adequate substitute. At 10.7MHz, a 1µF tantalum has proven acceptable with this layout. Every layout must be evaluated on its own merit. but don't underestimate the importance of good supply bypass.

At 455kHz, if the layout of Figure 1 or one substantially similar is used, it is possible to directly connect ceramic filters to the input and between limiter stages with no special consideration. At frequencies above 2MHz, some input impedance reduction is usually necessary. Figure 7 demonstrates a practical means.

As illustrated in Figure 8, 430Ω external resistors are applied in parallel to the internal $1.6k\Omega$ load resistors, thus presenting approximately 330Ω to the filters. The input filter is a crystal type for narrowband selectivity. The filter is terminated with a tank which transforms to 330Ω . The interstage filter is a ceramic type which doesn't contribute to system selectivity, but does suppress wideband noise and stray signal pickup. In wideband 10.7 MHz IFs the input filter can also be ceramic, directly connected to Pin 16.

In some products it may be impractical to utilize shielding, but this mechanism may be appropriate to 10.7MHz and 21.4MHz IF. One of the benefits of low current is lower radiated field strength, but lower does not

mean non-existent. A spectrum analyzer with an active probe will clearly show IF energy with the probe held in the proximity of the second limiter output or quadrature coil. No specific recommendations are provided, but mechanical shielding should be considered if layout, bypass, and input impedance reduction do not solve a stubborn instability.

The final stability consideration is phase shift. The phase shift of the limiters is very low, but there is phase shift contribution from the quadrature tank and the filters. Most filters demonstrate a large phase shift across their passband (especially at the edges). If the quadrature detector is tuned to the edge of the filter passband, the combined filter and quadrature phase shift can aggravate stability. This is not usually a problem, but should be kept in mind.

Quadrature Detector


Figure 5 shows an equivalent circuit of the NE604A quadrature detector. It is a multiplier cell similar to a mixer stage. Instead of mixing two different frequencies, it mixes two signals of common frequency but different phase. Internal to the device, a constant amplitude (limited) signal is differentially applied to the lower port of the multiplier. The same signal is applied single-ended to an external capacitor at Pin 9. There is a 90° phase shift across the plates of this capacitor. with the phase shifted signal applied to the upper port of the multiplier at Pin 8. A quadrature tank (parallel L/C network) permits frequency selective phase shifting at the IF frequency. This quadrature tank must be returned to ground through a DC blocking capacitor.

The loaded Q of the quadrature tank impacts three fundamental aspects of the detector: Distortion, maximum modulated peak deviation, and audio output amplitude. Typical quadrature curves are illustrated in Figure 10. The phase angle translates to a shift in the multiplier output voltage.

Thus a small deviation gives a large output with a high Q tank. However, as the deviation from resonance increases, the non-linearity of the curve increases (distortion), and, with too much deviation, the signal will be outside the quadrature region (limiting the peak deviation which can be demodulated). If the same peak deviation will remain in a region of the curve which is more linear (less distortion), but creates a smaller phase angle (smaller output amplitude). Thus the Q of the quadrature tank must be tailored to the design. Basic equations and an example for determining Q are shown

below. This explanation includes first-order effects only.

Frequency Discriminator Design Equations for NE604A



$$V_{O} = \frac{C_{S}}{C_{P} + C_{S}} \bullet \frac{1}{1 + \frac{\omega_{1}}{C_{1}S} + (\frac{\omega_{1}}{S})^{2}} \bullet V_{IN}$$

where
$$\omega_1 = \frac{1}{\sqrt{L(C_P + C_S)}}$$
 (1b)
$$Q_1 = R (C_P + C_S) \omega_1$$
 (1c)

From the above equation, the phase shift between nodes 1 and 2, or the phase across C_S will be:

$$\phi = \angle V_{O} - \angle V_{IN} = t_{g}^{-1} \left[\frac{\frac{\omega_{1}}{Q_{1}\omega}}{1 - \left(\frac{\omega_{1}}{\omega}\right)^{2}} \right]$$
 (2)

Figure 10 is the plot of ϕ vs. $\left(\frac{\omega}{\omega_1}\right)$

It is notable that at $\omega = \omega_1$, the phase shift is

 $\frac{\pi}{2}$ and the response is close to a straight

line with a slope of
$$\frac{\Delta \phi}{\Delta \omega} = \frac{2Q_1}{\omega_1}$$

The signal V_O would have a phase shift of $\left[\frac{\pi}{2} - \frac{2Q_1}{\omega_1} \ \omega\right]$ with respect to the V_{IN} .

If
$$V_{IN} = A \sin \omega t \Rightarrow V_O = A$$
 (3)

$$\sin \left[\omega t + \frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega \right]$$

Multiplying the two signals in the mixer, and low pass filtering yields:

$$V_{IN} \bullet V_O = A^2 \sin \omega t$$
 (4)
 $\sin \left[\omega t + \frac{\pi}{2} - \frac{2Q_1}{\omega_1} \right]$

after low pass filtering

$$\Rightarrow V_{\text{OUT}} = \frac{1}{2} A^2 \text{ Cos} \left[\frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega \right]$$

$$= \frac{1}{2} A^2 \text{ Sin} \left(\frac{2Q_1}{\omega_1} \right) \omega$$

NE/SA604A

$$V_{\text{OUT}} \propto 2Q_1 \frac{\omega_1}{\omega} = \left[2Q_1 \left(\frac{\omega_1 + \Delta \omega}{\omega_1} \right) \right]$$
 (6)
For $\frac{2Q_1 \omega}{\omega_1} \ll \frac{\pi}{2}$

Which is discriminated FM output. (Note that $\Delta\omega$ is the deviation frequency from the carrier ω .

Ref. Krauss, Raab, Bastian; Solid State
Radio Eng.; Wiley, 1980, p. 311. Example:
At 455kHz IF, with ±5kHz FM deviation. The
maximum normalized frequency will be
455 ±5kHz = 1.010 or 0.990.

$$\frac{455 \pm 5 \text{kHz}}{455} = 1.010 \text{ or } 0.990$$

Go to the f vs. normalized frequency curves (Figure 10) and draw a vertical straight line at $\frac{\omega}{\omega_1} = 1.01$.

The curves with Q = 100, Q = 40 are not linear, but Q = 20 and less shows better linearity for this application. Too small Q decreases the amplitude of the discriminated FM signal. (Eq. 6) \Rightarrow Choose a Q = 20

The internal R of the 604A is 40k. From Eq. 1c, and then 1b, it results that

$$C_P + C_S = 174pF$$
 and $L = 0.7mH$.

A more exact analysis including the source resistance of the previous stage shows that there is a series and a parallel resonance in the phase detector tank. To make the parallel and series resonances close, and to get maximum attenuation of higher harmonics at 455kHz IF, we have found that a $C_{\rm g}=10{\rm pF}$ and $C_{\rm P}=164{\rm pF}$ (commercial values of 150pF or 180pF may be practical), will give the best results. A variable inductor which can be adjusted around 0.7mH should be chosen and optimized for minimum distortion. (For 10.7MHz, a value of $C_{\rm g}=1{\rm pF}$ is recommended.)

Audio Outputs

Two audio outputs are provided. Both are PNP current-to-voltage converters with $55 k\Omega$ nominal internal loads. The unmuted output is always active to permit the use of signaling tones in systems such as cellular radio. The other output can be muted with 70dB typical

attenuation. The two outputs have an internal 180° phase difference.

The nominal frequency response of the audio outputs is 300kHz. this response can be increased with the addition of external resistors from the output pins to ground in parallel with the internal 55k resistors, thus lowering the output time constant. Singe the output structure is a current-to-voltage converter (current is driven into the resistance, creating a voltage drop), adding external parallel resistance also has the effect of lowering the output audio amplitude and DC level.

This technique of audio bandwidth expansion can be effective in many applications such as SCA receivers and data transceivers. Because the two outputs have a 180° phase relationship, FSK demodulation can be accomplished by applying the two output differentially across the inputs of an op amp or comparator. Once the threshold of the reference frequency (or "no-signal" condition) has been established, the two outputs will shift in opposite directions (higher or lower output voltage) as the input frequency shifts. The output of the comparator will be logic output. The choice of op amp or comparator will depend on the data rate. With high IF frequency (10MHz and above), and wide IF bandwidth (L/C filters) data rates in excess of 4Mbaud are possible.

RSSI

The "received signal strength indicator", or RSSI, of the NE604A demonstrates monotonic logarithmic output over a range of 90dB. The signal strength output is derived from the summed stage currents in the limiting amplifiers. It is essentially independent of the IF frequency. Thus, unfiltered signals at the limiter inputs, spurious products, or regenerated signals will manifest themselves as RSSI outputs. An RSSI output of greater than 250mV with no signal (or a very small signal) applied, is an indication of possible regeneration or opessible regeneration or opessible regeneration or opessible regeneration.

In order to achieve optimum RSSI linearity, there must be a 12dB insertion loss between the first and second limiting amplifiers. With a typical 455kHz ceramic filter, there is a

nominal 4dB insertion loss in the filter. An additional 6dB is lost in the interface between the filter and the input of the second limiter. A small amount of additional loss must be introduced with a typical ceramic filter. In the test circuit used for cellular radio applications (Figure 3) the optimum linearity was achieved with a 5.1k Ω resistor from the output of the first limiter (Pin 14) to the input of the interstage filter. With this resistor from Pin 14 to the filter, sensitivity of 0.25 μ V for 12dB SINAD was achieved. With the 3.6k Ω resistor, sensitivity was optimized at 0.22 μ V for 12dB SINAD with minor change in the RSSI linearity.

Any application which requires optimized RSSI linearity, such as spectrum analyzers, cellular radio, and certain types of telemetry, will require careful attention to limiter interstage component selection. This will be especially true with high IF frequencies which require insertion loss or impedance reduction for stability.

At low frequencies the RSSI makes an excellent logarithmic AC voltmeter.


For data applications the RSSI is effective as an amplitude shift keyed (ASK) data slicer. If a comparator is applied to the RSSI and the threshold set slightly above the no signal level, when an in-band signal is received the comparator will be sliced. Unlike FSK demodulation, the maximum data rate is somewhat limited. An internal capacitor limits the RSSI frequency response to about 100kHz. At high data rates the rise and fall times will not be symmetrical.

The RSSI output is a current-to-voltage converter similar to the audio outputs. However, an external resistor is required. With a 91k Ω resistor, the output characteristic is 0.5V for a 10dB change in the input amplitude.

Additional Circuitry

Internal to the NE604A are voltage and current regulators which have been temperature compensated to maintain the performance of the device over a wide temperature range. These regulators are not accessible to the user.

NE/SA604A



NE/SA614A

DESCRIPTION

The NE/SA614A is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator, and voltage regulator. The NE/SA614A features higher IF bandwidth (25MHz) and temperature compensated RSSI and limiters permitting higher performance application compared with the NE/SA604. The NE/SA614A is available in a 16-lead dual-in-line plastic and 16-lead SO (surface-mounted miniature) package.

FEATURES

- Low power consumption: 3.3mA typical
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Two audio outputs muted and unmuted
- Low external component count; suitable for crystal/ceramic filters
- Excellent sensitivity: 1.5µV across input pins (0.22µV into 50Ω matching network) for 12dB SINAD (Signal to Noise and Distortion ratio) at 455kHz
- SA614A meets cellular radio specifications

PIN CONFIGURATION

3
6 IFAMP IFAMP 5 DECOUPLING 4 IFAMP 0UTPUT 3 GND 2 LIMITER 1 LIMITER 0 DECOUPLING 0 LIMITER DECOUPLING 1 LIMITER DECOUPLING 1 LIMITER

APPLICATIONS


- Cellular radio FM IF
- High performance communications receivers
- Intermediate frequency amplification and detection up to 25MHz
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE614AN	0406C
16-Pin Plastic Small Outline (SO) package (Surface-mount)	0 to +70°C	NE614AD	0005D
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA614AN	0406C
16-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA614AD	0005D

NE/SA614A

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARA	RATING	UNITS	
Vcc	Single supply voltage	9	V	
T _{STG}	Storage temperature ran	-65 to +150	°C	
T _A	Operating ambient temperature range NE614A SA614A		0 to +70 -40 to +85	°C
θЈΑ	Thermal impedance	D package N package	90 75	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +6V$, $T_A = 25$ °C; unless otherwise stated.

	PARAMETER	TEST CONDITIONS	LIMITS						
SYMBOL			NE614A		SA614A		UNITS		
•			MIN	TYP	MAX	MIN	TYP	MAX	
V _{cc}	Power supply voltage range		4.5		8.0	4.5		8.0	>
lcc	DC current drain		2.5	3.3	4.0	2.5	3.3	4.0	mA
	Mute switch input threshold (ON) (OFF)		1.7		1.0	1.7		1.0	> >

NE/SA614A

AC ELECTRICAL CHARACTERISTICS

Typical reading at T_A = 25°C; V_{CC} = ±6V, unless otherwise stated. IF frequency = 455kHz; IF level = -47dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

SYMBOL	PARAMETER	TEST CONDITIONS				
			NE/SA614A			UNITS
			MIN	TYP	MAX	1
	Input limiting -3dB	Test at Pin 16	:	-92		dBm/50Ω
	AM rejection	80% AM 1kHz	25	33		dB
	Recovered audio level	15nF de-emphasis	60	175	260	mV _{RMS}
	Recovered audio level	150pF de-emphasis	1	530		mV _{RMS}
THD	Total harmonic distortion		-30	-42		dB
S/N	Signal-to-noise ratio	No modulation for noise	8 % 1 % 1 % 1 % 1 % 1 % 1 % 1 % 1 % 1 %	68		dB
		RF level = -118dBm	0	160	800	mV
	RSSI output ¹	RF level = -68dBm	1.7	2.50	3.3	V
		RF level = -18dBm	3.6	4.80	5.8	V
	RSSI range	R ₄ = 100k (Pin 5)		80	N	dB
	RSSI accuracy	R ₄ = 100k (Pin 5)		±2.0		dB
	IF input impedance		1.4	1.6		kΩ
	IF output impedance		0.85	1.0	the state of	kΩ
	Limiter input impedance		1.4	1.6	1 1 1 1 1 1 1 1	kΩ
	Unmuted audio output resistance			58		kΩ
	Muted audio output resistance	<u> </u>		58	and the second	kΩ

-97dBm

-118dBm

-47dBm


+3dBm

-68dBm -18dBm


The NE615 and NE614A are both derived from the same basic die. The NE615 performance plots are directly applicable to the NE614A.

NE614A data sheets refer to power at 50Ω input termination; about 21dB less power actually enters the internal 1.5k input. NE614A (50)
 NE614A (1.5k)/NE615 (1.5k


NE/SA614A



NE/SA614A



NE/SA614A



CIRCUIT DESCRIPTION


The NE/SA614A is a very high gain, high frequency device. Correct operation is not possible if good RF layout and gain stage practices are not used. The NE/SA614A cannot be evaluated independent of circuit, components, and board layout. A physical layout which correlates to the electrical limits is shown in Figure 1. This configuration can be used as the basis for production layout,

The NE/SA614A is an IF signal processing system suitable for IF frequencies as high as 21.4MHz. The device consists of two limiting amplifiers, quadrature detector, direct audio output, muted audio output, and signal strength indicator (with log output characteristic). The sub-systems are shown in Figure 2. A typical application with 45MHz input and 455kHz IF is shown in Figure 3.


IF Amplifiers


The IF amplifier section consists of two log-limiting stages. The first consists of two differential amplifiers with 39dB of gain and a small signal bandwidth of 41MHz (when driven from a 50Ω source). The output of the first limiter is a low impedance emitter follower with 1kΩ of equivalent series resistance. The second limiting stage consists of three differential amplifiers with a gain of 62dB and a small signal AC bandwidth of 28MHz. The outputs of the final differential stage are buffered to the internal quadrature detector. One of the outputs is available at Pin 9 to drive an external quadrature capacitor and L/C quadrature


Both of the limiting amplifier stages are DC biased using feedback. The buffered output of the final differential amplifier is fed back to the input through $42k\Omega$ resistors. As shown in Figure 2, the input impedance is established for each stage by tapping one of the feedback resistors 1.6k Ω from the input. This requires one additional decoupling capacitor from the tap point to ground.




NE/SA614A









Because of the very high gain, bandwidth and input impedance of the limiters, there is a very real potential for instability at IF frequencies above 455kHz. The basic phenomenon is shown in Figure 6. Distributed feedback (capacitance, inductance and radiated fields) forms a divider from the output of the limiters back to the inputs (including RF input). If this

feedback divider does not cause attenuation greater than the gain of the forward path, then oscillation or low level regeneration is likely. If regeneration occurs, two symptoms may be present: (1)The RSSI output will be high with no signal input (should nominally be 250mV or lower), and (2) the demodulated output will demonstrate a threshold. Above a certain input level, the limited signal will begin

to dominate the regeneration, and the demodulator will begin to operate in a "normal" manner.

There are three primary ways to deal with regeneration: (1) Minimize the feedback by gain stage isolation, (2) lower the stage input impedances, thus increasing the feedback attenuation factor, and (3) reduce the gain.

Gain reduction can effectively be accomplished by adding attenuation between stages. This can also lower the input impedance if well planned. Examples of impedance/gain adjustment are shown in Figure 7. Reduced gain will result in reduced limiting sensitivity.

A feature of the NE614A IF amplifiers, which is not specified, is low phase shift. The NE614A is fabricated with a 10GHz process with very small collector capacitance. It is advantageous in some applications that the phase shift changes only a few degrees over a wide range of signal input amplitudes.

Stability Considerations

The high gain and bandwidth of the NE614A in combination with its very low currents permit circuit implementation with superior performance. However, stability must be maintained and, to do that, every possible feedback mechanism must be addressed. These mechanisms are: 1) Supply lines and ground, 2) stray layout inductances and capacitances, 3) radiated fields, and 4) phase shift. As the system IF increases, so must the attention to fields and strays. However, ground and supply loops cannot be overlooked, especially at lower frequencies. Even at 455kHz, using the test layout in Figure 1, instability will occur if the supply line is not decoupled with two high quality RF capacitors, a 0.1µF monolithic right at the V_{CC} pin, and a 6.8μF tantalum on the supply line. An electrolytic is not an adequate substitute. At 10.7MHz, a 1µF tantalum has proven acceptable with this layout. Every layout must be evaluated on its own merit, but don't underestimate the importance of good supply bypass.

At 455kHz, if the layout of Figure 1 or one substantially similar is used, it is possible to directly connect ceramic filters to the input and between limiter stages with no special consideration. At frequencies above 2MHz, some input impedance reduction is usually necessary. Figure 7 demonstrates a practical means.

As illustrated in Figure 8, 430Ω external resistors are applied in parallel to the internal $1.6k\Omega$ load resistors, thus presenting approximately 330Ω to the filters. The input filter is a crystal type for narrowband selectivity. The filter is terminated with a tank which transforms to 330Ω . The interstage filter is a ceramic type which doesn't contribute to system selectivity, but does suppress wideband noise and stray signal pickup. In wideband 10.7MHz IFs the input filter can also be ceramic, directly connected to Pin 16.

In some products it may be impractical to utilize shielding, but this mechanism may be appropriate to 10.7MHz and 21.4MHz IF. One of the benefits of low current is lower radiated field strength, but lower does not mean non-existent. A spectrum analyzer with an active probe will clearly show IF energy with the probe held in the proximity of the second limiter output or quadrature coil. No specific recommendations are provided, but mechanical shielding should be considered if layout, bypass, and input impedance reduction do not solve a stubborn instability.

The final stability consideration is phase shift. The phase shift of the limiters is very low, but there is phase shift contribution from the quadrature tank and the filters. Most filters demonstrate a large phase shift across their passband (especially at the edges). If the quadrature detector is tuned to the edge of the filter passband, the combined filter and quadrature phase shift can aggravate stability. This is not usually a problem, but should be kept in mind.

Quadrature Detector


Figure 5 shows an equivalent circuit of the NE614A quadrature detector. It is a multiplier cell similar to a mixer stage. Instead of mixing two different frequencies, it mixes two signals of common frequency but different phase. Internal to the device, a constant amplitude (limited) signal is differentially applied to the lower port of the multiplier. The same signal is applied single-ended to an external capacitor at Pin 9. There is a 90° phase shift across the plates of this capacitor, with the phase shifted signal applied to the upper port of the multiplier at Pin 8. A quadrature tank (parallel L/C network) permits frequency selective phase shifting at the IF frequency. This quadrature tank must be returned to ground through a DC blocking capacitor.

The loaded Q of the quadrature tank impacts three fundamental aspects of the detector: Distortion, maximum modulated peak deviation, and audio output amplitude. Typical quadrature curves are illustrated in Figure 10. The phase angle translates to a shift in the multiplier output voltage.

Thus a small deviation gives a large output with a high Q tank. However, as the deviation from resonance increases, the non-linearity of the curve increases (distortion), and, with too much deviation, the signal will be outside the quadrature region (limiting the peak deviation which can be demodulated). If the same peak deviation is applied to a lower Q tank, the deviation will remain in a region of the curve which is more

linear (less distortion), but creates a smaller phase angle (smaller output amplitude). Thus the Q of the quadrature tank must be tailored to the design. Basic equations and an example for determining Q are shown below. This explanation includes first-order effects only.

Frequency Discriminator Design Equations for NE614A



$$V_{O} = \frac{C_{S}}{C_{P} + C_{S}} \cdot \frac{1}{1 + \frac{\omega_{1}}{Q_{1}S} + \left(\frac{\omega_{1}}{S}\right)^{2}} \cdot V_{IN}$$

where
$$\omega_1=\frac{1}{\sqrt{L(C_P+C_S)}}$$
 (1b)
$$Q_1=R\;(C_P+C_S)\;\omega_1 \eqno(1c)$$

From the above equation, the phase shift between nodes 1 and 2, or the phase across C_s will be:

$$\phi = \angle V_0 - \angle V_{IN} = t_g^{-1} \left[\frac{\omega_1}{\overline{\Omega_1 \omega}} \frac{(2)}{1 - \left(\frac{\omega_1}{\omega}\right)^2} \right]$$

Figure 10 is the plot of ϕ vs. $\left(\frac{\omega}{\omega_1}\right)$

It is notable that at $\omega = \omega_1$, the phase shift is

 $\frac{\pi}{2}$ and the response is close to a straight line with a slope of $\frac{\Delta \phi}{\Delta \omega} = \frac{2Q_1}{\omega_1}$

The signal V_O would have a phase shift of $\left[\frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega\right]$ with respect to the V_{IN} .

If
$$V_{IN} = A \sin \omega t \Rightarrow V_0 = A$$

$$\sin \left[\omega t + \frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega \right]$$
(3)

Multiplying the two signals in the mixer, and low pass filtering yields:

$$V_{IN} \bullet V_{O} = A^{2} \sin \omega t \tag{4}$$

$$\sin \left[\omega t + \frac{\pi}{2} - \frac{2Q_{1}}{\omega_{1}} \omega \right]$$

after low pass filtering

NE/SA614A

$$\Rightarrow V_{OUT} = \frac{1}{2} A^2 Cos \left[\frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega \right]$$

$$= \frac{1}{2} A^2 Sin \left(\frac{2Q_1}{\omega_1} \right) \omega$$

$$V_{OUT} \approx 2Q_1 \frac{\omega_1}{\omega} = \left[2Q_1 \left(\frac{\omega_1 + \Delta\omega}{\omega_1} \right) \right]$$
For $\frac{2Q_1\omega}{Q_2} << \frac{\pi}{2}$

Which is discriminated FM output. (Note that $\Delta\omega$ is the deviation frequency from the carrier $\omega_1.$

Ref. Krauss, Raab, Bastian; Solid State Radio Eng.; Wiley, 1980, p. 311. Example: At 455kHz IF, with \pm 5kHz FM deviation. The maximum normalized frequency will be

$$\frac{455 \pm 5 \text{kHz}}{455} = 1.010 \text{ or } 0.990$$

Go to the f vs. normalized frequency curves (Figure 10) and draw a vertical straight line at $\frac{\omega}{\omega_{\rm r}} = 1.01$.

The curves with Q = 100, Q = 40 are not linear, but Q = 20 and less shows better linearity for this application. Too small Q decreases the amplitude of the discriminated FM signal. (Eq. 6) \Rightarrow Choose a Q = 20

The internal R of the 614A is 40k. From Eq. 1c, and then 1b, it results that

$$C_P + C_S = 174pF$$
 and $L = 0.7mH$.

A more exact analysis including the source resistance of the previous stage shows that there is a series and a parallel resonance in the phase detector tank. To make the parallel and series resonances close, and to get maximum attenuation of higher harmonics at 455kHz IF, we have found that a $C_{\rm S}=10{\rm pF}$ and $C_{\rm P}=164{\rm pF}$ (commercial values of 150pF or 180pF may be practical), will give the best results. A variable inductor which can be adjusted around 0.7mH should be chosen and optimized for minimum distortion. (For 10.7MHz, a value of $C_{\rm S}=1{\rm pF}$ is recommended.)

Audio Outputs

Two audio outputs are provided. Both are PNP current-to-voltage converters with 55k Ω nominal internal loads. The unmuted output

is always active to permit the use of signaling tones in systems such as cellular radio. The other output can be muted with 70dB typical attenuation. The two outputs have an internal 180° phase difference.

The nominal frequency response of the audio outputs is 300kHz. this response can be increased with the addition of external resistors from the output pins to ground in parallel with the internal 55k resistors, thus lowering the output time constant. Singe the output structure is a current-to-voltage converter (current is driven into the resistance, creating a voltage drop), adding external parallel resistance also has the effect of lowering the output audio amplitude and DC level.

This technique of audio bandwidth expansion can be effective in many applications such as SCA receivers and data transceivers. Because the two outputs have a 180° phase relationship. FSK demodulation can be accomplished by applying the two output differentially across the inputs of an op amp or comparator. Once the threshold of the reference frequency (or "no-signal" condition) has been established, the two outputs will shift in opposite directions (higher or lower output voltage) as the input frequency shifts. The output of the comparator will be logic output. The choice of op amp or comparator will depend on the data rate. With high IF frequency (10MHz and above), and wide IF bandwidth (L/C filters) data rates in excess of 4Mbaud are possible.

RSSI

The "received signal strength indicator", or RSSI, of the NE614A demonstrates monotonic logarithmic output over a range of 90dB. The signal strength output is derived from the summed stage currents in the limiting amplifiers. It is essentially independent of the IF frequency. Thus, unfiltered signals at the limiter inputs, spurious products, or regenerated signals will manifest themselves as RSSI outputs. An RSSI output of greater than 250mV with no signal (or a very small signal) applied, is an indication of possible regeneration or oscillation.

In order to achieve optimum RSSI linearity, there must be a 12dB insertion loss between

the first and second limiting amplifiers. With a typical 455kHz ceramic filter, there is a nominal 4dB insertion loss in the filter. An additional 6dB is lost in the interface between the filter and the input of the second limiter. A small amount of additional loss must be introduced with a typical ceramic filter. In the test circuit used for cellular radio applications (Figure 3) the optimum linearity was achieved with a 5.1k Ω resistor from the output of the first limiter (Pin 14) to the input of the interstage filter. With this resistor from Pin 14 to the filter, sensitivity of 0.25 µV for 12dB SINAD was achieved. With the 3.6k Ω resistor, sensitivity was optimized at 0.22µV for 12dB SINAD with minor change in the RSSI linearity.

Any application which requires optimized RSSI linearity, such as spectrum analyzers, cellular radio, and certain types of telemetry, will require careful attention to limiter interstage component selection. This will be especially true with high IF frequencies which require insertion loss or impedance reduction for stability.

At low frequencies the RSSI makes an excellent logarithmic AC voltmeter.


For data applications the RSSI is effective as an amplitude shift keyed (ASK) data slicer. If a comparator is applied to the RSSI and the threshold set slightly above the no signal level, when an in-band signal is received the comparator will be sliced. Unlike FSK demodulation, the maximum data rate is somewhat limited. An internal capacitor limits the RSSI frequency response to about 100kHz. At high data rates the rise and fall times will not be symmetrical.

The RSSI output is a current-to-voltage converter similar to the audio outputs. However, an external resistor is required. With a 91k Ω resistor, the output characteristic is 0.5V for a 10dB change in the input amplitude.

Additional Circuitry

Internal to the NE614A are voltage and current regulators which have been temperature compensated to maintain the performance of the device over a wide temperature range. These regulators are not accessible to the user.

NE/SA614A



Audio decibel level detector with meter driver

AN1991

Author: Robert J. Zavrel Jr.

DESCRIPTION

Although the NE604 was designed as an RF device intended for the cellular radio market, it has features which permit other design configurations. One of these features is the Received Signal Strength Indicator (RSSI). In a cellular radio, this function is necessary for continuous monitoring of the received signal strength by the radio's microcomputer. This circuit provides a logarithmic response proportional to the input signal level. The NE604 can provide this logarithmic response over an 80dB range up to a 15MHz operating frequency. This paper describes a technique which optimizes this useful function within the audio band.

A sensitive audio level indicator circuit can be constructed using two integrated circuits: the NE604 and NE532. This circuit draws very little power (less than 5mA with a single 6V power supply) making it ideal for portable battery operated equipment. The small size and low-power consumption belie the 80dB dynamic range and 10.5μV sensitivity.

The RSSI function requires a DC output voltage which is proportional to the log₁₀ of the input signal level. Thus a standard 0-5


voltmeter can be linearly calibrated in decibels over a single 80dB range. The entire circuit is composed of 9 capacitors and two resistors along with the two ICs. No tuning or calibration is required in a manufacturing setting.


The Audio Input vs Output Graph shows that the circuit is within 1.5dB tolerance over the 80dB range for audio frequencies from 100Hz to 10kHz. Higher audio levels can be measured by placing an attenuator ahead of the input capacitor. The input impedance is high (about 50k), so lower impedance is reminations (50 or 600Ω) will not be affected by the input impedance. If very accurate tracking is required (<0.5dB accuracy), a 40 or 50dB segment can be "selected". A range switch can then be added with appropriate attenuators if more than 40 or 50dB dynamic range is required.

There are two amplifier sections in the 604 with 2 and 3 stages in the first and second sections respectively. Each stage outputs a sample current to a summing circuit. The summing circuit has a current mirror which appears at Pin 5. This current is proportional to the \log_{10} of the input audio signal. A voltage is dropped across the 100k resistor by the current, and a $0.1\mu\mathrm{F}$ capacitor is used to bypass and filter the output signal. The 532

op amp is used as a buffer and meter driver, although a digital voltmeter could replace both the op amp and the meter shown. The rest of the capacitors are used for power supply and amplifier input bypassing.

The RC circuit between Pins 14 and 12 forms a low-pass filter which can be adjusted by changing the value of C1. Raising the capacitance will lower the cut-off frequency and also lower the zero signal output resting voltage (about 0.6V). Lowering the capacitance value will have the opposite effect with some reduction in dynamic range, but will raise the frequency response. The $2k\Omega$ resistor value provides the near-ideal





inter-stage loss for maximum RSSI linearity. C2 can also be changed. The trade-off here is between output damping and ripple. Most analog and digital metering methods will tend to cancel the effects of small or moderate

ripple voltages through integration, but high ripple voltages should be avoided.

A second op amp is used with an optional second filter. This filter has the advantage of

a low impedance signal source by virtue of the first op amp. Again, a trade-off exists between meter damping and ripple attenuation. If very low ripple and low

Audio decibel level detector with meter driver

AN1991

damping are both required, a more complex active low-pass filter should be constructed.

Some applications of this circuit might include:

- 1. Portable acoustic analyzer
- 2. Microphone tester

- 3. Audio spectrum analyzer
- 4. VU meters
- 5. S-meter for direct conversion radio receiver
- 6. Audio dynamic range testers

7. Audio analyzers (THD, noise, separation, response, etc.)

High sensitivity applications of low-power RF/IF integrated circuits

AN1993

ABSTRACT

This paper discusses four high sensitivity receivers and IF (Intermediate Frequency) strips which utilize intermediate frequencies of 10.7MHz or greater. Each circuit utilizes a low-power VHF mixer and high-performance low-power IF strip. The circuit configurations are

- 45 or 49MHz to 10.7MHz narrowband,
- 2. 90MHz to 21.4MHz narrowband,
- 3. 100MHz to 10.7MHz wideband, and
- 4. 152.2MHz to 10.7MHz narrowband.

Each circuit is presented with an explanation of component selection criteria, (to permit adaptation to other frequencies and bandwidths). Optional configurations for local oscillators and data demodulators are summarized.

INTRODUCTION


Traditionally, the use of 10.7MHz as an intermediate frequency has been an attractive means to accomplish reasonable image


rejection in VHF/UHF receivers. However, applying significant gain at a high IF has required extensive gain stage isolation to avoid instability and very high current consumption to get adequate amplifier gain bandwidth. By enlightened application of two relatively new low power ICs, Signetics NE602 and NE604A, it is possible to build highly producible IF strips and receivers with input frequencies to several hundred megahertz, IF frequencies of 10.7 or 21.4MHz, and sensitivity less than 2µV (in many cases less than 1µV). The Signetics new NE605 combines the function of the

NE602 and the NE604A. All of the circuits described in this paper can also be implemented with the NE605. The NE602 and NE604A were utilized for this paper to permit optimum gain stage isolation and filter location.


THE BASICS


First let's look at why it is relevant to use a 10.7 or 21.4MHz intermediate frequency. 455kHz ceramic filters offer good selectivity and small size at a low price. Why use a higher IF? The fundamental premise for the answer to this question is that the receiver architecture is a hetrodyne type as shown in Figure 1.






AN1993







A pre-selector (bandpass in this case) precedes a mixer and local oscillator. An IF filter follows the mixer. The IF filter is only supposed to pass the difference (or sum) of the local oscillator (LO) frequency and the preselector frequency.

The reality is that there are always two frequencies which can combine with the LO: The pre-selector frequency and the "image" frequency. Figure 2 shows two hypothetical pre-selection curves. Both have 3dB bandwidths of 2MHz. This type of pre-selection is typical of consumer products such as cordless telephone and FM radio. Figure 2A shows the attenuation of a low side image with 10.7MHz. Figure 2B shows the very limited attenuation of the low side 455kHz image.

If the single conversion architecture of Figure 1 were implemented with a 455kHz IF, any interfering image would be received almost as well as the desired frequency. For this reason, dual conversion, as shown in Figure 3, has been popular.


In the application of Figure 3, the first IF must be high enough to permit the pre-selector to reject the images of the first mixer and must have a narrow enough bandwidth that the second mixer images and the intermod products due to the first mixer can be attenuated. There's more to it than that, but those are the basics. The multiple conversion hetrodyne works well, but, as Figure 3 suggests, compared to Figure 2 it is more complicated. Why, then, don't we use the approach of Figure 2?


THE PROBLEM

Historically there has been a problem: Stability! Commercially available integrated IF amplifiers have been limited to about 60dB of gain. Higher discrete gain was possible if each stage was carefully shielded and bypassed, but this can become a nightmare on a production line. With so little IF gain available, in order to receive signals of less than 10µV it was necessary to add RF gain and this, in turn, meant that the mixer must have good large signal handling capability. The RF gain added expense, the high level mixer added expense, both added to the potential for instabilities, so the multiple conversion started looking good again.

But why is instability such a problem in a high gain high IF strip? There are three basic mechanisms. First, ground and the supply line are potentially feedback mechanisms from stage-to-stage in any amplifier. Second, output pins and external components create fields which radiate back to inputs. Third,

AN1993





layout capacitances become feedback mechanisms. Figure 4 shows the fields and capacitances symbolically.


If Z_F represents the impedance associated with the circuit feedback mechanisms (stray capacitances, inductances and radiated fields), and $Z_{\rm IN}$ is the equivalent input impedance, a divider is created. This divider must have an attenuation factor greater than the gain of the amplifier if the amplifier is to remain stable.

- If gain is increased, the input-to-output isolation factor must be increased.
- As the frequency of the signal or amplifier bandwidth increases, the impedance of the layout capacitance decreases thereby reducing the attenuation factor.

The layout capacitance is only part of the issue. In order for traditional 10.7MHz IF amplifiers to operate with reasonable gain bandwidth, the amount of current in the

amplifiers needed to be quite high. The CA3089 operates with 25mA of typical quiescent current. Any currents which are not perfectly differential must be carefully bypassed to ground. The higher the current, the more difficult the challenge. And limiter outputs and quadrature components make excellent field generators which add to the feedback scenario. The higher the current, the larger the field.

AN1993






Figure 8. Circuit Board Layout

THE SOLUTION

The NE602 is a double balanced mixer suitable for input frequencies in excess of 500MHz. It draws 2.5mA of current. The NE604A is an IF strip with over 100dB of gain and a 25MHz small signal bandwidth. It draws 3.5mA of current. The circuits in this paper will demonstrate ways to take advantage of this low current and 75dB or more of the NE604A gain in receivers and IF strips that would not be possible with traditional integrated circuits. No special tricks are used, only good layout, impedance planning and gain distribution.

THE MIXER

The NE602 is a low power VHF mixer with built-in oscillator. The equivalent circuit is shown in Figure 5. The basic attributes of this mixer include conversion gain to frequencies greater than 500MHz, a noise figure of 4.6dB @ 45MHz, and a built-in oscillator which can be used up to 200MHz. LO can be injected.

For best performance with any mixer, the interface must be correct. The input impedance of the NE602 is high, typically $3k\Omega$ in parallel with 3pF. This is not an easy

match from 50Ω . In each of the examples which follow, an equivalent 50:1.5k match

was used. This compromise of noise, loss, and match yielded good results. It can be improved upon. Match to crystal filters will require special attention, but will not be given focus in this paper.

This oscillator is a single transistor with an internal emitter follower driving the mixer. For best mixer performance, the LO level needs to be approximately 220mV_{RMS} at the base of the oscillator transistor (Pin 6). A number of oscillator configurations are presented at the end of this paper. In each of the prototypes for this paper, the LO source was a signal generator. Thus, a 51Ω resistor was used to terminate the signal generator. The LO is then coupled to the mixer through a DC blocking capacitor. The signal generator is set for 0dBm. The impedance at the LO input (Pin 6) is approximately 20kΩ. Thus, required power is very low, but 0dBm across 51Ω does provide the necessary 220mV_{RMS}.

The outputs of the NE602 are loaded with $1.5k\Omega$ internal resistors. This makes interface to 455kHz ceramic filters very easy. Other filter types will be addressed in the examples.

THE IF STRIP

The basic functions of the NE604A are ordinary at first glance: Limiting IF. quadrature detector, signal strength meter, and mute switch. However, the performance of each of these blocks is superb. The IF has 100dB of gain and 25MHz bandwidth. This feature will be exploited in the examples. The signal strength indicator has a 90dB log output characteristic with very good linearity. There are two audio outputs with greater than 300kHz bandwidth (one can be muted greater than 70dB). The total supply current is typically 3.5mA. This is the other factor which permits high gain and high IF.

Figure 6 shows an equivalent circuit of the NE604A. Each of the IF amplifiers has a 1.6k Ω input impedance. The input impedance is achieved by splitting a DC feedback bias resistor. The input impedance will be manipulated in each of the examples to aid stability.

AN1993

BASIC CONSIDERATIONS


In each of the circuits presented, a common layout and system methodology is used. The basic circuit is shown symbolically in Figure 7.

At the input, a frequency selective transformation from 50Ω to $1.5k\Omega$ permits analysis of the circuit with an RF signal generator. A second generator provides LO. This generator second generator provides LO. This generator is terminated with a 51Ω


resistor. The output of the mixer and the input of the first limiter are both high impedance (1.5 Ω nominal). As indicated previously, the input impedance of the limiter must be low enough to attenuate feedback signals. So, the input impedance of the first limiter is modified with an external resistor. In most of the examples, a 430 Ω external resistor was used to create a 330 Ω input impedance (430//1.5 Ω). The first IF filter is thus designed to present 1.5 Ω to the mixer and 330 Ω to the first limiter.


The same basic treatment was used between the first and second limiters. However, in each of the 10.7MHz examples, this interstage filter is not an L/C tank; it is a ceramic filter. This will be explained in the first example.

After the second limiter, a conventional quadrature detector demodulates the FM or FSK information from the carrier and a simple low pass filter completes the demodulation process at the audio outputs.




AN1993






As mentioned, a single layout was used for each of the examples. The board artwork is shown in Figure 8. Special attention was given to: (1) Creating a maximum amount of ground plane with connection of the component side and solder side ground at

locations all over the board; (2) careful attention was given to keeping a ground ring around each of the gain stages. The objective was to provide a shunt path to ground for any stray signal which might feed back to an input; (3) leads were kept short and relatively



AN1993




wide to minimize the potential for them to radiate or pick up stray signals; finally (and very important), (4) RF bypass was done as close as possible to supply pins and inputs, with a good (10µF) tantalum capacitor completing the system bypass.

EXAMPLE: 45MHZ TO 10.7MHZ NARROWBAND

As a first example, consider conversion from 45MHz to 10.7MHz. There are commercially available filters for both frequencies so this is a realistic combination for a second IF in a UHF receiver. This circuit can also be applied to cordless telephone or short range communications at 46 or 49MHz. The circuit is shown in Figure 9.

The 10.7MHz filter chosen is a type commonly available for 25kHz channel spacing. It has a 3dB bandwidth of 15kHz and a termination requirement of $3k\Omega/2pF$. To present $3k\Omega$ to the input side of the filter, a $1.5k\Omega$ resistor was used between the NE602 output (which has a $1.5k\Omega$ impedance) and the filter. Layout capacitance was close enough to 2pF that no adjustment was necessary. This series-resistance approach introduces an insertion loss which degrades the sensitivity, but it has the benefit of simplicity.


AN1993




The secondary side of the crystal filter is terminated with a 10.7MHz tuned tank. The capacitor of the tank is tapped to create a transformer with the ratio for 3k:330. With the addition of the 430Ω resistor in parallel with the NE604A 1.6k Ω internal input resistor, the correct component of resistive termination is presented to the crystal filter. The inductor of the tuned load is adjusted off resonance enough to provide the 2pF capacitance needed. (Actual means of adjustment was for best audio during alignment).

If appropriate or necessary for sensitivity, the same type of tuned termination used for the secondary side of the crystal filter can also be used between the NE602 and the filter. If this is desired, the capacitors should be ratioed for 1.5k:3k. Alignment is more complex with tuned termination on both sides of the filter. This approach is demonstrated in the fourth example.

A ceramic filter is used between the first and second limiters. It is directly connected between the output of the first limiter and the input of the second limiter. Ceramic filters act much like ceramic capacitors, so direct connection between two circuit nodes with different DC levels is acceptable. At the input to the second limiter, the impedance is again reduced by the addition of a 430Q external



AN1993




resistor in parallel with the internal 1.6k $\!\Omega$ input load resistor. This presents the 330 $\!\Omega$

termination to the ceramic filter which the manufacturers recommend.

On the input side of the ceramic filter, no attempt was made to create a match. The output impedance of the first limiter is nominally 1kΩ. Crystal filters are tremendously sensitive to correct match. Ceramic filters are relatively forgiving. A review of the manufacturers' data shows that the attenuation factor in the passband is affected with improper match, but the degree of change is small and the passband stays centered. Since the principal selectivity for this application is from the crystal filter at the input of the first limiter, the interstage ceramic filter only has to suppress wideband noise. The first filter's passband is right in the center of the ceramic filter passband. (The crystal filter passband is less than 10% of the ceramic filter passband). This passband relationship is illustrated in Figure 10.

After the second limiter, demodulation is accomplished in the quadrature detector. Quadrature criteria is not the topic of this paper, but it is noteworthy that the choice of loaded Q will affect performance. The NE604A is specified at 455kHz using a quadrature capacitor of 10pF and a tuning capacitor of 180pF. (180pF gives a loaded Q of 20 at 455kHz). A careful look at the



quadrature equations (Ref 3.) suggests that at 10.7MHz a value of about 1pF should be substituted for the 10pF at 455kHz.

The performance of this circuit is presented in Figure 11. The -12dB SINAD (ratio of Signal to Noise And Distortion) was achieved with a $0.6\mu V$ input.

EXAMPLE: 90MHZ TO 21.4MHZ NARROWBAND

This second example, like the first, used two frequencies which could represent the intermediate frequencies of a UHF receiver. This circuit can also be applied to VHF single conversion receivers if the sensitivity is

AN1993

appropriate. The circuit is shown in Figure 12.


Most of the fundamentals are the same as explained in the first example. The 21.4MHz crystal filter has a 1.5kΩ/2pF termination requirement so direct connection to the output of the NE602 is possible. With strays there is probably more than 2pF in this circuit, but the performance is good nonetheless. The output of the crystal filter is terminated with a tuned impedance-step-down transformer as in the previous example. Interstage filtering is accomplished with a 1kΩ:330 step-down ratio. (Remember, the output of the first limiter is $1k\Omega$ and a 430Ω resistor has been added to make the second limiter input 330Ω). A DC blocking capacitor is needed from the output of the first limiter. The board was not laid out for an interstage transformer, so an "XACTO" knife was used to make some minor mods. Figure 13 shows the performance. The +12dB SINAD was with 1.6µV input.

EXAMPLE: 100MHZ TO 10.7MHZ WIDEBAND

This example represents three possible applications: (1) low cost, sensitive FM broadcast receivers, (2) SCA (Subsidiary Communications Authorization) receivers and (3) data receivers. The circuit schematic is shown in Figure 14. While this example has the greatest diversity of application, it is also the simplest. Two 10.7MHz ceramic filters were used. The first was directly connected to the output of the NE602. The second was directly connected to the output of the first IF limiter. The secondary sides of both filters were terminated with 330Ω as in the two previous examples. While the filter bandpass skew of this simple single conversion receiver might not be tolerable in some applications, to a first order the results are excellent. (Please note that sensitivity is measured at +20dB in this wideband example.) Performance is illustrated in Figure 15. +20dB SINAD was measured with 1.8µV input.

EXAMPLE: 152.2MHZ TO 10.7MHZ NARROWBAND

In this example (see Figure 16) a simple, effective, and relatively sensitive single conversion VHF receiver has been implemented. All of the circuit philosophy has



been described in previous examples. In this circuit, tuned-transformed termination was used on the input and output sides of the crystal filter. Performance is shown in Figure 17. The +12dB SINAD sensitivity was 0.9µV.

OSCILLATORS

The NE602 contains an oscillator transistor which can be used to frequencies greater than 200MHz. Some of the possible configurations are shown in Figures 18 and 19.

L/C

When using a synthesizer, the LO must be externally buffered. Perhaps the simplest approach is an emitter follower with the base connected to Pin 7 of the NE602. The use of a dual-gate MOSFET will improve performance because it presents a fairly constant capacitance at its gate and because it has very high reverse isolation.

CRYSTAL

With both of the Colpitts crystal configurations, the load capacitance must be specified. In the overtone mode, this can become a sensitive issue since the capacitance from the emitter to ground is actually the equivalent capacitive reactance

of the harmonic selection network. The Butler oscillator uses an overtone crystal specified for series mode operation (no parallel capacitance). It may require an extra inductor (L_0) to null out C_0 of the crystal, but otherwise is fairly easy to implement (see references).

The oscillator transistor is biased with only 220 μ A. In order to assure oscillation in some configurations, it may be necessary to increase transconductance with an external resistor from the emitter to ground. 10k Ω to 20k Ω are acceptable values. Too small a resistance can upset DC bias (see references).

DATA DEMODULATION

It is possible to change any of the examples from an audio receiver to an amplitude shift keyed (ASK) or frequency shift keyed (FSK) receiver or both with the addition of an external op amp(s) or comparator(s). A simple example is shown in Figure 20. ASK decoding is accomplished by applying a comparator across the received signal strength indicator (RSSI). The RSSI will track IF level down to below the limits of the demodulator (—120dBm RF input in most of the examples). When an in-band signal is


AN1993

above the comparator threshold, the output logic level will change.

FSK demodulation takes advantage of the two audio outputs of the NE604A. Each is a

PNP current source type output with 180° phase relationship. With no signal present, the quad tank tuned for the center of the IF


passband, and both outputs loaded with the same value of capacitance, if a signal is received which is frequency shifted from the



IF passband, and both outputs loaded with the same value of capacitance, if a signal is received which is frequency shifted from the IF center, one output voltage will increase and the other will decrease by a corresponding absolute value. Thus, if a

comparator is differentially connected across the two outputs, a frequency shift in one direction will drive the comparator output to one supply rail, and a frequency shift in the opposite direction will cause the comparator output to swing to the opposite rail. Using this technique, and L/C filtering for a wide IF bandwidth, NRZ data at rates greater than 4Mb have been processed with the new NE605

AN1993



SUMMARY

The NE602, NE604A and NE605 provide the RF system designer with the opportunity for excellent receiver or IF system sensitivity with very simple circuitry. IFs at 455kHz, 10.7MHz and 21.4MHz with 75 to 90dB gain are possible without special shielding. The flexible configuration of the built-in oscillator of the NE602/605 add to ease of implementation. Either data or audio can be recovered from the NE604A/605 outputs.

REFERENCES

- 1) Anderson, D.: "Low Power ICs for RF Data Communications", Machine Design, pp 126-128, July 23, 1987.
- 2) Krauss, Raab, Bastian: Solid State Radio Engineering, p. 311, Wiley, 1980.
- 3) Matthys, R.: "Survey of VHF Crystal Oscillator Circuits," RF Technology Expo Proceedings, pp 371-382, February, 1987.
- 4) Signetics: "NE/SA604A High Performance Low Power FM IF System", Linear Data and Applications Manual, Signetics, 1987.
- 5) Signetics; "NE/SA602 Double Balanced Mixer and Oscillator", Linear Data and Applications Manual, Signetics, 1985.
- 6) Signetics: "AN1982–Applying the Oscillator of the NE602 in Low Power Mixer Applications", Linear Data and Applications Manual, Signetics, 1985.

NE/SA605

DESCRIPTION

The NE/SA605 is a high performance monolithic low-power FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator (RSSI), and voltage regulator. The NE/SA605 combines the functions of Signetics' NE602 and NE604A. but features a higher mixer input intercept point, higher IF bandwidth (25MHz) and temperature compensated RSSI and limiters permitting higher performance application. The NE/SA605 is available in 20-lead dual-in-line plastic, 20-lead SOL (surface-mounted miniature package) and 20-lead SSOP (shrink small outline package).


The NE/SA605 and NE/SA615 are functionally the same device types. The difference between the two devices lies in the guaranteed specifications. The NE/SA615 has a higher I_{CC}, lower input third order intercept point, lower conversion mixer gain, lower limiter gain, lower AM rejection, lower SINAD, higher THD, and higher RSSI error than the NE/SA605. Both the NE/SA605 and NE/SA615 devices will meet the EIA specifications for AMPS and TACS cellular radio applications.

For additional technical information please refer to application notes AN1994, 1995 and 1996, which include example application diagrams, a complete overview of the product, and artwork for reference.

FEATURES

- Low power consumption: 5.7mA typical at 6V
- Mixer input to >500MHz
- Mixer conversion power gain of 13dB at 45MHz
- Mixer noise figure of 4.6dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator to 1GHz local oscillator can be injected)
- 102dB of IF Amp/Limiter gain
- 25MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Two audio outputs muted and unmuted
- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.22μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone with RF at 45MHz and IF at 455kHz
- SA605 meets cellular radio specifications
- ESD hardened

PIN CONFIGURATION



APPLICATIONS


- Cellular radio FM IF
- High performance communications receivers
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Wideband low current amplification

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE605N	0408B
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA605N	0408B
20-Pin Plastic Small Outline Large (SOL) package	0 to +70°C	NE605D	0172D
20-Pin Plastic Small Outline Large (SOL) package	-40 to +85°C	SA605D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP)	0 to +70°C	NE605DK	1563
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	SA605DK	1563

NE/SA605

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RATING	UNITS
Vcc	Single supply voltage		9	V
T _{STG}	Storage temperature range		-65 to +150	°C
T _A .	Operating ambient temperature range NE605		0 to +70	°C
SA605		-40 to +85	°C	
θ _{JA}	Thermal impedance	D package N package SSOP package	90 75 117	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +6V$, $T_A = 25$ °C; unless otherwise stated.

			LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS		NE605			SA605		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	1
Vcc	Power supply voltage range		4.5		8.0	4.5		8.0	V
lcc .	DC current drain		5.1	5.7	6.5	4.55	5.7	6.55	mA
	Mute switch input threshold (ON)		1.7			1.7			V
	(OFF)				1.0			1.0	V

NE/SA605

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +6V, unless otherwise stated. RF frequency = 45MHz + 14.5dBV RF input step-up; IF frequency = 455kHz; R17 = 5.1k; RF level = -45dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

			LIMITS						J
SYMBOL	PARAMETER	TEST CONDITIONS	NE605			SA605		UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX	1 .
Mixer/Osc	section (ext LO = 300mV)								
f _{IN}	Input signal frequency			500	,	3	500		MHz
fosc	Crystal oscillator frequency			150			150		MHz
	Noise figure at 45MHz			5.0			5.0		dB
	Third-order input intercept point	f1 = 45.0; f2 = 45.06MHz		-10			-10		dBm
	Conversion power gain	Matched 14.5dBV step-up	10.5	13	14.5	10	13	15	dB
		50Ω source		-1.7			-1.7		dB
	RF input resistance	Single-ended input	3.5	4.7		3.0	4.7	·	kΩ
	RF input capacitance	i	†	3.5	4.0		3.5	4.0	pF
	Mixer output resistance	(Pin 20)	1.3	1.5		1.25	1.5	. 7 - 5	kΩ
IF section	<u></u>		<u> </u>		·			1 3 3	1
	IF amp gain	50Ω source	1	39.7			39.7		dB
	Limiter gain	50Ω source		62.5			62.5	7 .	dB
	Input limiting -3dB, R ₁₇ = 5.1k	Test at Pin 18		-113			-113		dBm
	AM rejection	80% AM 1kHz	30	34	42	29	34	43	dB
	Audio level, R ₁₀ = 100k	15nF de-emphasis	110	150	250	80	150	260	mV _{RMS}
	Unmuted audio level, R ₁₁ = 100k	150pF de-emphasis		480			480		mV
	SINAD sensitivity	RF level -118dB		16			16	1	dB
THD	Total harmonic distortion		-35	-42		-34	-42		dB
S/N	Signal-to-noise ratio	No modulation for noise		73			73	1.	dB
	IF RSSI output, $R_9 = 100k\Omega^1$	IF level = -118dBm	0	160	550	0	160	650	mV
		IF level = -68dBm	2.0	2.5	3.0	1.9	2.5	3.1	V
		IF level = -18dBm	4.1	4.8	5.5	4.0	4.8	5.6	V
	RSSI range	R ₉ = 100kΩ Pin 16		90			90		dB
	RSSI accuracy	R ₉ = 100kΩ Pin 16		±1.5			±1.5		dB
	IF input impedance		1.40	1.6		1.40	1.6		kΩ
	IF output impedance		0.85	1.0		0.85	1.0		kΩ
11	Limiter input impedance		1.40	1.6		1.40	1.6	1	kΩ
	Unmuted audio output resistance			58			58		kΩ
	Muted audio output resistance		1	58	1	1	58		kΩ
RF/IF sec	tion (int LO)						.*		
	Unmuted audio level	4.5V = V _{CC} , RF level = -27dBm		450			450		mV _{RM}
	System RSSI output	4.5V = V _{CC} , RF level = -27dBm		4.3			4.3		V

NOTE:

The generator source impedance is 50Ω, but the NE/SA605 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal that enters the NE/SA605 input (Pin 8) which is about 21dB less than the "available power" at the generator.

NE/SA605

CIRCUIT DESCRIPTION

The NE/SA605 is an IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1GHz. The bandwidth of the IF amplifier is about 40MHz, with 39.7dB(v) of gain from a 50Ω source. The bandwidth of the limiter is about 28MHz with about 62.5dB(v) of gain from a 50Ω source. However, the gain/bandwidth distribution is optimized for 455kHz, $1.5k\Omega$ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 5dB, conversion gain of 13dB, and input third-order intercept of -10dBm. The oscillator will operate in excess of 1GHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butler oscillators are

recommended for xtal configurations up to 150MHz.

The output of the mixer is internally loaded with a 1.5k Ω resistor permitting direct connection to a 455kHz ceramic filter. The input resistance of the limiting IF amplifiers is also 1.5k Ω . With most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor can be added between the first IF output (Pin 16) and the interstage network.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network.

This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


Overall, the IF section has a gain of 90dB. For operation at intermediate frequencies greater than 455kHz, special care must be given to layout, termination, and interstage loss to avoid instability.

The demodulated output of the quadrature detector is available at two pins, one continuous and one with a mute switch. Signal attenuation with the mute activated is greater than 60dB. The mute input is very high impedance and is compatible with CMOS or TTL levels.


A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone.

NOTE: dB(v) = 20log V_{OUT}/V_{IN}

NE/SA605



NE/SA605



Application Component List


C1	47pF NPO Ceramic	C21	100nF ±10% Monolithic Ceramic
C2	180pF NPO Ceramic	C23	100nF ±10% Monolithic Ceramic
C5	100nF ±10% Monolithic Ceramic	C25	100nF ±10% Monolithic Ceramic
C6	22pF NPO Ceramic	C26	390pF ±10% Monolithic Ceramic
C7	1nF Ceramic	Fit 1	Ceramic Filter Murata SFG455A3 or equiv
C8	10.0pF NPO Ceramic	Fit 2	Ceramic Filter Murata SFG455A3 or equiv
C9	100nF ±10% Monolithic Ceramic	IFT 1	455kHz 270μH TOKO #303LN-1129
C10	6.8μF Tantalum (minimum)	L1	300nH TOKO #5CB-1055Z
C11	100nF ±10% Monolithic Ceramic	L2	0.8μH TOKO 292CNS-T1038Z
C12	15nF ±10% Ceramic	X1	44.545MHz Crystal ICM4712701
C13	150pF ±2% N1500 Ceramic	R9	100k ±1% 1/4W Metal Film
C14	100nF ±10% Monolithic Ceramic	R17	5.1k ±5% 1/4W Carbon Composition
C15	10pF NPO Ceramic	R10	100k ±1% 1/4W Metal Film (optional)
C17	100nF ±10% Monolithic Ceramic	R11	100k ±1% 1/4W Metal Film (optional)
C18	100nF +10% Monolithic Ceramic		• • • • • • • • • • • • • • • • • • • •

^{*} NOTE: This value can be reduced when a battery is the power source.

Figure 2. NE/SA605 45MHz Application Circuit

November 3 1992

NE/SA605




NOTES:

- C-message: The C-message filter has a peak gain of 100 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339 analyzer.
- Ceramic filters: The ceramic filters can be 30kHz ŚFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or
- 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.

 3. RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.22μV or -120dBm at the RF input.
 Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- 6. RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 250mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15µF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1µF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB.
- R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not be below 10kO.

NE/SA605



NE/SA615

DESCRIPTION

The NE/SA615 is a high performance monolithic low-power FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator (RSSI), and voltage regulator. The NE/SA615 combines the functions of Signetics' NE602 and NE604A, but features a higher mixer input intercept point, higher IF bandwidth (25MHz) and temperature compensated RSSI and limiters permitting higher performance application. The NE/SA615 is available in 20-lead dual-in-line plastic, 20-lead SOL (surface-mounted miniature package) and 20-lead SSOP (shrink small outline package).

The NE/SA605 and NE/SA615 are functionally the same device types. The difference between the two devices lies in the guaranteed specifications. The NE/SA615 has a higher I_{CC}, lower input third order intercept point, lower conversion mixer gain, lower limiter gain, lower AM rejection, lower SINAD, higher THD, and higher RSSI error than the NE/SA615. Both the NE/SA605 and NE/SA615 devices will meet the EIA specifications for AMPS and TACS cellular radio applications.

For additional technical information please refer to application notes AN1994, 1995 and 1996, which include example application diagrams, a complete overview of the product, and artwork for reference.

FEATURES

- Low power consumption: 5.7mA typical at 6V
- Mixer input to >500MHz
- Mixer conversion power gain of 13dB at 45MHz
- Mixer noise figure of 4.6dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator to 1GHz local oscillator can be injected)
- 102dB of IF Amp/Limiter gain
- 25MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Two audio outputs muted and unmuted
- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.22μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone with RF at 45MHz and IF at 455kHz
- SA615 meets cellular radio specifications
- ESD hardened

PIN CONFIGURATION

N, D and	DK Packages
RFIN 1 RF BYPASS 2 XTAL OSC 3 XTAL OSC 4 MUTEIN 5 VCC 6 RSSIOUT 7 MUTED AUDIO 8 UNMUTED 9 AUDIO OUT 8 QUADRATURE 10	20 MIXER OUT 19 JEAMP 10 JEAMP 11 JEAMP 17 JEAMP 16 JEAMP 16 JEAMP 16 JEAMP 17 JEAMP 18 JEAMP 19 JEAMP 19 JEAMP 10 JEAMP 10 JEAMP 10 JEAMP 11 JEAMP 11 JEAMP 12 JEAMP 11 JEAMP 12 JEAMP 13 JEAMP 14 LIMITER 15 JEAMP 16 JEAMP 17 JEAMP 18 JEAMP 19 JEAMP 19 JEAMP 10 JEAMP 10 JEAMP 11 JEAMP 12 JEAMP 11 JEAMP 12 JEAMP 13 JEAMP 14 JEAMP 15 JEAMP 16 JEAMP 17 JEAMP 18 JEA
NOTE: See back page for pa	ackage dimensions

APPLICATIONS


- Cellular radio FM IF
- High performance communications receivers
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Wideband low current amplification

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE615N	0408B
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA615N	0408B
20-Pin Plastic Small Outline Large (SOL) package	0 to +70°C	NE615D	0175D
20-Pin Plastic Small Outline Large (SOL) package	-40 to +85°C	SA615D	0175D
20-Pin Plastic Shrink Small Outline Package (SSOP)	0 to +70°C	NE615DK	1563
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	SA615DK	1563

NE/SA615

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RATING	UNITS
Vcc	Single supply voltage		9	V
T _{STG}	Storage temperature range		-65 to +150	င့
TA	Operating ambient temperature range NE615		0 to +70	°C
		SA615		°C
θ _{JA}	Thermal impedance	D package N package SSOP package	90 75 117	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +6V$, $T_A = 25$ °C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS NE/SA615			UNITS
STWIBOL	FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
V _{CC}	Power supply voltage range		4.5		8.0	V
Icc	DC current drain		11.0	5.7	7.4	mA
· · · · · · · · · · · · · · · · · · ·	Mute switch input threshold (ON)		1.7		1971	V
	(OFF)				1.0	V

NE/SA615

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +6V, unless otherwise stated. RF frequency = 45MHz + 14.5dBV RF input step—up; IF frequency = 455kHz; R17 = 5.1k; RF level = -45dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

	PARAMETER			UNITS		
SYMBOL		TEST CONDITIONS	NE/SA615			
			MIN	TYP	MAX	
Mixer/Osc	section (ext LO = 300mV)	-			-	
f _{IN}	Input signal frequency	to a contract to the contract		500		MHz
fosc	Crystal oscillator frequency			150		MHz
	Noise figure at 45MHz	The state of the s		5.0		dB
	Third-order input intercept point	f1 = 45.00; f2 = 45.06MHz		-12		dBm
	Conversion power gain	Matched 14.5dBV step-up	8.0	. 13		dB
	en h	50Ω source		-1.7		dB
	RF input resistance	Single-ended input	3.0	4.7	1	kΩ
	RF input capacitance			3.5	4.0	pF
	Mixer output resistance	(Pin 20)	1.25	1.50		kΩ
IF section	<u> </u>				1.1	
	IF amp gain	50Ω source	The state of	39.7	T .	dB
	Limiter gain	50Ω source		62.5		dB
	Input limiting -3dB, R ₁₇ = 5.1k	Test at Pin 18		-109		dBm
	AM rejection	80% AM 1kHz	25	33	43	dB
	Audio level, R ₁₀ = 100k	15nF de-emphasis	60	150	260	mV _{RMS}
	Unmuted audio level, R ₁₁ = 100k	150pF de-emphasis		530	1 1 1 1	mV
	SINAD sensitivity	RF level -118dB		12	-	dB
THD	Total harmonic distortion		-30	-42		dB
S/N	Signal-to-noise ratio	No modulation for noise		68	1	dB
	IF RSSI output, $R_9 = 100k\Omega^1$	IF level = -118dBm	0	160	800	mV
		IF level = -68dBm	1.7	2.5	3.3	V
	1	IF level = -18dBm	3.6	4.8	5.8	V
	RSSI range	$R_9 = 100k\Omega$ Pin 16		80	1	dB
	RSSI accuracy	R ₉ = 100kΩ Pin 16	1	±2	1	dB
	IF input impedance		1.40	1.6	1	kΩ
*	IF output impedance		0.85	1.0		kΩ.
7	Limiter intput impedance		1.40	1.6		kΩ
* 1.	Unmuted audio output resistance		1	58	7	kΩ
	Muted audio output resistance		1.70	58		kΩ
RF/IF sec	tion (int LO)	and the second s				
and pro-	Unmuted audio level	4.5V = V _{CC} , RF level = -27dBm	T	450	T	mV _{RMS}
	System RSSI output	4.5V = V _{CC} , RF level = -27dBm		4.3	†	1 V

NOTE:

CIRCUIT DESCRIPTION

The NE/SA615 is an IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1GHz. The bandwidth of the IF amplifier is about 40MHz, with 39.7dB(v) of gain from a 50Ω source. The bandwidth of the limiter is about 28MHz with about

62.5dB(v) of gain from a 50Ω source. However, the gain/bandwidth distribution is optimized for 455kHz, 1.5kΩ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 5dB, conversion gain of 13dB, and input third-order intercept of —10dBm. The oscillator will operate in excess of 1GHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to

The generator source impedance is 50Ω, but the NE/SA605 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal that enters the NE/SA605 input (Pin 8) which is about 21dB less than the "available power" at the generator.

NE/SA615

100MHz for xtal configurations. Butler oscillators are recommended for xtal configurations up to 150MHz.

The output of the mixer is internally loaded with a 1.5k Ω resistor permitting direct connection to a 455kHz ceramic filter. The input resistance of the limiting IF amplifiers is also $1.5k\Omega$. With most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor can be added between the

first IF output (Pin 16) and the interstage network.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network. This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


Overall, the IF section has a gain of 90dB. For operation at intermediate frequencies greater than 455kHz, special care must be given to layout, termination, and interstage loss to avoid instability.

The demodulated output of the quadrature detector is available at two pins, one continuous and one with a mute switch. Signal attenuation with the mute activated is greater than 60dB. The mute input is very high impedance and is compatible with CMOS or TTL levels.


A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone.

NOTE: dB(v) = 20log V_{OUT}/V_{IN}

NE/SA615



NE/SA615




NE/SA615N Application Component List

C1	47pF NPO Ceramic	C21	100nF ±10% Monolithic Ceramic
C2	180pF NPO Ceramic	C23	100nF ±10% Monolithic Ceramic
C5	100nF ±10% Monolithic Ceramic	C25	100nF ±10% Monolithic Ceramic
C6	22pF NPO Ceramic	C26	390pF ±10% Monolithic Ceramic
C7	1nF Ceramic	Fit 1	Ceramic Filter Murata SFG455A3 or equiv
C8	10.0pF NPO Ceramic	Fit 2	Ceramic Filter Murata SFG455A3 or equiv
C9	100nF ±10% Monolithic Ceramic	IFT 1 L1	455kHz 270µH TOKO #303LN-1129 300nH TOKO #5CB-1055Z
C10 C11	6.8 _µ F Tantalum (minimum) * 100nF <u>+</u> 10% Monolithic Ceramic	L2	0.8 _μ H TOKO 292CNS-T1038Z
C12	15nF ±10% Ceramic	X1	44.545MHz Crystal ICM4712701
C13	150pF <u>+</u> 2% N1500 Ceramic	R9	100k ±1% 1/4W Metal Film
C14	100nF +10% Monolithic Ceramic	R17	5.1k ±5% 1/4W Carbon Composition
C15	10pF NPO Ceramic	R10	100k ±1% 1/4W Metal Film (optional)
C17	•	R11	100k ±1% 1/4W Metal Film (optional)

C18 100nF \pm 10% Monolithic Ceramic *NOTE: This value can be reduced when a battery is the power source.

Figure 2. NE/SA615 45MHz Application Circuit

NE/SA615




NOTES:

- C-message: The C-message filter has a peak gain of 100 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339 analyzer.
- Ceramic filters: The ceramic filters can be 30kHz ŚFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or
- 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.

 3. RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.22μV or -120dBm at the RF input.
- 5. Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
 6. RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 250mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- Number with a Hart Specied.
 Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10–15μF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1μF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2–3dB.
 R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not
- be below 10kΩ.

NE/SA615



AN1994

Author: Alvin K. Wong

INTRODUCTION

This application note addresses key information that is needed when designing with the NE605. Since the NE602 and the NE604 are closely related to the NE605, a brief overview of these chips will be helpful. Additionally, this application note will divide the NE605 into four main blocks where a brief theory of operation, important parameters, specifications, tables and graphs of performance will be given. A question & answer section is included at the end. Below is an outline of this application note:

I. BACKGROUND

- History of the NE605
- Related app. notes

II. OVERVIEW OF THE NE605

- Mixer Section

RF section

Local osc. section

Output of mixer

Choosing the IF frequency

Performance graphs of mixer

- IF Section

IF amplifier

IF limiter

Function of IF section

Important parameters of IF section

- 1. Limiting
- 2. AM rejection
- 3. AM to PM conversion
- 4. Interstage loss

IF noise figure

Performance graphs of IF section

- Demodulator Section
- Output Section

Audio and unmuted audio

RSSI output

Performance graphs of output section

III.Question & Answers

I. BACKGROUND

History of the NE605

Before the NE605 was made, the NE602 (double-balanced mixer and oscillator) and the NE604 (FM IF system) existed. The combination of these two chips make up a high performance low cost receiver. Soon

after the NE605 was created to be a one chip solution, using a newer manufacturing process and design. Since the newer process and design in the NE605 proved to be better in performance and reliability, it was decided to make the NE602 and the NE604 under this new process. The NE602A and the NE604A were created. To assist the cost-conscious customer, Signetics also offered an inexpensive line of the same RF products: the NE612, NE614, and NE615.

Because the newer process and design proved to be better in performance and reliability, the older chips are going to be discontinued. Therefore, only the NE602A, NE612A, NE604A, NE614A, NE605 and NE615 will be available.

Figure 1 shows a brief summary of the RF chips mentioned above. Under the newer process, minor changes were made to improve the performance. A designer, converting from the NE602 to the NE602A. should have no problem with a direct switch. However, switching from the NE604 to the NE604A, might require more attention. This will depend on how good the original design was in the system. In the "Questions & Answers" section, the NE604 and NE604A are discussed in greater detail. This will help the designer, who used the NE604 in their original design, to switch to the "A" version. In general, a direct switch to the NE604A is simple.

Related Application Notes

There have been many application notes written on the NE602 and NE604A. Since the combination of those parts is very similar to the NE605, many of the ideas and applications still apply. In addition, many of the topics discussed here will also apply to the NE602A and NE604A.

Table 1 (see back of app note) shows the application notes available to the designer. They can be found in either the Signetics Linear Data Manual, Volume 1, or the Signetics RF Communications Handbook. Your local PhilipsComponents-Signetics sales representative can provide you with copies of these publications, or you can contact Signetics Publication Services.




Figure 1. Overview of Selected RF Chips


II. OVERVIEW OF THE NE605


In Figure 2, the NE605 is broken up into four main areas; the mixer section, the IF section, the demodulator section and the output section. The information contained in each of the four areas focuses on important data to assist you with the use of the NE605 in any receiver application.

Mixer Section

There are three areas of interest that should be addressed when working with the mixer section. The RF signal, LO signal and the output. The function of the mixer is to give the sum/difference of the RF and LO frequencies to get an IF frequency out. This mixing of frequencies is done by a Gilbert Cell four quadrant multiplier. The Gilbert Cell is a differential amplifier (Pins 1 and 2) which drives a balanced switching cell.

The RF input impedance of the mixer plays a vital role in determining the values of the matching network. Figure 3 shows the RF input impedance over a range of frequency. From this information, it can be determined that matching 50 Ω at 45MHz requires matching to a 4.5k Ω resistor in parallel with a 2.5pF capacitor. An equivalent model can be seen in Figure 4 with its component values given for selected frequencies. Since there are many questions from the designer on how to match the RF input, an example is given below.






RF Section of Mixer


The mixer has two RF input pins (Pin 1 and 2), allowing the user to choose between a

balanced or unbalanced RF matching network. Table 2 (see back of app note) shows the advantages and disadvantages for either type of matching. Obviously, the better the matching network, the better the sensitivity of the receiver.

AN1994



Example: Using a tapped-C network, match a 50Ω source to the RF input of the NE605 at 45MHz. (refer to Figure 5)



Step 1. Choose an inductor value and its "Q" $L = 0.22 \mu H Q_P = 50$ (specified by manufacturer)

Step 2. Find the reactance of the inductor $X_P = 2\pi FL$ $= 2\pi (45MHz) (0.22\mu H)$

∴ X_P = 62.2Ω

 $R_P = Q_P X_P$ =(50)(62.2)

∴ R_P =3.11kΩ (the inductance resistance)

 $Q = R_{TOTAL}/X_P$ $= (R_S' // R_L // R_P) / X_P$ where Rs = RL = 4.5k // 4.5k // 3.11k / 62.2 ∴ Q ≅ 21 (the Q of the matching network)

where:

Rs = source resistance:

R_i = load resistance;

Rs' = what the source resistance should look like to match RL;

R_P = inductance resistance

Step 5.
$$\frac{C1}{C2} = \sqrt{\frac{R_S'}{R_S}} - 1 = 8.6$$

Step 6.
$$C_T = \frac{1}{X_P \omega} = \frac{1}{(62.2) 2\pi 45 MHz}$$

= 56.86 ρ F

tep 7.

$$using \ C_T = \frac{C1C2}{C1 + C2}$$

where $C_T = 56.86pF$, $\frac{C1}{C2} = 8.6$
 $C_T = \frac{C1}{\frac{C1}{C2} + 1}$
 $\therefore C_1 = C_T \left(\frac{C1}{C2} + 1\right)$

thus...

C1 = 539pF

C2 = 64pF

 $L = 0.22\mu H$ (value started with)

Step 8. Frequency check

$$\omega = \frac{1}{\sqrt{LC}}$$

$$2\pi F = \frac{1}{\sqrt{LC}}$$

F = 45MHz (...so far so good)

Step 9. Taking care of the 2.5pF capacitor that is present at the RF input at 45MHz $\frac{C2_A}{C1_A} = \frac{64\mu}{540\rho F}$ Eq. 1.

$$C_{TN} = \frac{C1_A C2_A}{C1_A + C2_A}$$
 Eq. 2.

where $C_{TN} = C_T - 2.5pF$ (recall value of C_T from Step 6.)

Making use of Equations 1 and 2, the new values of C1 and C2 are:

 $C1_A = 524pF$ $C2_{A} = 60.6pF$

[NOTE: At this frequency the 2.5pF capacitor could probably be ignored since its value at 45MHz has little effect on C1 and C2.1

Step 10. Checking the bandwidth

$$Q = \frac{F}{BW}$$

 $BW = F_{IJ} - F_{I}$

BW = bandwidth

F_U = upper 3dB frequency F_L = lower 3dB frequency


Using the above formulas results in

Fu = 46MHz

 $F_L = 44MHz$

BW = 2MHz

The above shows the calculations for a single-ended match to the NE605. For a balanced matching network, a transformer can be used. The same type of calculations will still apply once the input impedance of the NE605 is converted to the primary side of the transformer (see Figure 6). But before we transform the input impedance to the primary side, we must first find the new input impedance of the NE605 for a balanced configuration. Because we have a balanced input, the $4.5k\Omega$ transforms to $9k\Omega$ (4.5k +4.5k = 9k) while the capacitor changes from 2.5pF to 1.3pF (2.5pF in series with 2.5pF is 1.3pF). Notice that the resistor values double while the capacitor values are halved. Now the $9k\Omega$ resistor in parallel with the 1.3pF capacitor must be transformed to the primary side of the transformer (see Figure 6).



Step 1.
$$\frac{Z_P}{Z_S} = \left(\frac{N_P}{N_S}\right)$$

Z_P = impedance of primary side Z_S = impedance of secondary side

N_P = number of turns on primary side

N_S = number of turns on secondary side

Step 3. Then,

AN1994

$$Z_S = R \parallel X_C$$

$$Z_S = 9k \parallel j2.7k$$
where
$$R = 9k$$

$$X_C = \frac{1}{2\pi FC} = 2.7k \text{ at } F = 45MHz$$

Step 3. Assume 1:N turns ratio for the transformer

$$Z_P = \frac{Z_S}{N^2} = 2.25k \parallel j 680$$
 (assuming N = 2)

Step 4.
$$\therefore C = \frac{1}{2\pi FX_C} = 5.2\rho F$$

(these are the new values to match using the formulas in tapped-C)

Step 5. Because the transformer has a magnetization inductance L_M. (inductance presented by the transformer), we can eliminate the inductor used in the previous example and tune the tapped-C network with the inductance presented by the transformer. Lets assume $L_M = 0.22\mu H (Q=50)$

Therefore C1 = 381pF

C2 = 66.8pF

 $F_U = 46.7 MHz$

 $F_L = 43.3MHz$ $\overline{BW} = 3.4 MHz$

taking the input capacitor into consideration

C1 = 347pF

C2 = 61pF

 $L = 0.22 \mu H (Q=50)$

Because of leakage inductance, the transformer is far from ideal. All of these leakages affect the secondary voltage under load which will seem like the indicated turns ratio is wrong. The above calculations show one method of impedance matching. The values calculated for C1 and C2 do not take into account board parasitic capacitance, and are, therefore, only theoretical values. There are many ways to configure and calculate matching networks. One alternative is a tapped-L configuration. But the ratio of the tapped-C network is easier to implement than ordering a special inductor. The calculations of these networks can be done on the Smith Chart. Furthermore, there are many computer programs available which will help match the circuit for the designer.

Local Oscillator Section of Mixer

The NE605 provides an NPN transistor for the local oscillator where only external

components like capacitors, inductors, or resistors need to be added to achieve the LO frequency. The oscillator's transistor base and emitter (Pins 4 and 3 respectively) are available to be configured in Colpitts. Butler or varactor controlled LC forms. Referring to Figure 7, the collector is internally connected directly to V_{CC}, while the emitter is connected through a 25kΩ resistor to ground. Base bias is also internally supplied through an $18k\Omega$ resistor. A buffer/divider reduces the oscillator level by a factor of three before it is applied across the upper tree of the Gilbert Cell. The divider de-sensitizes the mixer to oscillator level variations with temperature and voltage. A typical value for the LO input impedance is approximately 10kΩ.

The highest LO frequency that can be achieved is approximately 300MHz with a 200mV_{BMS} signal on the base (Pin 4). Although it is possible to exceed the 300MHz LO frequency for the on-board oscillator, it is not really practical because the signal level drops too low for the Gilbert Cell. If an application requires a higher LO frequency, an external oscillator can be used with its 200mV_{RMS} signal injected at Pin 4 through a DC blocking capacitor. Table 3 (see back of app note) can be used as a guideline to determine which configuration is best for the required LO frequency.




Figure 7. On-board NPN Transistor for Local Oscillator

Because the Colpitts configuration is for parallel resonance mode, it is important to know, when ordering crystals, that the load capacitance of the NE605 is 10pF. However, for the Butler configuration, the load capacitance is unimportant since the crystal will be in the series mode. Figure 8 shows the different types of LO configurations used with NE605.

If a person decides to use the Colpitts configuration in their design, they will probably find that most crystal manufacturers have their own set of standards of load

capacitance. And in most cases, they are unwilling to build a special test iig for an individual's needs. If this occurs, the designer should tell them to go ahead with the design. But, the designer should also be ready to accept the crystal's frequency to be off by 200-300Hz from the specified frequency. Then a test jig provided by the designer and a 2nd iteration will solve the problem.

Output of Mixer

Once the RF and LO inputs have been properly connected, the output of the mixer supplies the IF frequency. Knowing that the mixer's output has an impedance of $1.5k\Omega$. matching to an IF filter should be trivial.


Choosing the Appropriate IF Frequency Some of the standard IF frequencies used in industry are 455kHz, 10.7MHz and 21.4MHz. Selection of other IF frequencies is possible. However, this approach could be expensive because the filter manufacturer will probably have to build the odd IF filter from scratch.


There are several advantages and disadvantages in choosing a low or high IF frequency. Choosing a low IF frequency like 455kHz can provide good stability, high sensitivity and gain. Unfortunately, it can also present a problem with the image frequency (assuming single conversion). To improve the image rejection problem, a higher IF frequency can be used. However, sensitivity is decreased and the gain of the IF section must be reduced to prevent oscillations.


If the design requires a low IF frequency and good image rejection, it is best to use the double conversion method. This method allows the best of both worlds. Additionally, it is much easier to work with a lower IF frequency because the layout will not be as critical and will be more forgiving in production. The only drawback to this method is that it will require another mixer and LO. But, a transistor can be used for the first mixer stage (which is an inexpensive approach) and the NE605 can be used for the second mixer stage. The NE602A can also be used for the first conversion stage if the transistor approach does not meet the design requirements.

If the design requires a high IF frequency, good layout and RF techniques must be exercised. If the layout is sound and instability still occurs, refer to the "RSSI output" section which suggests solutions to these types of problems.


AN1994








AN1994





Performance Graphs of Mixer

Fig.	Description
9	Oscillator Levels vs. Temperature with Different Supply Voltages for the 44.545MHz Crystal Colpitts Applications
10	LO Efficiency vs. Normalized Peak Level at the Base of the Oscillator Transistor
11	50Ω Conversion Gain vs. Temperature with Different Supply Voltages Using an External LO
12	Mixer Matched Input Conversion Gain vs. Temperature with Different Supply Voltages
13	IF Output Power vs. RF Input Level (3rd-order Intercept Point) 1st mixer = diode mxr, 2nd mixer = 605 mxr
14	NE605 and Diode Mixer Test Set Up
15	NE605 LO Power Requirements vs. Diode Mixer
16	NE605 Conversion Gain vs. Diode Mixer
17	Comparing Intercept Points with Different Types of Mixers

Another issue to consider when determining an IF frequency is the modulation. For example, a narrowband FM signal (30kHz IF bandwidth) can be done with an IF of 455kHz. But for a wideband FM signal (200kHz IF bandwidth), a higher IF is required, such as 10.7MHz or 21.4MHz.


IF Section

The IF section consists of an IF amplifier and IF limiter. With the amplifier and limiter working together, 100dB of gain with a

25MHz bandwidth can be achieved (see Figure 18). The linearity of the RSSI output is directly affected by the IF section and will be discussed in more detail later in this application note.

IF Amplifier

The IF amplifier is made up of two differential amplifiers with 40dB of gain and a small signal bandwidth of 41MHz (when driven by a 50Ω source). The output is a low impedance emitter follower with an output resistance of about 230Ω , and an internal series build out of 700Ω to give a total of 930Ω . One can expect a 6dB loss in each amplifier's input since both of the differential amplifiers are single-ended.



The basic function of the IF amp is to boost the IF signal and to help handle impulse noise. The IF amp will not provide good limiting over a wide range of input signals, which is why the IF limiter is needed.

IF Limiter

The IF limiter is made up of three differential amplifiers with a gain of 63dB and a small

signal AC bandwidth of 28MHz. The outputs of the final differential stage are buffered to the internal quadrature detector. The IF limiter's output resistance is about 260Ω with no internal build-out. The limiter's output signal (Pin 9 onNE604A, Pin 11 on NE605) will vary from a good approximation of a square wave at lower IF frequencies like 455 kHz, to a distorted sinusoid at higher IF frequencies, like 21.4 MHz.

The basic function of the IF limiter is to apply a tremendous amount of gain to the IF frequency such that the top and bottom of the waveform are clipped. This helps in reducing AM and noise presented upon reception.


Function of IF Section


The main function of the IF section is to clean up the IF frequency from noise and amplitude modulation (AM) that might occur upon reception of the RF signal. If the IF section has too much gain, then one could run into instability problems. This is where crucial layout and insertion loss can help (also addressed later in this paper).


Important Parameters for the IF Section Limiting: The audio output level of an FM receiver normally does not change with the RF level due to the limiting action. But as the RF signal level continues to decrease, the limiter will eventually run out of gain and the audio level will finally start to drop. The point where the IF section runs out of gain and the audio level decreases by 3dB with the RF input is referred to as the —3dB limiting point.

In the application test circuit, with a $5.1 k\Omega$ interstage resistor, audio suppression is dominated by noise capture down to about the -120 dBm RF level at which point the phase detector efficiency begins to drop (see Interstage Loss section below).

AN1994








The audio drop that occurs is a function of two types of limiting. The first type is as follows: As the input signal drops below a level which is sufficient to keep the phase detector compressed, the efficiency of the detector drops, resulting in premature audio attenuation. We will call this "gain limiting". The second type of limiting occurs when there is sufficient amount of gain without destabilizing regeneration (i.e. keeping the phase detector fully limited), the audio level will eventually become suppressed as the noise captures the receiver. We will call this "limiting due to noise capture".

Figure 19 shows the 3dB drop in audio at about $0.26\mu V_{RMS}$, with a $-118.7dBm/50\Omega$ RF level for the NE605. Note that the level has not improved by the 11dB gain supplied by the mixer/filter since noise capture is expected to slightly dominate here.



AM rejection: The AM rejection provided by the NE605/604A is extremely good even for 80% modulation indices as depicted in Figures 20a through 20d. This performance results from the 370mV peak signal levels set at the input of each IF amplifier and limiter stage. For this level of compression at the inputs, even better performance could be expected except that finite AM to PM conversion coefficients limit ultimate performance for high level inputs as indicated in Figure 20b.

Low level AM rejection performance degrades as each stage comes out of limiting. In particular as the quadrature phase detector input drops below 100mV peak, all limiting will be lost and AM modulation will be present at the input of the quad detector (See Figure 20d).

AM to PM conversion: Although AM rejection should continue to improve above -95dBm IF inputs, higher order effects, lumped under the term AM to PM conversion, limit the application rejection to about 40dB. In fact this value is proportional to the maximum frequency deviation. That is lower deviations producing lower audio outputs result directly in lower AM rejection. This is consistent with the fact that the interfering audio signal produced by the AM/PM conversion process is independent of deviation within the IF bandwidth and depends to a first estimate on the level of AM modulation present. As an example reducing the maximum frequency deviation to 4kHz from 8kHz, will result in 34dB AM rejection. If the AM modulation is reduced from 80% to 40%, the AM rejection for higher level IFs will go back to 40dB as expected. AM to PM conversion is also not a function of the quad tank Q, since an increase in Q increases both the audio and spurious AM to PM converted signal equally.

As seen above, these relationships and the measured results on the application board

AN1994

(Figure 36) can be used to estimate high level IF AM rejection. For higher frequency IFs (such as 21.4MHz), the limiter's output will start to deviate from a true square wave due to lack of bandwidth. This causes additional AM rejection degradation.

Interstage Loss: Figure 21 plots the simulated IF RSSI magnitude response for various interstage attenuation. The optimum interstage loss is 12dB. This has been chosen to allow the use of various types of filters, without upsetting the RSSI's linearity. In most cases, the filter insertion loss is less than 12dB from point A to point B. Therefore. some additional loss must be introduced externally. The easiest and simplest way is to use an external resistor in series with the internal build out resistor (Pin 14 in the NE604A, Pin 16 in the NE605). Unfortunately, this method mismatches the filter which might be important depending on the design. To achieve the 12dB insertion loss and good matching to the filter, an L-pad configuration can be used. Figure 22 shows the different set-ups.

Below is an example on how to calculate the resistors values for both Figures 22a and 22b.

Step 1.

$$X_{dB} = 20log \frac{\sqrt{(960 + R_{EXT}) R_{FLT}}}{960 + R_{EXT} + R_{FLT}} - FIL [dB]$$

(just solve for R_{EXT})

where

X = the insertions loss wanted in dB
R_{EXT} = the external resistor
R_{FLT} = the filter's input impedance
FIL = insertion loss of filter in dB

2. For our application board X=12dB $R_{FLT}=1.5k$ FIL=3dB Therefore, using the above eq. gives $R_{FXT}=5.1K$

$$R_{EXT} = 960 - \frac{R_{FLT}}{2 \times 10^{\left(\frac{-X_{dB}}{20}\right)}}$$

Sten 2

$$R_{SHUNT} = \frac{R_{FLT}}{1 - 2 \times 10^{\left(\frac{-X_{dB}}{20}\right)}}$$

3. In this case, lets assume: FIL = -2dB therefore, X_{dB} = +10, R_{FLT} = 1.5k. The results are: R_{EXT} = 1.41k, R_{SHUNT} = 4.08k


IF noise figure

The IF noise figure of the receiver may be expected to provide at best a 7.7dB noise figure in a 1.5k Ω environment from about 25kHz to 100MHz. From a 25 Ω source the noise figure can be expected to degrade to about 15.4db.

Performance Graphs of IF Section

Fig.	Description
24	IF Amp Gain vs. Temperature with Various Supply Voltages
25	IF Limiter Gain vs. Temperature with Various Supply Voltages
26	IF Amp 20MHz Response vs. Temperature
27	IF Limiter 20MHz Response vs. Temperature

AN1994



Demodulator Section

Once the signal leaves the IF limiter, it must be demodulated so that the baseband signal can be separated from the IF signal. This is accomplished by the quadrature detector. The detector is made up of a phase comparator (internal to theNE605) and a quadrature tank (external to theNE605).

The phase comparator is a multiplier cell, similar to that of a mixer stage. Instead of mixing two different frequencies, it compares the phases of two signals of the same frequency. Because the phase comparator needs two input signals to extract the information, the IF limiter has a balanced output. One of the outputs is directly connected to the input of the phase comparator. The other signal from the limiter's output (Pin 11) is phase shifted 90 degrees (through external components) and frequency selected by the quadrature tank. This signal is then connected to the other input of the phase comparator (Pin 10 of the NE605). The signal coming out of the quadrature detector (phase detector) is then low-passed filtered to get the baseband signal. A mathematical derivation of this can be seen in the NE604A data sheet.




Figure 19. NE605 Application Board, -3dB Limiting (Drop in Audio)

The quadrature tank plays an important role in the quality of the baseband signal. It determines the distortion and the audio output amplitude. If the "Q" is high for the quadrature tank, the audio level will be high, but the distortion will also be high. If the "Q" is low, the distortion will be low, but the audio level will become low. One can conclude that there is a trade-off.

Output Section

The output section contains an RSSI, audio, and data (unmuted audio) outputs which can

be found on Pins 7, 8, and 9, respectively, on the NE605. However, amplitude shift keying (ASK), frequency shift keying (FSK), and a squelch control can be implemented from these pins. Information on ASK and FSK can be found in Philips Components-Signetics application note AN1993.

Although the squelch control can be implemented by using the RSSI output, it is not a good practice. A better way of implementing squelch control is by comparing the bandpassed audio signal to high frequency colored FM noise signal from the unmuted audio. When no baseband signal is present, the noise coming out of the unmuted audio output will be stronger, due to the nature of FM noise. Therefore, the output of the external comparator will go high (connected to Pin 5 of the NE605) which will mute the audio output. When a baseband signal is present, the bandpassed audio level will dominate and the audio output will now unmute the audio.

Audio and Unmuted Audio (Data)

The audio and unmuted audio outputs (Pin 8 and 9, respectively, on the NE605) will be discussed in this section because they are

AN1994

basically the same. The only difference between them is that the unmuted audio output is always "on" while the audio output can either be turned "on" or "off". The unmuted audio output (data out) is for signaling tones in systems such as cellular radio. This allows the tones to be processed by the system but remain silent to the user. Since these tones contain information for cellular operation, the unmuted audio output can also be referred to as the "data" output. Grounding Pin 5 on the NE605 mutes the audio on Pin 8 (connecting Pin 5 to VCC unmutes it).

Both of these outputs are PNP current-to-voltage converters with a $55k\Omega$ nominal internal load. The nominal frequency response of the audio and data outputs are 300kHz. However, this response can be increased with the addition of an external resistor ($<58k\Omega$) from the output pins to ground. This will affect the time constant and lower the audio's output amplitude. This technique can be applied to SCA receivers and data transceivers (as mentioned in the NE604A data sheet).

RSSI Output

RSSI (Received Signal Strength Indicator) determines how well the received signal is being captured by providing a voltage level on its output. The higher the voltage, the stronger the signal.

The RSSI output is a current-to-voltage converter, similar to the audio outputs. However, a 91kΩ external resistor is needed to get an output characteristic of 0.5V for every 20dB change in the input amplitude.

As mentioned earlier, the linearity of the RSSI curve depends on the 12dB insertion loss between the IF amplifier and IF limiter. The reason the RSSI output is dependent on the IF section is because of the V/I converters. The amount of current in this section is monitored to produce the RSSI output signal. Thus, the IF amplifier's rectifier is internally calibrated under the assumption that the loss is 12dB.

Because unfiltered signals at the limiter inputs, spurious products, or regenerated signals will affect the RSSI curve, the RSSI is a good indicator in determining the stability of the board's layout. With no signal applied to the front end of the NE605, the RSSI voltage level should read 250mV_{RMS} or less to be a good layout. If the voltage output is higher, then this could indicate oscillations or regeneration in the design.

Performance Graphs of Output Section

Fig.	Description
28	$51k\Omega$ Thermistor in Series with $100k\Omega$ Resistor Across Quad Tank (Thermistor Quad Q Compensation)
29a	NE605 Application Board at -55°C
29b	NE605 Application Board at -40°C
29c	NE605 Application Board at +25°C
29d	NE605 Application Board at +85°C
29e	NE605 Application Board at +125°C
30a	NE604A for –68dBm RSSI Output vs. Temperature at Different Supply Voltages
30b	NE604A for –18dBm RSSI Output vs. Temperature at Different Supply Voltages
30c	NE605 for –120dBm RSSI Output vs. Temperature at Different Supply Voltages
30d	NE605 for -76dBm RSSI Output vs. Temperature at Different Supply Voltages
30e	NE605 for –28dBm RSSI Output vs. Temperature at different Supply Voltages
31	NE605 Audio level vs. Temperature and Supply Voltage
32	NE605 Data Output at -76dBm vs. Temperature


Referring to the NE/SA604A data sheet, there are three primary ways to deal with regeneration: (1) Minimize the feedback by gain stage isolation, (2) lower the stage input impedances, thus increasing the feedback attenuation factor, and (3) reduce the gain. Gain reduction can be accomplished by adding attenuation between stages. More details on regeneration and stability considerations can be found in the NE/SA604A data sheet.


III. QUESTIONS & ANSWERS:

Q.-Bypass. How important is the effect of the power supply bypass on the receiver performance?

A. While careful layout is extremely critical, one of the single most neglected components is the power supply bypass in applications of NE604A or NE605. Although increasing the value of the tantalum capacitor can solve the problem, more careful testing shows that it is actually the capacitor's ESR (Equivalent Series Resistance) that needs to be checked. The simplest way of screening the bypass capacitor is to test the capacitor's dissipation factor at a low frequency (a very easy test, because most of the low frequency capacitance meters display both C, and Dissipation factor).

AN1994





Q.—On-chip oscillator. We cannot get the NE605 on-chip oscillator to work. What is the problem?

A. The on board oscillator is just one transistor with a collector that is connected to the supply, an emitter that goes to ground through a 25k resistor, and a base that goes to the supply through an 18k resistor. The rest of the circuit is a buffer that follows the

oscillator from the transistor base (this buffer does not affect the performance of the oscillator).

Fundamental mode Colpitts crystal oscillators are good up to 30MHz and can be made by a crystal and two external capacitors. At higher frequencies, up to about 90MHz, overtone crystal oscillators (Colpitts) can be made like the one in the cellular application circuit. At higher frequencies, up to about 170MHz, Butler type oscillators (the crystal is in series mode) have been successfully demonstrated. Because of the 8GHz peak f_T of the transistors, LC Colpitts oscillators have been shown to work up to 900MHz. The problem encountered above 400MHz is that the onchip oscillator level is not sufficient for optimum conversion gain of the mixer. As a result, an external oscillator should be used at those frequencies.

Generally, about 220mV_{RMS} is the oscillator level needed on Pin 4 for maximum conversion gain of the mixer. An external

oscillator driving Pin 4 can be used throughout the band. Finally, since the NE605's oscillator is similar to the NE602, all of the available application notes on NE602 apply to this case (assuming the pin out differences are taken into account by the user).

Below are a couple of points to help in the oscillator design. The oscillator transistor is biased around 250µA which makes it very hard to probe the base and emitter without disturbing the oscillator (a high impedance, low capacitance active FET probe is desirable). To solve these problems, an external 22k resistor (as low as 10k) can be used from Pin 3 to ground to double the bias current of the oscillator transistor. This external resistor is put there to ensure the start up of the crystal in the 80MHz range, and to increase the f_T of the transistor for above 300-400MHz operation. Additionally, this resistor is required for operations above 80-90MHz. When a 1k resistor from Pin 1 to

AN1994

ground is connected on the NE605, half of the mixer will shut off. This causes the mixer to act like an amplifier. As a result, Pin 20 (the mixer, now amplifier output) can be probed to measure the oscillator frequency. Furthermore, the signal at Pin 20 relates to the true oscillator level. This second resistor is just for optimizing the oscillator of course. Without the 1k resistor, the signal at Pin 20 will be a LO feedthrough which is very small and frequency dependent.

Finally in some very early data sheets, the base and emitter pins of the oscillator were inadvertently interchanged. The base pin is Pin 4, and the emitter pin is Pin 3. Make sure that your circuit is connected correctly.

Q.—Sensitivity at higher input frequencies. We cannot get good sensitivity like the 45MHz case at input frequencies above 70MHz. Do you have any information on sensitivity vs. input frequency?

A. The noise figure and the gain of the mixer degrade by less than 0.5dB, going from 50 to 100MHz. Therefore, this does not explain the poor degradation in sensitivity. If other problems such as layout, supply bypass etc. are already accounted for, the source of the problem can be regeneration due to the 70MHz oscillator. What is probably happening is that the oscillator signal is feeding through the IF, getting mixed with the 455kHz signal, causing spurious regeneration. The solution is to reduce the overall gain to stop the regeneration.

This gain reduction can be done in a number of places. Two simple points are the attenuator network before the second filter and the LO level (see Figure 22). The second case will reduce the mixer's noise figure which is not desirable. Therefore, increasing the Interstage loss, despite

minimal effect on the RSSI linearity, is the correct solution. As the Interstage loss is increased, the regeneration problem is decreased, which improves sensitivity, despite lowering of the over-all gain (the lowest RSSI level will keep decreasing as the regeneration problem is decreased). For an 81MHz circuit it was found that increasing the Interstage loss from 12dB to about 17dB produced the best results (–119dBm sensitivity). Of course, adding any more Interstage loss will start degrading sensitivity.

Conversely, dealing with the oscillator design, low LO levels could greatly reduce the mixer conversion gain and cause degradation of the sensitivity. For the 81MHz example, a 22k parallel resistor from Pin 3 to ground is required for oscillator operation where a Colpitts oscillator like the one in the cellular application circuit is used. The LO level at Pin 4 should be around 220mV_{RMS} for good operation. Lowering the LO level to approximately 150mV_{RMS} may be a good way of achieving stability if increasing Interstage attenuation is not acceptable. In that case the 22k resistor can be made a thermistor to adjust the LO level vs. temperature for maintaining sensitivity and ensuring crystal start-up vs. temperature. At higher IF frequencies (above 30MHz), the interstage gain reduction is not needed. The bandwidth of the IF section will lower the overall gain. So, the possibility of regeneration decreases.

Q.-Mixer noise figure. How do you measure the mixer noise figure in NE605, and NE602?

A. We use the test circuit shown in the NE602 data sheet. The noise figure tester is the HP8970A. The noise source we use is

the HP346B (ENR = 15.46dB). Note that the output is tuned for 10.7MHz. From that test circuit the NF-meter measures a gain of approximately 15dB and 5.5dB noise figure.

More noise figure data is available in the paper titled "Gilbert-type Mixers vs. Diode Mixers" presented at RF Expo '89 in Santa Clara, California. (Reprints available through Signetics Publication Services.)

Q.— What is the value of the series resistor before the IF filter in the NE605 or NE604A applications?


A. A value of $5.1k\Omega$ has been used by us in our demo board. This results in a maximally straight RSSI curve. A lower value of about 1k will match the filter better. A better solution is to use an L pad as discussed earlier in this application note.

Q.- What is the low frequency input resistance of the NE605?

A. The data sheets indicated a worst case absolute minimum of 1.5k. The typical value is 4.7k.

Q.— What are BE-BC capacitors in the NE605 oscillator transistor?

A. The oscillator is a transistor with the collector connected to the supply and the emitter connected to the ground through a 25k resistor. The base goes to the supply through an 18k resistor. The junction capacitors are roughly about 24fF (fempto Farads) for CJE (Base-emitter capacitors), and 44fF for CJC (Collector-base capacitors). There is a 72fF capacitor for CJS (Collector-substrate capacitor). This is all on the chip itself. It should be apparent that the parasitic packaging capacitors (1.5–2.5pF) are the dominant values in the oscillator design.



AN1994

Summary of Differences for NE/SA604/604A

	NE/SA604	NE/SA604A		
RSSI	No temperature compensation	Internally temperature compensated		
IF Bandwidth	15MHz 25MHz			
IF Limiter Output	No buffer	Emitter follower buffer output with 8k in the emitter		
Current Drain	2.7mA	3.7mA		

Q.- What are the differences between the NE604 and NE604A? (see Table below)

A. The NE/SA604A is an improved version of the NE/SA604. Customers, who have been using the NE604 in the past, should have no trouble doing the conversion.

The main differences are that the small signal IF bandwidth is 25MHz instead of 15MHz, and the RSSI is internally temperature compensated. If external temperature compensation was used for the NE604, the designer can now cut cost with the NE604A. The designer can either get rid of these extra parts completely or replace the thermistor (if used in original temperature compensated design) with a fixed resistor.

Those using the NE604 at 455kHz should not see any change in performance. For 10.7MHz, a couple of dB improvement in performance will be observed. However. there may be a few cases where instability will occur after using NE604A. This will be the case if the PC-board design was marginal for the NE604 in the first place. This problem, however, can be cured by using a larger than 10µF tantalum bypass capacitor on the supply line, and screening the capacitors for their ESR (equivalent series resistance) as mentioned earlier. The ESR at 455kHz should be less than 0.2Ω . Since ESR is a frequency dependent value, the designer can correlate good performance with a low frequency dissipation factor, or ESR measurement, and screen the tantalum capacitors in production. There are some minor differences as well. The NE/SA604A uses about 1mA more current than the NE/SA604. An emitter follower has been added at the limiter output to present a lower and more stable output impedance at Pin 9. The DC voltage at the audio and data outputs is approximately 3V instead of 2V in the NE604, but that should not cause any problems. The recovered audio level, on the other hand, is slightly higher in the NE604A which should actually be desirable. Because of these changes, it is now possible to design 21.4MHz IFs using the NE604A, which was not possible with the NE604.

The two chips are identical, otherwise. The customers are encouraged to switch to the NE604A because it is a more advanced

bipolar process than the previous generation used in the NE604. As a result we get much tighter specifications on the NE604A.

Q.— How does the NE605 mixer compare with a typical double balanced diode mixer?

A. Some data on the comparison of the conversion gain and LO power requirements are shown in this application note. These two parameters reveal the advantages in using the NE605 mixer.

The only drawback of the NE605 may seem to be its lower third-order intercept point in comparison to a diode mixer. But, this is inherent in the NE605 as a result of the low power consumption. If one compares the conversion gain of the NE605 with the conversion loss of a low cost diode mixer it turns out that the third-order intercept point. referred to the output, is the same or better in the NE605. Another point to take into account is that a diode mixer cannot be used in the front end of a receiver without a preamp due to its poor noise figure. A third-order intercept analysis shows that the intercept point of the combination of the diode mixer and preamp will be degraded at least by the gain of the preamp. A preamp may not be needed with NE605 because of its superior noise figure.

For more detailed discussion of this topic please refer to the paper titled "Gilbert-type Mixers vs. Diode Mixers").

Q.- How can we use the NE605 for SCA FM reception?

A. The 10.7MHz application circuit described in AN1993 can be used in this case. The LO frequency should be changed and the RF front-end should be tuned to the FM broadcast range. The normal FM signal. coming out of Pin 8 of the NE605, could be expected to have about $1.5\mu V$ (into 50Ω) sensitivity for 20dB S/N. This signal should be band-pass filtered and amplified to recover the SCA sub-carrier. The output of that should then go to a PLL SCA decoder, shown on the data sheet of Signetics NE565 phase lock loop, to demodulate the base-band audio. The two outputs of the NE605 Pins 8 and 9 can be used to receive SCA data as well as voice, or features such as simultaneous reception of both normal FM.

and SCA. The RSSI output, with its 90dB dynamic range, is useful for monitoring signal levels

Q.- What is the power consumption of the NE605 or NE604A vs. temperature and V_{CC}?

A. The NE605 consumes about 5.6mA of current at 6V. This level is slightly temperature and voltage dependent as shown in Figure 33. Similar data for the NE604A is shown in Figure 34.

Q.- How can you minimize RF and LO feedthroughs

A. The RF and LO feedthroughs are due to offset voltages at the input of the mixer's differential amplifiers and the imbalance of the parasitic capacitors. A circuit, such as the one shown in Figure 35, can be used to adjust the balance of the differential amplifiers. The circuit connected to Pins 1 and 2 will minimize RF feedthrough while the circuit shown connected to Pin 6 will adjust the LO feedthrough. The only limitation is that if the RF and LO frequencies are in the 100MHz range or higher, these circuits will probably be effective for a narrow frequency

Q.- Distortion vs. RF input level. We get a good undistorted demodulated signal at low RF levels, but severe distortion at high RF levels. What is happening?

A. This problem usually occurs at 10.7MHz or at higher IF's. The IF filters have not been properly matched on both sides causing a sloping IF response. The resulting distortion can be minimized by adjusting the quad tank at the FM threshold where the IF is out of limiting. As the RF input increases, the IF stages will limit and make the IF response flat again. At this point, the effect of the bad setting of the quad tank will show itself as distortion. The solution is to always tune the guad tank for distortion at a medium RF level. to make sure that the IF is fully limited. Then, to avoid excessive distortion for low RF levels, one should make sure that the IF filters are properly matched.

Q.-The most commonly asked questions: "Why doesn't the receiver sensitivity meet the specifications?"; "Why is the RSSI dynamic range much less than expected?"; "Why


AN1994

does the RSSI curve dip at 0.9V and stay flat at 1V as the RF input decreases?"; "Why does the audio output suddenly burst into oscillation, or output wideband noise as the RF input goes down, instead of dying down slowly?"; "When looking at the IF output with a spectrum analyzer, why do high amplitude spurs become visible near the edge of the IF band as the RF level drops?"

A. These are the most widely observed problems with the NE605. They are all symptoms of the same problem; instability. The instability is due to bad layout and grounding.

Regenerative instability occurs when the limiter's output signals are radiated and picked up by the high impedance inputs of the mixer and IF amp. This signal is amplified by both the IF amp and limiter. Positive feedback causes the signal to grow until the signal at the limiter's output becomes limited. Due to the nature of FM, this instability will dominate any low RF input levels and capture the receiver (see Figure 23).

Since the receiver behaves normally for high RF inputs, it misleads the designer into believing that the design is okay. Additionally the RSSI circuit cannot determine whether the signal being received is coming from the antenna or the result of regenerative instability. Therefore, RSSI will be a good instability indicator in this instance because the RSSI will stay at a high level when the received signal decreases. Looking at the IF spectrum (Pin 11 for 605, Pin 9 for 604A) with the RF carrier present (no modulation), the user will see a shape as shown below. When regenerative instability occurs, the receiver does not seem to have the ultimate sensitivity of which it is capable.



Make sure that a double sided layout with a good ground plane on both sides is used. This will have RF/IF loops on both sides of the board. Follow our layouts as faithfully as you can. The supply bypass should have a low ESR 10-15µF tantalum capacitor as discussed earlier. The crystal package, the inductors, and the quad tank shields should be grounded. The RSSI output should be used as a progress monitor even if is not needed as an output. The lowest RSSI level should decrease as the circuit is made more stable. The overall gain should be reduced by lowering the input impedance of the IF amplifier and IF limiter, and adding attenuation after the IF amplifier, and before the 2nd filter. A circuit that shows an RSSI of 250mV or less with no RF input should be considered close to the limit of the performance of the device. If the RSSI still remains above 250mV, the recommendations mentioned above should be revisited.

Q.- Without the de-emphasis network at the audio output, the -3dB bandwidth of the

audio output is limited to only 4.5kHz. The maximum frequency deviation is 8kHz, and the IF bandwidth is 25kHz. What is the problem?

A. What is limiting the audio bandwidth in this case is not the output circuit, but the IF filters. Remember that Carson's rule for FM IF bandwidth requires the IF bandwidth to be at least:

2(Max frequency Dev. + Audio frequency)

With a 25kHz IF bandwidth and 8kHz frequency deviation, the maximum frequency that can pass without distortion is approximately 4.5kHz. 2(8kHz + 4.5kHz) is 25kHz as expected.

REFERENCES:

"High-Performance Low-Power FM IF System" (NE604A data sheet), Signetics Linear Data Manual, Signetics, 1988.

"AN199-Designing with the NE/SA604", Signetics Linear Data Manual, 1987.

"AN1981-New Low Power Single Sideband Circuits", Signetics Linear Data Manual, 1988

"Applying the Oscillator of the NE602 in Low Power Mixer Applications", Signetics Linear Data Manual, 1988.


"AN1993—High Sensitivity Applications of Low-Power RF/IF Integrated Circuits", Signetics Linear Data Manual, 1988.

"RF Circuit Design", Bowick. C., Indiana: Howard W. Sams & Company, 1982.


"The ARRL Handbook for the Radio Amateur", American Radio Relay League,


"Communications Receivers: Principles & Design", Rohde, U., Bucher, T.T.N., McGraw Hill, 1988.

"Gilbert-type Mixers vs. Diode Mixers", proceedings of R.F. Expo 1989, Fotowat, A., Murthi, E., pp. 409-413.





AN1994








AN1994












AN1994



Application Component List

C1	47pF NPO Ceramic	C21	100nF ±10% Monolithic Ceramic
C2	180pF NPO Ceramic	C23	100nF ±10% Monolithic Ceramic
C5	100nF ±10% Monolithic Ceramic	C25	100nF ±10% Monolithic Ceramic
C6	22pF NPO Ceramic	Fit 1	Ceramic Filter Murata SFG455A3 or equiv
C7	1nF Ceramic	Fit 2	Ceramic Filter Murata SFG455A3 or equiv
C8	10.0pF NPO Ceramic	IFT 1	455kHz (Ce = 180pF) Toko RMC-2A6597H
C9	100nF ±10% Monolithic Ceramic	L1	147-160nH Colicraft UNI-10/142-04J08S
C10	6.8μF Tantalum (minimum) *	L2	3.3μH nominal
C11	100nF ±10% Monolithic Ceramic		Toko 292CNS-T1046Z
C12	15nF ±10% Ceramic	X1	44.545MHz Crystal ICM4712701
C13	150pF ±2% N1500 Ceramic	R9	100k ±1% 1/4W Metal Film
C14	100nF ±10% Monolithic Ceramic	R17	5.1k ±5% 1/4W Carbon Composition
C15	10pF NPO Ceramic	R5	Not Used in Application Board (see Note 8)
C17	100nF ±10% Monolithic Ceramic	R10	100k ±1% 1/4W Metal Film (optional)

100k ±1% 1/4W Metal Film (optional)

Figure 36. NE/SA605 45MHz Application Circuit

C18 100nF ±10% Monolithic Ceramic

* NOTE: This value can be reduced when a battery is the power source.

AN1994

Table 1. Related Application Notes

App. Note	Date	Title	Main Topics
AN198	Feb. 1987	Designing with the NE/SA602	- Advantages/Disadvantages to single-ended or balanced matching
AN1981	Dec. 1988	New Low Power Single Sideband Circuits	General discussion on SSB circuits Audio processing Phasing-filter technique
AN1982	Dec. 1988	Applying the Oscillator of the NE602 in Low Mixer Applications	- Oscillator configurations
AN199	Feb. 1987	Designing with the NE/SA604	Circuits of: - AM synchronous det. - Temp. compensated RSSI circuit - Field strength meter - Product detector
AN1991	Dec. 1988	Audio Decibel Level Detector with Meter Driver	- Uses of the 604 in application
AN1993	Dec. 1988	High Sensitivity Application Low-Power RF/IF Integrated Circuits	An overview of the NE602 and NE604 in typical applications Good information before getting started

Table 2. Comparing Balanced vs Unbalanced Matching

NE605 or NE602	Matching	Advantages	Disadvantages
Pins 1 and 2 (RF input)	Single-ended (unbalanced)	Very simple circuit No sacrifice in 3rd-order performance	- Increase in 2nd-order products
	Balanced	- Reduce 2nd-order products	- Impedance match difficult to achieve

Table 3. LO Configurations

LO (MHz)	Suggested Configuration Using On-board Oscillator					
0 - 30	Fundamental mode, use Colpitts					
30 - 70	3rd overtone mode, use Colpitts					
70 - 90	3-5th overtone mode, use Colpitts with 22kΩ resistor connected from the emitter pin to ground					
90 - 170	Use Butler, crystal in series mode, and a $22k\Omega$ resistor connected from the emitter pin to ground					
170 - 300	LC configuration					

AN1995

Author: Alvin K. Wong

INTRODUCTION:

With the increasing demand for smaller and lighter equipment, designers are forced to reduce the physical size of their systems. There are several approaches to solving the size problem. A designer needs to look for sophisticated integrated single chip solutions, chips that are smaller in size, and chips that require minimum external components.

Philips Semiconductors offers all of these solutions in their NE605. The NE605 single-chip receiver converts the RF signal to audio and is available in three packages: DIP,SO, and SSOP. This offers total flexibility for layout considerations. The SSOP package is the smallest 20 pin package available in the market today, and allows the designer the flexibility to reduce the overall size of a layout.

When working with a smaller and tighter layout in a receiver design, it becomes important to follow good RF techniques. This application note shows the techniques used in the SO and SSOP demo-board. It does not cover the basic functionality of the NE605

but instead focuses more on the layout constraints. This application note also has a trouble-shooting chart to aid the designer in evaluating the SO and SSOP demo-board. For a complete explanation of the NE605, please refer to application note AN1994 which describes the basic block diagrams, reviews the common problems encountered with the NE605, and suggests solutions to them. Reading AN1994 is highly recommended before attempting the SO and SSOP layout.

The recommended layout demonstrates how well the chip can perform. But it should be pointed out that the combination of external parts with their tolerances plays a role in achieving maximum sensitivity.


The minimum and maximum 12dB SINAD measurement for both boards is -118dBm and -119.7dBm, respectively. A typical reading taken in the lab for both SO and SSOP demo-boards is -119dBm.

There were two different design approaches for both layouts. For the SO layout, there are


inductive tuning elements (except for the LO section); for the SSOP layout there are capacitive tuning elements. This approach was taken to show the designer that both ways can be used to achieve the same 12dB SINAD measurement. However, it is worth mentioning that capacitive tuning elements are less expensive than the inductive tuning elements.


Packages Available

As mentioned above, there are three packages available for the NE605. See the "Package Outline" section of the Phillips Semiconductors 1992 RF Handbook for the physical dimensions of all three packages. Notice that the DIP package is the largest of the three in physical size; the SSOP is the smallest. The recommended layout and performance graphs for the DIP package are shown in the NE605 data sheet and AN1994. But the SO and SSOP recommended layout and performance graphs are shown in this application note.



AN1995





SO LAYOUT:

Figure 1 shows the schematic for the SO layout. Listed below are the basic functions of each external component for Figure 1.

- C1 Part of the tapped-C network to match the front-end
- C2 Part of the tapped-C network to match the front-end
- C5 Used as an AC short to Pin 2
- C6 Used to tune the LO for the Colpitts oscillator
- C7 Used as part of the Colpitts oscillator
- C8 Used as part of the Colpitts oscillator
- C9 Supply bypassing
- C10 Supply bypassing
- C11 Used as filter

C12 - Used as filter

C13 - Used as filter

C14 - Used to AC ground the Quad tank

C15 – Used to provide the 90° phase shift to the phase detector

C17 - IF limiter decoupling cap

C18 - IF limiter decoupling cap

C21 - IF amp decoupling cap

C23 - IF amp decoupling cap

C26 - Quad tank component

 L1 — Part of tapped-C network to match the front-end TOKO 5CB-1320Z

L2 – Part of the Colpitts oscillator Coilcraft 1008CS-122

R9 – Used to convert the current into the RSSI voltage

R10 - Converts the audio current to a voltage

R11 - Converts the data current to a voltage

R17 — Used to achieve the –12dB insertion

IFT1 – Inductor for the Quad tank TOKO 303LN-1130

FILT1 – Murata SFG455A3 455kHz bandpass filter


FILT2 – Murata SFG455A3 455kHz bandpass filter

X1 – Standard 44.545MHz crystal in QC38 package

The recommended SO layout can be found in Figure 2 and should be used as an example to help designers get started with their projects.

The SO NE605 board performance graphs can be found in Figure 3.

AN1995



SSOP LAYOUT:

Figure 4 shows the schematic for the SSOP layout.

- C1 Part of the tapped-C network to match the front-end
- C2 Part of the tapped-C network to match the front-end
- C3 Part of the tapped-C network to match the front-end
- C5 Used as an AC short to Pin 2
- C6 Used to tune the LO for the Colpitts oscillator
- C7 Used as part of the Colpitts oscillator
- C8 Used as part of the Colpitts oscillator
- C9 Supply bypassing
- C10 Supply bypassing
- C11 Used as filter
- C12 Used as filter
- C13 Used as filter
- C14 Used to AC ground the Quad tank


- C15 Used to provide the 90° phase shift to the phase detector
- C17 IF limiter decoupling cap
- C18 IF limiter decoupling cap
- C21 IF amp decoupling cap
- C23 IF amp decoupling cap
- C24 Part of the Quad tank
- C25 Part of the Quad tank
- C26 Part of the Quad tank
- L1 Part of tapped-C network to match the front-end Coilcraft 1008CS-331
- L2 Part of the Colpitts oscillator Coilcraft 1008CS-122
- R9 Used to convert the current into the RSSI voltage
- R10 Converts the audio current to a voltage
- R11 Converts the data current to a voltage
- R17 Used to achieve the –12dB insertion

- IFT1 Inductor for the Quad tank Mouser ME435-2200
- FILT1 Murata SFGCC455BX 455kHz bandoass filter
- FILT2 Murata SFGCC455BX 455kHz bandpass filter
- X1 Standard 44.545MHz crystal


The SSOP layout can be found in Figure 5. The SSOP NE605 board performance graphs can be found in Figure 7.

The main difference between the SO and SSOP demo-boards is that the SSOP demo-board incorporates the low profile 455kHz Murata ceramic filter. It has an input and output impedance of $1.0k\Omega$. This presents a mismatch to our chips, but we have found that the overall performance is similar to that when we use the "blue" Murata filters that have the proper $1.5k\Omega$ input and output impedance.

AN1995



TOP SILK SCREEN



TOP VIEW





Figure 5. NE605 SSOP Demo-board Layout (Not Actual Size)


AN1995


HOW TO TUNE THE NE605 DEMO-BOARD

Figure 6 shows a trouble-shooting chart for the NE605. It can be used as a general guide to tune the DIP, SO, and SSOP demo-boards. Below are some of the highlights from the trouble shooting chart that are explained in more detail.



AN1995





AN1995

How to tell when a part is damaged

Since most SO and SSOP sockets hinder the maximum performance of the NE605, it is advisable to solder the packages directly to the board. By this approach, one will be able to evaluate the part correctly. However, it can be a tedious chore to switch to another part using the same layout. Therefore, to be absolutely certain that the chip is damaged, one can measure the DC voltages on the NE605. Table 1 shows the DC voltages that each pin should roughly have to be a good part.

Table 1. Approximate DC Voltages for the NE605

THE MEOUS	
Pin Number	DC Voltage (V)
1	1.37
. 2 .: :::::::	1.37
3	5.16
4	5.94
5	N/A
6	6.00 (V _{CC})
7	N/A
8	2.00
9	2.00
10	3.49
11	1.59
12	1.59
13	1.59
14	1.65
15	0.00 (GND)
16	1.60
17	1.60
18	1.60
19	1.60
20	4.87

Note: The DC voltage on Pin 5 is not specified because it can either be V_{CC} or ground depending if the audio is muted or not (Connecting ground on Pin 5 mutes the audio on Pin 8, while V_{CC} on Pin 5 unmutes the audio).

The DC voltage on Pin 7 is not specified because its DC voltage depends on the strength of the RF signal getting to the input of the NE605. It also can be used as a stability indicator.

If any of the DC voltages are way off in value, and you have followed the trouble-shooting chart, the part needs to be changed.

RSSI Indicator

The next important highlight is using the RSSI pin as a stability indicator. With power connected to the part and no RF signal

applied to the input, the DC voltage should read 250mV or less on Pin 7. Any reading higher than 250mV, indicates a regeneration problem. To correct for the regeneration problem, one should check for poor layout, poor bypassing, and/or poor solder joints. Bypassing the NE605 supply line with a low equivalent series resistance (ESR) capacitor to reduce the RSSI reading can improve the 12dB SINAD measurement by 8dB, as found in the lab. If the regeneration problem still exists, read AN1994.

Quad tank and S-Curve

As briefly mentioned in the chart, it is important to measure the Q of the quad tank if a distortion reading of 1.8% or less cannot be measured. Recall that if the Q of the quad tank is too high for the deviation, then premature distortion will occur. However, if the Q is too low for the deviation, the audio level will be too low. The audio level coming out of the audio pin should be 140mV_{RMS} to 190mV_{RMS}.





Figure 8. Test Set-up to Measure
S-Curve of the Quad Tank

If the distortion reading is too high and/or the audio level is too low, then it is important to measure and plot the S-curve of the quad tank. The test set-up used in the lab can be seen in Figure 8.

The following steps were taken to measure the S-curve for the SO and SSOP demo-boards.

- Step 1. Remove the second IF ceramic filter from the demo-board.
- Step 2. Connect a signal generator to the limiters input through a DC blocking capacitor.
- Step 3. Connect a DC voltmeter and an oscilloscope to the audio output pin.
- Step 4. Set the signal generator to a 455kHz signal and be sure that the modulation is on (RF=455kHz Mod Freq = 1kHz Mod Level=8kHz). Apply this 455kHz signal to the limiter input such that there is a sinewave on the oscilloscope screen. Adjust the quad tank for maximum sinewave amplitude on the oscilloscope or for lowest distortion. Additionally, adjust the supply input signal to the NE605 such that the 1kHz sinewave reaches its maximum amplitude.






Figure 10. S-Curve for NE605 SSOP Demo-board

AN1995

Step 5. Turn off the modulation and start taking data. Measure the Frequency vs DC voltage. Vary the frequency incrementally and measure the DC voltage coming out of the audio pin. Remember that once the modulation is turned off, the sinewave will disappear from the oscilloscope screen.

Step 6. Plot the S-curve.

Figures 9 and 10 show the S-curve measurements for the SO and SSOP demo-boards. Notice that the center of the S-curve is at 455kHz. The overall linearity determines how much deviation is allowed before premature distortion. Since our application requires ±8kHz of deviation, our S-curve is good because it exceeds the linear range of 447kHz to 463kHz.

If the Q of the quad tank needs to be lowered, a designer should put a resistor in parallel with the inductor. The lower the resistor value, the more the Q will be lowered. If the Q needs to be increased, choose a higher Q component. More information on the Quad tank can be found in the NE604A data sheet.

If the linear section of the S-curve is not centered at 455kHz, the quad tank component values need to be recalculated. The way to determine the component values

is by using $F = \frac{1}{2\pi\sqrt{LC}}$ where F should be

the IF frequency. In the case of the demo-boards, the IF = 455kHz.

Front End Tuning

The best way to tell if the front end of the NE605 is properly matched is to use a network analyzer in a S11 setting. The lower the dip, the greater the absorption of the wanted frequency. Figures 11 and 12 show the S11 dip for the front end matching of the SO and SSOP demo-boards, respectively.

We have found in the lab that a -8dB to -10dB dip is usually sufficient to get the maximum signal transfer such that a good 12dB SINAD reading is met. The front end circuit uses a tapped-C impedance transformation circuit which matches the 50Ω source with the input impedance of the mixer.

In the process of matching the front end, we have found that the ratio of the two capacitors play an important role in transferring the signal from the source to the mixer input. There should be approximately a 4:1 or 5:1 ratio




Figure 11. S11 Front-End Response for SO Demo-board




Figure 12. S11 Front-End Response for SSOP Demo-board

Checking the Conversion Gain of the Mixer

Once the front end has been properly matched, a designer should check the conversion gain if there are problems with the SINAD measurement. Be sure to turn off the modulation when making this measurement.

The method of measuring conversion gain on the bench is fairly simple. For our demo-boards, measure the strength of the 455kHz signal on the matching output network of the mixer with a FET probe. Then measure the 45MHz RF input signal on the matching input network of the mixer. Subtract the two numbers and the measured conversion gain should be around 13dB. Make sure that the input and output matching networks for the mixer have the same impedance since we are measuring voltage gain to get power gain (P = V2/R). Of course this conversion gain value will change if there is a different RF input. In AN1994, Figure 16 shows how the conversion gain varies with different RF input frequencies.

Checking the gains in the IF Section

If the IF section does not give 100dB of gain, then the -118dBm SINAD measurement cannot be achieved. In fact some symptoms of low or no audio level can be due to the IF section.

One way of checking the function of the IF section is to check the gain of the IF amplifier and the IF limiter. The IF amplifier gain should be around 40dB and the IF limiter gain should be around 60dB.

To check this, connect a FET probe to the output of the amplifier. Apply a strong input signai with no modulation and then slowly lower the input signal and wait for the output of the amplifier to decrease. Measure the strength of the output signal in dB and then subtract from it the strength of the input signal in dB. This resulting number indicates the maximum gain of that section. (This method assumes matched input and output impedance.)

If a designer finds one of the sections with lower gain, then one area to check are the IF bypass capacitors. Be sure that the IF bypass capacitors have a good solid connection to the pad. It was also found in the lab that the RSSI stability reading improves when the IF bypass is properly installed.

QUESTION & ANSWER SECTION

Q: When I measure the bandpass response of the IF filters on the SSOP demo-board, it appears to have a little hump compared to the SO demo-board which has a flat filter response. Why is there a difference in the bandpass response when the SO and SSOP 605 chios are similar?

A: The answer has to do with the ceramic filters and not the package of the NE605. The reason why the SO demo-board has a flat bandpass response is because it is matched properly with the filter. The SSOP demo board uses the new Murata low profile ceramic 455kHz filter. Unfortunately, the input and output impedance is now 1kΩ instead of $1.5k\Omega$. This presents an impedance mismatch which creates the hump to occur in the bandpass response. But one does not have to worry too much about this response because the situation does not affect the overall performance that much. Additionally, the 12 SINAD measurement is similar whether using the "blue" (1.5kΩ) or "white" (1.0kΩ) Murata filters.

If you are worried about this, then switch to the correct "blue" Murata filters. The SSOP package will work with those filters as well.

AN1995

But if your design has strict height requirements, the white filters are a good solution

Q: How much LO signal do you see at the RF port?

A: The worst LO leakage seen at the RF input on the SO and SSOP demo-board is -40dBm/441mV. This seems to vary with the LO level into the base of the on board transistor. This measurement will also vary with different LO frequencies. The NE605 SO and SSOP demo-boards have a LO frequency of 44.545MHz. Since there are so many variables, a designer needs to measure his/her own board for an accurate LO-RF isolation measurement.

There are several ways to improve the LO leakage from getting to the antenna. One can choose a higher IF frequency and tighten

up the bandwidth of the front-end filter.

Another solution is to add a low noise amplifier between the antenna and the mixer, and/or design a double conversion receiver and make sure the 1st mixer has a LO-RF isolation which meets the system specifications.

Q: On the SO and SSOP demo-board, the LO oscillator circuit is tunable with a variable capacitor. Is this a requirement?

A: No. The variable capacitor is used to tune the LO freq., but one can use a fixed value. The advantage of going with a fixed value capacitor is that it is a cheaper component part and there is no need for tuning. The only advantage with a tunable LO is that a designer can optimize the performance of the receiver.

Q: I know that the IF bandwidth of the NE605 allows me to build an IF of 21.4MHZ. Will the NE605 SSOP package perform just as good at 21.4MHz IF as it does at 455kHz?

A: Although we have not worked with NE605 SSOP at 21.4MHZ, we believe that it would be difficult to get a 12dB SINAD measurement at -120dBm. The wavelengths are much smaller at 21.4MHz than 455kHz. Since the wavelengths are smaller, there is a higher probability of regeneration occurring in the IF section. Therefore, a designer will probably have to reduce the gain in the IF section. Additionally, the SSOP package has pins that are physically closer together than with the normal type of packaged parts which can contribute to the unstable state with higher IF frequencies.

AN1996

Author: Alvin K. Wong

INTRODUCTION

The need for high speed communications is increasing in the market place. To meet these needs, high performance receivers must demodulate at higher IF frequencies to accommodate for the wider deviations in FM systems.

The standard 455kHz IF frequency, which is easier to work with, and thus more forgiving in production, no longer satisfies the high speed communication market. The next higher standard IF frequency is 10.7MHz. This frequency offers more potential bandwidth than 455kHz, allowing for faster communications.

Since the wavelength at 10.7MHz is much smaller than 455kHz, the demand for a good RF layout and good RF techniques increases. These demands aid in preventing regeneration from occuring in the IF section of the receiver. This application note will discuss some of the RF techniques used to obtain a stable receiver and reveal the excellent performance achieved in the lab.

BACKGROUND

If a designer is working with the NE/SA605 for the first time, it is highly recommended that he/she reads AN1994 and AN1995.

These two application notes discuss the NE/SA605 in great detail and provide a good starting point in designing with the chip.

Before starting a design, it is also important to choose the correct part. Philips Semiconductors offers an extensive receiver line to meet the growing demands of the wireless market. Table 2 (see end of app note) displays the different types of receivers and their key features. With the aid of this chart, a designer will get a good idea for choosing a chip that best fits their design needs.


If low voltage receiver parts are required in a design, a designer can choose between a NE/SA606, SA607, SA608, or SA626. All of these low voltage receivers are designed to operate at 3V while still providing high performance to meet the specifications for cellular radio. All of these parts can operate with an IF frequency as high as 2MHz. However, the SA626 can operate with a standard IF frequency of 10.7MHz and also provide fast RSSI speed. Additionally the SA626 has a power down mode to conserve battery power.

A close look at Table 2 will also show that there are subtle differences between the 3V receivers. The main differences between the NE/SA606, SA607, and SA608 can be seen in the audio and RSSI output structure. Additionally the SA607 and SA608 provide a frequency check pin which can aid in locking in the desired received frequency over temperature.

OBJECTIVE


The objective of this application note is to show that the NE/SA605 can perform well at an iF frequency of 10.7MHz. Since most Philips Semiconductors receiver demo-boards are characterized at RF = 45MHz/IF = 455kHz, we decided to continue to characterize at this frequency. This way we could compare how much degradation (for different IFs) there was with a RF = 45MHz/IF = 455kHz vs RF = 45MHz/IF = 10.7MHz. As we will discuss later, there was minimal degradation in performance.

We also tested at RF = 240MHz/IF = 10.7MHz. The 240MHz RF is sometimes referred to as the first IF for double conversion receivers. Testing the board at RF=83.16MHz (which is also a common first IF for analog cellular radio) and IF = 10.7MHz was not done because the conversion gain and noise figure does not change that much compared to 45MHz input. Therefore, we can probably expect the same type of performance at 83.16MHz.



AN1996

Demodulating at 10.7MHz IF with the NE/SA605/625



The RF = 240MHz/IF = 10.7MHz demo-board is expected to perform less than the RF = 45MHz/IF = 10.7MHz demo-board because the mixer conversion gain decreases while the noise figure increases. These two parameters will decrease the performance of the receiver as the RF frequency increases.

With the new demands for fast RSSI time, Philips Semiconductors has also designed receiver chips with fast RSSI speed: The NE/SA624, NE/SA625 and SA626. The NE/SA625 can also be used in this layout because it is pin-for-pin compatible with the NE/SA605. The RSSI circuitry was the only change done for the NE/SA625, so performance will be similar to the NE/SA605. Performance graphs shown in this application note will reveal the similarities.

For systems requiring low voltage operation, IF=10.7MHz and fast RSSI speed, the SA626 will be the correct choice, however, this application note does not address the performance of the SA626 because the SA626 was not available at this writing.

Board Set-Up and Performance Graphs

Figures 1 and 2 show the NE/SA605/625 schematics for the 240MHz and 45MHz boards, respectively. Listed below are the basic functions of each external components for both Figures 1 and 2.

SO Layout Schematic List

U1- NE/SA605 or NE/SA625
FLT1-10.7MHz ceramic filter Murata
SFE10.7MA5-A (280kHz BW)
FLT2-10.7MHz ceramic filter Murata


FLT2-10.7MHz ceramic filter Murata SFE10.7MA5-A (280kHz BW)

Note: If a designer wants to use different IF bandwidth filters than the ones used in this application note, the quad tank's S-curve may need to be adjusted to accommodate the new bandwidth.

- C1- Part of the tapped-C network to match the front-end mixer
- C2- Part of the tapped-C network to match the front-end mixer
- C3- Used as an AC short to Pin 2 and to provide a DC block for L1 which prevents the upsetting of the DC biasing on Pin 1
- C6- part of the tapped-C network to match the LO input
- C7- part of the tapped-C network to match the LO input
- C8- DC blocking capacitor
- C9- Supply Bypassing
- C10-Supply bypassing (this value can be reduced if the NE/SA605/625 is used with a battery)
- C11- used as a filter, cap value can be adjusted when higher RSSI speed is preferred over lower RSSI ripple
- C12-used as a filter

- C13-used as a filter
- C14-used to AC ground the quad tank
- C15-used to provide the 90° phase shift to the phase detector
- C16-quad tank component to resonant at 10.7MHz with IFT1 and C15
- C17-IF limiter decoupling capacitor
- C18-DC block for L3 which prevents the upsetting of the DC biasing on Pin 14
- C19-part of the tapped-C network for FLT2
- C20-part of the tapped-C network for FLT2
- C21-IF amp decoupling cap
- C22-DC blocking cap
- C23-IF amp decoupling cap and DC block for L3 which prevents the upsetting of the DC biasing on Pin 14
- C24-provides DC block for L5 which prevents the upsetting of the DC biasing on Pin 20
- C25-IF limiter decoupling capacitor
- C26-part of the tapped-C network for FLT1
- C27-part of the tapped-C network for FLT1
- C28-part of the tapped-C network for FLT1 C29-part of the tapped-C network for FLT1
- R9- used to convert the current into the
- RSSI voltage
- R10-converts the audio current to a voltage R11-converts the data current to a voltage
- R16-used to kill some of the IF signal for stability purposes
- R17-used in conjunction with R16 for a matching network for FLT2

AN1996




- L1 part of the tapped-C network to match the front-end mixer
- L2 part of the tapped-C network to match the front-end mixer
- L3- part of the tapped-C network to match the input of FLT2
- L4- part of the tapped-C network to match the input of FLT1
- L5- part of the tapped-C network to match the input of FLT1

RSSI Extender Circuit

- R18-provides bias regulation, the gain will stay constant over varying V_{CC}
- R19-for biasing, buffer RF DC voltage R20-provides the DC bias, RSSI gain (when R20 increases, RSSI gain decreases
- C30-DC blocking capacitor which connects the ceramic filter's output to the PNP transistor's input
- C31-decoupling capacitor, and should be removed for measuring RSSI systems speed
- C32-peak detector charge capacitor
- D1- diode to stabilize the bias current
- Q1- Philips BF579 PNP transistor
- IFT1-part of the quad tank circuit

There are minor differences between Figures 1 and 2. The RF and LO tapped-C component values are changed to accommodate for the different RF and LO test frequencies (RF=240MHz and 45MHz and LO = 229.3MHz and 55.7MHz). The other difference is the value of R20. This resistor value was changed to optimize the RSSI curve's linearity (see RSSI extender section in this application note for further details).

The recommended NE/SA605/625 layout is shown in Figure 3. This layout can be integrated with other systems.





Figures 4 through 7 show the performance graphs for the NE/SA605 & NE/SA625 at 240MHz and 45MHz RF inputs. There was no real noticeable difference in performance between a NE/SA605 or NE/SA625 except for AM rejection. The NE/SA605 appears to have a little better AM rejection, but from the end user's point of view, there is no difference between the receiver. All the other measurements were perfect, including SINAD.

RF Input

The NE/SA605/625 board is set up to receive an RF input of 240MHz (see Figure 1). This is achieved by implementing a tapped-C network. The deviation should be set to ±70kHz to achieve -110dBm to -112dBm for -12dB SINAD. However, the deviation can be increased to ±100kHz, depending on the bandwidth of the IF filter and the Q of the quad tank.

AN1996





Because we wanted to test the board at 45MHz, we changed the values of the tapped-C network for the RF and LO ports (see Figure 2). We found that a -116dBm to -118dBm for -12dB SINAD could be achieved. With these results, we were pretty

close to achieving performance similar to our standard 455kHz IF board.

A designer can also make similar RF and LO component changes if he/she needs to evaluate the board at a different RF

frequency. It should be noted that if a designer purchases a stuffed NE/SA605/625 demo-board from Philips Semiconductors its set up will be for an RF input frequency of 240MHz. AN1994 will aid the designer in calculating the tapped-C values for other desired frequencies, while AN1995 will be of value for making S11 bench measurements. Just remember that the input impedance will differ for different RF frequencies.

LO Input

The LO frequency should be 229.3MHz for the RF = 240MHz demo-board and have a drive level of -10dBm to 0dBm (this also applies for the RF = 45MHz and LO = 55.7MHz). The drive level is important to achieve maximum conversion gain. The LO input also has a matched tapped-C network for efficiency purposes which makes for good RF practices.

If a designer wanted to change the matching network to inject a different LO frequency, he/she could follow the steps in AN 1994 and assume that the input impedance is around $10k\Omega$ for low frequency inputs. The main goal is to get maximum voltage transfer from the signal generator to the inductor.

An external oscillator circuit was used to provide greater flexibility in choosing different RF and LO frequencies; however, an on-board oscillator can be used with the NE/SA605/625. New high frequency fundamental crystals, now entering the market, can also be used for high LO frequency requirements. Most receiver systems, however, will use a synthesizer to drive the LO port.


10.7MHz Ceramic Filters


The input and output impedance of the 10.7MHz ceramic IF filters are 330 Ω . The NE/SA605/625's input and output impedances are roughly 1.5K Ω . Therefore, a matching circuit had to be implemented to obtain maximum voltage transfer. Tapped-C networks were used to match the filters input and output impedance.

But in this case, we decided to go with non-tuning elements to reduce set-up time. Figure 8 shows the values chosen for the network.

Although our total deviation is 140kHz, we used 280kHz IF bandwidth filters to maximize for fast RSSI speed. The SINAD performance difference between using 180kHz BW filter versus 280kHz BS filter was insignificant.

AN1996





Stabilizing the IF Section From Regeneration

Because the gain in the IF section is 100dB and the wavelength for 10.7MHz is small, the hardest design phase of this project was to stabilize the IF section.


The steps below show the methods used to obtain a stable layout.


 The total IF section (IF amp and limiter) gain is 100dB which makes it difficult to stabilize the chip at 10.7MHz. Therefore,

- a 120Ω (R16 of Figure 1) resistor was used to kill some of the IF gain to obtain a stable system. (NOTE: Expect AM rejection performance to degrade as you decrease the IF gain externally.)
- Since the tapped-C inductors for FLT1 and FLT2 are not shielded, it is important not to place them too close to one another. Magnetic coupling will occur and may increase the probability of regeneration.
- It was also found that if the IF limiter bypass capacitors do not have the same physical ground, the stability worsens. Referring to Figure 1, the IF limiter bypass capacitors (C17, C25) are connected to assure a common ground.
- 4. The positioning of ground feedthroughs are vital. A designer should put feedthroughs near the IF bypass capacitors ground points. In addition, feedthroughs are needed underneath the chip. Other strategic locations are important for feedthroughs where insufficient grounding occurs.
- 5. Shielding should be used after the best possible stability is achieved. The NE/SA605/625 demo-board is stable, so shielding was not used. However, if put into a bigger system, shielding should be used to keep out unwanted RF frequencies. As a special note, if a good shield is used, it can increase the R16 resistor value such that there is less IF gain to kill to achieve stability. This means the RSSI dynamic range is improved. So if a designer does not want to implement the RSSI extender circuit, but is still concerned with SINAD and RSSI range, he/she can experiment with R16 and shielding because there is a correlation between them (see RSSI extender section in this application note for more information). In addition, AM rejection performance will improve due to the greater availability of the total IF gain.

The key to stabilizing the IF section is to kill the gain. This was done with a resistor (R16 in Figure 8) to ground. All the other methods mentioned above are secondary compared to this step. Lowering the value of this resistor reduces the gain and the increasing resistor value kills less gain. For our particular layout, 120Ω was chosen to obtain a stable board, but we were careful not to kill too much gain. One of the downfalls of killing too much gain is that the SINAD reading will become worse and the RSSI dynamic range is reduced.

AN1996





RSSI Dynamic Range

There are two main factors which determine the RSSI dynamic range. These two factors are 1.) how stable is the board, and 2.) how much gain is killed externally. If the board is unstable, a high RSSI voltage reading will occur at the bottom end of the curve. If too much gain is taken away, the upper half of the curve is flattened. Thus the dynamic range can be affected. Figure 9 shows how the linear range can be decreased under the conditions mentioned above.

It is important to choose the appropriate resistor to kill enough gain to get stability but not too much gain to affect the upper RSSI curve dynamic range. Because we had to kill some IF gain to achieve good board stability and good SINAD readings, our RSSI overall

dynamic range was reduced on the upper end of the curve.

Because SINAD and the RSSI dynamic range are two important parameters for most of our customers, we decided to add an "RSSI extender" modification to the board to get the best of both worlds. Together with the RSSI external modification and the "stability resistor", we can now achieve excellent SINAD readings and maintain a wide RSSI dynamic range.

RSSI Extender Circuit

The RSSI extender circuit increases the upper dynamic range roughly about 20-30dB for the 240MHz demo-board. The NE/SA605/625 demo-board has 90-100dB of

linear dynamic range when the RSSI modification is used.

Referring to Figure 10, one can see that one transistor is used with a few external components. The IF input signal to the PNP transistor is tapped after the ceramic filter to ensure a clean IF signal. The circuit then senses the strength of the signal and converts it to current, which is then summed together with the RSSI output of the chip.

The PNP transistor stage has to be biased as a class B amplifier. The circuit provides two functions. It is a DC amplifier and an RF detector. The gain of the RSSI extender can be controlled by R20 and R9 (Gain = R9/R20). Adjusting R20 is preferable because it controls the upper half of the RSSI curve, whereas adjusting R9 shifts the whole RSSI curve.

If a different RF frequency is supplied to the mixer input, it is important to set the external RSSI gain accordingly. When the RF input was changed from 240MHz to 45MHz, the conversion gain of the mixer increased. Therefore, the earlier gain settings for the RSSI extender was too much. A lower gain setting had to be implemented such that a smoother transition would occur.


Quad Tank


The quad tank is tuned for 10.7MHz (F=1/ $2\pi\sqrt{LC}$). Figure 1 shows the values used (C14,C15, C16, IFT1) and Figure 11 shows the S-curve. The linear portion of the S-curve is roughly 200kHz. Therefore, it is a good circuit for a total deviation of 140kHz. It is possible to deviate at 200kHz, but this does not leave much room for part tolerances.

If more deviation is needed, a designer can lower the S-curve with a parallel resistor connected to the quadrature tank. A designer should play with different value resistors and plot the S-curve to pick the best value for the design. To key in on the resistor value with minimum effort, a designer can put a potentiometer in parallel with the quad tank and tune it for best distortion. Then the designer can use fixed value resistors that are close to the potentiometer's value.

Fixed quad tank component values can be used to eliminate tuning, but a designer must allow for part tolerances and temperature considerations. For better performance over temperature, a resonator/discriminator can be used. Thus, no tuning is required for the quad tank section, which will save on production costs.

AN1996






RSSI System Speed

The RSSI rise and fall times are important in applications that use pulsed RF in their design. The way we define the speed is how fast the RSSI voltage can travel up and down the RSSI curve. Figure 12 shows a representation of this. Five different pulsed RF levels were tested to get a good representation of the RSSI speed. One can predict that the stronger the pulsed signal, the higher the RSSI voltage and the longer it will take for the fall time to occur. Generally speaking, the rise time is determined by how long it takes to charge up an internal capacitor. The fall time depends on how long it takes to discharge this capacitor.

It is also important to understand that there are two types of RSSI speeds. The first type is the RSSI *chip* speed and the second is the RSSI *system* speed. The RSSI *chip* speed will be faster than the *system* speed. The bandwidth of the external filters and other



external parts can slow down the RSSI system speed dramatically.

Figure 13 shows the bench set up for the RSSI system speed measurements. The pulsed RF was set for 10kHz and and the RSSI output was monitored with a digital oscilloscope. Figure 14 shows how the rise and fall times were measured on the oscilloscope.

The modifications done on the NE/SA625 board are shown in Figure 15. The RSSI caps C11 and C31 were eliminated, and the RSSI resistor values were changed. We wanted to see how much time was saved by using a smaller RSSI resistor value.

The RSSI system speed for the 240MHz NE/SA625 demo board is shown in Figure 16. Again, the only modification was that the RSSI caps (C11 and C31) were taken out and the RSSI resistor value (R9) was varied. For different RF levels, the speed seems to vary slightly, but this is expected. The higher the RSSI voltage, the longer it will take to come back down the RSSI curve for the fall time.

Looking more closely at Figure 16, one can note that the 0dBm input level has a faster fall time than the -20dBm level. This occurs because of the limited dynamic range of the test equipment. The equipment does not have sufficient on/off range, so at 0dBm the 'off' mode is actually still on. Therefore, you don't get a true reading.

At 0dBm the RSSI voltage is lower than –20dBm. The reason why this happens is because the RSSI linearity range stops at -10dBm. When the RF input drive is too high (e.g., 0dBm), the mixer conversion gain decreases, which causes the RSSI voltage to drop.

QUESTION AND ANSWER SECTION

- Q. What should the audio level at Pin 8 be?
- A. The audio level is at 580mV_{P-P} looking directly at the audio output pin and does not include a C-message filter. However, the audio output level will depend on two factors: the "Q" of the quadrature tank and the deviation used. The higher the quad tanks "Q", the larger the audio level. Additionally, the more deviation applied, the larger the audio output. But the audio output will be limited to a certain point.
- Q. Am I required to use the 10μF supply capacitor?
- A. No, a smaller value can be used. The 10µF capacitor is a suggested value for evaluation purposes. Most of the time a power supply is used to evaluate our demo boards. If the supply is noisy, it will degrade the receiver performance. We have found that a lower value capacitor can be used when the receiver is powered

AN1996

- by a battery. But it is probably safer to stay at a reasonable capacitor size.
- Q. Can I use different IF filters for my required bandwidth specifications?
- A. Yes, you can order different IF filters with different bandwidths. Some of the standard manufacturers have 180kHz, 230kHz, and 280kHz bandwidths for 10.7MHz ceramic filters. Just be sure that the quad tank "S-curve" is linear for your required bandwidth. The NE/SA605/625 demo-board has a 200kHz linearity for the quad tank. So ±70kHz deviation is perfect.

We have also found that even though the IF filter's bandwidth might be more than our requirements, it does not really degrade overall receiver performance. But to follow good engineering practices, a designer should order filters that are closest to their requirements. Going with wider bandwidth filters will give you better RSSI system speed.

- Q. I want to use part of your demo board for my digital receiver project. Can you recommend a good 10.7MHz filter with accurate 10.7MHz center frequency which can provide minimum phase delay?
- A. At the present time, I only know of one manufacturer that is working on a filter to meet digital receiver requirements.
 Murata has a surface mount 10.7MHz filter. The number is FX-6502 (SFECA 10.7). It was specifically designed for Japanese digital cordless phones. You

can adapt these filters to our NE/SA605/625 demo board.


We also used these filters in our layout and got similar SINAD and RSSI system speed performance compared to the standard 10.7MHz filters (280kHz BW). I believe the difference between the filters will be apparent for digital demodulation schemes

- Q. If the system RSSI time is dependent on the external components used, like the IF filters, then what is the difference in using the NE/SA605 vs the NE/SA625?
- A. The difference comes in the fall time for high IF frequencies. You are correct that for IFs like 455kHz, there is probably little delta difference because the filter's bandwidth prohibits the speed dramatically. However, for 10.7MHz IFs, there will be a difference in the fall time between the chips because the bandwidths are much wider. Therefore, the chips will play a role in the RSSI system speed. The chip difference in RSSI speed will depend on your overall system configuration.
- Q. Why does the AM rejection performance look better on the NE/SA605, 455kHz IF board than the NE/SA605/625 10.7MHz IF demo-board?
- A. For the 455kHz IF demo-board there is more IF gain available compared to the 10.7MHz IF board. Recall that for the 10.7MHz IF board, some of the IF gain was killed externally for stability reasons.


- Since the IF gain helps improve AM rejection performance, by killing IF gain, AM rejection is decreased.
- Q. The NE/SA605/625 10.7MHz IF demo-board is made for the SO package. Can I use your SSOP package and expect the same level of performance?
- A. We have not done a SSOP layout yet. But if the same techniques are used, I am sure the SSOP package will work. The SA626 demo-board will be done in SSOP, and probably be available in the future.
- Q. I tried to duplicate your RSSI system reading measurements using your demo-board and I get slower times. What am I doing wrong?
- A. The RSSI system speed measurements are very tricky. Make sure your cable lengths are not too long. I have found that when making microsecond measurements, lab set-up is of utmost importance. Also, make sure the RSSI caps (C11 and C31) are removed from the circuit.

Also be sure that the bandwidth of your IF filters is not slowing down the RSSI system speed (Cf: section on RSSI system speed).

- Q. I am going to use your design in my NTT cordless digital phone. Can you recommend a 240.05MHz filter?
- A. Murata SX-4896 (SAMAFC 240.05) is a filter you can use for your application.



AN1996






Table 1. FM/IF Family Overview

-			NESSO		11=00=	0.000	0.00=		115004			
			NE602/	4/6U4A	NE605	SA606	SA607	SA608	NE624	NE625	SA626	NE627
V _C	c		4.5-8V	4.5–8V	4.5–8V	2.7-7V	2.7–7V	2.7-7V	4.5-8.0V	4.5-8.0V	2.7-5.5V	4.5-8.0V
10	¹ cc		2.4mA@6V	3.3mA @ 6V	5.7mA @ 6V	3.5mA @ 3V	3.5mA @ 3V	3.5mA @ 3V	3.4mA @ 6V	5.8mA @ 6V	6.5mA @ 3V	5.8mA @ 6V
Number of Pins		8	16	20	20	20	20	16	20	20	20	
Ni Si	Packages NE: 0 to +70° C SA: -40 to +85° C N: Plastic DIP D: Plastic SO FE: Ceramic DIP DK: SSOP		NE602AN NE602AD NE602AFE	NE604AN NE604AD	NE605N NE605D NE605DK				NE624N NE624D	NE625N NE625D NE625DK		NE627N NE627D NE627DK
D: FE			SA602AN SA602AD SA602AFE	SA604AN SA604AD	SA605N SA605D SA605DK	SA606N SA606D SA606DK	SA607N SA607D SA607DK	SA608N SA608D SA608DK	SA624N SA624D	SA625N SA625D SA625DK	SA626D SA626DK	SA627N SA627D SA627DK
-12dB SINAD (RF = 45MHz), IF = 455kHz) 1kHz Tone, 8kHz Dev.		–120dBm	/ .22uV	–120dBm / .22uV	-117dBm / .31uV	-117dBm/.31uV	–117dBm / .31uV	–120dBm / .22uV	-120dBm / .22uV	-112dBm / .54uV (RF = 240MHz) (IF = 10.7MHz) 1kHz Tone, +/-70kHz Dev.	–120dBm / .22uV	
Pro	Process f t		8GI-	lz	8GHz	8GHz	8GHz	8GHz	8GHz	8GHz	8GHz	8GHz
vers	For lower cost version and less performance		612A &	614A	615	616	617	_	-	_	-	_
Fes	Features		- Audio & Data p - IF BW of 25MH - No external matching requi for standard 45 IF filter	z	Audio & Data pins IF BW of 25MHz No external matching required for standard 455kHz IF filter	- Low voltage - Internal RSSI and audio op amps - No external matching required for standard 455kHz IF filter - IF BW of 2MHz	- Freq check pin - Low voltage - Internal RSSI and audio op amps - Unity gain RSSI output - No external matching required for standard 455kHz Filter - IF BW of 2MHz - IF BW of 2MHz	- Freq check pin - Low voltage - Internal RSSI and audio op amps - Unity gain audio output - No external matching required for standard 455kHz IF filter - IF BW of 2MHz	- Fast RSSI Time - Pin-to-Pin compatible with 604A - No external matching required for standard 455kHz IF filter	- Fast RSSI Time - Pin-to-Pin compatible with 605 - No external matching required for standard 455kHz IF filter	- Power down mode - Low voltage - Fast RSSI Time - IF BW of 25MHz - Internal RSSI & audio op amps - No external matching required for standard 10.7MHz IF filter	- Fast RSSI Time - Freq check pin - IF BW of 25MHz - Internal RSSI & audio op amps - No external matching required for standard 455kHz IF filter
R S S	Dynamic	Range	90d	В	90dB	90dB	90dB	90dB	90dB	90dB	90dB	90dB
111	Accuracy		+/-1.	5dB	+/~1.5dB	+/-1.5dB	+/-1.5dB	+/-1.5dB	+/-1.5dB	+/-1.5dB	+/-1.5dB	+/-1.5dB
OUT P	455kHz	Rise * Time	_	1.4us			_		1.1us	1.2us	_	1us
P U T	IF ·	Fall * Time		21.3us	_	_	_	_	1.3us	2.1us	_	1.7us
S E C T	40 7041	Rise * Time	- 1	1.5us		_	-	_	1.2us	1.2us	1.2us	0.9us
Z0-1	10.7MHz IF	Fall * Time		19.4us	· · <u> </u>	_	_	_	1.6us	2us	2us	1.4us

*NOTE: No IF filters in the circuit

Application note

Philips Semiconductors RF Communications Products

Demodulating at 10.7MHz IF with the NE/SA605/625

Table 1. (cont.) FM/IF Family Overview

		NE602	A/604A	NE605	NE606	SA607	SA608	NE624	NE625	SA626	NE627
M	Max. Conversion Power Gain (RF = 45MHz; IF = 455KHz)	n 17dB		13dB	17dB	17dB	17dB	<u>-</u>	13dB	13dB	13dB
ı x	3rd Order Intercept Point (Input) f1 = 45MHz f2 = 45.06MHz	-13dB		–10dBm	–9dBm	–9dBm	−9dBm	<u> </u>	–10dBm	-11dBm f1 = 240.05 f2 = 240.35	–10dBm
E	Noise Figure @45MHz	5dB	-	5dB	6.2dB	6.2dB	6.2dB	_	5dB	11dB @ 240MHz	5dB
	RF Input Resistance and Capacitance @45MHz	1.5k 3pF	-	4.7k 3.5pF	8k 3pF	8k 3pF	8k 3pF		4.7k 3.5pF	4.7k 3.5pF @ 240MHz	4.7k 3.5pF
	Output Resistance	1.5k	_	1.5k	1.5k	1,5k	1.5k	· <u>·</u> .	1.5k	330	1.5k
	I Input Impedance	-	1.6k	1.6k	1.5k	1.5k	1.5k	1.6k	1.6k	330	1.5k
. 1	Output Impedance		1.0k	1.0k	330	330	330	1.0k	1.0k	330	1.0k
	M P Gain	_	40dB	40dB	44dB	44dB	44dB	40dB	40dB	44dB	40dB
L	BW	_	41MHz	41MHz	5.5MHz	5.5MHz	5.5MHz	41MHz	41MHz	40MHz	40MHz
	I Input Impedance	<u>-</u>	1.6k	1.6k	1.5k	1.5k	1.5k	1.6k	1.6k	330	1.5k
s	L Output * Impedance	-	330	330	330	330	330	330	330	330	330
- [M I Gain	_	60dB	60dB	58dB	58dB	58dB	40dB	60dB	58dB	60dB
ျေ	E BW		28MHz	28MHz	4.5MHz	4.5MHz	4.5MHz	28MHz	28MHz	28MHz	28MHz
Ί.	Total IF Gain	<u> </u>	100dB	100dB	100dB	100dB	100dB	100dB	100dB	96dB (includes –6dB pad)	100dB
	Total IF BW		25MHz	25MHz	2MHz	2MHz	2MHz	25MHz	25MHz	25MHz	25MHz

NOTE: *Not designed to drive a matched load

AN1996

SA606

DESCRIPTION

The SA606 is a low-voltage high performance monolithic FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, logarithmic received signal strength indicator (RSSI), voltage regulator and audio and RSSI op amps. The SA606 is available in 20-lead dual-in-line plastic, 20-lead SOL (surface-mounted small outline large package) and 20-lead SSOP (shrink small outline package).

The SA606 was designed for portable communication applications and will function down to 2.7V. The RF section is similar to the famous NE605. The audio and RSSI outputs have amplifiers with access to the feedback path. This enables the designer to level adjust the outputs or add filtering.

FEATURES


- Low power consumption: 3.5mA typical at 3V
- Mixer input to >150MHz
- Mixer conversion power gain of 17dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator or external oscillator can be used at higher frequencies)
- 102dB of IF Amp/Limiter gain
- 2MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a 90dB dynamic range

- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.31μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone with RF at 45MHz and IF at 455kHz
- SA606 meets cellular radio specifications
- Audio output internal op amp
- RSSI output internal op amp
- Internal op amps with rail-to-rail outputs
- ESD protection: Human Body Model 2kV
 Robot Model 200V

APPLICATIONS

- Portable cellular radio FM IF
- Cordless phones
- Wireless systems
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Portable high performance communication receiver
- Single conversion VHF receivers

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA606N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA606D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP) (Surface-mount)	-40 to +85°C	SA606DK	1563

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAM	RATING	UNITS	
Vcc	Single supply voltage	7	٧	
T _{STG}	Storage temperature range		-65 to +150	°C
TA	Operating ambient tempe	erature range	-40 to +85	°C
θја	Thermal impedance	D package DK package N package	90 117 75	°C/W

SA606

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

V_{CC} = +3V, T_A = 25°C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNITS
	·		MIN	TYP	MAX	
Vcc	Power supply voltage range	<u> </u>	2.7		7.0	V
Icc	DC current drain			3.5	4.2	mA

AC ELECTRICAL CHARACTERISTICS

 $T_A=25^{\circ}\text{C}$; $V_{CC}=+3\text{V}$, unless otherwise stated. RF frequency = 45MHz+14.5dBV RF input step-up; IF frequency = 45SkHz; R17 = $2.4\text{k}\Omega$ and R18 = $3.3\text{k}\Omega$; RF level = -45dBm; FM modulation = 1kHz with $\pm 8\text{kHz}$ peak deviation. Audio output with de-emphasis filter and C-message weighted filter. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Mixer/Osc	section (ext LO = 220mV _{RMS})					
fin	Input signal frequency	T		150		MHz
fosc	Crystal oscillator frequency		17	150		MHz
1,10-1	Noise figure at 45MHz	1. A	3.50	6.2		dB
	Third-order input intercept point (50 Ω source)	f1 = 45.0; f2 = 45.06MHz Input RF level = -52dBm		-9		dBm
the same of the	Conversion voltage gain	Matched 14.5dBV step-up	13.5	17	19.5	dB
		50Ω source		+2.5		dB
	RF input resistance	Single-ended input		8		kΩ
	RF input capacitance			3.0	4.0	pF
	Mixer output resistance	(Pin 20)	1.25	1.5		kΩ
IF section						
	IF amp gain	50Ω source		44		dB
	Limiter gain	50Ω source		58		dB
	Input limiting -3dB, R _{17a} = 2.4k, R _{17b} = 3.3k	Test at Pin 18		-109	19.5	dBm
	AM rejection	80% AM 1kHz		45		dB
	Audio level	Gain of two (2kΩ AC load)	.70	120	160	mV
	SINAD sensitivity	IF level -110dBm		17		dB

SA606

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
THD	Total harmonic distortion		-35	-50		dB
S/N	Signal-to-noise ratio	No modulation for noise		62		dB
	RF RSSI output, $R_9 = 2k\Omega$	RF level = -118dBm		0.3	.80	٧
		RF level = -68dBm	.70	1.1	1.80	V
		RF level = -23dBm	1.20	1.8	2.50	V
	RSSI range			90		dB
	RSSI accuracy			±1.5		dB
	IF input impedance	Pin 18	1.3	1.5		kΩ
	IF output impedance	Pin 16		0.3		kΩ
	Limiter input impedance	Pin 14	1.3	1.5		kΩ
	Limiter output impedance	Pin 11		0.3		kΩ
	Limiter output voltage	Pin 11		130		mV _{RMS}
RF/IF secti	on (int LO)	-				
	Audio level	3V = V _{CC} , RF level = -27dBm		120		mV _{RMS}
	System RSSI output	3V = V _{CC} , RF level = -27dBm		2.2		V
	System SINAD sensitivity	RF level = -117dBm		12		dB

CIRCUIT DESCRIPTION

The SA606 is an IF signal processing system suitable for second IF systems with input frequency as high as 150MHz. The bandwidth of the IF amplifier and limiter is at least 2MHz with 90dB of gain. The gain/bandwidth distribution is optimized for 455kHz, 1.5kΩ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 6.2dB, conversion gain of 17dB, and input third-order intercept of -9dBm. The oscillator will operate in excess of 200MHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butter oscillators are recommended for xtal configurations up to 150MHz.

The output impedance of the mixer is a $1.5k\Omega$ resistor permitting direct connection to a

455kHz ceramic filter. The input resistance of the limiting IF amplifiers is also 1.5k Ω . With most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. The IF amplifier has 43dB of gain and 5.5MHz bandwidth. The IF limiter has 60dB of gain and 4.5MHz bandwidth. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor or an L pad for simultaneous loss and impedance matching can be added between the first IF output (Pin 16) and the interstage network. The overall gain will then be 90dB with 2MHz bandwidth.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network.


This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


The demodulated output of the quadrature drives an internal op amp. This op amp can be configured as a unity gain buffer, or for simultaneous gain, filtering, and 2nd-order temperature compensation if needed. It can drive an AC load as low as $5k\Omega$ with a rail-to-rail output.

A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone. This signal drives an internal op amp. The op amp is capable of rail-to-rail output. It can be used for gain, filtering, or 2nd-order temperature compensation of the RSSI, if needed.


NOTE: dB(v) = 20log V_{OUT}/V_{IN}

SA606







SA606





NOTES:

- 1. C-message: The C-message and de-emphasis filter combination has a peak gain of 10 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339 analyzer. The de-emphasis filter has a fixed -6dB/Octave slope between 300Hz and 3kHz.
- Ceramic filters: The ceramic filters can be 30kHz SFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.
 RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or
- 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.35µV or -116dBm at the RF input.
- Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the guad tank, and their shield must be grounded. A 10-15uF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1 µF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB.
- R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 10kΩ.













SA606





363


























SA616

DESCRIPTION

The SA616 is a low-voltage high performance monolithic FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, logarithmic received signal strength indicator (RSSI), voltage regulator and audio and RSSI op amps. The SA616 is available in 20-lead dual-in-line plastic, 20-lead SOL (surface-mounted small outline large package) and 20-lead SSOP (shrink small outline package).

The SA616 was designed for portable communication applications and will function down to 2.7V. The RF section is similar to the famous NE615. The audio and RSSI outputs have amplifiers with access to the feedback path. This enables the designer to adjust the output levels or add filtering.

FEATURES


- Low power consumption: 3.5mA typical at 3V
- Mixer input to >150MHz
- Mixer conversion power gain of 17dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator or external oscillator can be used at higher frequencies)
- 102dB of IF Amp/Limiter gain
- 2MHz IF amp/limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a 80dB dynamic range

- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.31μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone with RF at 45MHz and IF at 455kHz
- SA616 meets cellular radio specifications
- Audio output internal op amp
- · RSSI output internal op amp
- Internal op amps with rail-to-rail outputs
- ESD protection: Human Body Model 2kV Robot Model 200V

APPLICATIONS

- Portable cellular radio FM IF
- Cordless phones
- Wireless systems
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Portable high performance communication receiver
- Single conversion VHF receivers

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA616N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA616D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP) (Surface-mount)	-40 to +85°C	SA616DK	1563

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAM	ETER	RATING	UNITS
V _{CC}	Single supply voltage	upply voltage		٧
T _{STG}	Storage temperature rang	е	-65 to +150	°C
TA	Operating ambient tempe	g ambient temperature range		°C
θ_{JA}	Thermal impedance	D package DK package N package	90 117 75	°C/W

SA616

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

V_{CC} = +3V, T_A = 25°C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNITS	
}			MIN	TYP	MAX	
V _{CC}	Power supply voltage range		2.7		7.0	V
Icc	DC current drain			3.5	5.0	mA

AC ELECTRICAL CHARACTERISTICS

 $T_A=25^{\circ}\text{C}$; $V_{CC}=+3\text{V}$, unless otherwise stated. RF frequency = 45MHz+14.5dBV RF input step-up; IF frequency = 455kHz; R17 = $2.4\text{k}\Omega$ and R18 = $3.3\text{k}\Omega$; RF level = -45dBm; FM modulation = 1kHz with $\pm 8\text{kHz}$ peak deviation. Audio output with de-emphasis filter and C-message weighted filter. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

SYMBOL	PARAMETER TEST CONDITIONS		LIMITS		UNITS	
			MIN	TYP MAX		
Mixer/Osc	section (ext LO = 220mV _{RMS})					
f _{IN}	Input signal frequency		T	150		MHz
fosc	Crystal oscillator frequency			150		MHz
	Noise figure at 45MHz			6.8		₫B
	Third-order input intercept point (50Ω source)	f1 = 45.0; f2 = 45.06MHz Input RF level = -52dBm		-9		dBm
	Conversion power gain	Matched 14.5dBV step-up	11	17.		dB
		50Ω source		+2.5	1	dB
	RF input resistance	Single-ended input		8		kΩ
	RF input capacitance			3.0	4.0	pF
	Mixer output resistance	(Pin 20)	1.25	1.5		kΩ
IF section						
	IF amp gain	50Ω source	T	44		dB
	Limiter gain	50Ω source		58		dB
	Input limiting -3dB, R _{17a} = 2.4k, R _{17b} = 3.3k	Test at Pin 18	1	-105		dBm
	AM rejection	80% AM 1kHz	1	40	İ	dB
	Audio level	Gain of two (2kΩ AC load)	60	120	†	mV
	SINAD sensitivity	IF level -110dBm		17	†	dB
THD	Total harmonic distortion		-30	-45	†	dB

SA616

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNITS
1			MIN	TYP	MAX	}
S/N	Signal-to-noise ratio	No modulation for noise		62		dB
	RF RSSI output, $R_g = 2k\Omega$	RF level = -118dBm		0.3	.80	V
		RF level = -68dBm	.70	1.1	2	V
		RF level = -23dBm	1.0	1.8	2.50	V
	RSSI range			80		dB .
	RSSI accuracy			±2		dB
	IF input impedance	Pin 18	1.3	1.5		kΩ
	IF output impedance	Pin 16		0.3		kΩ
	Limiter input impedance	Pin 14	1.3	1.5		kΩ
	Limiter output impedance	Pin 11		0.3		kΩ
	Limiter output voltage	Pin 11		130		mV _{RMS}
RF/IF section	on (int LO)					
	Audio level	3V = V _{CC} , RF level = -27dBm		120		mV _{RMS}
	System RSSI output	3V = V _{CC} , RF level = -27dBm		2.2		V
	System SINAD sensitivity	RF level = -117dBm		12		dB

CIRCUIT DESCRIPTION

The SA616 is an IF signal processing system suitable for second IF systems with input frequency as high as 150MHz. The bandwidth of the IF amplifier and limiter is at least 2MHz with 90dB of gain. The gain/bandwidth distribution is optimized for 455kHz, $1.5 \mathrm{k}\Omega$ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 6.2dB, conversion gain of 17dB, and input third-order intercept of -9dBm. The oscillator will operate in excess of 200MHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butler oscillators are recommended for xtal configurations up to 150MHz.

The output impedance of the mixer is a $1.5k\Omega$ resistor permitting direct connection to a

455kHz ceramic filter. The input resistance of the limiting IF amplifiers is also 1.5k Ω . With most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. The IF amplifier has 43dB of gain and 5.5MHz bandwidth. The IF limiter has 60dB of gain and 4.5MHz bandwidth. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor or an L pad for simultaneous loss and impedance matching can be added between the first IF output (Pin 16) and the interstage network. The overall gain will then be 90dB with 2MHz bandwidth.


The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network.


This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


The demodulated output of the quadrature drives an internal op amp. This op amp can be configured as a unity gain buffer, or for simultaneous gain, filtering, and 2nd-order temperature compensation if needed. It can drive an AC load as low as $5k\Omega$ with a rail-to-rail output.

A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone. This signal drives an internal op amp. The op amp is capable of rail-to-rail output. It can be used for gain, filtering, or 2nd-order temperature compensation of the RSSI, if needed.


NOTE: dB(v) = 20log V_{OUT}/V_{IN}











- 1. C-message: The C-message and de-emphasis filter combination has a peak gain of 10 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339 analyzer. The de-emphasis filter has a fixed -6dB/Octave slope between 300Hz and 3kHz.
- Ceramic filters: The ceramic filters can be 30kHz SFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter. RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0,35uV or -116dBm at the RF input. Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15µF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1 µF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB.
- R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not be below $10k\Omega$.



























SA616







382









SA607

DESCRIPTION

The SA607 is a low voltage high performance monolithic FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, logarithmic received signal strength indicator (RSSI), voltage regulator and audio and RSSI op amps. The SA607 is available in 20-lead dual-in-line plastic, 20-lead SOL (surface-mounted miniature package) and 20-lead SSOP package.

The SA607 was designed for portable communication applications and will function down to 2.7V. The RF section is similar to the famous NE605. The audio output has an internal amplifier with the feedback pin accessible. The RSSI output is buffered. The SA607 also has an extra limiter output. This signal is buffered from the output of the limiter and can be used to perform frequency check. This is accomplished by comparing a reference frequency with the frequency check signal using a comparator to a varactor or PLL at the oscillator inputs.

FEATURES


- Low power consumption: 3.5mA typical at 3V
- Mixer input to >150MHz
- Mixer conversion power gain of 17dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator or external oscillator can be used at higher frequencies)
- 102dB of IF Amp/Limiter gain
- 2MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a 90dB dynamic range

- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.31μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone, 8kHz deviation with RF at 45MHz and IF at 455kHz
- SA607 meets cellular radio specifications
- · Audio output internal op amp
- RSSI output internal op amp
- Buffered frequency check output
- Internal op amps with rail-to-rail outputs
- ESD protection: Human Body Model 2kV
 Robot Model 200V

APPLICATIONS

- Portable cellular radio FM IF
- Cordless phones
- Narrow band cellular applications (NAMPS/NTACS)
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Portable high performance communication receivers
- Single conversion VHF receivers
- Wireless systems

PIN CONFIGURATION




ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA607N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA607D	0172D
20-Pin Plastic Shirnk Small Outline Package (SSOP) (Surface-mount)	-40 to +85°C	SA607DK	1563

SA607

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		PARAMETER RAT		RATING	UNITS
Vcc	Single supply voltage	Single supply voltage		V		
T _{STG}	Storage temperature ran	Storage temperature range		°c		
TA	Operating ambient temper	perating ambient temperature range SA607		°C		
θ _{JA}	Thermal impedance	D package DK package N package	90 117 75	°C/W		

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3V$, $T_A = 25$ °C; unless otherwise stated.

		1		LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		SA607		UNITS	
			MIN	TYP	MAX		
Vcc	Power supply voltage range	·	2.7		7.0	V	
Icc	DC current drain			3.5	4.2	mA	

SA607

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +3V, unless otherwise stated. RF frequency = 45MHz + 14.5dBV RF input step-up; IF frequency = 455kHz; R17 = 2.4k; R18 = 3.3k; RF level = -45dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with de-emphasis filter and C-message weighted filter. Test circuit 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

	PARAMETER	TEST CONDITIONS		LIMITS		
SYMBOL			SA607		1 126 14 1	UNITS
		The second second	MIN	TYP	MAX	in district
Mixer/Osc	section (ext LO = 220mV _{RMS})				a district	
f _{IN}	Input signal frequency		•	150		MHz
fosc	Crystal oscillator frequency			150		MHz
	Noise figure at 45MHz	s same to dead or		6.2		dB
* * * * * * * * * * * * * * * * * * *	Third-order input intercept point (50 Ω source)	f1 = 45.0; f2 = 45.06MHz Input RF Level = -52dBm		-9		dBm
	Conversion power gain	Matched 14.5dBV step-up	13.5	17	19.5	dB
	et in the expression of the control of	50Ω source		+2.5		dB
	RF input resistance	Single-ended input	4.4	8		kΩ
	RF input capacitance			3.0	4.0	pF
	Mixer output resistance	(Pin 20)	1.25	1.5	T T	kΩ
IF section	·	with the second				<u> </u>
	IF amp gain	50Ω source		44	T	dB
	Limiter gain	50Ω source		58	†	dB
	Input limiting –3dB, R ₁₇ = 2.4k	Test at Pin 18		-109	<u> </u>	dBm
	AM rejection	80% AM 1kHz		45		dB
	Audio level	Gain of two (2kΩ AC load)	70	120	160	mV
	SINAD sensitivity	RF level –110dB		17	ļ .	dB
THD	Total harmonic distortion		-35	-50	<u> </u>	dB
S/N	Signal-to-noise ratio	No modulation for noise		62	†	dB
	IF RSSI output, $R_9 = 2k\Omega^1$	IF level = -118dBm		0.3	0.8	V
		IF level = -68dBm	.70	1.1	1.80	V
		IF level = -23dBm	1.2	1.8	2.5	V
	RSSI range			90		dB
***************************************	RSSI accuracy			±1.5		dB
	IF input impedance		1.3	1.5		kΩ
	IF output impedance			0.3		kΩ
	Limiter input impedance		1.30	1.5		kΩ
	Limiter output impedance	(Pin 11)		200		Ω
	Limiter output level	(Pin 11) No load 5kΩ load		130 115		mV _{RMS}
	Frequency check/limiter output impedance	(Pin 9)		200	1	Ω
	Frequency check/limiter output level	(Pin 9) No load 5kΩ load		130 115		mV _{RMS}
RF/IF section	on (int LO)				-	
	Audio level	3V = V _{CC} , RF level = -27dBm		120	T .	mV _{RMS}
	System RSSI output	3V = V _{CC} , RF level = -27dBm		2.2		V
	System SINAD sensitivity	RF level = -117dBm		12		dB

NOTE:

The generator source impedance is 50Ω, but the SA607 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal
that enters the SA607 input (Pin 18) which is about 21dB less than the "available power" at the generator.

SA607

CIRCUIT DESCRIPTION

The SA607 is an IF signal processing system suitable for second IF systems with input frequency as high as 150MHz. The bandwidth of the IF amplifier and limiter is at least 2MHz with 90dB of gain. The gain/bandwidth distribution is optimized for 455kHz, 1.5kΩ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 6.2dB, conversion gain of 17dB, and input third-order intercept of –9dBm. The oscillator will operate in excess of 200MHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butter oscillators are recommended for xtal configurations up to 150MHz.

The output impedance of the mixer is a $1.5k\Omega$ resistor permitting direct connection to a 455kHz ceramic filter. The input resistance of the limiting IF amplifiers is also $1.5k\Omega$. With

most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. The IF amplifier has 43dB of gain and 5.5MHz bandwidth. The IF limiter has 60dB of gain and 4.5MHz bandwidth. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor or an L pad for simultaneous loss and impedance matching can be added between the first IF output (Pin 16) and the interstage network. The overall gain will then be 90dB with 2MHz bandwidth.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network. This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


The demodulated output of the quadrature drives an internal op amp. This op amp can


be configured as a unity gain buffer, or for simultaneous gain, filtering, and 2nd-order temperature compensation if needed. It can drive an AC load as low as $5k\Omega$ with a rail-to-rail outout.

A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone. This signal is buffered through an internal unity gain op amp. The frequency check pin provides a buffered limiter output. This is useful for implementing an AFC (Automatic Frequency Check) function. This same output can also be used in conjunction with limiter output (Pin 11) for demodulating FSK (Frequency Shift Keying) data. Both pins are of the same amplitude, but 180° out of phase.


NOTE: Limiter output or Frequency Check output has drive capability of a load minimum of $2k\Omega$ or higher to obtain 115mV output level

NOTE: dB(v) = 20log Vout/Vin







SA607





NOTES:


- C-message: The C-message and de-emphasis filter combination has a peak gain of 10 for accurate measurements. Without the gain, the
 measurements may be affected by the noise of the scope and HP339 analyzer. The de-emphasis filter has a fixed -6dB/Octave slope
 between 300Hz and 3kHz.
- Ceramic filters: The ceramic filters can be 30kHz SFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.
- RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.35μV or –116dBm at the RF input.
- 5. Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- 6. RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15μF or higher value tantalum
 capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in
 production. A 0.1μF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB.
- R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not be below 10kΩ.














AUDIO

VCC = 3V
RF = 45MHz
DEVIATION = ±8kHz
AUDIO LEVEL = 117.6mVr_{IMS}


AUDIO LEVEL = 117.6mVr_{IMS}


THD + NOISE


NOISE


NOISE


Figure 10. Sensitivity vs RF Level (+25°C)














SA617

DESCRIPTION

The SA617 is a low voltage high performance monolithic FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, logarithmic received signal strength indicator (RSSI), voltage regulator and audio and RSSI op amps. The SA617 is available in 20-lead dual-in-line plastic, 20-lead SOL (surface-mounted miniature package) and 20-lead SSOP package.

The SA617 was designed for portable communication applications and will function down to 2.7V. The RF section is similar to the famous NE605. The audio output has an internal amplifier with the feedback pin accessible. The RSSI output is buffered. The SA617 also has an extra limiter output. This signal is buffered from the output of the limiter and can be used to perform frequency check. This is accomplished by comparing a reference frequency with the frequency check signal using a comparator to a varactor or PLL at the oscillator inputs.

FEATURES

- Low power consumption: 3.5mA typical at 3V
- Mixer input to >150MHz
- Mixer conversion power gain of 17dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator or external oscillator can be used at higher frequencies)
- 102dB of IF Amp/Limiter gain
- 2MHz IF amp/limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a 80dB dynamic range

- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.31μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone, 8kHz deviation with RF at 45MHz and IF at 455kHz
- SA617 meets cellular radio specifications
- Audio output internal op amp
- · RSSI output internal op amp
- Buffered frequency check output
- Internal op amps with rail-to-rail outputs
- ESD protection: Human Body Model 2kV Robot Model 200V

APPLICATIONS

- Portable cellular radio FM IF
- Cordless phones
- Narrow band cellular applications (NAMPS/NTACS)
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Portable high performance communication receivers
- Single conversion VHF receivers
- Wireless systems

PIN CONFIGURATION


D, DK and N Pac	kages
RF IN+ 1 RF IN- 2 DECOUPLING OSCOUT 3 OSCIN 4 RSSI OUT 5 VCC 6 AUDIO 7 FEEDBACK 7 AUDIO OUT 8 FREQ CHECK/ 9 LIM OUT (-) 9 QUADRATURE 10	20 MIXER OUT 19 DECOUPLING 18 IF AMP IN 17 IF AMP IN 16 IF AMP OUT 15 GND 14 UMITER IN 13 DECOUPLING 12 UMITER IN 12 UMITER IN 14 UMITER IN 15 DECOUPLING 11 UMITER IN 11 UMITER IN 12 UMITER IN 14 UMITER IN 15 DECOUPLING

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA617N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA617D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP) (Surface-mount)	-40 to +85°C	SA617DK	1563

SA617

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RATING	UNITS
V _{CC}	Single supply voltage	Single supply voltage		V
T _{STG}	Storage temperature range		-65 to +150	°C
T _A	Operating ambient temper	Operating ambient temperature range SA617		°C
θ_{JA}	Thermal impedance	D package DK package N package	90 117 75	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3V$, $T_A = 25$ °C; unless otherwise stated.

		LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS		SA617		UNITS
1			MIN	TYP	MAX	1
Vcc	Power supply voltage range		2.7		7.0	V
Icc	DC current drain			3.5	5.0	mA

SA617

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +3V, unless otherwise stated. RF frequency = 45MHz + 14.5dBV RF input step-up; IF frequency = 455kHz; R17 = 2.4k; R18 = 3.3k; RF level = -45dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with de-emphasis filter and C-message weighted filter. Test circuit 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

	PARAMETER	TEST CONDITIONS		LIMITS		J
SYMBOL			SA617			UNITS
			MIN	TYP	MAX	
Mixer/Osc :	section (ext LO = 220mV _{RMS})	4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
f _{IN}	Input signal frequency	The state of the s		150		MHz
fosc	Crystal oscillator frequency			150		MHz
	Noise figure at 45MHz			6.8		dB
	Third-order input intercept point (50Ω source)	f1 = 45.0; f2 = 45.06MHz Input RF Level = -52dBm		-9		dBm
	Conversion power gain	Matched 14.5dBV step-up	11.0	17		dB
		50Ω source		+2.5		dB
	RF input resistance	Single-ended input		8		kΩ
	RF input capacitance			3.0	4.0	pF
	Mixer output resistance	(Pin 20)	1.25	1.5		kΩ
F section			- Char	8 9 8		•
	IF amp gain	50Ω source		44	1	dB
	Limiter gain	50Ω source		58		dB
	Input limiting –3dB, R ₁₇ = 2.4k	Test at Pin 18		-105		dBm
	AM rejection	80% AM 1kHz		40	 	dB
	Audio level	Gain of two (2kΩ AC load)	60	114	†	mV
	SINAD sensitivity	RF level –110dB		13	1	dB
THD	Total harmonic distortion		-30	-45	ļ	dB
S/N	Signal-to-noise ratio	No modulation for noise		62	1	dB
	IF RSSI output, $R_9 = 2k\Omega^1$	IF level = -118dBm		0.3	0.8	V
		IF level = -68dBm	.70	1.1	2.0	V
		IF level = -23dBm	1.0	1.8	2.5	V
	RSSI range	and the second s		80		dB
	RSSI accuracy			±2.0		dB
	IF input impedance		1.3	1.5		kΩ
	IF output impedance			0.3	1	kΩ
	Limiter input impedance	1	1.30	1.5		kΩ
	Limiter output impedance	(Pin 11)		200	- 11	Ω
	Limiter output level	(Pin 11) No load 2.4kΩ load		130 115		mV _{RMS}
	Frequency Check/limiter output impedance	(Pin 9)		200		Ω
	Frequency Check/limiter output level	(Pin 9) No load 2.4kΩ load		130 115		mV _{RMs}
RF/IF secti	on (int LO)					•
	Audio level	3V = V _{CC} , RF level = -27dBm		240	1	mV _{RMS}
	System RSSI output	3V = V _{CC} , RF level = -27dBm		2.2	1	V
	System SINAD sensitivity	RF level = -117dBm		12	†	dB

NOTE

^{1.} The generator source impedance is 50Ω, but the SA617 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal that enters the SA617 input (Pin 18) which is about 21dB less than the "available power" at the generator.

SA617

CIRCUIT DESCRIPTION

The SA617 is an IF signal processing system suitable for second IF systems with input frequency as high as 150MHz. The bandwidth of the IF amplifier and limiter is at least 2MHz with 90dB of gain. The gain/bandwidth distribution is optimized for 455kHz, 1.5k Ω source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 6.2dB, conversion gain of 17dB, and input third-order intercept of –9dBm. The oscillator will operate in excess of 200MHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butter oscillators are recommended for xtal configurations up to 150MHz.

The output impedance of the mixer is a $1.5 k\Omega$ resistor permitting direct connection to a 455 kHz ceramic filter. The input resistance of the limiting IF amplifiers is also $1.5 k\Omega$. With

most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. The IF amplifier has 43dB of gain and 5.5MHz bandwidth. The IF limiter has 60dB of gain and 4.5MHz bandwidth. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor or an L pad for simultaneous loss and impedance matching can be added between the first IF output (Pin 16) and the interstage network. The overall gain will then be 90dB with 2MHz bandwidth.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network. This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


The demodulated output of the quadrature drives an internal op amp. This op amp can


be configured as a unity gain buffer, or for simultaneous gain, filtering, and 2nd-order temperature compensation if needed. It can drive an AC load as low as $2k\Omega$ with a rail-to-rail output.

A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone. This signal is buffered through an internal unity gain op amp. The frequency check pin provides a buffered limiter output. This is useful for implementing an AFC (Automatic Frequency Check) function. This same output can also be used in conjunction with limiter output (Pin 11) for demodulating FSK (Frequency Shift Keying) data. Both pins are of the same amplitude, but 180° out of phase.


NOTE: Limiter output or Frequency Check output has drive capability of a load minimum of $2k\Omega$ or higher to obtain 115mV output level

NOTE: $dB(v) = 20log V_{OUT}/V_{IN}$






SA617





NOTES:


- 1. C-message: The C-message and de-emphasis filter combination has a peak gain of 10 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339 analyzer. The de-emphasis filter has a fixed -6dB/Octave slope between 300Hz and 3kHz.
- Ceramic filters: The ceramic filters can be 30kHz SFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.
- 3. RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.35µV or -116dBm at the RF input.
- Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.


 RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15µF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1μF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB. R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not
- be below 10kΩ.
































SA608

DESCRIPTION

The SA608 is a low voltage high performance monolithic FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, logarithmic received signal strength indicator (RSSI), voltage regulator and audio and RSSI op amps. The SA608 is available in 20-lead dual-in-line plastic, 20-lead SOL (surface-mounted miniature package) and 20-lead SSOP package.

The SA608 was designed for portable communication applications and will function down to 2.7V. The RF section is similar to the famous NE605. The audio output is buffered. The RSSI output has an internal amplifier with the feedback pin accessible. The SA608 also has an extra limiter output. This signal is buffered from the output of the limiter and can be used to perform frequency check. This is accomplished by comparing a reference frequency with the frequency check signal using a comparator to a varactor or PLL at the oscillator inputs.

FEATURES


- Low power consumption: 3.5mA typical at 3V
- Mixer input to >150MHz
- Mixer conversion power gain of 17dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator or external oscillator can be used at higher frequencies)
- 102dB of IF Amp/Limiter gain
- 2MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a 90dB dynamic range

- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.31μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone, 8kHz deviation with RF at 45MHz and IF at 455kHz
- SA608 meets cellular radio specifications
- Audio output internal op amp
- RSSI output internal op amp
- Buffered frequency check output
- Internal op amps with rail-to-rail outputs
- ESD protection: Human Body Model 2kV Robot Model 200V

APPLICATIONS

- Portable cellular radio FM IF
- Cordless phones
- Narrow band cellular applications (NAMPS/NTACS)
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Portable high performance communication receivers
- Single conversion VHF receivers
- Wireless systems

PIN CONFIGURATION




ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA608N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA608D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP) (Surface-mount)	-40 to +85°C	SA608DK	1563

SA608

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAM	ETER	RATING	UNITS
Vcc	Single supply voltage		7	V
T _{STG}	Storage temperature range	ge	-65 to +150	°c
TA	Operating ambient temper	erature range SA608	-40 to +85	°C
θ_{JA}	Thermal impedance	D package DK package N package	90 117 75	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3V$, $T_A = 25$ °C; unless otherwise stated.

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		SA608		UNITS
***			MIN	TYP	MAX	
V _{CC}	Power supply voltage range		2.7		7.0	٧
Icc	DC current drain			3.5	4.2	- mA

SA608

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +3V, unless otherwise stated. RF frequency = 45MHz + 14.5dBV RF input step-up; IF frequency = 455kHz; R17 = 2.4k; R18 = 3.3k; RF level = -45dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with de-emphasis filter and C-message weighted filter. Test circuit 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

		The second secon		LIMITS		ļ
SYMBOL	PARAMETER	TEST CONDITIONS	SA608			LINITS
		w.e.	MIN	TYP	MAX	
Mixer/Osc s	section (ext LO = 220mV _{RMS})					
f _{IN}	Input signal frequency			150		MHz
fosc	Crystal oscillator frequency			150		MHz
	Noise figure at 45MHz		1 1	6.2		dB
	Third-order input intercept point (50Ω source)	f1 = 45.0; f2 = 45.06MHz Input RF Level = -52dBm		-9		dBm
	Conversion power gain	Matched 14.5dBV step-up	13.5	17	19.5	dB
		50Ω source		+2.5		dB
	RF input resistance	Single-ended input	***************************************	8		kΩ
	RF input capacitance			3.0	4.0	pF
	Mixer output resistance	(Pin 20)	1.25	1.5		kΩ
F section						
	IF amp gain	50Ω source		44		dB
	Limiter gain	50Ω source		58		dB
	Input limiting –3dB, R ₁₇ = 2.4k	Test at Pin 18		-109		dBm
	AM rejection	80% AM 1kHz		45		dB
	Audio level ²		35	60	80	mV
	SINAD sensitivity	RF level –110dB		17		dB
THD	Total harmonic distortion		-35	-50		dB
S/N	Signal-to-noise ratio	No modulation for noise		62		dB
	IF RSSI output, $R_9 = 2k\Omega^1$	IF level = -118dBm		0.3	0.8	V
		IF level = -68dBm	.70	1.1	1.80	V
		IF level = -23dBm	1.2	1.8	2.5	V
	RSSI range			90		dB
	RSSI accuracy			±1.5	1	dB
-7 -	IF input impedance		1.3	1.5		kΩ
	IF output impedance			0.3		kΩ
	Limiter input impedance		1.30	1.5		kΩ
	Limiter output impedance	(Pin 11)		200		Ω
,	Limiter output level	(Pin 11) no load 5kΩ load		130 115		mV _{RM}
	Frequency check/lim () output impedance	(Pin 9)		200		Ω
, ,	Frequency check/lim () output level	(Pin 9) no load 5kΩ load		130 115		mV _{RM}
RF/IF secti	on (int LO)			***************************************		
	Audio level	3V = V _{CC} , RF level = -27dBm		120		mV _{RM}
	System RSSI output	3V = V _{CC} , RF level = -27dBm		2.2	1	V
	System SINAD sensitivity	RF level = -117dBm		12	†	dB

NOTE:

The generator source impedance is 50Ω, but the SA608 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal
that enters the SA608 input (Pin 18) which is about 21dB less than the "available power" at the generator.

^{2.} By using 45kΩ load across the Quad detector coil, you will have Audio output at 115mV with -42dB distortion.

SA608

CIRCUIT DESCRIPTION

The SA608 is an IF signal processing system suitable for second IF systems with input frequency as high as 150MHz. The bandwidth of the IF amplifier and limiter is at least 2MHz with 90dB of gain. The gain/bandwidth distribution is optimized for 455kHz, 1.5k Ω source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 6.2dB, conversion gain of 17dB, and input third-order intercept of –9dBm. The oscillator will operate in excess of 200MHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butter oscillators are recommended for xtal configurations up to 150MHz.

The output impedance of the mixer is a $1.5 k\Omega$ resistor permitting direct connection to a 455kHz ceramic filter. The input resistance of

the limiting IF amplifiers is also 1.5k Ω . With most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. The IF amplifier has 43dB of gain and 5.5MHz bandwidth. The IF limiter has 60dB of gain and 4.5MHz bandwidth. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor or an L pad for simultaneous loss and impedance matching can be added between the first IF output (Pin 16) and the interstage network. The overall gain will then be 90dB with 2MHz bandwidth.


The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network. This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


The demodulated output of the quadrature drives an internal op amp. This op amp is configured as a unity gain buffer.

A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone. This signal is buffered through an internal unity gain op amp. The frequency check pin provides a buffered limiter output. This is useful for implementing an AFC (Automatic Frequency Check) function. This same output can also be used in conjunction with limiter output (Pin 11) for demodulating FSK (Frequency Shift Keying) data. Both pins are of the same amplitude, but 180° out of phase.


NOTE: Limiter or Frequency Check output has drive capability of a $5k\Omega$ minimum or higher in order to obtain $120mV_{RMS}$ output level.

NOTE: $dB(v) = 20log V_{OUT}/V_{IN}$






SA608





NOTES:


- C-message: The C-message and de-emphasis filter combination has a peak gain of 10 for accurate measurements. Without the gain, the
 measurements may be affected by the noise of the scope and HP339 analyzer. The de-emphasis filter has a fixed -6dB/Octave slope between 300Hz and 3kHz.
- Ceramic filters: The ceramic filters can be 30kHz SFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.
- 3. RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.35μV or -116dBm at the RF input.
- Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.


 RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15µF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1μF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB.
- R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not be below 10kΩ.
































High performance low power FM IF system with high-speed RSSI

NE/SA624

DESCRIPTION

The NE/SA624 is pin-to-pin compatible with the NE/SA604A, but has faster RSSI rise and fall time. The NE/SA624 is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator, and voltage regulator. The NE/SA624 features higher IF bandwidth (25MHz) and temperature compensated RSSI and limiters permitting higher performance application compared with the NE/SA604. The NE/SA624 is available in a 16-lead dual-in-line plastic and 16-lead SO (surface-mounted miniature) package.


FEATURES

- Low power consumption: 3.4mA typical
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Fast RSSI rise and fall time
- Two audio outputs muted and unmuted
- Low external component count; suitable for crystal/ceramic filters
- Excellent sensitivity: 1.5μV across input pins (0.22μV into 50Ω matching network) for 12dB SINAD (Signal to Noise and Distortion ratio) at 455kHz
- SA624 meets cellular radio specifications

APPLICATIONS

- Digital cellular base station
- Cellular radio FM IF
- High performance communications receivers
- Intermediate frequency amplification and detection up to 25MHz
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE624N	0406C
16-Pin Plastic Small Outline (SO) package (Surface-mount)	0 to +70°C	NE624D	0005D
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA624N	0406C
16-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA624D	0005D

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAM	ETER	RATING	UNITS
V _{CC}	Single supply voltage		9	V
T _{STG}	Storage temperature range		-65 to +150	°C
TA	Operating ambient temperature range NE624 SA624		0 to +70 -40 to +85	ို့ လ
θ _{JA}	Thermal impedance	D package N package	90 75	°C/W

NE/SA624

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +6V$, $T_A = 25$ °C; unless otherwise stated.

					LIM	ITS			
SYMBOL	PARAMETER	TEST CONDITIONS		NE624			SA624		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{CC}	Power supply voltage range		4.5		8.0	4.5		8.0	٧
Icc	DC current drain		2.5	3.4	4.2	2.5	3.4	4.2	mA
	Mute switch input threshold (ON) (OFF)		1.7		1.0	1.7		1.0	V V

NE/SA624

AC ELECTRICAL CHARACTERISTICS

Typical reading at TA = 25°C; VCC = +6V, unless otherwise stated. IF frequency = 455kHz; IF level = -47dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

					LIM	ITS		1	
SYMBOL	PARAMETER	TEST CONDITIONS		NE624			SA624		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	1
	Input limiting -3dB	Test at Pin 16		-92			-92		dBm/50Ω
	AM rejection	80% AM 1kHz	30	34		30	34		dB
	Recovered audio level	15nF de-emphasis	110	175	250	80	175	260	mV _{RMS}
	Recovered audio level	150pF de-emphasis		530			530		mV _{RMS}
THD	Total harmonic distortion		-35	-42		-34	-42		dB
S/N	Signal-to-noise ratio	No modulation for noise	-,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	73			73		dB
		RF level = -118dBm	0	160	550	0	160	650	mV
	RSSI output1	RF level = -68dBm	2.0	2.65	3.0	1.9	2.65	3.1	V
		RF level = -18dBm	4.1	4.85	5.5	4.0	4.85	5.6	V
		IF freq. = 455kHz			7 7 77				
	The second secon	IF level = -44dBm		1.1			1.1		μѕ
	RSSI output rise time	IF level = -16dBm		1.2			1.2		με
	(10kHz pulse, no IF filter)	IF freq. = 10.7MHz							
		IF level = -44dBm		1.2	1		1.2		μs
		IF level = -16dBm		1.1			1.1		μs
		IF freq. = 455kHz							
		IF level = -44dBm		1.3	1		1.3		μs
	RSSI output fall time	IF level = -16dBm		4.7			4.7		μs
	(10kHz pulse, no IF filter)	IF freq. = 10.7MHz							
		IF level = -44dBm		1.6			1.6		μs
		IF level = -16dBm		4.2	1		4.2		μs
	RSSI range	R ₄ = 100k (Pin 5)		90			90		dB
	RSSI accuracy	R ₄ = 100k (Pin 5)		±1.5			±1.5	1	dB
	IF input impedance		1.4	1.6		1.4	1.6		kΩ
	IF output impedance		0.85	1.0		0.85	1.0		kΩ
	Limiter input impedance		1.4	1.6		1.4	1.6		kΩ
	Limiter output impedance		1	300	1		300		Ω
	Limiter output level no load			280	1		280		mV _{RMS}
	Unmuted audio output resistance			58			58		kΩ
	Muted audio output resistance	<u> </u>		58	1	†	58	1	kΩ

NOTE:

 NE604 data sheets refer to power at 50Ω input termination; about 21dB less power actually enters the internal 1.5k input. NE604 (50)

-97dBm


NE624 (1.5k)/NE605 (1.5k


-47dBm

-118dBm -68dBm


+3dBm

-18dBm





NE/SA624



CIRCUIT DESCRIPTION

The NE/SA624 is a very high gain, high frequency device. Correct operation is not possible if good RF layout and gain stage practices are not used. The NE/SA624 cannot be evaluated independent of circuit, components, and board layout. A physical layout which correlates to the electrical limits is shown in Figure 1. This configuration can be used as the basis for production layout.


The NE/SA624 is an IF signal processing system suitable for IF frequencies as high as 21.4MHz. The device consists of two limiting amplifiers, quadrature detector, direct audio output, muted audio output, and signal strength indicator (with output characteristic). The sub-systems are shown in Figure 2. A typical application with 45MHz input and 455kHz IF is shown in Figure 3.

IF Amplifiers

The IF amplifier section consists of two log-limiting stages. The first consists of two differential amplifiers with 39dB of gain and a small signal bandwidth of 41MHz (when driven from a 50Ω source). The output of the first limiter is a low impedance emitter follower with $1k\Omega$ of equivalent series resistance. The second limiting stage consists of three differential amplifiers with a gain of 62dB and a small signal AC bandwidth of 28MHz. The outputs of the final differential stage are buffered to the internal quadrature detector. One of the outputs is available at Pin 9 to drive an external quadrature capacitor and L/C quadrature


Both of the limiting amplifier stages are DC biased using feedback. The buffered output of the final differential amplifier is fed back to the input through $42k\Omega$ resistors. As shown in Figure 2, the input impedance is


established for each stage by tapping one of the feedback resistors $1.6k\Omega$ from the input. This requires one additional decoupling capacitor from the tap point to ground.





Because of the very high gain, bandwidth and input impedance of the limiters, there is a very real potential for instability at IF frequencies above 455kHz. The basic phenomenon is shown in Figure 6. Distributed feedback (capacitance, inductance and radiated fields)

NE/SA624









forms a divider from the output of the limiters back to the inputs (including RF input). If this feedback divider does not cause attenuation greater than the gain of the forward path, then oscillation or low level regeneration is likely. If regeneration occurs, two symptoms may be present: (1)The RSSI output will be high with no signal input (should nominally be 250mV or lower), and (2) the demodulated

output will demonstrate a threshold. Above a certain input level, the limited signal will begin to dominate the regeneration, and the demodulator will begin to operate in a "normal" manner.

There are three primary ways to deal with regeneration: (1) Minimize the feedback by gain stage isolation, (2) lower the stage input

impedances, thus increasing the feedback attenuation factor, and (3) reduce the gain. Gain reduction can effectively be accomplished by adding attenuation between stages. This can also lower the input impedance if well planned. Examples of impedance/gain adjustment are shown in

NE/SA624

Figure 7. Reduced gain will result in reduced limiting sensitivity.

A feature of the NE624 IF amplifiers, which is not specified, is low phase shift. The NE624 is fabricated with a 10GHz process with very small collector capacitance. It is advantageous in some applications that the phase shift changes only a few degrees over a wide range of signal input amplitudes. Additional information will be provided in the upcoming product specification (this is a preliminary specification) when characterization is complete.

Stability Considerations

The high gain and bandwidth of the NE624 in combination with its very low currents permit circuit implementation with superior performance. However, stability must be maintained and, to do that, every possible feedback mechanism must be addressed. These mechanisms are: 1) Supply lines and ground, 2) stray layout inductances and capacitances, 3) radiated fields, and 4) phase shift. As the system IF increases, so must the attention to fields and strays. However, ground and supply loops cannot be overlooked, especially at lower frequencies. Even at 455kHz, using the test layout in Figure 1, instability will occur if the supply line is not decoupled with two high quality RF capacitors, a 0.1µF monolithic right at the V_{CC} pin, and a 6.8µF tantalum on the supply line. An electrolytic is not an adequate substitute. At 10.7MHz, a 1µF tantalum has proven acceptable with this layout. Every layout must be evaluated on its own merit, but don't underestimate the importance of good supply bypass.

At 455kHz, if the layout of Figure 1 or one substantially similar is used, it is possible to directly connect ceramic filters to the input and between limiter stages with no special consideration. At frequencies above 2MHz, some input impedance reduction is usually necessary. Figure 7 demonstrates a practical means.

As illustrated in Figure 8, 430 Ω external resistors are applied in parallel to the internal 1.6k Ω load resistors, thus presenting approximately 330 Ω to the filters. The input filter is a crystal type for narrowband selectivity. The filter is terminated with a tank which transforms to 330 Ω . The interstage filter is a ceramic type which doesn't contribute to system selectivity, but does suppress wideband noise and stray signal pickup. In wideband 10.7MHz IFs the input filter can also be ceramic, directly connected to Pin 16.

In some products it may be impractical to utilize shielding, but this mechanism may be

appropriate to 10.7MHz and 21.4MHz IF. One of the benefits of low current is lower radiated field strength, but lower does not mean non-existent. A spectrum analyzer with an active probe will clearly show IF energy with the probe held in the proximity of the second limiter output or quadrature coil. No specific recommendations are provided, but mechanical shielding should be considered if layout, bypass, and input impedance reduction do not solve a stubborn instability.

The final stability consideration is phase shift. The phase shift of the limiters is very low, but there is phase shift contribution from the quadrature tank and the filters. Most filters demonstrate a large phase shift across their passband (especially at the edges). If the quadrature detector is tuned to the edge of the filter passband, the combined filter and quadrature phase shift can aggravate stability. This is not usually a problem, but should be kept in mind.

Quadrature Detector


Figure 5 shows an equivalent circuit of the NE624 quadrature detector. It is a multiplier cell similar to a mixer stage. Instead of mixing two different frequencies, it mixes two signals of common frequency but different phase. Internal to the device, a constant amplitude (limited) signal is differentially applied to the lower port of the multiplier. The same signal is applied single-ended to an external capacitor at Pin 9. There is a 90° phase shift across the plates of this capacitor. with the phase shifted signal applied to the upper port of the multiplier at Pin 8. A quadrature tank (parallel L/C network) permits frequency selective phase shifting at the IF frequency. This quadrature tank must be returned to ground through a DC blocking capacitor.

The loaded Q of the quadrature tank impacts three fundamental aspects of the detector: Distortion, maximum modulated peak deviation, and audio output amplitude. Typical quadrature curves are illustrated in Figure 10. The phase angle translates to a shift in the multiplier output voltage.

Thus a small deviation gives a large output with a high Q tank. However, as the deviation from resonance increases, the non-linearity of the curve increases (distortion), and, with too much deviation, the signal will be outside the quadrature region (limiting the peak deviation which can be demodulated). If the same peak deviation is applied to a lower Q tank, the deviation will remain in a region of the curve which is more linear (less distortion), but creates a smaller phase angle (smaller output amplitude). Thus the Q of the quadrature tank must be tailored to the

design. Basic equations and an example for determining Q are shown below. This explanation includes first-order effects only.

Frequency Discriminator Design Equations for NE624



$$V_O = \frac{C_S}{C_P + C_S} \bullet \frac{1}{1 + \frac{\omega_1}{Q_1 S} + \left(\frac{\omega_1}{S}\right)^2} \bullet V_{IN}$$

where
$$\omega_1=\frac{1}{\sqrt{L(C_P+C_S)}}$$
 (1b)
$$Q_1=R\;(C_P+C_S)\;\omega_1 \eqno(1c)$$

From the above equation, the phase shift between nodes 1 and 2, or the phase across Cs will be:

$$\phi = \angle V_{O} - \angle V_{IN} = t_{g} - 1 \left[\frac{\omega_{1}}{\overline{\Omega_{1}}\omega} \frac{1}{1 - \left(\frac{\omega_{1}}{\omega}\right)^{2}} \right]$$
 (2)

Figure 10 is the plot of ϕ vs. $\left(\frac{\omega}{\omega_1}\right)$ It is notable that at $\omega=\omega_1$, the phase shift is

 $\frac{\pi}{2}$ and the response is close to a straight line with a slope of $\frac{\Delta \phi}{\Delta \omega} = \frac{2Q_1}{\omega_1}$

The signal V_0 would have a phase shift of $\left\lceil \frac{\pi}{2} - \frac{2Q_1}{\omega_1} \right. \omega \right
ceil$ with respect to the V_{IN} .

If
$$V_{IN} = A \sin \omega t \Rightarrow V_O = A$$
 (3)

$$Sin \left[\omega t + \frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega \right]$$

Multiplying the two signals in the mixer, and low pass filtering yields:

$$V_{\text{IN}} \bullet V_{\text{O}} = A^2 \operatorname{Sin} \omega t$$
 (4)
 $\operatorname{Sin} \left[\omega t + \frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega \right]$

after low pass filtering

$$\Rightarrow V_{OUT} = \frac{1}{2} A^2 Cos \left[\frac{\pi}{2} - \frac{2Q_1}{\omega_1} \omega \right]$$

$$= \frac{1}{2} A^2 Sin \left(\frac{2Q_1}{\omega_1} \right) \omega$$
(5)

NE/SA624

$$V_{\text{OUT}} \propto 2Q_1 \frac{\omega_1}{\omega} = \left[2Q_1 \left(\frac{\omega_1 + \Delta \omega}{\omega_1} \right) \right]$$
 (6)
For $\frac{2Q_1 \omega}{\omega_1} \ll \frac{\pi}{2}$

Which is discriminated FM output. (Note that $\Delta\omega$ is the deviation frequency from the carrier ω).

Ref. Krauss, Raab, Bastian; Solid State Radio Eng.; Wiley, 1980, p. 311. Example: At 455kHz IF, with ±5kHz FM deviation. The maximum normalized frequency will be

$$\frac{455 \pm 5 \text{kHz}}{455} = 1.010 \text{ or } 0.990$$

Go to the f vs. normalized frequency curves (Figure 10) and draw a vertical straight line at $\frac{\omega}{\omega_1} = 1.01$.

The curves with Q = 100, Q = 40 are not linear, but Q = 20 and less shows better linearity for this application. Too small Q decreases the amplitude of the discriminated FM signal. (Eq. 6) \Rightarrow Choose a Q = 20

The internal R of the 624 is 40k. From Eq. 1c, and then 1b, it results that

$$C_P + C_S = 174pF$$
 and $L = 0.7mH$.

A more exact analysis including the source resistance of the previous stage shows that there is a series and a parallel resonance in the phase detector tank. To make the parallel and series resonances close, and to get maximum attenuation of higher harmonics at 455kHz IF, we have found that a $C_{\rm S}=10{\rm pF}$ and $C_{\rm P}=164{\rm pF}$ (commercial values of 150pF or 180pF may be practical), will give the best results. A variable inductor which can be adjusted around 0.7mH should be chosen and optimized for minimum distortion. (For 10.7MHz, a value of $C_{\rm S}=1{\rm pF}$ is recommended.)

Audio Outputs

Two audio outputs are provided. Both are PNP current-to-voltage converters with $55 k\Omega$ nominal internal loads. The unmuted output is always active to permit the use of signaling tones in systems such as cellular radio. The other output can be muted with 70dB typical

attenuation. The two outputs have an internal 180° phase difference.

The nominal frequency response of the audio outputs is 300kHz. this response can be increased with the addition of external resistors from the output pins to ground in parallel with the internal 55k resistors, thus lowering the output time constant. Singe the output structure is a current-to-voltage converter (current is driven into the resistance, creating a voltage drop), adding external parallel resistance also has the effect of lowering the output audio amplitude and DC level.

This technique of audio bandwidth expansion

can be effective in many applications such as SCA receivers and data transceivers Because the two outputs have a 180° phase relationship, FSK demodulation can be accomplished by applying the two output differentially across the inputs of an op amp or comparator. Once the threshold of the reference frequency (or "no-signal" condition) has been established, the two outputs will shift in opposite directions (higher or lower output voltage) as the input frequency shifts. The output of the comparator will be logic output. The choice of op amp or comparator will depend on the data rate. With high IF frequency (10MHz and above), and wide IF bandwidth (L/C filters) data rates in excess of

RSSI

4Mbaud are possible.

The "received signal strength indicator", or RSSI, of the NE624 demonstrates monotonic logarithmic output over a range of 90dB. The signal strength output is derived from the summed stage currents in the limiting amplifiers. It is essentially independent of the IF frequency. Thus, unfiltered signals at the limiter inputs, spurious products, or regenerated signals will manifest themselves as RSSI outputs. An RSSI output of greater than 250mV with no signal (or a very small signal) applied, is an indication of possible regeneration or oscillation.

In order to achieve optimum RSSI linearity, there must be a 12dB insertion loss between the first and second limiting amplifiers. With a typical 455kHz ceramic filter, there is a nominal 4dB insertion loss in the filter. An additional 6dB is lost in the interface between the filter and the input of the second limiter. A small amount of additional loss must be introduced with a typical ceramic filter. In the test circuit used for cellular radio applications (Figure 3) the optimum linearity was achieved with a $5.1 k\Omega$ resistor from the output of the first limiter (Pin 14) to the input of the interstage filter. With this resistor from Pin 14 to the filter, sensitivity of $0.25 \mu V$ for 12 dB SINAD was achieved. With the $3.6 k\Omega$ resistor, sensitivity was optimized at $0.22 \mu V$ for 12 dB SINAD with minor change in the RSSI linearity.

Any application which requires optimized RSSI linearity, such as spectrum analyzers, cellular radio, and certain types of telemetry, will require careful attention to limiter interstage component selection. This will be especially true with high IF frequencies which require insertion loss or impedance reduction for stability.


At low frequencies the RSSI makes an excellent logarithmic AC voltmeter.


For data applications the RSSI is effective as an amplitude shift keyed (ASK) data slicer. If a comparator is applied to the RSSI and the threshold set slightly above the no signal level, when an in-band signal is received the comparator will be sliced. Unlike FSK demodulation, the maximum data rate is somewhat limited. An internal capacitor limits the RSSI frequency response to about 100kHz. At high data rates the rise and fall times will not be symmetrical.


The RSSI output is a current-to-voltage converter similar to the audio outputs. However, an external resistor is required. With a 91k Ω resistor, the output characteristic is 0.5V for a 10dB change in the input amplitude.


Additional Circuitry


Internal to the NE624 are voltage and current regulators which have been temperature compensated to maintain the performance of the device over a wide temperature range. These regulators are not accessible to the user.











NE/SA625

DESCRIPTION


The NE/SA625 is pin-to-pin compatible with the NE/SA605, but has faster RSSI rise and fall times. The NE/SA625 is a high performance monolithic low-power FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator (RSSI) with fast rise and fall time, and voltage regulator. The NE/SA625 combines the functions of Signetics' NE602A and NE624. The NE/SA625 is available in 20-lead dual-in-line plastic and 20-lead SOL (surface-mounted miniature package) and 20-lead SSOP (shrink small outline package).

For additional technical information please refer to application notes AN1994, 1995 and 1996, which include example application diagrams, a complete overview of the product and artwork for reference.

FEATURES

- Fast RSSI rise and fall times
- Low power consumption: 5.8mA typical at 6V
- Mixer input to >500MHz
- Mixer conversion power gain of 13dB at 45MHz
- Mixer noise figure of 4.6dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator to 1GHz local oscillator can be injected)
- 102dB of IF Amp/Limiter gain
- 25MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Two audio outputs muted and unmuted
- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.22μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone with RF at 45MHz and IF at 455kHz
- SA625 meets cellular radio specifications
- ESD hardened

PIN CONFIGURATION



APPLICATIONS


- Digital cellular base stations
- High performance communications receivers
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Wideband low current amplification
- Digital cordless telephones

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE625N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	0 to +70°C	NE625D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP) (Surface-mount)	0 to +70°C	NE625DK	1563
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA625N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA625D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP) (Surface-mount)	-40 to +85°C	SA625DK	1563

NE/SA625

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAM	IETER	RATING	UNITS
V _{CC}	Single supply voltage		9	V
T _{STG}	Storage temperature ran	ge	-65 to +150	°C
TA	Operating ambient temper	perating ambient temperature range NE625		°C
		SA625	-40 to +85	°C
θЈΑ	Thermal impedance	D package	90	°C/W
		N package	75	°C/W
· ·		DK package	117	°C/W

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = +6V, T_A = 25°C; unless otherwise stated.

					LIM	ITS			ł
SYMBOL	PARAMETER	TEST CONDITIONS		NE625			SA625	4.	UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	1
V _{CC}	Power supply voltage range	,	4.5		8.0	4.5		8.0	V
Icc	DC current drain		5.1	5.8	6.7	4.55	5.8	6.75	mA
	Mute switch input threshold (ON)		1.7			1.7			٧
	(OFF)				1.0			8.0	٧

NE/SA625

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +6V, unless otherwise stated. RF frequency = 45MHz + 14.5dBV RF input step-up; IF frequency = 455kHz; R17 = 5.1k; RF level = -45dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

			<u> </u>	<u> </u>	LIM	ITS		1	
SYMBOL	PARAMETER	TEST CONDITIONS		NE625			SA625		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX]
Mixer/Osc	section (ext LO = 300mV)								
f _{IN}	Input signal frequency	2 - 4		500			500		MHz
fosc	Crystal oscillator frequency			150			150		MHz
	Noise figure at 45MHz			5.0			5.0		dB
	Third-order input intercept point	f1 = 45.0; f2 = 45.06MHz		-10			-10		dBm
	Conversion power gain	Matched 14.5dBV step-up	10.5	13	14.5	. 10	13	15	dB
		50Ω source		-1.7			-1.7		dB
	RF input resistance	Single-ended input	3.5	4.7		3.0	4.7		kΩ
	RF input capacitance			3.5	4.0		3.5	4.0	pF
	Mixer output resistance	(Pin 20)	1.3	1.5		1.25	1.5		kΩ
IF section					* 1	1 C 1	and the second	200	- 1
	IF amp gain	50Ω source		39.7			39.7		dB
	Limiter gain	50Ω source		62.5	1		62.5		dB
	Input limiting -3dB, R ₁₇ = 5.1k	Test at Pin 18		-113			-113		dBm
	AM rejection	80% AM 1kHz	30	. 34	42	29	34	43	dB
	Audio level, R ₁₀ = 100k	15nF de-emphasis	110	150	250	80	150	260	mV _{RMS}
	Unmuted audio level, R ₁₁ = 100k	150pF de-emphasis		480			480		mV
	SINAD sensitivity	RF level -118dB		16			16		dB
THD	Total harmonic distortion		-35	-42		-34	-42	† — —	dB
S/N	Signal-to-noise ratio	No modulation for noise		73			73		dB
	IF RSSI output, $R_9 = 100k\Omega^1$	IF level = -118dBm	0	160	550	0	160	650	mV
	1	IF level = -68dBm	2.0	2.5	3.0	1.9	2.5	3.1	T V
		IF level = -18dBm	4.1	4.8	5.5	4.0	4.8	5.6	V
		IF frequency = 455kHz					 		<u> </u>
		RF level = -56dBm		1.2		1	1.2	T	μs
	IF RSSI output rise time	RF level = -28dBm		1.2	1	† — —	1.2	·	μs
	(10kHz pulse, no 455kHz filter)	IF frequency = 10.7MHz	1			•			
	(no RSSI bypass capacitor)	RF level = -56dBm	-	1.2	T	I	1.2	7	μs
		RF level = -28dBm	 	1.1	1		1.1	1	μs
		IF frequency = 455kHz			· L	.L		<u> </u>	
	l de la companya de la companya de la companya de la companya de la companya de la companya de la companya de	RF level = -56dBm	17.00	2.1	T	T	2.1	T	μѕ
	IF RSSI output fall time	RF level = -28dBm		7.6	 	1	7.6	+	μs
	(10kHz pulse, no 455kHz filter)	IF frequency = 10.7MHz	<u> </u>	<u> </u>			1		<u> </u>
4	(no RSSI bypass capacitor)	RF level = -56dBm		2.0	T	T	2.0	T	μs
	(no rice; sypacs capacite;)	RF level = -28dBm		7.3		 	7.3		μs
	RSSI range	$R_0 = 100k\Omega \text{ Pin } 16$	 	90	 	 	90	 	dB
	RSSI accuracy	$R_g = 100k\Omega \text{ Pin } 16$	 	±1.5	 	+	±1.5	+	dB
	IF input impedance	119 - 1001221 111 10	1.40	1.6	 	1.40	1.6	+	kΩ
	IF output impedance		0.85	1.0	 	0.85	1.0	+	kΩ
	Limiter intput impedance	 	1.40	1.6	 	1.40	1.6	+	kΩ
		 	1.40	300	+	1.40	300	┼	Ω
	Limiter output impedance		 		 	 		+	
L	Limiter output level with no load	1	<u> </u>	280	.L		280		mV _{RM}

NE/SA625

AC ELECTRICAL CHARACTERISTICS(Continued)

			LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS		NE625			SA625		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	1
IF section	(continued)				7				
	Unmuted audio output resistance			58			58		kΩ
	Muted audio output resistance			58			58		kΩ
RF/IF sect	ion (int LO)				N 199				-
	Unmuted audio level	4.5V = V _{CC} , RF level = -27dBm		450			450		mV _{RMS}
	System RSSI output	4.5V = V _{CC} , RF level = -27dBm	n i Na sent	4.3			4.3		V

NOTE:

CIRCUIT DESCRIPTION

The NE/SA625 is an IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1GHz. The bandwidth of the IF amplifier is about 40MHz, with 39.7dB(v) of gain from a 50 Ω source. The bandwidth of the limiter is about 28MHz with about 62.5dB(v) of gain from a 50 Ω source. However, the gain/bandwidth distribution is optimized for 455kHz, 1.5k Ω source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 5dB, conversion gain of 13dB, and input third-order intercept of -10dBm. The oscillator will operate in excess of 1GHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butler oscillators are

recommended for xtal configurations up to 150MHz.

The output of the mixer is internally loaded with a $1.5 \mathrm{k}\Omega$ resistor permitting direct connection to a $455 \mathrm{kHz}$ ceramic filter. The input resistance of the limiting IF amplifiers is also $1.5 \mathrm{k}\Omega$. With most $455 \mathrm{kHz}$ ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the log signal strength indicator, there must be a $12d \mathrm{B}(\mathrm{v})$ insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause $12d \mathrm{B}(\mathrm{v})$ insertion loss, a fixed or variable resistor can be added between the first IF output (Pin 16) and the interstage network.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is ACcoupled to a tuned quadrature network. This

signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


Overall, the IF section has a gain of 90dB. For operation at intermediate frequencies greater than 455kHz, special care must be given to layout, termination, and interstage loss to avoid instability.

The demodulated output of the quadrature detector is available at two pins, one continuous and one with a mute switch. Signal attenuation with the mute activated is greater than 60dB. The mute input is very high impedance and is compatible with CMOS or TTL levels.


A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone.

NOTE: dB(v) = 20log V_{OUT}/V_{IN}

The generator source impedance is 50Ω, but the NE/SA625 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal that enters the NE/SA625 input (Pin 8) which is about 21dB less than the "available power" at the generator.



NE/SA625




Application Component List

C1	100pF NPO Ceramic	C21	100nF ±10% Monolithic Ceramic
C2	390pF NPO Ceramic	C23	100nF ±10% Monolithic Ceramic
C5	100nF ±10% Monolithic Ceramic	C25	100nF ±10% Monolithic Ceramic
C6	22pF NPO Ceramic	Fit 1	Ceramic Filter Murata SFG455A3 or equiv
C7	1nF Ceramic	Fit 2	Ceramic Filter Murata SFG455A3 or equiv
C8	10.0pF NPO Ceramic	IFT 1	455kHz (Ce = 180pF) Toko RMC-2A6597H
C9	100nF ±10% Monolithic Ceramic	L1	147-160nH Coilcraft UNI-10/142-04J08S
C10	6.8μF Tantalum (minimum) *	L2	0.8μH nominal
C11	100nF ±10% Monolithic Ceramic		Toko 292CNS-T1038Z
C12	15nF ±10% Ceramic	X1	44.545MHz Crystal ICM4712701
C13	150pF ±2% N1500 Ceramic	R9	100k ±1% 1/4W Metal Film
C14	100nF ±10% Monolithic Ceramic	R17	5.1k ±5% 1/4W Carbon Composition
C15	10pF NPO Ceramic	R5	Not Used in Application Board (see Note 8)
C17	100nF ±10% Monolithic Ceramic	R10	100k ±1% 1/4W Metal Film (optional)
C18	100nF ±10% Monolithic Ceramic	R11	100k ±1% 1/4W Metal Film (optional)

*NOTE: This value can be reduced when a battery is the power source.

Figure 2. NE/SA625 45MHz Application Circuit


NE/SA625



NOTES:

- C-message: The C-message filter has a peak gain of 100 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339 analyzer.
- Ceramic filters: The ceramic filters can be 30kHz ŚFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or
- 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.

 3. RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.22µV or -12dBm at the RF input. Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 250mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15µF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1μF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB.
- R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not be below 10kΩ.








Figure 5. Component Placement for NE625 Application Circuit





TOP VIEW





BOTTOM VIEW


Figure 6. Layout for NE/SA625 Application Board














SA626

DESCRIPTION

The SA626 is a low-voltage high performance monolithic FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, high speed logarithmic received signal strength indicator (RSSI), voltage regulator and audio and fast RSSI op amps. The SA626 is available in 20-lead SOL (surface-mounted small outline large package) and 20-lead SSOP (shrink small outline package).

The SA626 was designed for high bandwidth portable communication applications and will function down to 2.7V. The RF section is similar to the famous NE605. The audio and RSSI outputs have amplifiers. The RSSI output has access to the feedback pin. This enables the designer to level adjust the outputs or add filtering.

SA626 incorporates a power down mode which powers down the device when Pin 8 is low. Power down logic levels are CMOS and TTL compatible with high input impedance.

APPLICATIONS

- Digital cordless telephones
- Digital cellular telephones
- Digital cellular base stations
- Portable high performance communications receivers
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Wideband low current amplification

FEATURES

- · Fast RSSI rise and fall times
- Low power consumption: 6.5mA typ at 3V
- Power down mode (I_{CC} = 200μA)
- Mixer input to >500MHz
- Mixer conversion power gain of 11dB at 240MHz
- Mixer noise figure of 14dB at 240MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator to 1GHz, local oscillator can be injected)
- 92dB of IF Amp/Limiter power gain
- 25MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Audio output internal buffer
- RSSI output internal buffer
- Internal op amps with rail-to-rail outputs
- 10.7MHz filter matching (330Ω) reduces external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.54μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone with RF at 240MHz and IF at 10.7MHz
- SA626 meets cellular radio specifications
- ESD hardened

PIN CONFIGURATION


RFIN 1 20 MIXER OUT RF BYPASS 2 19 IF AMP DECOUPLING XTAL OSC 3 (EMITTER) XTAL OSC 4 (EASE) VCC 5 16 IF AMP OUT	D and DK Pa	ackages
FEEDBACK 6 15 GND RSSI _{OUT} 7 14 LIMITER IN POWER DOWN 8 13 DECOUPLING AUDIO OUT 9 12 LIMITER DECOUPLING QUADRATURE 10 11 LIMITER OUT	RF BYPASS 2 XTAL OSC 3 (EMITTER) XTAL OSC 4 (BASE) VCC 5 RSSI 6 FEEDBACK RSSIOUT 7 POWER DOWN 8 CONTROL AUDIO OUT 9	19 IF AMP DECOUPLING 18 IF AMP IN 17 IF AMP OUT 16 IF AMP OUT 15 GND 14 LIMITER IN 13 DECOUPLING 12 LIMITER 12 LIMITER 12 LIMITER 14 LIMITER 15 DECOUPLING 16 DECOUPLING

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA626D	0172D
20-Pin Plastic Shrink Small Outline Package (Surface-mount)	-40 to +85°C	SA626DK	1563

SA626

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RATING	UNITS
V _{CC}	Single supply voltage		0.3 to 7	٧
V _{IN}	Voltage applied to any other pin	1. D. 111	-0.3 to (V _{CC} +0.3)	٧
T _{STG}	Storage temperature range		-65 to +150	°C
TA	Operating ambient temperature range S	A626	-40 to +85	°C
θЈΑ	Thermal impedance D packag	е	90	°C/W
	DK packa	ige	117	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3V$, $T_A = 25$ °C; unless otherwise stated.

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		SA626		UNITS	
			MIN	TYP	MAX	1 .	
V _{CC}	Power supply voltage range		2.7	3.0	5.5	V	
lcc	DC current drain	Pin 8 = HIGH	5.5	6.5	7.5	mA	
Icc	Standby	Pin 8 = LOW		0.2	0.5	mA	
	Input current	Pin 8 LOW	-10		10	μА	
		Pin 8 HIGH	-10	10	10	μΑ	
	Input level	Pin 8 LOW	0		0.3V _{CC}	V	
		Pin 8 HIGH	0.7V _{CC}		V _{cc}	V	
ton	Power up time	RSSI valid (10% to 90%)		10	T	μs	
toff	Power down time	RSSI invalid (90% to 10%)		5		μs	


SA626

AC ELECTRICAL CHARACTERISTICS


T_A = 25°C; V_{CC} = +3V, unless otherwise stated. RF frequency = 240.05MHz + 14.5dBV RF input step-up; IF frequency = 10.7MHz; RF level = -68dBm; FM modulation = 1kHz with ±125kHz peak deviation. Audio output with C-message weighted filter and de-emphasis filter. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

SYMBOL				UNITS		
	PARAMETER	TEST CONDITIONS				
		·	MIN	TYP	MAX	
Mixer/Osc	section (ext LO = 160mV _{RMS})					1 2
f _{IN}	Input signal frequency			500		MHz
fosc	External oscillator (buffer)		•	500		MHz
	Noise figure at 240MHz			14		dB
	Third-order input intercept point	Matched f1=240.05; f2=240.35MHz		-16	<u> </u>	dBm
	Conversion power gain	Matched 14.5dBV step-up	8	11	14	dB
	RF input resistance	Single-ended input		700		Ω
	RF input capacitance			3.5	<u> </u>	pF
	Mixer output resistance	(Pin 20)		330	<u> </u>	Ω
IF section						
	IF amp power gain		- 0-	38		dB
	Limiter amp power gain		<u> </u>	54		dB
	Input limiting -3dB	Test at Pin 18		-105	<u> </u>	dBm
	AM rejection	80% AM 1kHz		50	<u> </u>	dB
	Audio level	Unity gain	120	160	200	mV _{RMS}
	Audio DC level	Pin 9, no signal		1.0	<u> </u>	V
	SINAD sensitivity	IF level = -111dBm		16		dB
THD	Total harmonic distortion			-43	-38	dB
S/N	Signal-to-noise ratio No modulation for no			60		dB
	IF RSSI output with buffer	IF level = -118dBm		0.2	0.5	<u> </u>
		IF level = -68dBm	0.3	0.6	1.0	l v
	•	IF level = -10dBm	0.9	1.3	1.8	<u> </u>
	IF RSSI output rise time	IF frequency = 10.7MHz				
	(10kHz pulse, no 10.7MHz filter)	RF level = -56dBm		1.2		μs
	(no RSSI bypass capacitor)	RF level = -28dBm		1.1		μs
	IF RSSI output fall time	IF frequency = 10.7MHz				
	(10kHz pulse, no 10.7MHz filter)	RF level = -56dBm		2.0		μs
	(no RSSI bypass capacitor)	RF level = -28dBm		7.3		μs
	RSSI range			90		dB
	RSSI accuracy			±1.5		dB
	IF input impedance			330	1.	Ω
	IF output impedance		100	330		Ω
	Limiter input impedance			330		Ω
	Limiter output impedance		300		Ω	
	Limiter output level with no load			130		mV _{RMS}
RF/IF sec	tion (int LO)					
	Audio level	RF level = -10dBm		160	T	mV _{RMS}
	System RSSI output	RF level = -10dBm		1.4	1	V
	System SINAD	RF level = -106dBm		12	1	dB


SA626




SA626



SA626





SA626 Limiting Amplifier Gain vs Temperature vs Supply Voltage

CIRCUIT DESCRIPTION

The SA626 is an IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1GHz. The bandwidth of the IF amplifier is about 40MHz, with 38dB of power gain from a 50 Ω source. The bandwidth of the limiter is about 28MHz with about 54dB of power gain from a 50 Ω source. However, the gain/bandwidth distribution is optimized for 10.7MHz, 330 Ω source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types, such as cordless and cellular hand-held phones.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 14dB, conversion power gain of 11dB, and input third-order intercept of -16dBm. The oscillator will operate in excess of 1GHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butler oscillators are

recommended for xtal configurations up to 150MHz

The output of the mixer is internally loaded with a 330Ω resistor permitting direct connection to a 10.7MHz ceramic filter. The input resistance of the limiting IF amplifiers is also 330Ω . With most 10.7MHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the log signal strength indicator, there must be a 3dB insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 3dB insertion loss, a fixed or variable resistor can be added between the first IF output (Pin 16) and the interstage network.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network. This signal, which now has a 90° phase

relationship to the internal signal, drives the other port of the multiplier cell.

Overall, the IF section has a power gain of 92dB. For operation at intermediate frequency at 10.7MHz. Special care must be given to layout, termination, and interstage loss to avoid instability.

The demodulated output of the quadrature drives an internal op amp. This op amp is configured as a unity gain buffer. It can drive an AC load as low as $5k\Omega$ with a rail-to-rail output.

A log signal strength indicator completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone, and RCR-28 cordless telephone. This signal drives an internal op amp. The op amp is capable of rail-to-rail output. It can be used for gain, filtering, or 2nd-order temperature compensation of the RSSI. if needed.

SA626

PIN FUNCTIONS


PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
1	RF IN	+1.07	△ ♦ 0.8k	6	RSSI FEEDBACK	+0.20	V _{CC}
2	RF BYPASS	+1.07		7	RSSI OUT	+0.20	Vcc 7
3	XTAL OSC	+1.57	∆ \$18k	8	POWER DOWN	+2.75	
4	XTAL OSC	+2.32	3 150µА	9	AUDIO OUT	+1.09	V _C C V _C C
5	Vcc	+3.00	VREF O O O O O O O O O O O O O O O O O O O	10	QUAD. IN	+3.00	Z

SA626


PIN FUNCTIONS (continued)

PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
11	LIMITER OUT	+1.35	8.8k A = 11	16	IF AMP OUT	+1.22	140Ω 16 8.8k
12	LIMITER DECOUP	+1.23		17 	IF AMP DECOUP	+1.22	
13	LIMITER COUPLING	+1.23	330Ω Δ = Δ = Δ = 12	18	IF AMP IN	+1.22	18 3300 50µA = 17
14	LIMITER IN	+1.23		19	IF AMP DECOUP	+1.22	
15	GND	0		20	MIXER OUT	+1.03	110Ω 20 110Ω 20 400μA =


SA626



SA626




SA626



NOTES:

- C-message: The C-message and de-emphasis filter combination has a peak gain of 10 for accurate measurements. Without the gain, the
 measurements may be affected by the noise of the scope and HP8903A analyzer. The de-emphasis filter has a fixed -6dB/Octave slope
 between 300Hz and 3kHz.
- 2. Ceramic filters: The ceramic filter can be SFE10.7MA5-A made by Murata which has 280kHz IF bandwidth.
- 3. RF generator: Set your RF generator at 240.000MHz, use a 1kHz modulation frequency and a 125kHz deviation.
- 4. Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.54μV or –112dBm at the RF input.
- 5. Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- 6. RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 0.1µF bypass capacitor on the supply pin improves sensitivity.

SA626



NE/SA627


DESCRIPTION

The NE/SA627 has faster RSSI rise and fall times. The NE/SA627 is a high performance monolithic low-power FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator (RSSI) with fast rise and fall time, voltage regulator and frequency check/limiter out (-). The NE/SA627 also has an extra limiter output. This signal is buffered from the output of the limiter and provides a negative (-) limiter output. This can be used to provide a frequency check function. The NE/SA627 is available in 20-lead dual-in-line plastic and 20-lead SOL (surface-mounted miniature package) and 20-lead SSOP (shrink small outline package).

FEATURES

- Fast RSSI rise and fall times
- Low power consumption: 5.8mA typical at 6V
- Mixer input to >500MHz
- Mixer conversion power gain of 13dB at 45MHz
- Mixer noise figure of 4.6dB at 45MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator to 1GHz local oscillator can be injected)
- 102dB of IF Amp/Limiter gain
- 25MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- Audio output mutable
- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.22μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone, 8kHz deviation with RF at 45MHz and IF at 455kHz
- SA627 meets cellular radio specifications
- ESD hardened

PIN CONFIGURATION



APPLICATIONS


- Digital cellular base stations
- High performance communications receivers
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers
- Log amps
- Wideband low current amplification
- Digital cordless telephones

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE627N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	0 to +70°C	NE627D	0172D
20-Pin Plastic SSOP (Surface-mount)	0 to +70°C	NE627DK	1563
20-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA627N	0408B
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA627D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP) (Surface-mount)	-40 to +85°C	SA627DK	1563

NE/SA627

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RATING	UNITS
Vcc	Single supply voltage		9	V
T _{STG}	Storage temperature rang	-65 to +150	°C	
TA	Operating ambient tempe	0 to +70	°C	
		SA627	-40 to +85	°c
θЈΑ	Thermal impedance	D package	90	°C/W
İ	100	N package	75	°C/W
		DK package	117	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +6V$, $T_A = 25$ °C; unless otherwise stated.

	PARAMETER TEST CONDITIONS		LIMITS						UNITS
SYMBOL		NE627			SA627				
1			MIN	TYP	MAX	MIN	TYP	MAX	1
Vcc	Power supply voltage range		4.5		8.0	4.5		8.0	V
Icc	DC current drain		5.1	5.8	6.7	4.55	5.8	6.75	mA
	Mute switch input threshold (ON)		1.7			1.7			V
	(OFF)	, s. a.l.			1.0	25.		1.0	V

NE/SA627

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +6V, unless otherwise stated. RF frequency = 45MHz + 14.5dBV RF input step-up; IF frequency = 455kHz; R17 = 5.1k; RF level = -45dBm; FM modulation = 1kHz with ±8kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

						IITS			-
SYMBOL	PARAMETER	TEST CONDITIONS	NE627			SA627			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Mixer/Osc	section (ext LO = 300mV)								
f _{IN}	Input signal frequency			500			500		MHz
fosc	Crystal oscillator frequency			150			150		MHz
	Noise figure at 45MHz			5.0			5.0		dB
	Third-order input intercept point	f1 = 45.0; f2 = 45.06MHz		-10			-10		dBm
	Conversion power gain	Matched 14.5dBV step-up	10.5	13	14.5	10	13	15	dB
		50Ω source		-1.7			-1.7		dB
	RF input resistance	Single-ended input	3.5	4.7		3.0	4.7		kΩ
	RF input capacitance			3.5	4.0		3.5	4.0	pF
	Mixer output resistance	(Pin 20)	1.3	1.5		1.25	1.5		kΩ
IF section									
	IF amp gain	50Ω source		39.7			39.7		dB
	Limiter gain	50Ω source		62.5			62.5		dB
	Input limiting -3dB, R ₁₇ = 5.1k	Test at Pin 18		-113			-113		dBm
	AM rejection	80% AM 1kHz	30	34	42	29	34	43	dB
	Audio level, R ₁₀ = 100k	15nF de-emphasis	110	150	250	80	150	260	mV _{RMS}
	SINAD sensitivity	RF level -118dB		16			16		dB
THD	Total harmonic distortion		-35	-42		-34	-42	†	dB
S/N	Signal-to-noise ratio	No modulation for noise		73		i	73	†	dB
	IF RSSI output, $R_9 = 100 k\Omega^1$	IF level = -118dBm	0	160	550	0	160	650	mV
	* # · · ·	IF level = -68dBm	2.0	2.5	3.0	1.9	2.5	3.1	l v
		IF level = -18dBm	4.1	4.8	5.5	4.0	4.8	5.6	V
		IF frequency = 455kHz			<u> </u>	<u></u>		J	
		RF level = -56dBm		1.2	Ţ	Τ	1.2	T	μs
	IF RSSI output rise time	RF level = -28dBm		1.2	 	 	1.2	 	μs
	(10kHz pulse, no 455kHz filter)	IF frequency = 10.7MHz	-		L	<u> </u>			1
	(no RSSI bypass capacitor)	RF level = -56dBm		1.2	7	T	1.2	T	μs
	(,	RF level = -28dBm		1.1	 	 	1.1	1	μs
		IF frequency = 455kHz	 		<u> </u>		<u> </u>		1
	İ	RF level = -56dBm		2.1	Γ	т	2.1	т	μs
	IF RSSI output fall time	RF level = -28dBm	<u> </u>	7.6	 	 	7.6	+	μs
	(10kHz pulse, no 455kHz filter)	IF frequency = 10.7MHz	 	1 7.0	L	ــــــــــــــــــــــــــــــــــــــ	1 ,.0		1 45
	(no RSSI bypass capacitor)	RF level = -56dBm		2.0	Т	T	2.0	Т	μs
	(iio ricor sypass capacitor)	RF level = -28dBm	 	7.3	 	 	7.3	+	μs
	RSSI range	$R_9 = 100k\Omega$ Pin 16	 	90		 	90	 	dB
	RSSI accuracy	$R_0 = 100k\Omega Pin 16$	 	±1.5	}	 		 	dB
	IF input impedance	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1,40	1.6	 	1.40	±1.5	 	kΩ
	IF output impedance		0.85	1.0	 	0.85	1.0	+	kΩ
	Limiter input impedance		1.40	1.6	 			+	
	Limiter input impedance	Din 10 or 11	1.40	300	 	1.40	1.6	+	kΩ
	Limiter output impedance	Pin 10 or 11			 	├ ──	300	 	Ω
	Limiter output level	Pin 10 or 11 with no load 3kΩ load (min)		280 250			280 250	<u> </u>	mV _{RMs}

NE/SA627

AC ELECTRICAL CHARACTERISTICS(Continued)

			LIMITS						
SYMBOL	PARAMETER TEST CONDITIONS	TEST CONDITIONS	NE627				SA627		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	1
IF section	(continued)		*		***************************************				
99 . *	Muted audio output resistance		[·	58			58		kΩ
RF/IF sect	tion (int LO)								
1.0 1.0	System RSSI output	4.5V = V _{CC} , RF level = -27dBm	·	4.3			4.3		V

NOTE:

CIRCUIT DESCRIPTION

The NE/SA627 is an IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1GHz. The bandwidth of the IF amplifier is about 40MHz, with 39.7dB(v) of gain from a 50Ω source. The bandwidth of the limiter is about 28MHz with about 62.5dB(v) of gain from a 50Ω source. However, the gain/bandwidth distribution is optimized for 455kHz, $1.5k\Omega$ source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 5dB, conversion gain of 13dB, and input third-order intercept of -10dBm. The oscillator will operate in excess of 1GHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butler oscillators are

recommended for xtal configurations up to 150MHz.

The output of the mixer is internally loaded with a $1.5 k\Omega$ resistor permitting direct connection to a 455 kHz ceramic filter. The input resistance of the limiting IF amplifiers is also $1.5 k\Omega$. With most 455 kHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the log signal strength indicator, there must be a 12 dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12 dB(v) insertion loss, a fixed or variable resistor can be added between the first IF output (Pin 16) and the interstage network

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network.

This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.


Overall, the IF section has a gain of 90dB. For operation at intermediate frequencies greater than 455kHz, special care must be given to layout, termination, and interstage loss to avoid instability.

The demodulated output of the quadrature detector is available at two pins, one continuous and one with a mute switch. Signal attenuation with the mute activated is greater than 60dB. The mute input is very high impedance and is compatible with CMOS or TTL levels.


A log signal strength completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone.

NOTE: dB(v) = 20log V_{OUT}/V_{IN}

The generator source impedance is 50Ω, but the NE/SA627 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal that enters the NE/SA627 input (Pin 8) which is about 21dB less than the "available power" at the generator.



NE/SA627




Application Component List

C1	100pF NPO Ceramic	C21	100nF ±10% Monolithic Ceramic
C2	390pF NPO Ceramic	C23	100nF ±10% Monolithic Ceramic
C5	100nF ±10% Monolithic Ceramic	C25	100nF ±10% Monolithic Ceramic
C6	22pF NPO Ceramic	Fit 1	Ceramic Filter Murata SFG455A3 or equiv
C7	1nF Ceramic	Fit 2	Ceramic Filter Murata SFG455A3 or equiv
- C8	10.0pF NPO Ceramic	IFT 1	455kHz (Ce = 180pF) Toko RMC-2A6597H
C9	100nF ±10% Monolithic Ceramic	L1	147-160nH Coilcraft UNI-10/142-04J08S
C10	10μF Tantalum (minimum) *	L2	0.8μH nominal
C11	100nF ±10% Monolithic Ceramic		Toko 292CNS-T1038Z
C12	15nF ±10% Ceramic	X1	44.545MHz Crystal ICM4712701
C13	150pF ±2% N1500 Ceramic	R9	100k ±1% 1/4W Metal Film
C14	100nF ±10% Monolithic Ceramic	R17	5.1k ±5% 1/4W Carbon Composition
C15	10pF NPO Ceramic	R5	Not Used in Application Board (see Note 8)
C17	100nF ±10% Monolithic Ceramic	R10	100k ±1% 1/4W Metal Film (optional)
C18	100nF ±10% Monolithic Ceramic	R11	100k ±1% 1/4W Metal Film (optional)

*NOTE: This value can be reduced when a battery is the power source.


Figure 2. NE/SA627 45MHz Application Circuit


NE/SA627





NOTES:


- C-message: The C-message filter has a peak gain of 100 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339 analyzer.
- Ceramic filters: The ceramic filters can be 30kHz SFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or 16kHz CFU455Ds, also made by Murata (they come in black). All of our specifications and testing are done with the more wideband filter.
- RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.22µV or -120dBm at the RF input.
- Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- 6. RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 250mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15µF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1μF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB. R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not
- be below 10kΩ.











SA636

DESCRIPTION

The SA636 is a low-voltage high performance monolithic FM IF system with high-speed RSSI incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, logarithmic received signal strength indicator (RSSI), voltage regulator, wideband data output and fast RSSI op amps. The SA636 is available in 20-lead SOL (surface-mounted small outline large package) and 20-lead SSOP (shrink samll outline package).

The SA636 was designed for high bandwidth portable communication applications and will function down to 2.7V. The RF section is similar to the famous NE605. The data output is a current output with a minimum bandwidth of 600kHz. This is designed to demodulate wideband data. The RSSI output is amplified. The RSSI output has access to the feedback pin. This enables the designer to level adjust the outputs or add filtering.

SA636 incorporates a power down mode which powers down the device when Pin 8 is low. Power down logic levels are CMOS and TTL compatible with high input impedance.

APPLICATIONS

- DECT (Digital European Cordless Telephone)
- Digital cordless telephones
- Digital cellular telephones
- Portable high performance communications receivers
- Single conversion VHF/UHF receivers
- SCA receivers
- RF level meter
- Spectrum analyzer
- FSK and ASK data receivers
- Wideband low current amplification
- Wireless LANs

FEATURES

- Wideband data output (600kHz min.)
- Fast RSSI rise and fall times
- Low power consumption: 6.5mA typ at 3V
- Mixer input to >500MHz
- Mixer conversion power gain of 13dB at 240MHz
- Mixer noise figure of 11dB at 240MHz
- XTAL oscillator effective to 150MHz (L.C. oscillator to 1GHz local oscillator can be injected)
- 102dB of IF Amp/Limiter gain
- 25MHz limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90dB
- RSSI output internal op amp
- Internal op amps with rail-to-rail outputs
- Low external component count; suitable for crystal/ceramic/LC filters
- Excellent sensitivity: 0.54μV into 50Ω matching network for 12dB SINAD (Signal to Noise and Distortion ratio) for 1kHz tone with RF at 240MHz and IF at 10.7MHz
- SA636 meets cellular radio specifications
- ESD hardened
- 10.7MHz filter matching (330Ω)
- Power down mode (I_{CC} = 200μA)

PIN CONFIGURATION


D and DK Packages						
RFIN 1 RF BYPASS 2 XTAL OSC 3 (EMITTER) XTAL OSC 4 (BASE) VCC 5 FEEDBACK 6 RSSI 6 FEEDBACK 7 POWER DOWN 8 CONTROL DATA OUT 9 QUADRATURE 10	20 MIXER OUT 19 IF AMP DECOUPLING 18 IF AMP IN 17 IF AMP 18 DECOUPLING 16 IF AMP OUT 15 GND 14 LIMITER IN 13 DECOUPLING 12 LIMITER 11 LIMITER OUT					

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Small Outline Large (SOL) package (Surface-mount)	-40 to +85°C	SA636D	0172D
20-Pin Plastic Shrink Small Outline Package (Surface-mount)	-40 to +85°C	SA636DK	1563

SA636

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER		RATING	UNITS
Vcc	Single supply voltage		0.3 to 6	٧
V _{IN}	Voltage applied to any ot	-0.3 to (V _{CC} +0.3)	٧	
T _{STG}	Storage temperature range	-65 to +150	°C	
TA	Operating ambient temper	erature range SA636	-40 to +85	°C
θJA	Thermal impedance	D package	90	°C/W
		DK package	117	°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3V$, $T_A = 25$ °C; unless otherwise stated.

		TEST CONDITIONS				
SYMBOL	PARAMETER				UNITS	
	i		MIN	TYP	MAX	7
V _{cc}	Power supply voltage range		2.7	3.0	5.5	V
Icc	DC current drain	Pin 8 = HIGH	1	6.5		mA
Icc	Standby	Pin 8 = LOW		200	1	μА
ton	Power up time	RSSI valid (10% to 90%)		10		μs
t _{OFF}	Power down time	RSSI invalid (90% to 10%)		5		μs

SA636

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +3V, unless otherwise stated. RF frequency = 240.05MHz + 14.5dBV RF input step-up; IF frequency = 10.7MHz; RF level = -45dBm; FM modulation = 1kHz with ±125kHz peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characterristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	SA636			UNITS
			MIN	TYP	MAX	
Mixer/Osc	section (ext LO = 160mV _{RMS})					1.00
f _{IN}	Input signal frequency			500		MHz
fosc	External oscillator (buffer)			500		MHz
	Noise figure at 240MHz			11		dB
	Third-order input intercept point	Matched f1=240.05; f2=240.35MHz		-18	1	dBm
	Conversion power gain	Matched 14.5dBV step-up		14		dB
	RF input resistance	Single-ended input		800		Ω
	RF input capacitance			3.5		pF
	Mixer output resistance	(Pin 20)		330		Ω
IF section						
	IF amp gain			44	,	dB
	Limiter gain			58		dB
	Input limiting -3dB	Test at Pin 18		-105		dBm
	AM rejection	80% AM 1kHz		34		dB
	Data level	$R_{LOAD} = 100k\Omega$		130		mV _{RM}
	Maximum data bandwidth		600	2000		kHz
	SINAD sensitivity	RF level = -111dBm		16		dB
THD	Total harmonic distortion			-42		dB
S/N	Signal-to-noise ratio	No modulation for noise		60		dB
	IF RSSI output with buffer	IF level = -118dBm		0.2	1	V
		IF level = -68dBm		1.1		V
	1	IF level = -18dBm		1.8		V
	IF RSSI output rise time	IF frequency = 10.7MHz				
	(10kHz pulse, no 10.7MHz filter)	RF level = -56dBm		1.2		μs
	(no RSSI bypass capacitor)	RF level = -28dBm		1.1		μs
	IF RSSI output fall time	IF frequency = 10.7MHz	· · · · · · · · · · · · · · · · · · ·			
	(10kHz pulse, no 10.7MHz filter)	RF level = -56dBm		2.0	T	μs
	(no RSSI bypass capacitor)	RF level = -28dBm		7.3		μs
	RSSI range			90		dB
	RSSI accuracy			±1.5		dB
	IF input impedance			330	1	Ω
	IF output impedance			330		Ω
	Limiter intput impedance			330	†	Ω
	Limiter output impedance			300		Ω
	Limiter output level with no load			130	1	mV _{RM}
RF/IF sec	tion (int LO)	·	L		4	
	System RSSI output	RF level = -27dBm	Γ	2.0	T	ΤV
	System SINAD	RF level = -110dBm		12	 	dB

479

SA636

CIRCUIT DESCRIPTION

The SA636 is an IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 1GHz. The bandwidth of the IF amplifier is about 40MHz, with 44dB(v) of gain from a 50Ω source. The bandwidth of the limiter is about 28MHz with about 58dB(v) of gain from a 50Ω source. However, the gain/bandwidth distribution is optimized for 10.7MHz, 330Ω source applications. The overall system is well-suited to battery operation as well as high performance and high quality products of all types, such as cordless and cellular hand-held phones.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 11dB, conversion gain of 13dB, and input third-order intercept of -11dBm. The oscillator will operate in excess of 1GHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations. Butler oscillators are recommended for xtal configurations up to 150MHz.

The output of the mixer is internally loaded with a 330Ω resistor permitting direct connection to a 10.7 MHz ceramic filter. The input resistance of the limiting IF amplifiers is also 330Ω . With most 10.7 MHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the log signal strength indicator, there must be a 6dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 6dB(v) insertion loss, a fixed or variable resistor can be added between the first IF output (Pin 16) and the interstage network.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is AC-coupled to a tuned quadrature network. This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.

Overall, the IF section has a gain of 90dB. For operation at intermediate frequency at 10.7MHz. Special care must be given to layout, termination, and interstage loss to avoid instability.

The demodulated output (DATA) of the quadrature is a current output. This output is designed to handle a minimum bandwidth of 600kHz. This is designed to demodulate wideband data, such as in DECT applications.

A Receive Signal Strength Indicator (RSSI) completes the circuitry. The output range is greater than 90dB and is temperature compensated. This log signal strength indicator exceeds the criteria for AMPS or TACS cellular telephone, DECT and RCR-28 cordless telephone. This signal drives an internal op amp. The op amp is capable of rail-to-rail output. It can be used for gain, filtering, or 2nd-order temperature compensation of the RSSI, if needed.

NOTE: dB(v) = 20log VOUT/VIN

SA637

DESCRIPTION

The SA637 is a low-voltage high performance monolithic digital system with high-speed RSSI incorporating a mixer, oscillator with buffered output, two limiting intermediate frequency amplifiers, fast logarithmic received signal strength indicator (RSSI), voltage regulator, RSSI op amp and power down pin. The SA637 is available in SSOP (shrink small outline package).

The SA637 was designed for portable digital communication applications and will function down to 2.7V. The limiter amplifier has differential outputs with 2MHz small signal bandwidth. The RSSI output has access to the feedback pin. This enables the designer to level adjust the outputs or add filtering.


FEATURES

- V_{CC} = 2.7 to 5.5V
- Low power receiver (3.8mA @ 3V)
- Power down mode (I_{CC} = 110μA)
- Fast RSSI rise and fall times
- Extended RSSI range with temperature compensation
- RSSI op amp
- 2MHz limiter small signal bandwidth
- 455kHz filter matching (1.5kΩ)
- Differential limiter output
- Oscillator buffer
- SSOP-20 package

APPLICATIONS

- ADC (American Digital Cellular)
- Digital receiver systems
- Cellular radio


PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
20-Pin Plastic Shrink Small Outline Package (Surface-mount)	-40 to +85°C	SA637DK	1563

BLOCK DIAGRAM



SA637

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	-0.3 to +6.0	V
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{CC} + 0.3)	٧
T _{STG}	Storage temperature range	-65 to +150	°C
TA	Operating ambient temperature range	-40 to +85	°C

NOTE: Thermal impedance (0JA) = 117°C/W

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3V$, $T_A = 25$ °C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS			
			MIN	MIN TYP		8 -	
V _{CC}	Power supply voltage range		2.7		5.5	٧	
Icc	DC current drain	Pin 9 = HIGH or OPEN		3.8	4.5	mA	
1		V _{CC} = 4.7V		4.4	5.5	mA	
	Standby	Pin 9 = LOW		0.11	0.5	mA	
	Input current	Pin 9 = LOW	-10		10	μΑ	
	ł	Pin 9 = HIGH	-10		10	μА	
	Input level	Pin 9 = LOW	0		0.3V _{CC}	μΑ	
		Pin 9 = HIGH	0.7V _{CC}		Vcc	μΑ	
ton	Power up time	RSSI valid (10% to 90%)		10		μs	
toff	Power down time	RSSI invalid (90% to 10%)		5		μs	

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +3V, unless otherwise stated. RF frequency = 90MHz; RF input step-up = +14.5dBV; IF frequency = 455kHz; RF level = -68dBm. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			MIN TYP MA		MAX	ĺ
Mixer/Osc	section					
fiN	Input signal frequency	And the second s	T	200		MHz
fosc	Crystal oscillator frequency			200		MHz
NF	Noise figure at 90MHz	Matched input and output		6.2		dB
TOI	Third-order input intercept point	Input matched to 50Ω source		-17		dBm
P1dB	Input 1dB compression point			-27		dBm
	Conversion power gain	Matched 50Ω		7		dB
R _{IN}	Mixer input resistance			2.5		kΩ
CIN	Mixer input capacitance			2.2		pF
Rout	Mixer output resistance	`		1.87		kΩ
	Buffered LO output level	LO = 447mV_{P-P} , $1\text{k}\Omega$ AC load	100	300	500	mV _{P-P}
IF section						
	IF amp power gain	50Ω source		36		dB
	Limiter power gain	50Ω source		60		dB
IF _{BW}	IF amp bandwidth			2.5	1	MHz

SA637

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS		UNITS		
			MIN	TYP	MAX	
	RF RSSI output	RF level = -118dBm	.01	0.2	.65	V
	· ·	RF level = -68dBm	.4	0.9	1.7	V
		RF level = -28dBm	1.0	1.7	2.3	V
	RSSI range			90	<u> </u>	dB
	RSSI accuracy			±1.5		dB
	RSSI ripple			30		mV _{P-P}
	RSSI speed					
	Rise time	No interstage filter		2.5	1	μs
1		With interstage filter		22	ŀ	μs
	RSSI speed		1			
	Fall time	No interstage filter		10	1	μs
		With interstage filter		50	T	μs
	IF input impedance			1.5		kΩ
	IF output impedance			1.5		kΩ
	Limiter input impedance			1.5		kΩ
	Limiter output impedance	(Pin 10, Pin 11)		200		Ω
	Limiter output signal level	(Pin 10, Pin 11) 1.5kΩ AC load		280		mV _{P-P}
	Limiter output DC level			1.27		V
	Differential output matching			±6		mV
	Differential output offset			±30		mV

CIRCUIT DESCRIPTION

Mixer

The mixer has a balanced input and is capable of being driven single-ended. The input impedance is $2.5k\Omega$ in parallel with a 2.2pF cap at 90MHz RF. The mixer output can drive a 1500Ω ceramic filter at 455kHz or 600kHz directly without any matching required. The mixer conversion power gain is 7dB when both input and output are matched and optimum LO level is used to drive the internal mixer core.

Oscillator and Buffer

The on-board oscillator supplies the signal for the mixer down-conversion. The internally biased transistor can be configured as a Colpitts or Butler overtone crystal oscillator. The transistor's bias current can be increased if desired by adding a shunt resistor from Pin 3 to ground. The oscillator's buffered output (Pin 5) can be used as a feedback signal to lock the oscillator to an appropriate reference.

IF Amplifier and IF Limiter

The IF strip provides more than 95dB of power gain for the down converted signal. Its

overall bandwidth is limited to 2MHz. The input and output impedance of the IF amplifier and the input impedance of the IF limiter are set to 1500Ω (match to 455kHz filter). A second filter is connected between the IF amplifier and the limiter for improved channel selectivity and reduced instability. This ceramic filter provides 3dB interstage insertion loss which results in optimal RSSI linearity. The overall gain can be reduced if desired by adding an external attenuator after the IF amplifier. The differential limiter outputs (Pins 10 and 11) are available for demodulator circuits.

RSSI

The received signal strength indicator provides a linear voltage indication of the received signal strength in dB for a range in excess of 90dB. The response time to a change in input signal is less than a few microseconds and the delay is kept to a minimum because of the use of a minimum phase shift circuit. Because of the speed of the RSSI circuit, the RSSI rise and fall time may, in practice, be dominated by the

bandwidth of the external bandpass filter that is placed between the mixer and the IF, and the external filter placed between the IF amplifier and limiter. Since the RSSI function requires the signal to propagate through the whole IF strip, and the rise and fall time of the filters are inversely proportional to their bandwidth, there is a trade-off between channel selectivity and RSSI response. A possible solution is to use a second SA637 with wider band external filters for faster RSSI response.


The RSSI curve is temperature compensated and in addition is designed for improved consistency from unit to unit.


The RSSI circuit drives an on-chip low power op amp with rail-to-rail output which can be connected as a unity gain RSSI buffer or a gain stage or even a comparator.


DC Power Supply


The IC is designed for operation between 2.7 and 5.5V. A power supply dependent biasing scheme is used in the mixers to benefit from the large headroom available at higher V_{CC}s.


PERFORMANCE CHARACTERISTICS















SA637

PERFORMANCE CHARACTERISTICS (cont.)



SA637


PIN FUNCTIONS


PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
1	RFIN	+1.40	∑ \$2.5k	6	Vcc	+3.00	VREF O O O O O O O O O O O O O O O O O O O
2	RF BYPASS	+1.40	<u> </u>				Vcc
3	OSC E	+1.79	★ 18k	7	RSSI OUT	+0.20	7
			→ Mix	- 2			
4	OSC B	+2.56	3 150µА	8	RSSI FEEDBACK	+0.20	V _{CC}
							<u> </u>
5	OSC BUFFER	+1.79	5 150µА	9	POWER DOWN	+2.00	

SA637


PIN FUNCTIONS (continued)

PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
10	LIMITER OUT	+1.25	8.8k \(\(\times \)	16	IF AMP OUT	+1.28	1.31k 16 \$6.6k \(\frac{1}{2} \)
12	LIMITER DECOUP	+1.28		17	IF AMP DECOUP	+1.28	
13	LIMITER	+1.28	1.5k 550µA = 12	18	: IF AMP IN	+1.28	1.5k SOµA = 17
14	LIMITER IN	+1.28		19	IF AMP DECOUP	+1.28	
15	GND	0		20	MIXER OUT	+2.03	1.87k





SA637




NOTES:


- Carrier-to-Noise (C/N): Connect a spectrum analyzer to Pin 10 or 11; set your RF generator to 83.16MHz or 455kHz above your LO
 frequency, modulation off; set the spectrum analyzer resolution bandwidth to 300Hz; and adjust your RF input level until the C/N = 26dB. Use video averaging. Assure that LIMOUT(+) and LIMOUT(-) are matched symetrically.


 2. Ceramic filters: The ceramic filter can be SFGCC455BX-TC made by Murata which has 30kHz IF bandwidth.

 3. Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.45μV or -114dBm at the RF input.

- Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- 5. RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity
- Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 0.1µF bypass capacitor on the supply pin improves sensitivity.







SA676

DESCRIPTION

The SA676 is a low-voltage monolithic FM IF system incorporating a mixer/oscillator, two limiting intermediate frequency amplifiers, quadrature detector, logarithmic received signal strength indicator (RSSI), voltage regulator and audio and RSSI op amps. The SA676 is available in a 20-pin SSOP (shrink small outline package).

The SA676 was designed for cordless telephone applications in which efficient and economic integrated solutions are required and yet high performance is desirable. Although the product is not targeted to meet the stringent specifications of high performance cellular equipment, it will exceed the needs for analog cordless phones. The minimal amount of external components and absence of any external adjustments makes for a very economical solution.


FEATURES

- Low power consumption: 3.5mA typical at 3V
- Mixer input to >100MHz
- Mixer conversion power gain of 17dB at 45MHz
- XTAL oscillator effective to 100MHz (L.C. oscillator or external oscillator can be used at higher frequencies)
- 102dB of IF Amp/Limiter gain
- 2MHz IF amp/limiter small signal bandwidth
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a 70dB dynamic range
- Low external component count; suitable for crystal/ceramic/LC filters
- · Audio output internal op amp
- RSSI output internal op amp
- Internal op amps with rail-to-rail outputs
- ESD protection: Human Body Model 2kV Robot Model 200V

APPLICATION

Cordless phones

PIN CONFIGURATION



ORDERING INFORMATION


	DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-F	Pin Plastic Shrink Small Outline Package (Surface-mount)	-40 to +85°C	SA676DK	1563-

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Single supply voltage	7.	٧
T _{STG}	Storage temperature range	-65 to +150	°C
TA	Operating ambient temperature range	-40 to +85	°C
θ_{JA}	Thermal impedance DK package	117	°C/W

SA676

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

V_{CC} = +3V, T_A = 25°C; unless otherwise stated.

SYMBOL				LIMITS				
	PARAMETER	TEST CONDITIONS		SA676		UNITS		
			MIN	TYP	MAX	1		
Vcc	Power supply voltage range		2.7		7.0	V		
lcc	DC current drain			3.5	5.0	mA		

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C; V_{CC} = +3V, unless otherwise stated. RF frequency = 45MHz; +14.5dBV RF input step-up; IF frequency = 455kHz; R17 = 2.4kΩ and R18 = 3.3kΩ; RF level = -45dBn; FM modulation = 1kHz with ±5kHz peak deviation. Audio output with de-emphasis filter and C-message weighted filter. Test circuit Figure NO TAG. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS			
		·	MIN	TYP	MAX		
Mixer/Osc	section (ext LO = 220mV _{RMS})						
f _{IN}	Input signal frequency		T	100		MHz	
fosc	Crystal oscillator frequency			100		MHz	
	Noise figure at 45MHz			7.0		dB	
	Third-order input intercept point (50Ω source)	f1 = 45.0; f2 = 45.06MHz Input RF level = -52dBm		-10		dBm	
	Conversion power gain	Matched 14.5dBV step-up	10	17		dB	
		50Ω source		+2.5		dB	
	RF input resistance	Single-ended input		8		kΩ	
	RF input capacitance			3.0	4.0	pF	
	Mixer output resistance	(Pin 20)	1.25	1.5		kΩ	
IF section							
	IF amp gain	50Ω source		44		dB	
	Limiter gain	50Ω source		58		dB	
	AM rejection	30% AM 1kHz		50		dB	
	Audio level	Gain of two	60	120		mV	
	SINAD sensitivity	IF level –110dBm		17		dB	
THD	Total harmonic distortion	-		-55		dB	

SA676

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNITS
		The world and the second of the second	MIN	TYP	MAX	1
S/N	Signal-to-noise ratio	No modulation for noise		60		dB
	IF RSSI output, $R_9 = 2k\Omega^1$	IF level = -110dBm		0.5	.90	V
		IF level = -50dBm		1.7	2.2	V
	RSSI range			70		dB
	IF input impedance	Pin 18	1.3	1.5		kΩ
	IF output impedance	Pin 16		0.3		kΩ
	Limiter input impedance	Pin 14	1.3	1.5		kΩ
	Limiter output impedance	Pin 11		0.3		kΩ
	Limiter output voltage	Pin 11		130		mV _{RMS}
RF/IF section	on (int LO)					
	System SINAD sensitivity	RF level = -114dBm		12	I	dB

NOTE:

CIRCUIT DESCRIPTION

The SA676 is an IF signal processing system suitable for second IF systems with input frequency as high as 100MHz. The bandwidth of the IF amplifier and limiter is at least 2MHz with 90dB of gain. The gain/bandwidth distribution is optimized for 455kHz, 1.5k Ω source applications. The overall system is well-suited to battery operation as well as and high quality products of all types.

The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 7.0dB, conversion gain of 17dB, and input third-order intercept of _10dBm. The oscillator will operate in excess of 100MHz in L/C tank configurations. Hartley or Colpitts circuits can be used up to 100MHz for xtal configurations.

The output impedance of the mixer is a $1.5k\Omega$ resistor permitting direct connection to a

455kHz ceramic filter. The input resistance of the limiting IF amplifiers is also 1.5k Ω . With most 455kHz ceramic filters and many crystal filters, no impedance matching network is necessary. The IF amplifier has 44dB of gain and 5.5MHz bandwidth. The IF limiter has 58dB of gain and 4.5MHz bandwidth. To achieve optimum linearity of the log signal strength indicator, there must be a 12dB(v) insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 12dB(v) insertion loss, a fixed or variable resistor or an L pad for simultaneous loss and impedance matching can be added between the first IF output (Pin 16) and the interstage network. The overall gain will then be 90dB with 2MHz bandwidth.

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is


AC-coupled to a tuned quadrature network. This signal, which now has a 90° phase relationship to the internal signal, drives the other port of the multiplier cell.

The demodulated output of the quadrature drives an internal op amp. This op amp can be configured as a unity gain buffer, or for simultaneous gain, filtering, and 2nd-order temperature compensation if needed. It can drive an AC load as low as $10 k\Omega$ with a rail-to-rail output.

A log signal strength indicator completes the circuitry. The output range is greater than 70dB and is temperature compensated. This signal drives an internal op amp. The op amp is capable of rail-to-rail output. It can be used for gain, filtering, or 2nd-order temperature compensation of the RSSI, if needed.

NOTE: $dB(v) = 20log V_{OLIT}/V_{IN}$

The generator source impedance is 50Ω, but the SA676 input impedance at Pin 18 is 1500Ω. As a result, IF level refers to the actual signal
that enters the SA676 input (Pin 18) which is about 21dB less than the "available power" at the generator.




SA676DK Demoboard Application Component List

C1	51pF NPO Ceramic	C23	100nF ±10% Monolithic Ceramic
C2	220pF NPO Ceramic	C26	100nF ±10% Monolithic Ceramic
C5	100nF ±10% Monolithic Ceramic	C27	2.2µF Tantalum
C6	5-30pF trim cap	FLT 1	Ceramic Filter Murata SFG455A3 or equiv
C7	1nF Ceramic	FLT 2	Ceramic Filter Murata SFG455A3 or equiv
C8	10.0pF NPO Ceramic	IFT 1	330µH TOKO 303LN-1130
C9	100nF +10% Monolithic Ceramic	L1	330nH Collcraft UNI-10/142-04J08S
C10	10 _µ F Tantalum (minimum) *	L2	0.8µH nominal TOKO 292CNS-T1038Z
C12		X1	44.545MHz Crystal ICM4712701
C14	100nF ±10% Monolithic Ceramic	R5	Not Used in Application Board (see Note 8, pg 8)
C15	10pF NPO Ceramic	R10	8.2k ±5% 1/4W Carbon Composition
C17	100nF ±10% Monolithic Ceramic	R11	10k +5% 1/4W Carbon Composition
C18	100nF ±10% Monolithic Ceramic	R17	2.4k +5% 1/4W Carbon Composition
C19	390pF ±10% Monolithic Ceramic	R18	3.3k +5% 1/4W Carbon Composition
C21	100nF ±10% Monolithic Ceramic	R19	11k ±5% 1/4W Carbon Composition
			•

^{*} NOTE: This value can be reduced when a battery is the power source.

Figure 1. SA676 45MHz Application Circuit


SA676





NOTES:


- C-message: The C-message and de-emphasis filter combination has a peak gain of 10 for accurate measurements. Without the gain, the measurements may be affected by the noise of the scope and HP339A analyzer. The de-emphasis filter has a fixed -6dB/Octave slope between 300Hz and 3kHz.
- Ceramic filters: The ceramic filters can be 30kHz SFG455A3s made by Murata which have 30kHz IF bandwidth (they come in blue), or
- 16kHz CFU455Ds, also made by Murata (they come in black). All specifications and testing are done with the wideband filter.


 RF generator: Set your RF generator at 45.000MHz, use a 1kHz modulation frequency and a 6kHz deviation if you use 16kHz filters, or 8kHz if you use 30kHz filters.
- Sensitivity: The measured typical sensitivity for 12dB SINAD should be 0.45μV or -114dBm at the RF input.
- Layout: The layout is very critical in the performance of the receiver. We highly recommend our demo board layout.
- RSSI: The smallest RSSI voltage (i.e., when no RF input is present and the input is terminated) is a measure of the quality of the layout and design. If the lowest RSSI voltage is 500mV or higher, it means the receiver is in regenerative mode. In that case, the receiver sensitivity will be worse than expected.
- 7. Supply bypass and shielding: All of the inductors, the quad tank, and their shield must be grounded. A 10-15µF or higher value tantalum capacitor on the supply line is essential. A low frequency ESR screening test on this capacitor will ensure consistent good sensitivity in production. A 0.1μF bypass capacitor on the supply pin, and grounded near the 44.545MHz oscillator improves sensitivity by 2-3dB.
- R5 can be used to bias the oscillator transistor at a higher current for operation above 45MHz. Recommended value is 22kΩ, but should not be below 10kΩ.














FM/IF amplifier/demodulator circuit

TDA1576T

FEATURES

- Fully balanced 4-stage limiting IF amplifier
- Symmetrical quadrature demodulator
- Field-strengh indication output for 1 mA ammeter
- Detune detector for side response and noise attenuation
- Detune voltage output
- Internal muting circuit
- 0° and 180° AF output signals
- Reference voltage output
- Electronic smoothing of the supply voltage

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage range (pin 1)	7.5	8.5	15	٧
lp	supply current	10	16	23	mA
V _{iIF}	input sensivity (RMS value)				
	–3 dB before limiting	14	22	35	μV
	S/N = 26 dB	-	10	-	μV
	S/N = 46 dB		55	-	μV
V _{oAF}	AF output signal (RMS value)	-	67	-	mV
THD	total harmonic distortion with double resonant circuits	-	0.02	-	%
S/N	signal-to-noise ratio (V _i > 1 mV)	-	72	-	dB
α_{AM}	AM suppression	-	50	-	dB
RR	ripple rejection (f = 100 Hz)	43	48	-	dB
I ₁₅	maximum indicator output current	-	-	2	mA
Tamb	operating ambient temperature	-30	-	+80	°C

GENERAL DESCRIPTION


The TDA1576T is a monolithic integrated FM-IF amplifier circuit for use in mono and stereo FM-receivers of car radios or home sets.

ORDERING AND PACKAGE INFORMATION

EXTENDED	PACKAGE					
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE		
TDA1576T	20	mini-pack	plastic	SOT163A		

FM/IF amplifier/demodulator circuit

TDA1576T




TDA1576T

PINNING

SYMBOL	PIN	DESCRIPTION
V _P	1	positive supply voltage
C _{PS}	2	smoothing capacitor of power supply
IF1	3	IF signal to resonant circuit
RES1	4	resonant circuit
FMON	5	FM-ON, standby switch
RES2	6	resonant circuit
IF2	7	IF signal to resonant circuit
V _{o AF1}	8	AF output voltage (0º phase)
V _{o AF2}	9	AF output voltage (180º phase)
n.c.	10	not connected
n.c.	11	not connected
V _{i det}	12	detune detector input for external audio reference
V _{o det}	13	detune detector output voltage
V _{ref}	14	reference voltage output
V _F	15	level output for field-strengh
V _{F o}	16	zero adjust for field-strengh
V _{i IF}	17	FM-IF input signal
IN2	18	input 2 of differential IF amplifier
IFLV	19	IF input level
GND	20	ground (0 V)

PIN CONFIGURATION



LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 1)	0	15	٧
V _{2, 5, 16}	voltage on pins 2, 5 and 16	0	V _P	٧
P _{tot}	total power dissipation	0	450	mW
T _{stg}	storage temperature range	- 55	150	°C
T _{amb}	operating ambient temperature range	-30	+85	°C

THERMAL RESISTANCE

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
R _{th j-a}	from junction to ambient in free air		85	K/W

TDA1576T

CHARACTERISTICS

 $V_P=8.5~V; f_{i~ZF}=10.7~MHz; R_S=60~\Omega; f_m=400~Hz$ with $\Delta f=\pm22.5~kHz; 50~\mu s$ de-emphasis (C8-9 = 6.8 nF); $T_{amb}=25~^{\circ}C$ and measurements taken in Fig.1, unless otherwise specified. The demodulator circuit is adjusted at minimum second harmonic distortion for $V_{i~ZF}=1~mV$ and a deviation $\Delta f=\pm75~kHz$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage range (pin 1)	* 1 mil 1 m	7.5	8.5	15	٧
l _P	supply current	$V_5 = V_9 = V_{13} = 0$	10	16	23	mA
Reference	voltage		4.1			7 ·
V _{ref}	reference voltage (pin 14)	I ₁₄ = -1 mA	-	4.9	-	٧
ΔV _{ref}	reference voltage dependence on temperature	ΔV ₁₄ / V ₁₄ *ΔT	- 11 x 1 x 11 	0.3		%/K
I ₁₄	maximum output current	short-circuit current	4	6	7.5	mA
R ₁₄	output resistor (ΔV ₁₄ /ΔI ₁₄)	I ₁₄ < 1.2 mA	-	60	150	Ω
IF amplifie	r	- 1 ,				
V _{i IF}	input sensivity (RMS value, pin 17)	-3 dB before limiting	14	22	35	μV
R ₁₇₋₁₈	input resistance	V _{i IF} = 200 mV (RMS)	10	-	-	kΩ
C ₁₇₋₁₈	input capacitance	V _{i IF} = 200 mV (RMS)		5	-	рF
V _{o IF}	output signal at pins 3 and 7 (peak-to-peak value)	$Z_{3, 7} = 10 \text{ pF} // 1 \text{M}\Omega$	610	680	750	mV
R ₃₋₇	output impedance		200	250	300	Ω
Demodula	tor			100		
R ₄₋₆	input resistance		20	30	40	kΩ
C ₄₋₆	input capacitance		-	1	2.5	pF
R _{8, 9}	output impedance		2.9	3.7	4.5	kΩ
V _{8,9}	DC offset voltage on output pins at V ₄₋₆ = 0	$V_5 > 3 \text{ V or } V_{3-7} = 0$ or $V_{13} < 0.3 \text{ V}$	-	0	±100	mV_
ΔV/Δφ	demodulator efficiency	ΔV ₈₋₉ /Δφ	2 10 1	40	-	mV/°
	demodulator efficiency dependent on supply voltage (note 1)	K	-	6.2	-	mV/°
V/V	DC voltage ratio	V ₈₊ V ₉ / 2*V ₂	0.653	0.667	0.680	V/V
ΔV/ΔΤ	dependence on temperature	$\Delta(V_8+V_9/2*V_2)/\Delta T$	-	10 ⁻⁵	-	1/K
Field-strer	ngh output			r est		
V ₁₅	output voltage (Fig.4)	V _{i IF} = 0	0	0.1	0.25	٧
	100000000000000000000000000000000000000	V _{i IF} = 1 mV (RMS)	1.1	1.5	1.9	V
		V _{i IF} = 250 mV (RMS)	3.2	3.6	4.1	V
S	control steepness	Fig.4	-	0.85	-	V/dec
R ₁₅	output resistance	1,428	-	150	200	Ω
ΔV/ΔΤ	dependence on temperature	$V_{i \text{ IF}} = \Delta V_{15} / (\Delta T \star V_{15})$	-	0.3		%/K
I ₁₅	stand-by operational cut-off current	$V_5 \ge 3 \text{ V}; V_{15} = 0 \text{ to } 5 \text{ V}$	-	1.	10	μA

TDA1576T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero level	adjustment					
V ₁₆	internal bias voltage		[-	260	[-	mV
R ₁₆	input resistance		-	19	-	kΩ
S	control steepness	$V_{i IF} = 100 \text{ mV};$ $A = \Delta V_{15} / \Delta V_{16}$	0.87	1.0	1.2	V/V
Detuning o	detector					
l ₁₂	input bias current		-	20	100	nA ·
R ₁₂	input resistance (Fig.5)	5 V/ΔI ₁₂	6	30	-	ΜΩ
V ₁₃ /V ₁₄	output voltage ratio for $\Delta \phi = \phi$ (pins 3-7) $-\phi$ (pins 4-6) -90° ; (Fig.6)	$V_1 = V_2 = 7.5 \text{ V}$ $R_{13-14} = 10 \text{ k}\Omega$; pins 9 and 12 short-circuit				
	$\Delta \phi = 9.2^{\circ}$ (43 kHz), Q = 20	V _{9, 12} = 334 mV	0.45	0.5	0.55	V/V
	$\Delta \phi = 3.5^{\circ}$ (16 kHz), Q = 20	V _{9, 12} = 138 mV	0.75	0.8	0.85	V/V
	$\Delta \phi = 14^{\circ}$ (65 kHz), Q = 20	V _{9, 12} = 501 mV	0.335	0.345	0.355	V/V
I ₁₃	maximum output current (Fig.7)	V ₁₃ = 6 V	0.4	0.5	0.6	mA
	cut-off current	V ₁₃ = 2.5 V; V _{9, 12} = 0	-	-	-100	nA :
Internal au	idio attenuation					
V ₁₃ /V ₁₄	output voltage ratio (Fig.8)	α = attenuation factor				
	for $\alpha = 1$ dB		0.11	0.12	0.13	
	for $\alpha = 7.2 \text{ dB}$		0.095	0.1	0.105	
	for $\alpha \ge 40 \text{ dB}$		ļ	0.06		
l ₁₃	input current	$V_{13} / V_{13} \le 0.1$	-	-	-225	nA
Stand-by s	witch					
V ₅	input voltage for FM-on	$V_{3, 7} / V_{3, 7(max)} = 0.9$	2.4	2.5	-	٧
	input voltage for FM-off	V ₁₉ = 0.3 V	-	2.9	3	V
	linear range (Fig 9)		- ,	350	-	mV
15	input current	V ₅ = 0 to 2 V	1-	1-	-100	μА
		V ₅ = 3.5 to 15 V	-	-	1	μА
V ₅ /ΔT	temperature dependence	FM-on (3.5V _{BE})	-	7	-	mV/K
	·	FM-off (5V _{BE})	-	10	-	mV/K
Supply vo	Itage smoothing					
V ₁₋₂	internal voltage drop	proportional to V ₁ -3V _{BE}	80	210	400	mV
R ₁₋₂	internal resistor		5.8	8.3	10.8	kΩ

TDA1576T

OPERATING CHARACTERISTICS


 $V_P=8.5~V; f_{i~ZF}=10.7~MHz; R_S=60~\Omega; f_{m}=400~Hz$ with $\Delta f=\pm22.5~kHz; 50~\mu s$ de-emphasis ($C_{8.9}=6.8~nF$); $T_{amb}=25~^{\circ}C$ and measurements taken in Fig.1, unless otherwise specified. The demodulator circuit is adjusted at minimum second harmonic distortion with $V_{i~ZF}=1~mV$.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
IF amplifie	r and demodulator		<u> </u>	<u> </u>		<u> </u>
VilF	input sensivity (RMS value, pin 17)	-3 dB before AF limiting	14	22	35	μV
	input signal for S/N = 26 dB	f = 250 to 15000 Hz	- "	10	-	μV
	input signal for S/N = 46 dB	f = 250 to 15000 Hz	, .	55	-	μV
V _{o AF}	output signal at (RMS value, pins 8 and 9)		60	67	75	mV
V _{o N}	noise voltage for V _{i IF} = 0 (RMS value, pins 8 and 9)	$R_S = 300 \Omega$ f = 250 to 15000 Hz	- - 4-4-1	900	-	μV
	weighted noise voltage according to	DIN 45405	-	2	-	mV
S/N	signal-to-noise ratio Fig.3 (pin 8 and 9)	V _{i IF} = 1 mV (RMS)	2	72		dB
α_{AM}	AM suppression	V _{i IF} = 0.5 to 200 mV FM: 70 Hz, ±15 kHz AM: 1 kHz, m = 30%	-	50	<u>-</u> · · · · ·	dB
$\alpha_{\sf FM}$	FM rejection for FM-off	$V_{i IF} = 500 \text{ mV}; V_5 = 3V$	80	-	-	dB
ΔV _{8,9}	AFC shift in relation to minimum second harmonic distortion α _{2H}	V _{i IF} = 0.03 to 500 mV	-	25	-	mV
	DC offset at second harmonic distortion	operating	-	0	±100	mV
		mute or FM-off		0	±50	mV
αзн	distortion for third harmonic		• .	0.65	· -	%
RR	ripple rejection V _{ripple} = 200 mV on V _p	f = 100 Hz	43	48	-	dB

Note to the characteristics


1. $V_{8-9} / \Delta \phi = K(V_P - 3 V_{BE})$


TDA1576T







TDA1576T









TDA7000

GENERAL DESCRIPTION

The TDA7000 is a monolithic integrated circuit for mono FM portable radios, where a minimum on peripheral components is important (small dimensions and low costs).

The IC has an FLL (Frequency-Locked-Loop) system with an intermediate frequency of 70 kHz. The i.f. selectivity is obtained by active RC filters. The only function which needs alignment is the resonant circuit for the oscillator, thus selecting the reception frequency. Spurious reception is avoided by means of a mute circuit, which also eliminates too noisy input signals. Special precautions are taken to meet the radiation requirements.

The TDA7000 includes the following functions:

- R.F. input stage
- Mixer
- Local oscillator
- I.F. amplifier/limiter
- Phase demodulator
- Mute detector
- Mute switch

QUICK REFERENCE DATA

Supply voltage range (pin 5)	VP	2,7	to 10 V
Supply current at Vp = 4,5 V	lρ	typ.	8 mA
R.F. input frequency range	f_{rf}	1,5 to	110 MHz
Sensitivity for -3 dB limiting (e.m.f. voltage) (source impedance: 75 Ω ; mute disabled)	EMF	typ.	1,5 μV
Signal handling (e.m.f. voltage) (source impedance: 75 Ω)	EMF	typ.	200 mV
A.F. output voltage at R $_{L}$ = 22 k Ω	V_{o}	typ.	75 mV




Fig. 1 Block diagram.

TDA7000

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 5)

Oscillator voltage (pin 6)

Total power dissipation

Storage temperature range

Operating ambient temperature range

Vp max.

12 V

 V_{6-5} V_{p} =0,5 to V_{p} +0,5 V_{p}

see derating curve Fig. 2

 T_{stq}

-55 to + 150 °C

Tamb

0 to +60 °C




Fig. 2 Power derating curve.

D.C. CHARACTERISTICS

V_P = 4,5 V; T_{amb} = 25 °C; measured in Fig. 4; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltage (pin 5)	V _P	2,7	4,5	10	V az
Supply current at Vp = 4,5 V	lр	_	8		mA
Oscillator current (pin 6)	16	_	280	_	μΑ
Voltage at pin 14	V ₁₄₋₁₆		1,35	_	V '
Output current at pin 2	12	_	60		μΑ
Voltage at pin 2; R $_{\perp}$ = 22 k Ω	V ₂₋₁₆		1,3	_	V

TDA7000

A.C. CHARACTERISTICS

 V_P = 4,5 V; T_{amb} = 25 °C; measured in Fig. 4 (mute switch open, enabled); f_{rf} = 96 MHz (tuned to max. signal at 5 μ V e.m.f.) modulated with Δf = ± 22,5 kHz; f_m = 1 kHz; EMF = 0,2 mV (e.m.f. voltage at a source impedance of 75 Ω); r.m.s. noise voltage measured unweighted (f = 300 Hz to 20 kHz); unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
Sensitivity (see Fig. 3) (e.m.f. voltage)					**
for —3 dB limiting; muting disabled	EMF	_	1,5	-	μV
for -3 dB muting	EMF	-	6	_	μV
for $S/N = 26 dB$	EMF	_	5,5	_	μV
Signal handling (e.m.f. voltage) for THD $<$ 10%; $\Delta f = \pm 75 \text{ kHz}$	EMF	-	200	-	mV
Signal-to-noise ratio	S/N	-	60	_	dB
Total harmonic distortion at $\Delta f = \pm 22.5$ kHz	THD	-	0,7	_	%
at $\Delta f = \pm 75 \text{ kHz}$	THD	-	2,3	_	%
AM suppression of output voltage (ratio of the AM output signal referred to the FM output signal) FM signal: $f_m = 1 \text{ kHz}$; $\Delta t = \pm 75 \text{ kHz}$ AM signal: $f_m = 1 \text{ kHz}$; $m = 80\%$	AMS		50		dB
Ripple rejection ($\Delta V_p = 100 \text{ mV}$; f = 1 kHz)	RR	_	10	_	dB
Oscillator voltage (r.m.s. value) at pin 6	V _{6-5(rms)}	_	250	· <u> </u>	mV
Variation of oscillator frequency with supply voltage ($\Delta Vp = 1 V$)	Δf _{osc}	_	60	_	kHz/V
Selectivity	S ₊₃₀₀	-	45	·	dB
	S ₋₃₀₀	- '	35	1 — N	dB ,
A.F.C. range	Δf_{rf}	-	± 300		kHz
Audio bandwidth at $\Delta V_0 = 3 \text{ dB}$ measured with pre-emphasis (t = 50 μ s)	B .	_	10	1 <u>=</u> 5.	kHz
A.F. output voltage (r.m.s. value) at $R_L = 22 \text{ k}\Omega$	V _{o(rms)}	_	75	-	mV
Load resistance					
at Vp = 4,5 V	RL		_	22	kΩ
at Vp = 9,0 V	RL	-	_	47	kΩ

March 1983 512




Fig. 3 A.F. output voltage (V_0) and total harmonic distortion (THD) as a function of the e.m.f. input voltage (EMF) with a source impedance (R_S) of 75 Ω : (1) muting system enabled; (2) muting system disabled.

Conditions: 0 dB = 75 mV; $f_{rf} = 96 MHz$.

for S + N curve: $\Delta f = \pm 22.5$ kHz; $f_m = 1$ kHz. for THD curve: $\Delta f = \pm 75$ kHz; $f_m = 1$ kHz.

Notes

- 1. The muting system can be disabled by feeding a current of about 20 μA into pin 1.
- 2. The interstation noise level can be decreased by choosing a low-value capacitor at pin 3. Silent tuning can be achieved by omitting this capacitor.

TDA7000




Fig. 4 Test circuit; for printed-circuit boards see Figs 5 and 6.

TDA7000




Fig. 5 Track side of printed-circuit board used for the circuit of Fig. 4.




Fig. 6 Component side of printed-circuit board showing component layout used for the circuit of Fig. 4.

TDA7021T

GENERAL DESCRIPTION

The TDA7021T integrated radio receiver circuit is for portable radios, stereo as well as mono, where a minimum of periphery is important in terms of small dimensions and low cost. It is fully compatible for applications using the low-voltage micro tuning system (MTS). The IC has a frequency locked loop (FLL) system with an intermediate frequency of 76 kHz. The selectivity is obtained by active RC filters. The only function to be tuned is the resonant frequency of the oscillator. Interstation noise as well as noise from receiving weak signals is reduced by a correlation mute system.

Special precautions have been taken to meet local oscillator radiation requirements. Because of the low intermediate frequency, low pass filtering of the MUX signal is required to avoid noise when receiving stereo. 50 kHz roll-off compensation, needed because of the low pass characteristic of the FLL, is performed by the integrated LF amplifier. For mono application this amplifier can be used to directly drive an earphone. The field-strength detector enables field-strength dependent channel separation control.

Features

- RF input stage
- Mixer
- Local oscillator
- IF amplifier/limiter
- Frequency detector
- Mute circuit
- MTS compatible

- Loop amplifier
- Internal reference circuit
- LF amplifier for
 - mono earphone amplifier or
 - MUX filter
- Field-strength dependent channel separation control facility

QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pin 4)		Vp = V4-3	1,8	_	6,0	V
Supply current	Vp = 3 V	14	_	6,3	_	mΑ
RF input frequency		f _{rf}	1,5	_	110	MHz
Sensitivity (e.m.f.) for —3 dB limiting	source impedance = 75 Ω ;					
	mute disabled	EMF	_	4	_	μV
Signal handling (e.m.f.)	source impedance = 75 Ω	EMF	- :	200	_	m/V
AF output voltage		Vo	_	90	_	mV

Philips Semiconductors RF Communications Products




Fig. 1 Block diagram.

TDA7021T

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage (pin 4)		Vp = V4-3	- ///	7,0	V
Oscillator voltage		V ₅₋₄	Vp-0,5	Vp + 0,5	V ·
Storage temperature range		T _{stg}	-55	+150	oC.
Operating ambient temperature range		T _{amb}	-10	+70	°C

THERMAL RESISTANCE

From junction to ambient

R_{th j-a} 300 K/W

DC CHARACTERISTICS

Vp = 3 V, T_{amb} = 25 °C, measured in circuit of Fig. 4, unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pin 4)		Vp = V ₄₋₃	1,8	3,0	6,0	V
Supply current	Vp = 3 V	14	-	6,3	-	mΑ
Oscillator current		15		250	-	μА
Voltage at pin 13		V ₁₃₋₃	-	0,9	_	V
Output voltage (pin 14)	4.	V ₁₄₋₃	-	1,3	_	V




Fig. 2 Supply current as a function of the supply voltage.

TDA7021T

AC CHARACTERISTICS (MONO OPERATION)

Vp = 3 V; T_{amb} = 25 °C; measured in Fig. 5; f_{rf} = 96 MHz modulated with Δf = \pm 22,5 kHz; f_{m} = 1 kHz; EMF = 0,3 mV (e.m.f. at a source impedance of 75 Ω); r.m.s. noise voltage measured unweighted (f = 300 Hz to 20 kHz); unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Sensitivity (e.m.f.) for -3 dB limiting for -3 dB muting for (S+N)/N = 26 dB	see Fig. 3 muting disabled	EMF EMF EMF	_ _ _	4,0 5,0 7,0	- - -	μV μV μV
Signal handling (e.m.f.)	THD < 10%; Δf = ± 75 kHz	EMF	_	200	_	mV
Signal-to-noise ratio		(S+N)/N	_	60	_	dB
Total harmonic distortion	$\Delta f = \pm 22,5 \text{ kHz}$ $\Delta f = \pm 75 \text{ kHz}$	THD THD	 -	0,7 2,3	_	% %
AM suppression of output voltage	ratio of AM signal $(f_m = 1 \text{ kHz}; m = 80\%)$ to FM signal $(f_m = 1 \text{ kHz}; \Delta f = 75 \text{ kHz})$	AMS	- () e	50	_	dB
Ripple rejection	ΔVp = 100 mV; f = 1 kHz	RR	_	30	_	dB
Oscillator voltage (r.m.s. value)		V5-4(rms)	_	250	_	mV
Variation of oscillator frequency with temperature	V _P = 1 V	$\frac{\Delta f_{\rm osc}}{\Delta T_{\rm amb}}$	= 1	5	i— ,,	kHz/ºC
Selectivity AFC range	see Fig. 9; no modulation	S+300 S_300 ±∆f _{rf}	- - -	46 30 160	_ _ _	dB dB kHz
Mute range		$\pm \Delta f_{rf}$		120	_	kHz
Audio bandwidth	$\Delta V_0 = 3 \text{ dB};$ measured with 50 μ s pre-emphasis	В	- -	10		kHz
AF output voltage (r.m.s. value)	R _L (pin 14) = 100 Ω	V _{o(rms)}	-	90	÷ 1	mV
AF output current max. d.c. load max. a.c. load (peak value)	THD = 10%	lo(dc) lo(ac)	-100 -	_ 3	+100 -	μA mA




Fig. 3 Field strength voltage (Vg-3) at R_{source} = 1 k Ω ; f = 96,75 MHz; Vp = 3 V.





Fig. 4 Mono operation: AF output voltage (V_0) and total harmonic distortion (THD) as functions of input e.m.f. (EMF); R_{SOurce} = 75 Ω ; f_{rf} = 96 MHz; 0 dB = 90 mV. For S+N and noise curves (1) is with muting enabled and (2) is with muting disabled; signal Δf = \pm 22,5 kHz and f_m = 1 kHz. For THD curve, Δf = \pm 75 kHz and f_m = 1 kHz.



1) The AF output can be decreased by disconnecting the 100 nF capacitor from pin 16.

Fig. 5 Test circuit for mono operation.

AC CHARACTERISTICS (STEREO OPERATION)

Vp = 3 V; T_{amb} = 25 °C; measured in Fig. 8; f_{rf} = 96 MHz modulated with pilot Δf = ± 6,75 kHz and AF signal Δf = ± 22,5 kHz; f_{m} = 1 kHz; EMF = 1 mV (e.m.f. at a source impedance of 75 Ω); r.m.s. noise voltage measured unweighted (f = 300 Hz to 20 kHz); unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Sensitivity (e.m.f.)						
for $(S+N)/N = 26 dB$	see Fig. 8; pilot off	EMF	-	11	_	μV
Selectivity	see Fig. 9; no modulation	S+300		40		dB
**		S_300	_	22	_	dB
Signal-to-noise ratio		(S+N)/N	_	50	_	dB .
Channel separation	$V_i = L$ -signal; $f_m = 1 \text{ kHz}$;					
	pilot on:					
	at f _{rf} = 97 MHz	α		26	_	dB
	at f _{rf} = 87,5 MHz			100		
	and 108 MHz	α	_	14	_	dB




Fig. 6 Stereo operation: signal/noise and channel separation of TDA7021T when used in the circuit of Fig. 8.




Fig. 7 Stereo operation: channel separation as a function of audio frequency in the circuit of Fig. 8.

TDA7021T




Fig. 8 Stereo application in combination with a low voltage PLL stereo decoder (TDA7040T) and a low voltage mono/stereo power amplifier (TDA7050T).

TDA7021T




Fig. 9 Test set-up, V_i = 30 mV; f_i = 76 kHz; selective voltmeter at output has $R_i \ge 1$ M Ω and $C_i \le 8$ pF, $f_0 = f_i$.

Note to Fig. 9

This test set-up is to incorporate the circuit of Fig. 5 for mono operation or the circuit of Fig. 8 for stereo operation. For either circuit, replace the 100 nF capacitor at pin 6 with R6 (100 k Ω) as shown above.

Selectivity

$$S_{+300} = 20 \log \frac{V_o \mid (300 \text{ kHz} - f_i)}{V_o \mid f_i}$$

$$S_{-300} = 20 \log \frac{V_o \mid (300 \text{ kHz} + f_i)}{V_o \mid f_i}$$

RF/Wireless Communications

Section 5 Front-End systems/ RF amplifiers/ Mixers

INDEX

	Front-End Selector Guide	526
MC1496/MC159	6 Balanced modulator/demodulator	527
AN189	Balanced modulator/demodulator applications using the MC1496/1596	531
NE/SA600	1GHz LNA and mixer	536
SA601	Low voltage LNA and mixer - 1GHz	552
NE/SA602A	Double-balanced mixer and oscillator	557
NE/SA612A	Double-balanced mixer and oscillator	565
AN1981	New low-power single sideband circuits	572
AN1982	Applying the oscillator of the NE602 in low-power mixer applications	580
SA620	Low voltage LNA, mixer and VCO — 1GHz	583
TDA1574	FM front-end IC	594
TDA1574T	Integrated FM tuner for radio receivers	602
TDA5030A	TV VHF mixer/oscillator UHF preamplifier	611
UAA2072M	Image reject GSM front-end	617

	INTEGRATI	INTEGRATED FRONT-END SYSTEMS f _{RF} = 900MHz			SYSTEMS 45MHz
	NE/SA600	SA601	SA620	NE/SA602A	NE/SA612A
Description	LNA + Mixer	LNA + Mixer	LNA + Mixer + VCO	Mixer + Osc	Mixer + Osc
V _{cc}	4.5 – 5.5V	2.7 – 5.5V	2.7 – 5.5V	4.5 – 8.0V	4.5 – 8.0V
Icc	13mA / 4.2mA*	7.4mA	10.4mA / 7.2mA*	2.4mA	2.4mA
Bandwidth	LNA: 900MHz Mixer: 1GHz	LNA: 900MHz Mixer: 1GHz	LNA: 900MHz Mixer: 1GHz	500MHz	500MHz
Noise Figure	LNA: 2.2dB Mxr: 14dB	LNA: 1.6dB Mxr: 10dB	LNA: 1.6dB Mxr: 9dB	5.0dB	5.0dB
1dB Compression (output)	LNA: -20dBm Mxr: -4dBm	LNA: -16dBm Mxr: -13dBm	LNA: -16dBm Mxr: -13dBm	-10dBm	-10dBm
3rd Order Intercept (output)	LNA: -10/+26dBm* Mxr: +6dBm	LNA: -3dBm Mxr: 0dBm	LNA: -3/+25dBm* Mxr: -6dBm	-13dBm	-13dBm
Input Impedance	LNA: 50 Ω Mxr: 50 Ω	LNA: 50 Ω Mxr: 50 Ω	LNA: 50 Ω Mxr: 50 Ω	1.5kΩ	1.5kΩ
Output Impedance	50 Ω High	50 Ω High	50 Ω High	1.5kΩ	1.5kΩ
Power Gain	LNA: 16/-7.5dB* Mxr: -2.6dB	LNA: 11.5 Mxr: 7dB	LNA: 11.5/-7dB* Mxr: +3dB	17dB	17dB
Package	SO14	SSOP20	SSOP20	DIP8 SO8	DIP8 SO8
Features	+LNA Overload Mode +Excellent Noise Figure	+Low voltage +Excellent Noise Figure	+Low voltage +Excellent Noise Figure +Internal VCO +LNA Overload Mode	+Excellent Noise Figure +High Gain	+Excellent Noise Figure +High Gain

*Amplifier: Enabled/Disabled

NE: 0 to +70 °C SA: -40 to +85 °C

Balanced modulator/demodulator

MC1496/MC1596

DESCRIPTION

The MC1496 is a monolithic double-balanced modulator/demodulator designed for use where the output voltage is a product of an input voltage (signal) and a switched function (carrier). The MC1596 will operate over the full military temperature range of -55 to +125°C. The MC1496 is intended for applications within the range of 0 to +70°C.


FEATURES

- Excellent carrier suppression 65dB typ @ 0.5MHz 50dB typ @ 10MHz
- Adjustable gain and signal handling
- Balanced inputs and outputs
- High common-mode rejection-85dB typ

APPLICATIONS

- Suppressed carrier and amplitude modulation
- Synchronous detection
- FM detection
- Phase detection
- Sampling
- Single sideband
- Frequency doubling

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
14-Pin Ceramic Dual In-Line Package Cerdip)	0 to +70°C	MC1496F	0581B
14-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	MC1496N	0405B
14-Pin Ceramic Dual In-Line Package Cerdip)	-55 to +125°C	MC1596F	0581B
14-Pin Plastic Dual In-Line Package (DIP)	-55 to +125°C	MC1596N	0405B

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
	Applied voltage	30	٧
V ₈ -V ₁₀	Differential input signal	±5.0	V
V ₄ -V ₁	Differential input signal	(5±l ₅ R _e)	٧
V ₂ -V ₁ , V ₃ -V ₄	Input signal	5.0	V .,
l ₅	Bias current	10	mA
P _D	Maximum power dissipation, T _A =25°C (still-air) ¹ F package N package	1190 1420	mW mW
T _A	Operating temperature range MC1496 MC1596	0 to +70 -55 to +125	
T _{STG}	Storage temperature range	-65 to +150	°C


NOTES:

1. Derate above 25°C, at the following rates:

F package at 9.5mW/°C N package at 11.4mW/°C

MC1496/MC1596

EQUIVALENT SCHEMATIC



DC ELECTRICAL CHARACTERISTICS

 V_{CC} =+12 V_{DC} ; V_{CC} =-8.0 V_{DC} ; I5=1.0mADC; R_L =3.9k Ω ; R_E =1.0k Ω ; T_A =25°C, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MC1596		MC1596 MC1496			3	UNIT
			Min	Тур	Max	Min	Тур	Max	
R _{IP} C _{IP}	Single-ended input impedance Parallel input resistance Parallel input capacitance	Signal port, f=5.0MHz		200 2.0			200 2.0	a e	kΩ pF
R _{OP} C _{OP}	Single-ended output impedance Parallel output resistance Parallel output capacitance	f=10MHz		40 5.0			40 5.0		kΩ pF
I _{BS}	Input bias current IBS= IBC=			12 12	25 25	Ka.,	12 12	30 30	μA μA
l _{ios}	Input offset current I _{IOS} =I ₁ -I ₄ I _{IOC} =I ₈ -I ₁₀			0.7 0.7	5.0 5.0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0.7 0.7	7.0 7.0	μA μA
T _C l _{IO}	Average temperature coefficient of input offset current Output offset current			2.0	50		2.0	80	nA/°C
Toloo Vo	I ₆ -I ₁₂ Average temperature coefficient of output offset current Common-mode quiescent output voltage (Pin 6 or Pin 12)			90	50		90 8.0	80	μΑ nA/°C V _{DC}
I _{D+} I _{D-}	Power supply current 6+ 12 14			2.0 3.0	3.0 4.0	₹ - ag	2.0 3.0	4.0 5.0	mA _{DC}
P _D	DC power dissipation			33			33		mW

Balanced modulator/demodulator

MC1496/MC1596

AC ELECTRICAL CHARACTERISTICS


 $V_{CC}\text{=+}12_{DC};\ V_{CC}\text{=-}9.0V_{DC};\ I_{S}\text{=}1.0\text{mA}_{DC};\ R_{L}\text{=}3.9\text{k}\Omega;\ R_{E}\text{=}1.0\text{k}\Omega;\ T_{A}\text{=+}25^{\circ}\text{C}\ unless\ otherwise\ specified}.$


SYMBOL	PARAMETER	PARAMETER TEST CONDITIONS MC1596			C1596 MC1496				UNIT
	1		Min	Тур	Max	Min	Тур	Max	
V _{CFT}	Carrier feedthrough	V _C =60mV _{RMS} sinewave and offset adjusted to zero							
		f _C =1.0kHz		40			40		μV _{RMS}
		f _C =10MHz		140		1	140		
		V _C =300mV _{P-P} squarewave:	1.00						
	<i>;</i>	Offset adjusted to zero f _C =1.0kHz		0.04	0.2		0.04	0.4	mV _{RMS}
		Offset not adjusted f _C =1.0kHz		20	100		20	200	
V _{CS}	Carrier suppressions	f _S =10kHz, 300mV _{RMS} sinewave							
		f _C =500kHz, 60mV _{RMS} sinewave	50	65		40	65		dB
		f _C =10MHz, 60mV _{RMS} sinewave		50			50		
BW _{3dB}	Transadmittance bandwidth	Carrier input port, V _C =60mV _{RMS}		300			300		MHz
	(Magnitude) (R _L =50Ω)	sinewave f _S =1.0kHz,			Ì	ł			1
	[300mV _{RMS} sinewave			}	}	١.		
	į	Signal input port, V _S =300mV _{RMS}		80			80	1	MHz
		sinewave V _C = 0.5V _{DC}			2				
A _{VS}	Signal gain	V _S =100mV _{RMS} ; f=1.0kHz	2.5	3.5		2.5	3.5		V/V
		$ V_{C} = 0.5V_{DC}$							1
CMV	Common-mode input swing	Signal port, f _S =1.0kHz		5.0			5.0		V _{P-P}
A _{CM}	Common-mode gain	Signal port, f _S =1.0kHz		-85			-85	ļ	dB
		$ V_{C} = 0.5V_{DC}$				<u> </u>			
DV _{OUT}	Differential output voltage swing capability			8.0			8.0		V _{P-P}

Balanced modulator/demodulator

MC1496/MC1596

TEST CIRCUITS





AN189

BALANCED MODULATOR/DEMODULATOR APPLICATIONS USING MC1496/MC1596

The MC1496 is a monolithic transistor array arranged as a balanced modulator-demodulator. The device takes advantage of the excellent matching qualities of monolithic devices to provide superior carrier and signal rejection. Carrier suppressions of 50dB at 10MHz are typical with no external balancing networks required.

Applications include AM and suppressed carrier modulators, AM and FM demodulators, and phase detectors.

THEORY OF OPERATION

As Figure 1 suggests, the topography includes three differential amplifiers. Internal connections are made such that the output becomes a product of the two input signals V_C and V_S.

To accomplish this the differential pairs Q1-Q2 and Q3-Q4, with their cross-coupled collectors, are driven into saturation by the zero crossings of the carrier signal V_C. With a low level signal, V_S driving the third differential amplifier Q5-Q6, the output voltage will be full wave multiplication of V_C and V_S. Thus for sine wave signals, V_{OUT} becomes:

$$V_{OUT} = E_X E_Y \left[\cos(\omega x + \omega y)t + \cos(\omega x - \omega y)t \right]$$

As seen by equation (1) the output voltage will contain the sum and difference

frequencies of the two original signals. In addition, with the carrier input ports being driven into saturation, the output will contain the odd harmonics of the carrier signals. (See Figure 4.)

Internally provided with the device are two current sources driven by a temperature-compensated bias network. Since the transistor geometries are the same and since $V_{\rm BE}$ matching in monolithic devices is excellent, the currents through Q_7 and Q_8 will be identical to the current set at Pin 5. Figures 2 and 3 illustrate typical biasing arrangements from split and single-ended supplies, respectively.

Of primary interest in beginning the bias circuitry design is relating available power splies and desired output voltages to device requirements with a minimum of external components.

The transistors are connected in a cascode fashion. Therefore, sufficient collector voltage must be supplied to avoid saturation if linear operation is to be achieved. Voltages greater than 2V are sufficient in most applications.

Biasing is achieved with simple resistor divider networks as shown in Figure 3. This configuration assumes the presence of symmetrical supplies. Explaining the DC biasing technique is probably best accomplished by an example. Thus, the initial assumptions and criteria are set forth:

- 1. Output swing greater than 4V_{P-P}.
- 2. Positive and negative supplies of 6V are available.

 Collector current is 2mA. It should be noted here that the collector output current is equal to the current set in the current sources.

As a matter of convenience, the carrier signal ports are referenced to ground. If desired, the modulation signal ports could be ground referenced with slight changes in the bias arrangement. With the carrier inputs at DC ground, the quiescent operating point of the outputs should be at one-half the total positive voltage or 3V for-half the total positive voltage o


The voltage at Pin 5 is expressed by


$$V_{BIAS} = V_{BE} = 500 \cdot I_S$$

where I_S is the current set in the current sources.


BIASING

Since the MC1496 was intended for a multitude of different functions as well as a myriad of supply voltages, the biasing techniques are specified by the individual application. This allows the user complete freedom to choose gain, current levels, and power supplies. The device can be operated with single-ended or dual supplies.





AN189



mentioned, contains the sum and difference frequencies while attenuating the fundamentals. Upper and lower sideband signals are the strongest signals present with harmonic sidebands being of diminishing amplitudes as characterized by Figure 4.


Gain of the 1496 is set by including emitter degeneration resistance located as $R_{\rm E}$ in Figure 5. Degeneration also allows the maximum signal level of the modulation to be increased. In general, linear response defines the maximum input signal as

and the gain is given by

$$A_{VS} = \frac{R_L}{R_E + 2r_\theta} \tag{2}$$

This approximation is good for high levels of carrier signals. Table 1 summarizes the gain for different carrier signals.

As seen from Table 1, the output spectrum suffers an amplitude increase of undesired sideband signals when either the modulation or carrier signals are high. Indeed, the modulation level can be increased if R_E is



 $V_{BIAS} = V_{BE} = 500 \times I_{S}$

where I_S is the current set in the current sources.

For the example V_{BE} is 700mV at room temperature and the bias voltage at Pin 5 becomes 1.7V. Because of the cascode configuration, both the collectors of the current sources and the collectors of the signal transistors must have some voltage to operate properly. Hence, the remaining voltage of the negative supply (-6V+1.7V=-4.3V) is split between these transistors by biasing the signal transistor

bases at -2.15V. Countless other bias arrangements can be used with other power supply voltages. The important thing to remember is that sufficient DC voltage is applied to each bias point to avoid collector saturation over the expected signal wings.

BALANCED MODULATOR

In the primary application of balanced modulation, generation of double sideband suppressed carrier modulation is accomplished. Due to the balance of both modulation and carrier inputs, the output, as

increased without significant consequence. However, large carrier signals cause odd harmonic sidebands (Figure 4) to increase. At the same time, due to imperfections of the carrier waveforms and small imbalances of the device, the second harmonic rejection will be seriously degraded. Output filtering is often used with high carrier levels to remove all but the desired sideband. The filter removes unwanted signals while the high carrier level guards against amplitude variations and maximizes gain. Broadband modulators, without benefit of filters, are implemented using low carrier and

AN189

modulation signals to maximize linearity and minimize spurious sidebands.

AM MODULATOR

The basic current of Figure 5 allows no carrier to be present in the output. By adding offset to the carrier differential pairs, controlled amounts of carrier appear at the output whose amplitude becomes a function of the modulation signal or AM modulation. As shown, the carrier null circuit is changed from Figure 5 to have a wider range so that wider control is achieved. All connections are shown in Figure 6.

AM DEMODULATION

As pointed out in Equation 1, the output of the balanced mixer is a cosine function of the angle between signal and carrier inputs. Further, if the carrier input is driven hard enough to provide a switching action, the output becomes a function of the input amplitude. Thus the output amplitude is maximum when there is 0° phase difference as shown in Figure 7.

Amplifying and limiting of the AM carrier is accomplished by IF gain block providing 55dB of gain or higher with limiting of 400µV. The limited carrier is then applied to the detector at the carrier ports to provide the desired switching function. The signal is then demodulated by the synchronous AM demodulator (1496) where the carrier frequency is attenuated due to the balanced nature of the device. Care must be taken not to overdrive the signal input so that distortion does not appear in the recovered audio. Maximum conversion gain is reached when the carrier signals are in phase as indicated by the phase-gain relationship drawn in Figure 7.

Output filtering will also be necessary to remove high frequency sum components of the carrier from the audio signal.

PHASE DETECTOR

The versatility of the balanced modulator or multiplier also allows the device to be used as a phase detector. As mentioned, the output of the detector contains a term related to the cosine of the phase angle. Two signals of equal frequency are applied to the inputs as per Figure 8. The frequencies are multiplied together producing the sum and difference frequencies. Equal frequencies cause the difference component to become DC while the undesired sum component is filtered out. The DC component is related to the phase angle by the graph of Figure 9.






Table 1. Voltage Gain and Output vs Input Signal

CARRIER INPUT SIGNAL (V _C)	APPROXIMATE VOLTAGE GAIN	OUTPUT SIGNAL FREQUENCY(S)
Low-level DC	$\frac{R_L V_C}{2(R_E + 2r_E) \left(\frac{KT}{q}\right)}$	f _M
High-level DC	$\frac{R_L}{R + 2r_e}$	f _M
Low-level AC	$\frac{R_L V_C (rms)}{2\sqrt{2} \left(\frac{KT}{q}\right) (R_E + 2r_e)}$	f _C ±f _M
High-level AC	$\frac{0.637R_L}{R_E + 2r_e}$	f _C ± f _M , 3f _C ± f _M . 5f _C ± f _M



AN189



HOTE:
All resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.

High resistor values are in Ω.


At 90° the cosine becomes zero, while being at maximum positive or maximum negative at 0° and 180°, respectively.

The advantage of using the balanced modulator over other types of phase comparators is the excellent linearity of conversion. This configuration also provides a conversion gain rather than a loss for greater resolution. Used in conjunction with a phase-locked loop, for instance, the balanced modulator provides a very low distortion FM demodulator.


FREQUENCY DOUBLER

Very similar to the phase detector of Figure 8, a frequency doubler schematic is shown in Figure 10. Departure from Figure 8 is primarily the removal of the low-pass filter. The output then contains the sum component which is twice the frequency of the input,

since both input signals are the same frequency.



AN189



1GHz LNA and mixer

NE/SA600

DESCRIPTION

The NE/SA600 is a combined low noise amplifier (LNA) and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a 2dB noise figure at 900MHz with 16dB gain and an IM3 intercept of -10dBm at the input. Input and output impedances are 50Ω and the gain is stabilized by on-chip compensation to vary less than ±0.5dB over the -40 to +85°C temperature range. The wide-dynamic-range mixer has a 14dB noise figure and IMa intercept of +6dBm at the input at 900MHz. Mixer input impedance is 50Ω with an open-collector output. The chip incorporates an option so the LNA can be disabled and replaced by a through connection. The amplifier IM3 intercept increases to +26dBm in this mode: thus, large signals can be handled. The nominal current drawn from a single 5V supply is 13mA and 4.2mA in the LNA thru mode.


FEATURES

- Low current consumption: 13mA nominal, 4.2mA in the LNA thru mode
- Excellent noise figure: 2dB for the amplifier and 14dB for the mixer at 900MHz
- Excellent gain stability versus temperature
- Switchable overload capability
- Amplifier matched to 50Ω
- Mixer input matched to 50Ω
- ullet Oscillator input matched to 50Ω

APPLICATIONS

- 900MHz front end for GSM/AMPS/TACS/ hand-held units
- RF data links
- UHF frequency conversion
- Portable radio
- Spread spectrum receivers
- 900MHz cordless phones


PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
14-Pin Plastic Small Outline (SO) package (Surface-mount)	0 to +70°C	NE600D	0175D
14-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA600D	0175D

BLOCK DIAGRAM



1GHz LNA and mixer

NE/SA600

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC} ,	Supply voltage ¹	-0.3 to +6.0	٧
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{CC} +0.3)	٧
ΔV	V _{CC} to V _{CCMX}	-0.3 to +0.3	V
ΔG	Any GND pin to any other GND pin	-0.3 to +0.3	V
P _D	Power dissipation, T _A = 25°C (still air) ² 14-Pin Plastic SO	980	mW
T _{JMAX}	Maximum operating junction temperature	150	°C
P _{MAX}	Maximum power input/output	+20	dBm
T _{STG}	Storage temperature range	-65 to +150	°C

NOTE:

- Transients exceeding 9V on V_{CC} pin may damage product.
 Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA}: 14-Pin SO: θ_{JA} = 125°C/W
 CAUTION: The NE/SA600 is built on a BiCMOS process and is sensitive to electrostatic discharge.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC} , V _{CCMX}	Supply voltage	4.5 to 5.5	
T _A	Operating ambient temperature range NE Grade SA Grade	0 to +70 -40 to +85	့ ့
TJ	Operating junction temperature NE Grade SA Grade	0 to +90 -40 to +105	°C

DC ELECTRICAL CHARACTERISTICS^{1,2}

V_{CC} = V_{CCMX} = +5V, T_A = 25°C; Test Figure 1, unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNITS
			MIN	-3σ	TYP	+3σ	MAX	1
lcc	Supply current (Pin 1, 13, 14)	Enable input high	10	11	13.0	15	16	mA
		Enable input low	3.2	3.6	4.2	4.8	5.2	mA
V _T	Enable logic threshold voltage		1.12	1.17	1.27	1.37	1.42	V
V _{IH}	Logic 1 level: LNA gain mode		2.0				Vcc	V
VIL	Logic 0 level: LNA thru mode		-0.3				0.8	V.
I _{IL}	Enable input current	Enable = 0.4V	-1	100	0		1	μА
I _{IH}	Enable input current	Enable = 2.4V	-1		0	100	1	μА
V _{LNA-IN}	LNA input bias voltage	Enable input high			0.78			V
V _{LNA-OUT}	LNA output bias voltage	Enable input high			1.27			V
V _{BY}	LNA bypass bias voltage	Enable input high			1.05			V.
V _{MX-IN}	Mixer RF input bias voltage				1.43			V
V _{LO-IN}	Mixer LO input bias voltage				3.35			V

NOTE:

- 1. The ENABLE input must be connected to a valid logic level for proper operation of the NE/SA600.
- 2. Standard deviations are estimated from design simulations to represent manufacturing variations over the life of the product.

1GHz LNA and mixer

NE/SA600

AC ELECTRICAL CHARACTERISTICS^{1,2}

SYMBOL	PARAMETER	TEST CO	LIMITS			UNITS	
			–3 σ	TYP	+3σ		
LNA (V _{CC}	= V _{CCMX} = +5V, T _A = 25°C; Enable = Hi, Tes	t Figure 1, unless othe	erwise stated.)			4	
S ₂₁	Amplifier gain	900MHz		14.9	16	17.1	dB
S ₂₁	Amplifier gain in thru mode	Enable = LO, 900MHz		-9.0	-7.5	-6.0	dB
ΔS ₂₁ /ΔT	Gain temperature sensitivity enabled	900MHz			-0.008		dB/°C
ΔS ₂₁ /ΔT	Gain temperature sensitivity in thru mode	Enable = LO, 900MHz			-0.014		dB/°C
ΔS ₂₁ /Δf	Gain frequency variation	800MHz - 1.2GHz			-0.014		dB/MHz
S ₁₂	Amplifier reverse isolation	900MHz		-47	-42	-37	dB
S ₁₁	Amplifier input match ³	900MHz		-11	-10	-9	dB
S ₂₂	Amplifier output match	900MHz		-16,8	-15	-13.2	dB
P _{-1dB}	Amplifier input 1dB gain compression	900MHz		-21.2	-20	-18.8	dBm
IP ₃	Amp input 3rd-order intercept	Test Fig. 2, 900MHz		-11.6	-10	-8.6	dBm
	Amp input 3rd-order intercept (thru mode)	Test Fig. 2, 900MHz, Enable = LO			+26		dBm
NF	Amplifier noise figure	900	MHz	1.9	2.2	2.5	dB
	Amp noise figure w/shunt 15nH inductor at input	900MHz		1.7	2.0	2.3	dB
t _{ON}	Amplifier turn-on time	Enable Lo → Hi	Coupling = 100pF		30		μs
			Coupling = 0.01μF		3		ms
toff	A 110	Enable Hi → Lo	Coupling = 100pF		10		μs
	Amplifier turn-off time		Coupling = 0.01µF		1		ms
Mixer (V _C	C = V _{CCMX} = +5V, T _A = 25°C, Enable = Hi, f _{LC}	o = 1GHz @ 0dBm, f _R	F = 900MHz, f _{IF} = 100l	MHz, Test I	Fig. 1, unle	ss otherwi	se stated)
VG _C	Mixer voltage conversion gain	$R_{L1} = R_{L2} = 1k\Omega$		9.5	10.4	11.3	dB
PG _C	Mixer power conversion gain	$R_{L1} = R_{L2} = 1k\Omega$		-3.05	-2.6	-2.15	dB
S _{11RF}	Mixer input match	900MHz		-23	-20	-17	dB
NF _M	Mixer SSB noise figure	Test Fig. 3, 900MHz, f _{IF} = 80MHz		12.2	14	15.8	dB
P _{-1dB}	Mixer input 1dB gain compression	900MHz		-5.3	-4	-2.7	dBm
IP _{3INT}	Mixer input third order intercept	900MHz		+5	+6	+7	dBm
IP _{2INT}	Mixer input second order intercept	900MHz		+18	+20	+22	dBm
G _{RFM-IF}	Mixer RF feedthrough	900MHz, C _{IF} = 3pF			-7		dB
G _{LO-IF}	Mixer LO feedthrough	900MHz, C _{IF} = 3pF			-10		dB
G _{LO-RFM}	Local oscillator to mixer input feedthrough	900MHz			-33		dB
S _{11LO}	LO input match	900MHz		-24	-20	-16	dB
G _{LO-RF}	Local oscillator to RF input feedthrough	900MHz		100	-46		dB
G _{RFO-RFM} Filter feedthrough		900		-39		dB	
	xer (V _{CC} =V _{CCMX} =+5V, T _A =25°C, Enable=Hi,	f _{LO} =1GHz @ 0dBm, 1	_{RF} = 900MHz, f _{IF} = 100	MHz, Test	Fig. 1, unl	ess otherw	ise stated
PG _C	Overall power conversion gain			· ·	13.4	1	dB
NF .	Overall noise figure		· · · · · · · · · · · · · · · · · · ·		3.5		dB
IP ₃	Overall input 3rd-order intercept			+			dBm

NOTE:


All meausrements include the effects of the NE/SA600 Evaluation Board (see Figure) unless otherwise noted. Measurement system impedance is 50Ω.

^{2.} Standard deviations are estimated from design simulations to represent manufacturing variations over the life of the product.


^{3.} With a shunt 15nH inductor at the input of the LNA, the value of S_{11} is typically -15dB.

NE/SA600


TYPICAL APPLICATION




TEST FIGURE 1



TEST FIGURE 2




TEST FIGURE 3



NE/SA600


NOTE: All performance curves include the effects of the NE/SA600 evaluation board.

LNA S21 CHARACTERISTICS 4.5V \leq V_{CC} = V_{CCMX} \leq 5.5V, Test Figure 1, unless otherwise specified.




NE/SA600

LNA S11/S12/S22 CHARACTERISTICS 4.5V ≤ V_{CC} = V_{CCMX} ≤ 5.5V, Test Figure 1, unless otherwise specified.




NE/SA600

LNA OVERLOAD/NOISE/DISTORTION CHARACTERISTICS 4.5V \leq V_{CC} = V_{CCMX} \leq 5.5V, Test Fig. 1, unless otherwise specified




MIXER GAIN/NOISE CHARACTERISTICS $4.5V \le V_{CC} = V_{CCMX} \le 5.5V$, Test Figure 1, unless otherwise specified.




NE/SA600

MIXER OVERLOAD/DISTORTION CHARACTERISTICS 4.5 ≤ V_{CC} = V_{CCMX} ≤ 5.5V, Test Fig. 1, unless otherwise specified




NE/SA600

MIXER S11/ISOLATION/INTERFERENCE CHARACTERISTICS 4.5 ≤ V_{CC} = V_{CCMX} ≤ 5.5V, Test Fig. 1, unless otherwise specified



NE/SA600

OVERALL PERFORMANCE: ISOLATION CHARACTERISTICS 4.5 ≤ V_{CC} = V_{CCMX} ≤ 5.5V, Test Fig. 1, unless otherwise specified



SPECIFICATIONS

The goal of the Specifications section of the datasheet is to provide information on the NE/SA600 in such a way that the designer can estimate statistical variations, and can reproduce the measurements. To this end the high frequency measurements are specified with a particular PC board layout. Variations in board layout will cause parameter variations (sensitive parameters are discussed in the sections on the LNA and mixer below). For many RF parameters the ±3 sigma limits are specified. Statistically only 0.26% of the units will be outside these limits.

The LNA + mixer conversion gain is measured with an incident 900MHz signal and a 83MHZ SAW filter at the IF output. This measurement along with a gain measurement of the LNA ensure the correct operation of the chip and also allows a calculation of mixer conversion gain.

PIN DESCRIPTIONS AND OPERATIONAL LIMITS

RF_{IN}

Input of LNA, AC coupling required, DC = 0.78V, frequency range from DC to 2GHz, gain at low frequencies is 40dB — so be careful of overload, impedance below 50Ω , shunt 15-18nH inductor helps input match and noise figure.

RFOUTA

Output of LNA, AC coupling required, DC = 1.27V, frequency range from DC to 2GHz, impedance above 50Ω.

BYPASS

Bypass capacitor should be 100 times larger than the largest signal coupling capacitor for the LNA, DC = 1.05V.

RFINMX

Mixer RF port, AC coupling required, DC = 1.43V, frequency range from 100MHz to 2.5GHz, impedance close to 50Ω resistive.

LOIN

Mixer LO port, AC coupling required, DC=3.35V, frequency range from 100MHz to 2.5GHz, impedance close to 50Ω resistive.

IFOUT


Mixer IF port, open-collector output with 1.6mA DC, frequency range DC to 1GHz, impedance approximately 1pF capacitive.

Enable

TTL/CMOS compatible input. Bias current approximately zero.

CONVERSION GAIN DEFINITIONS

Referring to the figure above, we define the ratio of V_A (at the IF frequency) to V_I (at the RF frequency) to be the Available Voltage Conversion Gain, or more simply Voltage Conversion Gain.



$$VG_C = 20 \log \left(\frac{V_A}{V_I} \right)$$

where V_A and V_I are expressed in similar voltage units (such as peak-to-peak). The voltage output V_A is decreased by the IF Filter loss (and any other matching required). Typically, VG_C is 10.4dB for the NE/SA600 mixer with the net IF impedance equal to 500 Ω .

It is more common to express the conversion gain in terms of power, so we have the Power Conversion Gain.

$$PG_C = 10 \log \left(\frac{P_A}{P_I} \right) - 3dB$$

where $P_A = V_A{}^2/R_{IF}$ and $P_I = V_I^2/R_{RF}$. R_{IF} is the net resistance at the IF frequency at the IF port, and R_{RF} is the input impedance at the mixer RF port. With a 500Ω IF impedance and a 50Ω RF input impedance,

NE/SA600

the conversion gain works out to -2.6 dB typically. The power delivered to the load is down 3dB with respect to the available power because of loss in R_{L1} .

THEORY OF OPERATION

The NE/SA600 is fabricated on the Philips Semiconductors advanced QUBiC technology that features 1µm channel length MOSFETs and 13GHz FT bipolar transistors.

LNA

The Low Noise Amplifier (LNA) is a two stage design incorporating feedback to stablize the amplifier. An external bypass capacitor of (typically) 0.01µF is used. The inputs and outputs are matched to 50Ω . The amplifier has two gain states: when the ENABLE pin is taken high, the amplifier draws 9mA of current and has 16dB of gain at 900MHz. When the ENABLE pin is low, the amplifier current goes to zero, and the amplifier is replaced by a thru. Typical loss for the thru is 7dB. This dual-gain state approach can be used in bang-bang control systems to achieve a low gain, high overload front-end as well as the more usual high gain, low overload front-end.

The amplifier has gain to frequencies past 2GHz, but a practical upper end is 1.6-1.7GHz. Both the input match and the noise figure (NF) can be improved with a shunt 15-18nH inductor at the input. Typically, the gain increases 0.4dB, the match improves to 13-16dB, and the noise figure drops to 1.95-2dB. Variations of any of the RF parameters with $V_{\rm CC}$ is negligible, and variation with temperature is minimal.

Mixer

The mixer is a single-balanced topology designed to draw very low current, typically 4mA, and provide a very high input third-order intermodulation intercept point , typically IP3=+6dBm. The RF and LO ports impedances are nearly 50Ω resistive, and the IF output is an open collector. The open-collector output allows direct interfacing with high impedance IF filters, such as surface acoustic wave (SAW) filters without the need for external step-up transformers (which are needed for 50Ω output mixers).

The basic mixer is functional from DC to well over 2.5GHz, but RF and LO return losses degrade below 100MHz. The IF output can be used from DC to 500MHz or more, although typically the intermediate frequency is in the range 45-120MHz in many 900MHz receivers. To achieve the lowest noise, the LO drive level should be increased as high as possible, consistent with power dissipation limitations.

POWER SUPPLY ISSUES

V_{CC} bypassing is important, but not extremely critical because of the internal supply regulation of the NE/SA600. The Pin 1 V_{CC} supplies the LNA and powers overhead circuitry. Typical current draw is 9.8mA while enable is high (1mA powered down). The Pin 14 Vocax powers the mixer and typically has 3.2mA of current (assuming an inductor biasing the IFout back to V_{CCMX}). Care must be taken to avoid bringing any IC pin above V_{CC} by more than 0.3V, or below any ground by more than 0.3V. For example, this can occur if the enable pin is fed from a microcontroller that is powered up quicker than the NE/SA600. In this condition the internal electrostatic discharge (ESD) protection network may turn-on, possibly causing a part misfunction. Generally this condition is reversible, so long as the source creating the overstress is current limited to less than 100mA. To avoid the problem. make sure both V_{CC} pins are tied together near the IC, and install a $1k\Omega$ resistor in series with the enable pin if it is likely to go above V_{CC}.

BOARD LAYOUT CONSIDERATIONS

The LNA is sensitive to mutual inductance from the input to ground. Therefore long narrow input traces will degrade the input match. Ideally, a top side ground-plane should be employed to maximize LNA gain and minimize stray coupling (such as LO to antenna). To avoid amplifier peaking, the output and input grounds should not be run together. Attach both grounds to a solid ground plane. A solid ground plane beneath the package will maximize gain. Top side to back side ground through holes are highly recommended.

The mixer is relatively insensitive to grounding. Care should be taken to minimize the capacitance on the RF port (Pin 11) for best noise figure. Also, the capacitance on the IFout pin must be kept small to avoid conversion gain rolloff when using high IF frequencies. The purpose of the inductor from IFout to $V_{\rm CC}$ is to set the midpoint of the IF swing to be $V_{\rm CC}$. Without this inductor the part is sensitive to output overload under low $V_{\rm CC}$ (VCc = 4.5V) and hot temperature conditions. The $V_{\rm CCMX}$ pin must be kept at the same potential as the $V_{\rm CC}$ pin.

APPLICATIONS INFORMATION

The NE/SA600 is a high performance, wide-band, low power, low noise amplifier (LNA) and mixer circuit integrated in a

BiCMOS technology. It is ideally suited for RF receiver front-ends for both analog and digital communications systems.

There are several advantages to using the NE/SA600 as a high frequency front-end block instead of a discrete implementation. First is the simplicity of use. The NE/SA600 does not need any external biasing components. Due to the higher level of integration and small footprint (SO14) package it occupies less space on the printed circuit board and reduces the manufacturing cost of the system. Also the higher level of integration improves the reliability of the LNA and mixer over a discrete implementation with several components.

The LNA thru mode in NE/SA600 helps reduce power consumption in applications where the amplifiers can be disabled due to higher received signal strength (RSSI). Other advantages of this feature are described later in this section.

The mixer is an active mixer with excellent conversion gain at low LO input levels, so LO levels as low as -5dBm to -10dBm can be used depending on the applications requirement for mixer gain, mixer noise figure and mixer third order intercept point. This reduces the LO drive requirements from the VCO buffer, thus reducing its current consumption. Also, due to lower LO levels, the shielding requirements can be minimized or eliminated, resulting in substantial cost savings and weight and space reduction.

And last but not least, is the impedance matching at LNA inputs and outputs and mixer RF and LO input ports. Only those who have toiled through discrete transistor implementations for 50Ω input and output impedance matching can truly appreciate the elegance and simplicity of the NE/SA600 input and output impedance matching to 50Ω . Also, the mixer output impedance is high, so matching to a crystal or SAW IF filter becomes extremely easy without the need for additional IF impedance transformers (tapped-C networks with inductors or baluns).

The NE/SA600 applications and demo board features standard low cost 62mil FR-4 board. A top-side ground plane is used and 50Ω coplanar transmission lines are used. LO and RF_{INA} traces are perpendicular. Provisions for the image reject filter between RF_{OUTA} and RF_{INMX} are provided. A simple LC match for 80MHz IF is used so that 50Ω measurements can be made on the demo board.

The NE/SA600 applications evaluation board schematic is shown in Figure 1. The V_{CC} (Pin 1) and V_{CCMX} (Pin 14) are tied together

NE/SA600

1GHz LNA and mixer

and the power supply is bypassed with capacitors C5 and C6. These capacitors should be placed as close to the device as practically possible.

C1 is the DC blocking capacitor to the input of the LNA. L1 provides additional input matching to the LNA for an improved return loss (S11). This inductor can be a surface-mount component or can be easily drawn on the printed circuit board (small spiral or serpentine). This additional match improves the gain of the LNA by 0.4dB and lowers the noise figure to 2dB or less. If the typical gain of the LNA of 16dB is acceptable with 2.2dB of noise figure, then L1 can be eliminated. If the LNA input is fed from a duplexer or selectivity filter after the antenna, C1 can also be eliminated since the filter will also provide DC blocking. The LNA bypass capacitor C3 should be at least 100 times C1 or C9 for low frequency stability. Switch S1 toggles the LNA gain/through function. R1 is used only to limit the maximum current into the enable pin and only necessary if enable may power up before the V_{CC}.

C4 is a DC blocking capacitor for the LO input pin and may not be needed in actual applications if the VCO output is isolated and will not upset the internal DC biasing of the mixer. The image reject filter goes between the output of the LNA and the RF input to the mixer. Since the LO input, RF output and mixer input are all 50Ω matched impedances internally, there is no need for any external components. C8 and C9 are DC blocking capacitors to the connectors and will not be needed in an actual application.

R2 and L2 are the load to the mixer output which is typical of the IF crystal or SAW filters. C2 and L3 provide a match from the high impedance mixer output to a 50Ω test set-up (spectrum analyzer, etc.) and C7 is a DC blocking capacitor for the mixer output.

The printed circuit board layout for the schematic of Figure 1 is shown in Figure 3. It is a very simple printed circuit board layout with all the components on a single side. The layout also accomodates a two pole image reject filter between the LNA outupt and mixer input. All the input and output traces to the LNA and mixer should be 50Ω tracks with the exception of mixer output, which can be very narrow due to the higher impedances of the filter.

The NE/SA600 internal supply is very well regulated. This is seen from Figure 4 which shows the $I_{\rm CC}$ vs. $V_{\rm CC}$ for the NE/SA600. Table 1 shows the S11, S21, S22 and S21 for

the LNA from 800-1200MHz. Typical measurements at 900MHz for the critical parameters such as gain, noise figure, IP₃, 1dB compression point, etc. as measured on an applications evaluation board are as follows:

LNA gain = 16.5dB LNA through = -7dB Mixer gain = -3dB (into a 50Ω load) LNA noise figure = 2dB Mixer noise figure = 14dB LNA IP₃ = -10dBm (in gain mode) LNA 1B₃ = +26dBm (in through mode) LNA 1dB compression point = -20dBm Mixer 1dB compression point = -4dBm

The shunt inductor L1 for input match is optional. Figure 5 shows the effect of the inductor value from 8.2nH to 15nH on gain, noise figure and input match.

The total power gain for the LNA and mixer (excluding the image reject filter) in a system where the output of the mixer is loaded with 50Ω is about 14dB. In an actual system the output impedance of the mixer is usually much higher than 50Ω (more like $1k\Omega$ or higher) and so it is more important to consider the voltage gain from the input at the LNA to the mixer output. The voltage gain in this case will be about 29.85V/V. The total noise figure for the LNA and mixer combination is be about 3.27dB. The input third order intercept point for the LNA and mixer is about -11dBm. In the LNA through mode, the intercept point for the combination is higher than +19dBm. This LNA through feature provides an additional boost to the total dynamic range of the system.

The NE/SA600 finds applications in many areas of RF communications. It is an ideal down converter block for high performance, low cost, low power RF communications transceivers. The front-end of a typical AMPS/TACS/NMT/TDMA/CDMA cellular phone is shown in Figure 2. This could also be the front-end of a VHF/UHF handheld transceiver, UHF cordless telephone or a spread spectrum system.

The antenna is connected to the duplexer input. The receiver output of the duplexer is connected to the RF input of the LNA. If the additional improvement in noise figure and gain are not needed to meet the system specifications then L1 and C1 can be eliminated. In TDMA systems, the NE/SA600 can be totally powered down by Q1 and the two resistors. In this mode the current consumption will be zero mA. Care should be taken in the software of the system to


insure that the enable pin on NE/SA600 tied to the LNA gain control port is held low while the device is in total power down mode. L2 and C2 can be tuned to the IF frequency and to match to the IF filter impedance.


A complete analysis of the front-end shows that the total voltage gain from the antenna input to the mixer output is about 9.5V/V. This value includes a 3.2dB loss for the duplexer and a 1.8dB loss for the bandpass filter. The noise figure as referred to the antenna is 7dB and the input third order intercept point is about -7.5dBm. In LNA through mode the input third order intercept point increases to about +24dBm.

During normal operation of a handheld RF receiver the received signal strength (RSSI) is nominally greater than -100dBm. The signal only drops below this level due to severe multipath fading, shadow effect or when the receiver is at extreme fringes of cell coverage. The LNA through mode can be used here as a two step gain control such that when RSSI is below a certain threshold level (e.g. -90dBm), the LNA has a -7dB loss and the total current consumption of the NE/SA600 is only 4.3mA. The sensitivity of the system will not suffer because the received RF signal is much higher than the noise floor of the system. When the RSSI falls below a certain threshold (e.g. -95dBm) the LNA is enabled to give the full 16.5dB of gain with 2dB of noise figure. In this mode the current consumption is increased to 13mA. But for hand-held equipment, the average current consumption will be closer to 5-6mA. The other advantage of the LNA through mode besides power savings is the input overload characteristics. Due to the much higher input third order intercept point of the LNA (+26dBm), the receiver is immune to strong adjacent channel interference. Implementing this feature with an FM/IF device such as the NE625/7 with fast RSSI response and a window comparator toggling the LNA mode of NE/SA600, a fast two-step AGC with response time less than 10µs can be achieved. This is a very useful feature to equalize multipath fading effects in a mobile radio system.


In conclusion, the NE/SA600 offers higher level of integration, higher reliability, higher level of performance, ease of use, simpler system design at a cost lower than the discrete multi-transistor implementations. In addition, the NE/SA600 provides unique features to enhance receiver performance which are almost unattainable with discrete implementations.


NE/SA600






NE/SA600







SA601

DESCRIPTION

The SA601 is a combined RF amplifier and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a 1.6dB noise figure at 900MHz with 11.5dB gain and an IP3 intercept of -3dBm at the input. The gain is stabilized by on-chip compensation to vary less than ±0.2dB over -40 to +85°C temperature range. The wide-dynamic-range mixer has a 10dB noise figure and IP3 of 0dBm at the input at 900MHz. The nominal current drawn from a single 3V supply is 7.4mA. The Mixer can be powered down to further reduce the supply current to 4.4mA.


FEATURES

- Low current consumption: 7.4mA nominal,
 4.4mA with the mixer power-down
- Outstanding LNA noise figure: 1.6dB at 900MHz
- High system power gain: 18.5dB (LNA + Mixer) at 900MHz
- Excellent gain stability versus temperature and supply voltage
- External >-7dBm LO can be used to drive the mixer

APPLICATIONS

- 900MHz cellular front-end (NADC, GSM, AMPS, TACS)
- 900MHz cordless front-end (CT1, CT2)
- 900MHz receivers


PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Shrink Small Outline Package (Surface-mount, SSOP)	-40 to +85°C	SA601DK	1563

BLOCK DIAGRAM



SA601

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage ¹	-0.3 to +6	٧
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{CC} + 0.3)	٧
P _D	Power dissipation, T _A = 25°C (still air) ² 20-Pin Plastic SSOP	980	mW
T _{JMAX}	Maximum operating junction temperature	150	°C
P _{MAX}	Maximum power input/output	+20	dBm
T _{STG}	Storage temperature range	-65 to +150	°C

NOTE:

Transients exceeding 8V on V_{CC} pin may damage product.
 Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA}: 20-Pin SSOP = 110°C/W

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	2.7 to 5.5	V
TA	Operating ambient temperature range	-40 to +85	°C
TJ	Operating junction temperature	-40 to +105	°C

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3V$, $T_A = 25$ °C; unless otherwise stated.

SYMBOL	PARAMETER PARAMETER	METER TEST CONDITIONS		LIMITS		
			MIN	TYP	MAX	
lcc	Supply current			7.4		mA
-		Mixer power-down input low	-	4.4		mA
V _{LNA-IN}	LNA input bias voltage			0.78		V
V _{LNA-OUT}	LNA output bias voltage			2.1	ļ	V
V _{MX-IN}	Mixer RF input bias voltage			0.94		T V

SA601


AC ELECTRICAL CHARACTERISTICS

V_{CC} = +3V. T_A = 25°C; LOIN = -7dBm @ 817MHz; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LIMITS		UNITS
			-3σ	TYP	+3σ	
S ₂₁	Amplifier gain	900MHz	. 10	11.5	13	dB
ΔS ₂₁ /ΔT	Gain temperature sensitivity	900MHz		0.003		dB/°C
ΔS ₂₁ /Δf	Gain frequency variation	800MHz - 1.2GHz		0.01		dB/MHz
S ₁₂	Amplifier reverse isolation	900MHz		-20		dB
S ₁₁	Amplifier input match ¹	900MHz		-10		dB
S ₂₂	Amplifier output match ¹	900MHz		-10		dB
P _{-1dB}	Amplifier input 1dB gain compression	900MHz		-16		dBm
IP3	Amplifier input third order intercept	900MHz	-4.5	-3	-1.5	dBm
NF	Amplifier noise figure	900MHz	1.3	1.6	1.9	dB
VG _C	Mixer voltage conversion gain: $R_P = R_L = 1k\Omega$,	$f_S = 0.9GHz$, $f_{LO} = 0.8GHz$, $f_{IF} = 100MHz$	18	19.5	21	dB
PG _C	Mixer power conversion gain: $R_P = R_L = 1k\Omega$,	$f_S = 0.9GHz$, $f_{LO} = 0.8GHz$, $f_{ F} = 100MHz$	5.5	7	8.5	dB
S _{11M}	Mixer input match ¹	900MHz		-10		dB
NF _M	Mixer SSB noise figure	900MHz	8.5	10	11.5	dB
P _{-1dB}	Mixer input 1dB gain compression	900MHz		-13		dBm
IP3 _M	Mixer input third order intercept	f ₂ -f ₁ = 1MHz, 900MHz	-1.5	0	1.5	dBm
IP _{2INT}	Mixer input second order intercept	900MHz	11	12		dBm
P _{RFM-IF}	Mixer RF feedthrough	900MHz		-3		dB
P _{LO-IF}	LO feedthrough to IF	900MHz		-8		dBm
P _{LO-RFM}	LO to mixer input feedthrough	900MHz		-39		dBm
P _{LO-RF}	LO to LNA input feedthrough	900MHz		-45		dBm
P _{LNA-RFM}	LNA output to mixer input	900MHz		-41		dBm
P _{RFM-LO}	Mixer input to LO feedthrough	900MHz		-27		dBm
LOIN	LO drive level	817MHz		-7		dBm

NOTE:

^{1.} Simple L/C elements are needed to achieve specified return loss.



CIRCUIT TECHNOLOGY

Impedance Match: Intrinsic return loss at the input and output ports is 7dB and 9dB, respectively. With no external matching, the associated LNA gain is ≈10dB and the noise figure is ≈1.4dB. However, the return loss can be improved at 900MHz using suggested L/C elements (Figure 1) as the LNA is unconditionally stable.

Noise Match: The LNA achieves 1.6dB noise figure at 900MHz when $S_{11} = -10$ dB. Further improvements in S_{11} will slightly decrease the NF and increase S_{21} .

Temperature Compensation: The LNA has a built-in temperature compensation scheme to reduce the gain drift to 0.003dB/°C from -40°C to +85°C.

Supply Voltage Compensation: Unique circuitry provides gain stabilization over wide supply voltage range. The gain changes no more than 0.5dB when V_{CC} increases from 3V to 5V.

Mixer

Noise Figure: Mixer noise performance can be improved to typically 8dB by replacing R1 with an inductor of 4.7nH and reducing C3 to 1pF. Actual values for both depend on the exact operating frequency and board layout. It is important to achieve a good return loss at the LO port. Under this condition, the drive level can be decreased to below -10dBm, although the IP3 will degrade by about 4dB.

IP3 Performance: For 2dB better IP3, a shunt resistor of $1k\Omega$ can be connected between Pin 16 and ground.


Input Match: The mixer is configured for maximum gain and best noise figure. The user needs to supply L/C elements to achieve this performance.

Power Down: The mixer can be disabled by connecting Pin 7 to ground. When the mixer is disabled, 3mA is saved.


Power Combining: The mixer output circuit features passive power combining (patent pending) to optimize conversion gain and noise figure performance without using extra DC current or degrading the IP3. For IF frequencies significantly different than 83MHz, the component values must be altered accordingly.

Test Port: The IF port of the mixer features dual outputs with different impedance levels (patent pending). The high impedance side is intended for the filter; the low impedance side is chosen to be 50Ω so that designers can evaluate the IC or monitor the gain on production units with external test equipment. So, the IC operates under identical conditions on the characterization board and the production units. This promotes design success with a minimum number of design cycles. If the filter impedance is substantially different from 1kΩ, component values must be altered accordingly.


SA601




Top Viev



Silk Screen



Bottom View



Via Layer

Figure 2. SA601 Demoboard Layout (Not Actual Size)

NE/SA602A

DESCRIPTION

The NE/SA602A is a low-power VHF monolithic double-balanced mixer with input amplifier, on-board oscillator, and voltage regulator. It is intended for high performance, low power communication systems. The guaranteed parameters of the SA602A make this device particularly well suited for cellular radio applications. The mixer is a "Gilbert cell" multiplier configuration which typically provides 18dB of gain at 45MHz. The oscillator will operate to 200MHz. It can be configured as a crystal oscillator, a tuned tank oscillator, or a buffer for an external LO. For higher frequencies the LO input may be externally driven. The noise figure at 45MHz is typically less than 5dB. The gain, intercept performance, low-power and noise characteristics make the NE/SA602A a superior choice for high-performance battery operated equipment. It is available in an 8-lead dual in-line plastic package and an 8-lead SO (surface-mount miniature package).


FEATURES

- Low current consumption: 2.4mA typical
- Excellent noise figure: <4.7dB typical at 45MHz
- High operating frequency
- Excellent gain, intercept and sensitivity
- Low external parts count; suitable for crystal/ceramic filters
- SA602A meets cellular radio specifications

APPLICATIONS

- Cellular radio mixer/oscillator
- Portable radio
- VHF transceivers
- RF data links
- HF/VHF frequency conversion
- Instrumentation frequency conversion
- Broadband LANs

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
8-Pin Plastic Dual In-Line Plastic (DIP)	0 to +70°C	NE602AN	0404B
8-Pin Plastic Small Outline (SO) package (Surface-mount)	0 to +70°C	NE602AD	0174C
8-Pin Ceramic Dual In-Line Package (Cerdip)	0 to +70°C	NE602AFE	0580A
8-Pin Plastic Dual In-Line Plastic (DIP)	-40 to +85°C	SA602AN	0404B
8-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA602AD	0174C
8-Pin Ceramic Dual In-Line Package (Cerdip)	-40 to +85°C	SA602AFE	0580A

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAM	IETER	RATING	UNITS
V _{CC}	Maximum operating volta	n operating voltage		V
T _{STG}	Storage temperature ran	perature range		°C
TA	Operating ambient temperating	g ambient temperature range NE602A SA602A		°C
				°C
θ _{JA}	Thermal impedance	D package	90	°C/W
		N package	75	∘c/w

NE/SA602A

BLOCK DIAGRAM



AC/DC ELECTRICAL CHARACTERISTICS

V_{CC} = +6V, T_A = 25°C; unless otherwise stated.

SYMBOL	PARAMETER TEST CONDITIONS		LIMITS			1
		TEST CONDITIONS	NE/SA602A			UNITS
			MIN	TYP	MAX	1
V _{CC}	Power supply voltage range	1.	4.5		8.0	V
	DC current drain			2.4	2.8	mA
f _{IN}	Input signal frequency			500		MHz
fosc	Oscillator frequency			200		MHz
	Noise figure at 45MHz			5.0	5.5	dB
	Third-order intercept point	$RF_{IN} = -45dBm$: $f_1 = 45.0MHz$ $f_2 = 45.06MHz$		-13	-15	dBm
	Conversion gain at 45MHz		14	17		dB
R _{IN}	RF input resistance		1.5		1	kΩ
C _{IN}	RF input capacitance			3	3.5	pF
	Mixer output resistance	(Pin 4 or 5)	1	1.5		kΩ

DESCRIPTION OF OPERATION

The NE/SA602A is a Gilbert cell, an oscillator/buffer, and a temperature compensated bias network as shown in the equivalent circuit. The Gilbert cell is a differential amplifier (Pins 1 and 2) which drives a balanced switching cell. The differential input stage provides gain and determines the noise figure and signal handling performance of the system.

The NE/SA602A is designed for optimum low power performance. When used with the SA604 as a 45MHz cellular radio second IF and demodulator, the SA602A is capable of receiving -119dBm signals with a 12dB S/N ratio. Third-order intercept is typically -13dBm (that is approximately +5dBm output intercept because of the RF gain). The system designer must be cognizant of this

large signal limitation. When designing LANs or other closed systems where transmission levels are high, and small-signal or signal-to-noise issues are not critical, the input to the NE602A should be appropriately scaled

Besides excellent low power performance well into VHF, the NE/SA602A is designed to be flexible. The input, RF mixer output and oscillator ports can support a variety of configurations provided the designer understands certain constraints, which will be explained here.

The RF inputs (Pins 1 and 2) are biased internally. They are symmetrical. The equivalent AC input impedance is approximately 1.5k || 3pF through 50MHz. Pins 1 and 2 can be used interchangeably,

but they should not be DC biased externally. Figure 3 shows three typical input configurations.

The mixer outputs (Pins 4 and 5) are also internally biased. Each output is connected to the internal positive supply by a 1.5k Ω resistor. This permits direct output termination yet allows for balanced output as well. Figure 4 shows three single ended output configurations and a balanced output.

The oscillator is capable of sustaining oscillation beyond 200MHz in crystal or tuned tank configurations. The upper limit of operation is determined by tank "Q" and required drive levels. The higher the "Q" of the tank or the smaller the required drive, the higher the permissible oscillation frequency. If the required LO is beyond oscillation limits,

NE/SA602A


or the system calls for an external LO, the external signal can be injected at Pin 6 through a DC blocking capacitor. External LO should be at least $200mV_{P,P}$.

Figure 5 shows several proven oscillator circuits. Figure 5a is appropriate for cellular radio. As shown, an overtone mode of operation is utilized. Capacitor C3 and inductor L1 suppress oscillation at the crystal fundamental frequency. In the fundamental mode, the suppression network is omitted.


Figure 6 shows a Colpitts varactor tuned tank oscillator suitable for synthesizer-controlled


applications. It is important to buffer the output of this circuit to assure that switching spikes from the first counter or prescaler do not end up in the oscillator spectrum. The dual-gate MOSFET provides optimum isolation with low current. The FET offers good isolation, simplicity, and low current, while the bipolar transistors provide the simple solution for non-critical applications. The resistive divider in the emitter-follower circuit should be chosen to provide the minimum input signal which will assure correct system operation.


When operated above 100MHz, the oscillator may not start if the Q of the tank is too low. A 22k Ω resistor from Pin 7 to ground will increase the DC bias current of the oscillator transistor. This improves the AC operating characteristic of the transistor and should help the oscillator to start. A 22k Ω resistor will not upset the other DC biasing internal to the device, but smaller resistance values should be avoided.





559
































NE/SA612A

DESCRIPTION


The NE/SA612A is a low-power VHF monolithic double-balanced mixer with on-board oscillator and voltage regulator. It is intended for low cost, low power communication systems with signal frequencies to 500MHz and local oscillator frequencies as high as 200MHz. The mixer is a "Gilbert cell" multiplier configuration which provides gain of 14dB or more at 45MHz.

The oscillator can be configured for a crystal, a tuned tank operation, or as a buffer for an external L.O. Noise figure at 45MHz is typically below 6dB and makes the device well suited for high performance cordless phone/cellular radio. The low power consumption makes the NE/SA612A excellent for battery operated equipment. Networking and other communications products can benefit from very low radiated energy levels within systems. The NE/SA612A is available in an 8-lead dual in-line plastic package and an 8-lead SO (surface mounted miniature package).

FEATURES

- Low current consumption
- Low cost
- Operation to 500MHz
- Low radiated energy
- Low external parts count; suitable for crystal/ceramic filter
- · Excellent sensitivity, gain, and noise figure

PIN CONFIGURATION




APPLICATIONS

- Cordless telephone
- Portable radio
- VHF transceivers
- RF data links
- Sonabuoys
- Communications receivers
- Broadband LANs
- HF and VHF frequency conversion
- Cellular radio mixer/oscillator

ORDERING INFORMATION

		and the second second	
DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
8-Pin Plastic Dual In-Line Plastic (DIP)	0 to +70°C	NE612AN	0404B
8-Pin Plastic Small Outline (SO) package (Surface-Mount)	0 to +70°C	NE612AD	0174C
8-Pin Plastic Dual In-Line Plastic (DIP)	-40 to +85°C	SA612AN	0404B
8-Pin Plastic Small Outline (SO) package (Surface-Mount)	-40 to +85°C	SA612AD	0174C

BLOCK DIAGRAM



NE/SA612A

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Maximum operating voltage	9	V
T _{STG}	Storage temperature	-65 to +150	°C
TA	Operating ambient temperature range NE SA	0 to +70 -40 to +85	°C

AC/DC ELECTRICAL CHARACTERISTICS

 $T_A=25$ °C, $V_{CC}=6V$, Figure 1

SYMBOL	PARAMETER	TEST CONDITION		LIMITS			
			Min	Тур	Max	1	
V _{CC}	Power supply voltage range		4.5		8.0	V	
	DC current drain			2.4	3.0	mA	
f _{IN}	Input signal frequency			500		MHz	
fosc	Oscillator frequency			200		MHz	
	Noise figured at 45MHz			5.0		dB	
	Third-order intercept point at 45MHz	RF _{IN} =-45dBm		-13		dBm	
	Conversion gain at 45MHz		14	17		dB	
R _{IN}	RF input resistance		1.5			kΩ	
C _{IN}	RF input capacitance			3		pF	
	Mixer output resistance	(Pin 4 or 5)		1.5		kΩ	

DESCRIPTION OF OPERATION


The NE/SA612A is a Gilbert cell, an oscillator/buffer, and a temperature compensated bias network as shown in the equivalent circuit. The Gilbert cell is a differential amplifier (Pins 1 and 2) which drives a balanced switching cell. The differential input stage provides gain and determines the noise figure and signal handling performance of the system.

The NE/SA612A is designed for optimum low power performance. When used with the NE614A as a 45MHz cordless phone/cellular radio 2nd IF and demodulator, the NE/SA612A is capable of receiving -119dBm signals with a 12dB S/N ratio. Third-order intercept is typically -15dBm (that's approximately +5dBm output intercept

because of the RF gain). The system designer must be cognizant of this large signal limitation. When designing LANs or other closed systems where transmission levels are high, and small-signal or signal-to-noise issues not critical, the input to the NE/SA612A should be appropriately scaled.

NE/SA612A

TEST CONFIGURATION



BUFFER

1.5k

1.5k

1.5k

BIAS

1.5k

BIAS

TOSNOBS

Figure 2. Equivalent Circuit

Besides excellent low power performance well into VHF, the NE/SA612A is designed to be flexible. The input, output, and oscillator ports can support a variety of configurations provided the designer understands certain constraints, which will be explained here.

The RF inputs (Pins 1 and 2) are biased internally. They are symmetrical. The equivalent AC input impedance is approximately 1.5k || 3pF through 50MHz. Pins 1 and 2 can be used interchangeably, but they should not be DC biased externally. Figure 3 shows three typical input configurations.

The mixer outputs (Pins 4 and 5) are also internally biased. Each output is connected to the internal positive supply by a 1.5k Ω resistor. This permits direct output termination yet allows for balanced output as well. Figure 4 shows three single-ended output configurations and a balanced output.


The oscillator is capable of sustaining oscillation beyond 200MHz in crystal or tuned tank configurations. The upper limit of operation is determined by tank "Q" and required drive levels. The higher the Q of the tank or the smaller the required drive, the higher the


permissible oscillation frequency. If the required L.O. is beyond oscillation limits, or the system calls for an external L.O., the external signal can be injected at Pin 6 through a DC blocking capacitor. External L.O. should be 200mV_{P-P} minimum to 300mV_{P-P} maximum.

Figure 5 shows several proven oscillator circuits. Figure 5a is appropriate for cordless phones/cellular radio. In this circuit a third overtone parallel-mode crystal with approximately 5pF load capacitance should be specified. Capacitor C3 and inductor L1 act as a fundamental trap. In fundamental mode oscillation the trap is omitted.


Figure 6 shows a Colpitts varacter tuned tank oscillator suitable for synthesizer-controlled applications. It is important to buffer the output of this circuit to assure that switching spikes from the first counter or prescaler do not end up in the oscillator spectrum. The dual-gate MOSFET provides optimum isolation with low current. The FET offers good isolation, simplicity, and low current, while the bipolar circuits provide the simple solution for non-critical applications. The resistive divider in the emitter-follower circuit should be chosen to provide the minimum input signal which will assume correct system operation.


NE/SA612A






NE/SA612A






NE/SA612A


TEST CONFIGURATION





NE/SA612A


Double-balanced mixer and oscillator














New low-power single sideband circuits

AN1981

Author: Robert J. Zavrell Jr.

INTRODUCTION

Several new integrated circuits now permit RF designers to resurrect old techniques of single-sideband generation and detection. The high cost of multi-pole crystal filters limits the use of the SSB mode to the most demanding applications, yet the advantages of SSB over full-carrier AM and FM are well documented (Ref 1 &2). The use of multi-pole filters can now be circumvented by reviving some older techniques without sacrificing performance. This has been made possible by the availability of some new RF and digital integrated circuits.

DESCRIPTION

Figure 1 shows the frequency spectrum of a 10MHz full-carrier double-sideband AM signal using a 1kHz modulating tone. This well-known type of signal is used by standard AM broadcast radio stations. Full-carrier AM's advantage is that envelope detection can be used in the receiver. Envelope detection is a simple and economical technique because it simplifies receiver circuitry. Figure 2 shows the time domain "envelope" of the same AM signal.

The 1kHz tone example of Figures 1 and 2 serves as a simple illustration of an AM signal. Typically, the sidebands contain complex waveforms for voice or data communications. In the full-carrier double sideband mode (AM), all the modulation information is contained in both sidebands, while the carrier "rides along" without contributing to the transfer of intelligence. Only one sideband without the carrier is needed to effectively transmit the modulation information. This mode is called "single-sideband suppressed carrier". Because of its

reduced bandwidth, it has the advantages of improved spectrum utilization, better signal-to-noise ratios at low signal levels, and improved transmitter efficiency when compared with either FM or full-carrier AM. A finite frequency allocation using SSB can support three times the number of channels when compared with comparable FM or AM full-carrier systems.




Figure 1. Frequency Domain Display of a 10MHz Carrier AM Modulated by a 1kHz Tone (Spectrum Analyzer Display)




Figure 2. Time Domain Display of the Same Signal Shown in Figure 1. (Oscilloscope Display)

There are three basic methods of single-sideband generation. All three use a balanced modulator to produce a double-sideband suppressed carrier signal. The undesired sideband is then removed by phase and amplitude nulling (the phasing method), high Q multi-pole filters (the filter method), or a "third" method which is a derivation of the phasing technique called here the "Weaver" method for the apparent inventor. The reciprocal of the generator functions is employed to produce sideband detectors. Generators start with audio and produce the SSB signal; detectors receive the SSB signal and reproduce the audio. Since the sideband signal is typically produced at radio frequencies, it can be amplified and applied to an antenna or used as a subcarrier.

Reproduction of the audio signal in a full-carrier AM receiver is simplified because the carrier is present. The signal envelope, which contains the carrier and the sidebands, is applied to a non-linear device (typically a diode). The effect of envelope detection is to multiply the sideband signal by the carrier; this results in the recovery of the audio waveform. The mathematical basis for this process can be understood by studying trigonometric identities.


Since the carrier is not present in the received SSB signal, the receiver must provide it for proper audio detection. This signal from the local oscillator (LO) is applied to a mixer (multiplier) together with the SSB signal and detection occurs. This technique is called product detection and is necessary in all SSB methods. A major problem in SSB receivers is the ability to maintain accurate LO frequencies to prevent spectral shifting of the audio signal. Errors in this frequency will result in a "Donald Duck" sound which can render the signal unintelligible for large frequency errors.


Theory of Single-Sideband Detection


Figures 3 through 8 illustrate the three methods of SSB generation and detection. Since they are reciprocal operations, the circuitry for generation and detection is similar with all three methods. Duplication of critical circuitry is easy to accomplish in transceiver applications by using appropriate switching circuits.


New low-power single sideband circuits

AN1981










Figures 3 and 4 show the generation and detection techniques employed in the filter method. In the generator a double sideband signal is produced while the carrier is eliminated with the balanced modulator. Then the undesired sideband is removed with a high Q crystal bandpass filter. A transmit mixer is usually employed to convert the SSB signal to the desired output frequency. The detection scheme is the reciprocal. A receive mixer is used to convert the selected input frequency to the IF frequency, where the filter removes the undesired SSB response. Then the signal is demodulated in the product detector. A major drawback to the filter method is the fact that the filter is fixed-tuned to one frequency. This necessitates the receive and transmit mixers for multi-frequency operation.


Figures 5 and 6 show block diagrams of a generator and demodulator which use the phase method. Figure 6 also includes a mathematical model. The input signal (Cos(Xt)) is fed in-phase to two RF mixers where "X" is the frequency of the input signal. The other inputs to the mixers are fed from a local oscillator (LO) in quadrature (Cos(Yt) and Sin(Yt)), where "Y" is the frequency of the LO signal. By differentiating the output of one of the mixers and then summing with the other, a single sideband response is obtained. Switching the mixer output that is differentiated will change the selected sideband, upper (USB) or lower (LSB). In most cases the mixer outputs will be the audio passband (300 to 3000Hz). Differentiating the passband involves a 90 degree phase shift over more than three octaves. This is the most difficult aspect of using the phasing method for voice band SSB


For voice systems, difficulty of maintaining accurate broadband phase shift is eliminated by the technique used in Figures 7 and 8. The "Weaver" method is similar to the phasing method because both require two quadrature steps in the signal chain. The difference between the two methods is that the Weaver method uses a low frequency (1.8kHz) subcarrier in quadrature rather than the broad-band 90 degree audio phase shift. The desired sideband is thus "folded over" the 1.8kHz subcarrier and its energy appears between 0 and 1.5kHz. The undesired sideband appears 600Hz farther away between 2.1 and 4.8kHz. Consequently. sideband rejection is determined by a low-pass filter rather than by phase and amplitude balance. A very steep low-pass response in the Weaver method is easier to achieve than the very accurate phase and amplitude balance needed in the phasing


New low-power single sideband circuits

AN1981









method. Therefore, better sideband rejection is possible with the Weaver method than with the phasing method.

Quadrature Dual Mixer Circuits One of the two critical stages in the phasing method and both critical stages in the Weaver method require quadrature dual mixer circuits. Figures 9 and 10 show two methods of obtaining quadrature LO signals for dual mixer applications. Other methods exist for producing quadrature LO signals, particularly use of passive LC circuits. LC circuits will not maintain a quadrature phase relationship when the operating frequency is changed. The two illustrated circuits are inherently broad-banded; therefore, they are far more flexible and do not require adjustment. These circuits are very useful for SSB circuits, but also can be applied to FSK, PSK, and QPSK digital communications systems.


The NE602 is a low power, sensitive, active, double-balanced mixer which shows excellent phase characteristics up to 200MHz. This makes it an ideal candidate for this and many other applications.


The circuit in Figure 9 uses a divide-by-four dual flip-flop that generates all four quadratures. Most of the popular dual flip-flops can be used in different situations. The HEF4013 CMOS device uses very little power and can maintain excellent phase integrity at clock rates up to several megahertz. Consequently, the HEF4013 can be used with the ubiquitous 455kHz intermediate frequency with excellent power economy. For higher clock rates (up to 120MHz for up to 30MHz operation), the fast TTL 74F74 is a good choice. It has been tested to 30MHz operating frequencies with good results (>30 dB SSB rejection). At lower frequencies (5MHz) sideband rejection increases to nearly 40dB with the circuits shown. The ultimate low frequency rejection is mainly a function of the audio phase shifter. Better performance is possible by employing higher tolerance resistors and capacitors.

The circuit in Figure 10 shows another technique for producing a broadband quadrature phase shift for the LO. The advantage of this circuit over the flip-flops is that the clock frequency is identical to the operating frequency; however, phase accuracy is more difficult to achieve. A PLL will maintain a quadrature phase relationship when the loop is closed and the VCO voltage is zero. The DC amplifier will help the accuracy of the quadrature condition by presenting gain to the VCO control circuit. The other problem that can arise is that PLL circuits tend to be noisy. Sideband noise is troublesome in both SSB and FM systems,

New low-power single sideband circuits

AN1981





but SSB is less sensitive to phase noise problems in the LO.

Figure 11 shows a circuit that is effective for driving the 74F74, or other TTL gates, with a signal generator or analog LO. The NE5205 provides about 20dB gain with 50Ω input and output impedances from DC to 450MHz. Minimum external components are required. The $1k\Omega$ resistor is about optimum for "pulling" the input voltage down near the logic threshold. A 50Ω output level of 0dBm can be used to drive the NE5205 and 74F74 to 100MHz. Two NE5205s can be cascaded for even more sensitivity while maintaining extremely wide bandwidth. An advantage of using digital sources for the LO is that low-frequency power supply ripple will not cause hum in the receiver front end. This is a common problem in direct conversion designs.

Figure 12 shows the interface circuitry between the 74F74 and the NE602 LO ports. The total resistance reflects conservative current drain from the 74F74 outputs, while the tap on the voltage divider is optimized for proper NE602 operation. The low signal source impedance further helps maintain phase accuracy, and the isolation capacitor is miniature ceramic for DC isolation.

Audio Amplifiers and Switching

Using active mixers (NE602) in these types of circuits gives conversion gain, typically 18dB. More traditional applications use passive

diode ring mixers which yield conversion loss, typically 7dB. Consequently, the detected audio level will be about 25dB higher when using the NE602. This fact can greatly reduce the first audio stage noise and gain requirements and virtually eliminate the "microphonic" effect common to direct conversion receivers. Traditional direct conversion receivers use passive audio LC filters at the mixer output and low noise, discrete JFETs or bipolars in the first stages. The very high audio sensitivity required by these amplifiers makes them respond to mechanical vibration - thus the "microphonics" result. The conversion gain allows use of a simple op amp stage (Figure 13) set up as an integrator to eliminate ultra-sonic and RF instability. The NE5534 is well known for its low noise, high dynamic range, and excellent audio characteristics (Reference 12) and makes an ideal audio amp for the 602 detector.

The sideband select function is easily accomplished with an HEF4053 CMOS analog switch. This triple double-pole switch drives the phase network discussed in the next section and also chooses one of two amplitude balance potentiometers, one for each sideband. Figure 14 illustrates this circuit. A buffer op amp is used with the two sideband select sections to reduce THD, maintain amplitude integrity, and not change the filter network input resistance values. The gain distribution within both legs of the

receiver was found to be very consistent (within 1dB), thus the amplitude balance pots may be eliminated in less demanding applications. The NE602s have excellent gain as well as phase integrity.

Audio Phase Shift Circuits

The two critical stages for the phasing method are a dual quadrature mixer and a broadband audio phase shifter (differentiator). There are several broadband, phase shift techniques available. Figure 15 shows an analog all-pass differential phase shift circuit. When the inputs are shorted and driven with a microphone circuit, the outputs will be 90 degrees out-of-phase over the 300 to 3000Hz band. This "splitting" and phase shift is necessary for the phasing generator. For phasing demodulation the two audio detectors are fed to the two inputs. The outputs are then summed to affect the sideband rejection and audio output.

Standard 1% values are shown for the resistors and capacitors, although better gain tolerances can be obtained with 0.1% laser-trimmed integrated resistors. Polystyrene capacitors are preferred for better value tolerance and audio performance. Two quad op amps fit nicely into this application. One op amp serves as a switch buffer and the other three form a phasing section. The NE5514 quad op amps perform well for this application. Careful attention to active filter configurations can yield highly linear and very high dynamic range circuits. Yet these characteristics are much easier to achieve at audio than the common IF RF frequencies. This fact, coupled with the lack of IF tuned circuits, shielding, and higher power requirements make audio IF systems attractive indeed.


Figure 16 shows a "tapped" analog delay circuit which uses weighted values of resistors to affect the phase shift. Excellent phase and amplitude balance are possible with this technique, but the price for components is high. It should be stressed that the audio phase shift accuracy and amplitude balance are the limiting factors for SSB rejection when using the phase method; thus the higher cost may be justified in some applications.

Audio Processing

The summing amplifier is a conventional, inverting op amp circuit. It may be useful to configure a low-pass filter around this amplifier, and thus help the sharp audio filters which follow. Audio filters are necessary to shape the desired bandpass. Steep slope audio bandpass filters can be built from switched capacitor filters or from active filters

New low-power single sideband circuits

AN1981



requiring more op amps. Switched capacitor filters have the disadvantage of requiring a clock frequency in the RF range. Harmonics can cause interference problems if careful design techniques are not used. Also, better dynamic range is obtained with active filter techniques using "real" resistors although much work is being done with SCF's and performance is improving.

Direct conversion receivers rely heavily on audio filters for selectivity. Active analog or switched capacitor filters can produce the high Q and dynamic ranges necessary. Signal strength or "S-meters" can be constructed from the NE602's companion part, the NE604. The "RSSI" or "received signal strength indicator" function on the 604 provides a logarithmic response over a 90dB dynamic range and is easy to use at audio frequencies. Finally, the AGC (automatic gain control) function can also be performed in the audio section. Attack and delay times can be independently set with excellent distortion specifications with the NE572 compandor IC. The audio-derived AGC eliminates the need

for gain controlling and RF stage, but relies on an excellent receiver front-end dynamic range. In ACSSB (Amplitude Compandored Single-Side Band) systems transmitter compression and receiver expansion are defined by individual system specifications.

Phasing-Filter Technique

High quality SSB radio specifications call for greater than 70dB sideband rejection. Using the circuits described in this paper for the phasing method, rejection levels of 35dB are obtainable with good reliability. Coupled with an inexpensive two-pole crystal or ceramic filter, the 70dB requirement is obtained. Also, the filtering ahead of the NE602 greatly improves the intermodulation performance of the receiver. Figure 17 shows a complete SSB receiver using the Phasing-Filter technique. The sensitivity of the NE602 allows low gain stages and low power consumption for the RF amplifier and first mixer. A new generation of low power CMOS frequency synthesizers is now available from several manufacturers including the

TDD1742 and dual chip HEF4750/51

Direct Conversion Receiver

The antenna can be connected directly to the input of the NE602 (via a bandpass filter) to form a direct conversion SSB receiver using the phasing method. 35dB sideband rejection is adequate for many applications, particularly where low power and portable battery operation are required. Figure 13 shows a typical circuit for direct conversion applications.

There are many other applications which can make use of SSB technology. Cordless telephones use FM almost exclusively. Eavesdropping could be greatly reduced for systems which employ SSB rather than FM. Furthermore, the better signal-to-noise ratio will extend the range, and battery life will be extended because no carrier is needed.

SSB is also used for subcarriers on microwave links and coaxial lines. Telephone communications networks that use SSB are

called FDM or Frequency Domain Multiplex systems. The low power and high sensitivity of the NE602 can offer FDM designers new techniques for system configuration.

Weaver Method Receiver Techniques

The same quadrature dual mixer can be used for the first stage in both the phasing and Weaver method receiver. The subcarrier stage in the Weaver method receiver can use CMOS analog switches (HEF4066) for great power economy. Figure 18 shows a circuit for the subcarrier stage. A 1.8kHz subcarrier requires a 7.2kHz clock frequency. If switched capacitor filters are used for the low-pass and audio filters, a single clock generator can be used for all circuits with appropriate dividers. Furthermore, if the receiver is used as an IF circuit, the fixed LO


signal could also be derived from the same clock. This has the added advantage that harmonics from the various circuits will not interfere with the received signal.

Results

The circuit shown in Figures 13, 14, and 15 has a 10dB S/N sensitivity of 0.5µV with a dynamic range of about 80dB. Single-tone audio harmonic distortion is below 0.05% with two-tone intermodulation products below 55dB at RF input levels only 5dB below the 1dB compression point. The sideband rejection is about 38dB at a 9MHz operating frequency. The good audio specifications are a side benefit to direct conversion receivers. When used with inexpensive ceramic or crystal filters, this circuit can provide these specifications with >70dB sideband rejection.


Conclusions


Single sideband offers many advantages over FM and full-carrier double-sideband modulation. These advantages include: more efficient spectrum use, better signal-to-noise ratios at low signal levels, and better transmitter efficiency. Many of the disadvantages can now be overcome by using old techniques and new state-of-the-art integrated circuits. Effective and inexpensive circuits can use direct conversion techniques with good results. 35dB sideband rejection with less than 1µV sensitivity is obtained with the NE602 circuits. 70dB sideband rejection and superior sensitivity are obtained by using phasing-filter techniques. Either the phasing or Weaver methods can be used in either the direct conversion or IF section applications. The filter and phase-filter methods can be used in only the IF application.




New low-power single sideband circuits

AN1981








New low-power single sideband circuits

AN1981



REFERENCES

- Spectrum Scarcity Drives Land-mobile Technology, G. Stone, Microwaves and RF, May, 1983.
- SSB Technology Fights its Way into the Land-mobile Market, B. Manz, Microwaves and RF, Aug., 1983.
- A Third Method of Generation and Detection of Single-Sideband Signals, D. Weaver, Proceedings of the IRE, 1956.
- Delay Lines Help Generate Quadrature Voice for SSB, Joseph A. Webb and M. W. Kelly, Electronics, April 13, 1978.

- A Low Power Direct Conversion Sideband Receiver, Robert J. Zavrel Jr., ICCE Digest of Technical Papers, June, 1985.
- Electronic Filter Design Handbook, Arthur B. Williams, McGraw-Hill, 1981.
- 7. Solid State Radio Engineering, Herbert L. Krauss, et al, Wiley, 1980.
- ACSB-An Overview of Amplitude Compandored Sideband Technology, James Eagleson, Proceedings of RF Technology Expo 1985.
- The ARRL Handbook for the Radio Amateur, American Radio Relay League, 1985.

- Designing With the SA/NE602 (AN198), Signetics Corp., Robert J. Zavrel Jr., 1985.
- RF IC's Thrive on Meager Battery-Supply Diet, Donald Anderson, Robert J. Zavrel Jr., EDN, May 16, 1985.
- 12. Audio IC Op Amp Applications, Walter Jung, Sams Publications, 1981.
- 2 Meter Transmitter Uses Weaver Modulation, Norm Bernstein, Ham Radio, July, 1985.

Applying the oscillator of the NE602 in low-power mixer applications

AN1982

Author: Donald Anderson

INTRODUCTION

For the designer of low power RF systems, the Philips Semiconductors NE602 mixer/oscillator provides mixer operation beyond 500MHz, a versatile oscillator capable of operation to 200MHz, and conversion gain, with only 2.5mA total current consumption. With a proper understanding of the oscillator design considerations, the NE602 can be put to work quickly in many applications.

DESCRIPTION


Figure 1 shows the equivalent circuit of the device. The chip is actually three subsystems: A Gilbert cell mixer (which provides differential input gain), a buffered emitter follower oscillator, and RF current and voltage regulation. Complete integration of the DC bias permits simple and compact application. The simplicity of the oscillator permits many configurations.


While the oscillator is simple, oscillator design isn't. This article will not address the rigors of oscillator design, but some practical guidelines will permit the designer to accomplish good performance with minimum difficulty.

Either crystal or LC tank circuitry can be employed effectively. Figure 2 shows the four most commonly used configurations in their most basic form.

In each case the Q of the tank will affect the upper frequency limits of oscillation: the higher the Q the higher the frequency. The NE602 is fabricated with a 6GHz process, but the emitter resistor from Pin. 7 to ground is nominally 20k. With 0.25mA typical bias current, 200MHz oscillation can be achieved with high Q and appropriate feedback.

The feedback, of course, depends on the Q of the tank. It is generally accepted that a minimum amount of feedback should be used, so even if the choice is entirely empirical, a good trade-off between starting characteristics, distortion, and frequency stability can be quickly determined.





December 1991 580

Applying the oscillator of the NE602 in low-power mixer applications

AN1982

Crystal Circuit Considerations

Crystal oscillators are relatively easy to implement since crystals exhibit higher Q's than LC tanks. Figure 3 shows a complete implementation of the SA602 (extended temperature version) for cellular radio with a 45MHz first IF and 455kHz second IF.

The crystal is a third overtone parallel mode with 5pF of shunt capacitance and a trap to suppress the fundamental.

LC Tank Circuits

LC tanks present a little greater challenge for the designer. If the Q is too low, the oscillator won't start. A trick which will help if all else fails is to shunt Pin 7 to ground with a 22k resistor. In actual applications this has been effective to 200MHz with high Q ceramic capacitors and a tank inductor of 0.08mH and a Q of 90. Smaller resistor value will upset DC bias because of inadequate base bias at the input of the oscillator. An external bias resistor could be added from VCC to Pin 6, but this will introduce power supply noise to the frequency spectrum.


The Hartley configuration (Figure 2D) offers simplicity. With a variable capacitor tuning the tank, the Hartley will tune a very large range since all of the capacitance is variable. Please note that the inductor must be coupled to Pin 7 with a low impedance capacitor. The Colpitts oscillator will exhibit a smaller tuning range since the fixed feedback capacitors limit variable capacitance range; however, the Colpitts has good frequency stability with proper components.

Synthesized Frequency Control

The NE602 can be very effective with a synthesizer if proper precautions are taken to minimize loading of the tank and the introduction of digital switching transients into the spectrum. Figure 4 shows a circuit suitable for aircraft navigation frequencies (108–118MHz) with 10.7MHz IF.

The dual gate MOSFET provides a high degree of isolation from prescaler switching spikes. As shown in Figure 4, the total current consumption of the NE602 and 3SK126 is typically 3mA. The MOSFET input is from the emitter of the oscillator transistor to avoid loading the tank. The Gate 1 capacitance of the MOSFET in series with the 2pF coupling capacitor adds slightly to the feedback capacitance ratio. Use of the 22k resistor at Pin 7 helps assure oscillation without upsetting DC bias.

For applications where optimum buffering of the tank, or minimum current are not mandatory, or where circuit complexity must be minimized, the buffers shown in Figure 5 can be considered.



The effectiveness of the MRF931 (or other VHF bipolar transistors) will depend on frequency and required input level to the prescaler. A bipolar transistor will generally provide the least isolation. At low frequencies the transistor can be used as an emitter follower, but by VHF the base emitter junction will start to become a bidirectional capacitor and the buffer is lost.

The 2N5484 has an IDSS of 5mA max. and the 2SK126 has IDSS of 6mA max. making them suitable for low parts count, modest current buffers. The isolation is good.

Injected LO


If the application calls for a separate local oscillator, it is acceptable to capacitively-couple 200 to 300mV at Pin 6.


Summary

The NE602 can be an effective low power mixer at frequencies to 500MHz with oscillator operation to 200MHz. All DC bias is provided internal to the device so very compact designs are possible. The internal bias sets the oscillator DC current at a relatively low level so the designer must choose frequency selective components which will not load the transistor. If the guidelines mentioned are followed, excellent results will be achieved.

Applying the oscillator of the NE602 in low-power mixer applications

AN1982





SA620

DESCRIPTION

The SA620 is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a 1.6dB noise figure at 900MHz with 11.5dB gain and an IP3 intercept of -3dBm at the input. The gain is stabilized by on-chip compensation to vary less than ±0.2dB over -40 to +85°C temperature range. The wide-dynamic-range mixer has an 9dB noise figure and IP3 of -6dBm at the input at 900MHz. An external LO can be used in place of the internal VCO for improved mixer input IP3 and a 3mA reduction in current. The chip incorporates a through-mode option so the RF amplifier can be disabled and replaced by an attenuator $(S_{21} = -7.5dB)$. This is useful for improving the overall dynamic range of the receiver when in an overload situation. The nominal current drawn from a single 3V supply is 10.4mA and 7.2mA in the thru-mode. Additionally, the VCO and Mixer can be powered down to further reduce the supply current to 1.2mA.


FEATURES

- Low current consumption: 10.4mA nominal, 7.2mA with thru-mode activated
- Outstanding noise figure: 1.6dB for the amplifier and 9dB for the mixer at 900MHz
- Excellent gain stability versus temperature and supply voltage
- Switchable overload capability
- Independent LNA, mixer and VCO power down capability
- Internal VCO automatic leveling loop
- Monotonic VCO frequency vs control voltage

APPLICATIONS

- 900MHz cellular front-end
- 900MHz cordless front-end
- Spread spectrum receivers
- RF data links
- UHF frequency conversion
- Portable radio


PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
20-Pin Plastic Shrink Small Outline Package (Surface-mount, SSOP)	-40 to +85°C	SA620DK	1563

BLOCK DIAGRAM



SA620

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage ¹	-0.3 to +6	٧
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{CC} + 0.3)	٧
P _D	Power dissipation, T _A = 25°C (still air) ² 20-Pin Plastic SSOP	980	mW
T _{JMAX}	Maximum operating junction temperature	150	°C
P _{MAX}	Maximum power input/output	+20	dBm
T _{STG}	Storage temperature range	-65 to +150	°C

NOTE:

Transients exceeding 8V on V_{CC} pin may damage product.
 Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA}: 20-Pin SSOP = 110°C/W

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	2.7 to 5.5	٧
TA	Operating ambient temperature range	-40 to +85	°C
TJ	Operating junction temperature	-40 to +105	°C

DC ELECTRICAL CHARACTERISTICS

V_{CC} = +3V, T_A = 25°C; unless otherwise stated.

SYMBOL	DL PARAMETER TEST CONDITIONS		LIMITS			UNITS
			MIN	TYP MAX		1
7		LNA enable input high		10.4		mA
	·	LNA enable input low	1	7.2	<u> </u>	mA
Icc	Supply current	VCO power-down input low		7.4	1.0	mA
		Mixer power-down input low		7.4		mA
		Full chip power-down		1.2		mA
V _T	Enable logic threshold voltage ^{NO TAG}		1.2	1.5	1.8	V
V _{IH}	Logic 1 level	RF amp on	2.0		V _{cc}	V
V _{IL}	Logic 0 level	RF amp off	-0.3		0.8	V
· I _{IL}	Enable input current	Enable = 0.4V	-1	0	1	μА
l _{iH}	Enable input current	Enable = 2.4V	-1	0 .	1	μА
V _{LNA-IN}	LNA input bias voltage	Enable = 2.4V		0.78		V
V _{LNA-OUT}	LNA output bias voltage	Enable = 2.4V		2.1	†	V
V _B	LNA bias voltage	Enable = 2.4V		2.1	 	V
V _{MX-IN}	Mixer RF input bias voltage		<u> </u>	0.94	1	V

1. The ENABLE input must be connected to a valid logic level for proper operation of the SA620 LNA.

SA620

AC ELECTRICAL CHARACTERISTICS


 $V_{CC} = +3V$, $T_A = 25$ °C; Enable = +3V; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		
	· · · · · · · · · · · · · · · · · · ·	•	-3σ	TYP	+3σ	
S ₂₁	Amplifier gain	900MHz	10	11.5	13	dB
S ₂₁	Amplifier gain in through mode	Enable = 0.4V, 900MHz	-9	-7.5	-6	dB
ΔS ₂₁ /ΔΤ	Gain temperature sensitivity in pwr-dwn mode	900MHz		-0.014		dB/°C
$\Delta S_{21}/\Delta T$	Gain temperature sensitivity enabled	900MHz		0.003		dB/°C
$\Delta S_{21}/\Delta f$	Gain frequency variation	800MHz - 1.2GHz		0.01		dB/MHz
S ₁₂	Amplifier reverse isolation	900MHz	1	-20		dB
S ₁₁	Amplifier input match ¹	900MHz		-10		dB
S ₂₂	Amplifier output match ¹	900MHz		-12		dB
P _{-1dB}	Amplifier input 1dB gain compression	900MHz		-16		dBm
IP3	Amplifier input third order intercept	900MHz	-4.5	-3	-1.5	dBm
NF	Amplifier noise figure	900MHz	1.3	1.6	1.9	dB
ton	Amplifier turn-on time (Enable Lo \rightarrow Hi)	See Figure 1		50		μs
toff	Amplifier turn-off time (Enable $Hi \rightarrow Lo$)	See Figure 1		5		μs
VG _C	Mixer voltage conversion gain: $R_P = R_L = 1k\Omega$,	$f_S = 0.9GHz$, $f_{LO} = 0.8GHz$, $f_{IF} = 100MHz$	14.5	16	17.5	dB
PG _C	Mixer power conversion gain: $R_P = R_L = 1k\Omega$,	$f_S = 0.9GHz$, $f_{LO} = 0.8GHz$, $f_{IF} = 100MHz$	1.5	. 3	4.5	dB
S _{11M}	Mixer input match ¹	900MHz		-10		dB
NF _M	Mixer SSB noise figure	900MHz	7.5	9	10.5	dB
P _{-1dB}	Mixer input 1dB gain compression	900MHz		-13		dBm
IP3 _M	Mixer input third order intercept	f ₂ -f ₁ = 1MHz, 900MHz	-7.5	-6	-4.5	dBm
IP _{2INT}	Mixer input second order intercept	900MHz		12		dBm
P _{RFM-IF}	Mixer RF feedthrough	900MHz		-20		dB
P _{LO-IF}	LO feedthrough to IF	900MHz		-25		dBm
P _{LO-RFM}	LO to mixer input feedthrough	900MHz		-30		dBm
P _{LO-RF}	LO to LNA input feedthrough	900MHz		-45		dBm
P _{vco}	VCO buffer out	900MHz	1	-16		dBm
	VCO frequency range		300 (min)		1200 (max)	MHz
	VCO phase noise	Offset = 60kHz		-105		dBc/Hz

NOTE:

^{1.} Simple L/C elements are needed to achieve specified return loss.

SA620



CIRCUIT TECHNOLOGY

LNA

Impedance Match: Intrinsic return loss at the input and output ports is 7dB and 9dB, respectively. With no external matching, the associated LNA gain is ≈10dB and the noise figure is ≈1.4dB. However, the return loss can be improved at 900MHz using suggested L/C elements (Figure 1) as the LNA is unconditionally stable.

Noise Match: The LNA achieves 1.6dB noise figure at 900MHz when $S_{11} = -10$ dB. Further improvements in S_{11} will slightly increase the NF and S_{21} .

Thru-Mode: A series switch can be activated to feed RF signals from LNA input to output with an attenuator (S₂₁ = -7.5dB). As a result, the power handling is greatly improved and current consumption is decreased by 3.2mA as well. However, if this mode is not required, C23 and R6 can be deleted.

Temperature Compensation: The LNA has a built-in temperature compensation scheme to reduce the gain drift to 0.003dB/°C from --40°C to +85°C.

Supply Voltage Compensation: Unique circuitry provides gain stabilization over wide supply voltage range. The gain changes no more than 0.5dB when V_{CC} increases from 3V to 5V.

Mixer

Input Match: The mixer is configured for maximum gain and best noise figure. The user needs to supply L/C elements to achieve this performance.

Mixer Bypass: To optimize the IP3 of the mixer input, one must adjust the value of C14 for the given board layout. The value typically lies between 1 and 5pF. Once a value if selected, a fixed capacitor can be used. Further improvements in mixer IP3 can be achieved by inserting a resistive loss at the mixer input, at the expense of system gain and noise figure.

Tracking Bandpass Filter: At the LO input port of the mixer there is a second-order bandpass filter (approx. 50MHz bandwidth) which will track the VCO center frequency. The result is the elimination of low frequency noise injected into the mixer LO port without the need for an external LO filter.

Power Down: The mixer can be disabled by connecting Pin 7 to ground. If a Schottky diode is connected between Pin 1 (cathode) and Pin 7 (anode), the LNA disable signal will control both LNA and mixer simultaneously When the mixer is disabled, 3mA is saved. Test Port: Resistor R5 can be substituted with an external test port of 50Ω input impedance. Since R5 and MIXER OUT have

the same output power, the result is a direct power gain measurement.

vco

Automatic Leveling Loop: An on-chip detector and loop amplifier will adjust VCO bias current to regulate the VCO amplitude regardless of the Q-factor (>10) of the resonator and varactor diode. However, the real current reduction will not occur until the VCO frequency falls below 500MHz. For a typical resonator the steady-state current is 3mA at 800MHz.


Buffered VCO Output: The VCO OUT (Pin 11) signal can drive an external prescaler directly (see also the Philips SA7025 low voltage, fractional-N synthesizer). The extracted signal levels need to be limited to –16dBm or less to maintain mixer IIP3.

Phase Noise: If close-in phase noise is not critical, or if an external synthesizer is used, C4 (Pin 8) can be decreased to a lower value.


Power-Down: The VCO can be disabled by connecting Pin 8 to ground. If a Schottky diode is connected between Pin 1 (cathode) and Pin 8 (anode), the LNA disable signal will control both LNA and VCO simultaneously. When the VCO is disabled, 3mA is saved.

SA620


TYPICAL PERFORMANCE CHARACTERISTICS




SA620




SA620




SA620




SA620





SA620




SA620









FM front-end IC TDA1574

GENERAL DESCRIPTION

The TDA1574 is a monolithic integrated FM tuner circuit designed for use in the r.f./i.f. section of car radios and home-receivers. The circuit comprises a mixer, oscillator and a linear i.f. amplifier for signal processing, plus the following additional features.

Features

- Keyed automatic gain control (a.g.c.)
- Regulated reference voltage
- Buffered oscillator output
- Electronic standby switch
- Internal buffered mixer driving

QUICK REFERENCE DATA

Supply voltage range (pin 15)	V _P	7 to 16	6 V
Mixer input bias voltage (pins 1 and 2) noise figure	V _{1,2-4} NF	-,	V dB
Oscillator output voltage (pin 6) output admittance at pin 6 for f = 108,7 MHz	V ₆₋₄ Y22	typ. 2 typ. 1,5 + j2	V 2 mS
Oscillator output buffer		v New	
D.C. output voltage (pin 9)	V ₉₋₄	typ. 6	5 V
Total harmonic distortion	THD	typ. —15	dBC
Linear i.f. amplifier output voltage (pin 10) noise figure at $R_S = 300 \ \Omega$	V ₁₀₋₄ NF		5 V 5 dB
Keyed a.g.c. output voltage range (pin 18)	V ₁₈₋₄	+ 0,5 to V _P -0,3	3 V

594

Preliminary specification

Philips Semiconductors RF Communications Products

FM front-end IC

Coil data

- L1: TOKO MC 108, 514HNE 150014S14; L = 0,078 μH
- L2: ΤΟΚΟ MC-111, E516HNS-200057; L = 0,08 μH
- L3: TOKO coil set 7P, N1 = 5,5 + 5,5 turns, N2 = 4 turns

Fig. 1 Block diagram and test circuit.

FM front-end IC TDA1574

FUNCTIONAL DESCRIPTION

Mixer

The mixer circuit is a double balanced multiplier with a preamplifier (common base input) to obtain a large signal handling range and a low oscillator radiation.

Oscillator

The oscillator circuit is an amplifier with a differential input. Voltage regulation is achieved by utilizing the symmetrical tanh-transfer-function to obtain low order 2nd harmonics.

Linear IF amplifier

The IF amplifier is a one stage, differential input, wideband amplifier with an output buffer.

Keyed AGC

The AGC processor combines narrow- and wideband information via an RF level detector, a comparator and an ANDing stage. The level dependent, current sinking output has an active load, which sets the AGC threshold.

The AGC function can either be controlled by a combination of wideband and narrowband information (keyed AGC), or by a wideband information only, or by narrowband information only. If only narrowband AGC is wanted pin 3 should be connected to pin 5. If only wideband AGC is wanted pin 12 should be connected to pin 13.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 15)		$V_P = V_{15-4}$	max.	18 V
Mixer output voltage (pins 16 and 17)		V ₁₆ , 17-4	max.	35 V
Standby switch input voltage (pin 11)	Supplied to the supplied of th	V ₁₁₋₄	max.	23 V
Reference voltage (pin 5)		V ₅₋₄	max.	. 7 V
Field strength input voltage (pin 12)		V ₁₂₋₄	max.	7 V
Total power dissipation		P _{tot}	max.	800 mW
Storage temperature range		T_{stg}	-55 to	+ 150 °C
Operating ambient temperature range		T _{amb}	-40 to	+ 85 °C

THERMAL RESISTANCE

From junction to ambient (in free air)	R _{th i-amb}	=	80	K/W

Note

All pins are short-circuit protected to ground.

TDA1574

CHARACTERISTICS

 $V_P = V_{15-4} = 8.5 \text{ V}$; $T_{amb} = 25 \text{ }^{o}\text{C}$; measured in test circuit Fig. 1; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply (pin 15)				4.	
Supply voltage	V _P = V ₁₅₋₄	7	_	16	V
Supply current (except mixer)	I _P = I ₁₅	16	23	30	mA
Reference voltage (pin 5)	V ₅₋₄	3,9	4,1	4,4	٧
Mixer					
D.C. characteristics]				
Input bias voltage (pins 1 and 2)	V _{1,2-4}	_	1	_	V
Output voltage (pins 16 and 17)	V _{16,17-4}	4	_	35	V
Output current (pin 16 + pin 17)	¹ 16 ^{+ 1} 17	-	4,0	_	mA
A.C. characteristics (f _i = 98 MHz)					
Noise figure	NF	_	9	_	dB
Noise figure including transforming network	NF	-	11	_	dB
3rd order intercept point	EMF1 _{IP3}	_	115		dΒμV
Conversion power gain					
$10 \log \frac{4 (V_{M(out)} 10,7 \text{ MHz})^2}{(EMF1 98 \text{ MHz})^2} \times \frac{R_{S1}}{R_{ML}}$	Gp	_	14	-	dB
Input resistance (pins 1 and 2)	R _{1,2-4}	_	14	_	Ω
Output capacitance (pins 16 and 17)	C _{16,17}	_	13		pF
Oscillator					
D.C. characteristics					
Input voltage (pins 7 and 8)	V _{7,8-4}	_	1,3		V ,
Output voltage (pin 6)	V ₆₋₄	_	2	- 1	V
A.C. characteristics (f _{OSC} = 108,7 MHz)					
Residual FM (Bandwidth 300 Hz to 15 kHz); de-emphasis = 50 μ s	Δf	_	2,2	_	Hz

TDA1574

parameter	symbol	min.	typ.	max.	unit
Linear i.f. amplifier			1.00		
D.C. characteristics					
Input bias voltage (pin 13)	V ₁₃₋₄	_	1,2		V
Output voltage (pin 10)	V ₁₀₋₄	_	4,5	_	V
A.C. characteristics (f _i = 10,7 MHz)					
Input impedance					
	R ₁₄₋₁₃	240	300	360	Ω
	C ₁₄₋₁₃	-	13	_	pF
Output impedance				* " .	
	R ₁₀₋₄	240	300	360	Ω
	C ₁₀₋₄	_	3	_	pF
Voltage gain					
$20 \log \frac{V_{10-4}}{V_{14-13}}$	GVIF	27	30		dB
$T_{amb} = -40 \text{ to} + 85 {}^{\circ}\text{C}$	ΔGVIF	_	0	-	dB
1 dB compression point (r.m.s. value)	1		·		
at V _P = 8,5 V	V _{10-4rms}	_	750	- , ,	mV
at Vp = 7,5 V	V _{10-4rms}		550	-	mV
Noise figure	#*				
at R _S = 300 Ω	NF		6,5	-	dB
Keyed a.g.c.	···			4.9	
D.C. characteristics					
Output voltage range (pin 18)	V ₁₈₋₄	0,5		V _P -0,3	V
A.G.C. output current				-	
at I ₃ = ϕ or					
$V_{12-4} = 450 \text{ mV}; V_{18-4} = V_P/2$	^{-l} 18	25	50	100	μΑ
at $V_{3-4} = 2 V$ and		* . *			
$V_{12-4} = 1 V; V_{18-4} = V_{15-4}$	l ₁₈	2	- ·	5	mA

TDA1574

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Narrowband threshold					
at V ₃₋₄ = 2 V; V ₁₂₋₄ = 550 mV	V ₁₈₋₄	_		1	٧
at $V_{3-4} = 2 \text{ V}$; $V_{12-4} = 450 \text{ mV}$	V ₁₈₋₄	V _P 0,3	-	-	\mathbf{V}_{i}
A.C. characteristics (f _i = 98 MHz)					
Input impedance					
	R ₃₋₄	_	4	_	kΩ
	C ₃₋₄	_	3	_	рF
Wideband threshold (r.m.s. value) (see figures 2, 3, 4 and 5)					
at $V_{12-4} = 0.7 \text{ V}$; $V_{18-4} = V_{P/2}$; $I_{18} = 0$	EMF2 _{rms}	_	17	-	mV
Oscillator output buffer (pin 9)					
D.C. output voltage	V ₉₋₄	_	6,0	_	٧
Oscillator output voltage (r.m.s. value)			·		
at R _L = ∞; C _L = 2 pF	V9-4(rms)	_	110	_	mV
at R _I = 75 Ω	V9-4(rms)	30	50	_	mV
D.C. output impedance	R ₉₋₁₅	-	2,5	_	kΩ
Signal purity	0 10		,		
Total harmonic distortion	THD	_	–15	_	dBC
Spurious frequencies			-		
at EMF1 = 0,2 V; R_{S1} = 50 Ω	fS	_	-35	-	dBC
Electronic standby switch (pin 11)					
Oscillator; linear i.f. amplifier; a.g.c.					
at $T_{amb} = -40 \text{ to} + 85 ^{\circ}\text{C}$				1 -	
Input switching voltage					
for threshold ON; $V_{18-4} = V_{P}-3 V$	V ₁₁₋₄	0		2,3	V
for threshold OFF; $V_{18-4} = \leq 0.5 \text{ V}$	V ₁₁₋₄	3,3		23	V
Input current	·				
at ON condition; $V_{11-4} = 0 V$	-l ₁₁	_	_	150	μΑ
at OFF condition; $V_{11-4} = 23 \text{ V}$	¹ 11	_	_	10	μΑ
Input voltage					
at $I_{11} = \phi$	V ₁₁₋₄	_	_	4,4	V

TDA1574




Fig. 2 Keyed a.g.c. output voltage V_{18-4} as a function of r.m.s. input voltage V_{3-4} . Measured in test circuit Fig. 1 at $V_{12-4} = 0.7 \ V$; $I_{18} = \phi$.




Fig. 4 Keyed a.g.c. output current I_{18} as a function of r.m.s. input voltage V_{3-4} . Measured in test circuit Fig. 1 at $V_{12-4} = 0.7 \text{ V}$; $V_{18-4} = 8.5 \text{ V}$.




Fig. 3 Keyed a.g.c. output voltage V_{18-4} as a function of input voltage V_{12-4} . Measured in test circuit Fig. 1 at $V_{3-4} = 2 \ V$; $I_{18} = \phi$.





Fig. 5 Keyed a.g.c. output current I₁₈ as a function of input voltage V_{12-4} . Measured in test circuit Fig. 1 at $V_{3-4} = 2 \text{ V}$; $V_{18-4} = 8,5 \text{ V}$.



TDA1574

Preliminary specification



TDA1574T

GENERAL DESCRIPTION

The TDA1574T is an integrated FM tuner circuit designed for use in the RF/IF section of car radios and home-receivers. The circuit contains a mixer and an oscillator and a linear IF amplifier for signal processing. The circuit also incorporates the following features.


Features

- Keyed Automatic Gain Control (AGC)
- Regulated reference voltage
- Buffered oscillator output
- Electronic standby switch
- Internal buffered mixer driving

QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range (pin 17)		V _P	7	_	14	V
Mixer input bias voltage (pins 1 and 2)		V _{1,2-4}	_	1		V
Noise factor		NF		.9		dB
Oscillator output voltage (pin 6)		V ₆₋₄	_	2	-	V
Output admittance at pin 6	f = 108.7 MHz	Y22	-	1.5 +	j2	ms
Oscillator output buffer DC output voltage (pin 9)		V ₉₋₄		6	_	V
Total harmonic distortion		THD	_	–15		dB
Linear IF amplifier output voltage (pin 12)		V ₁₂₋₄	_	4.5	_	v
Noise factor	$R_S = 300 \Omega$	NF	_	6.5	_	dB
Keyed AGC output voltage range (pin 20)		V ₂₀₋₄	0.5		V _P 0.3	V

TDA1574T



Coil data

L1: TOKO MC-108, 514HNE-150023S14; L = 0.078 μ H

L2: TOKO MC-111, E516HNS-200057; L = $0.08 \mu H$

L3: TOKO Coil set 7P, N1 = 5.5 + 5.5 turns, N2 = 4 turns

Fig.1 Block diagram and test circuit.

TDA1574T




Fig.2 Pinning diagram.

PINNING

- 1. Mixer input 1
- 2. Mixer input 2
- 3. Wideband information input
- 4. Ground
- 5. Voltage reference
- 6. Oscillator output
- 7. Oscillator input 1
- 8. Oscillator input 2
- 9. Buffered oscillator output
- 10. Not connected
- 11. Not connected
- 12. IF output
- 13. Standby switch
- 14. Narrowband information input
- 15. IF input 1
- 16. IF input 2
- 17. Supply voltage
- 18. Mixer output 1
- 19. Mixer output 2
- 20. AGC output

FUNCTIONAL DESCRIPTION

Mixer

The mixer circuit uses a double balanced multiplier with a preamplifier (common base input) in order to obtain a large signal handling range and low oscillator radiation.

Oscillator

The oscillator circuit uses an amplifier with a differential input. Voltage regulation is achieved by utilizing the symmetrical tan h-transfer-function to obtain low order 2nd harmonics.

Linear IF amplifier

The IF amplifier is a one stage, differential input, wideband amplifier with an output buffer.

Keyed AGC

The AGC processor combines narrow and wideband information via an RF level detector, a comparator and an ANDing stage. The level dependent current sinking output has an active load which sets the AGC threshold.

The AGC function can either be controlled by a combination of wideband and narrowband information (keyed AGC) or by a wideband/narrowband information only. If narrowband AGC is required pin 3 should be connected to pin 5. If wideband AGC is required pin 14 should be connected to pin 15.

TDA1574T

RATINGS
Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage (pin 17)		V ₁₇₋₄		14	٧
Mixer output voltage (pins 18 and 19)		V _{18,19-4}	_	35	v
Standby switch input voltage (pin 13)		V ₁₃₋₄	_	23	v
Reference voltage (pin 5)		V ₅₋₄	-	7	V
Total power dissipation		P _{tot}	_	500	mW
Storage temperature range		T _{stg}	– 55	+ 150	oC
Operating ambient temperature range		T _{amb}	4 0	+ 85	°C

THERMAL RESISTANCE

From junction to ambient (in free air)

 $R_{th j-a} = 95 \text{ K/W}$

TDA1574T

CHARACTERISTICS

 V_P = V_{17-4} = 8.5 V; T_{amb} = 25 o C; measured in test circuit Fig.1; All measurements are with respect to ground (pin 4); unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply (pin 17)						
Supply voltage	V _P = V ₁₇	V ₁₇	7		14	V
Supply current (except mixer)	I _P = I ₁₇	l ₁₇	16	23	30	mA
Reference voltage (pin 5)		V ₅	4.0	4.2	4.4	V
Mixer						,
DC characteristics						
Input bias voltage (pins 1 and 2)		V _{1,2}	-	1	_	V
Output voltage (pins 18 and 19)		V _{18,19}	4	-	35	V
Output current (pins 18 and 19)		l _{18 + 19}	_	4.5	_	mA
AC characteristics	f _i = 98 MHz					
Noise figure	'	NF		9	-	dB
Noise figure including transforming network		NF		11	_	dB
3rd order intercept point		EMF1 _{IP3}	_	115	_	dB/μV
Conversion power gain	note 1	G _{CP}	_	14	_	dB
Input resistance (pins 1 and 2)		R _{1,2}	_	14	_	Ω
Output capacitance (pins 18 and 19)		C _{18,19}	_	13	_	pF
Oscillator						
DC characteristics						
Input voltage (pins 7 and 8)		V _{7,8}	_	1.3	_	V
Output voltage (pin 6)		V ₆	-	2	_	V
AC characteristics					-	
Residual FM (bandwidth = 300 Hz to 15 kHz)	de-emphasis = $50 \mu s$	Δf	_	2.2	_	Hz
Linear IF amplifier						
DC characteristics						
Input bias voltage (pin 15)		V ₁₅	_	1.2		V

TDA1574T

CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
Output voltage (pin 12)		V ₁₂	_	4.5	-	٧
AC characteristics	f _i = 10.7 MHz					
Input impedance		R ₁₆₋₁₅ C ₁₆₋₁₅	240 -	300 13	360 -	Ω pF
Output impedance		R ₁₂ C ₁₂	240 -	300 3	360 -	Ω pF
Voltage gain	note 2	G _v	27	30	_	dB
Voltage gain with variation of temperature	T _{amb} = -40 to + 85 °C	ΔG _T	_	0	_	dB
1 dB compression point (RMS value) at Vp = 8.5 V at Vp = 7.5 V Signal-to-noise ratio	R _S = 300 Ω	V ₁₂ (rms) V ₁₂ (rms) S/N	_ _ _	750 550 6.5	_ _ _	mV mV dB
Keyed AGC						
DC characteristics		·				
Output voltage range (pin 20)		ΔV ₂₀	0.5	_ :	V _P -0.3	v
AGC output current at I ₃ = 0 or V ₁₄ = 450 mV;						
$V_{20} = V_{p}/2$ at $V_{3} = 2 V$ and		-l ₂₀	25	50	100	μΑ
$V_{14} = 1 \text{ V}; V_{20} = V_{15}$		120	2	_	5	mA
Narrowband threshold at $V_3 = 2 \text{ V}$; $V_{14} = 550 \text{ mV}$ at $V_3 = 2 \text{ V}$; $V_{14} = 450 \text{ mV}$		V ₂₀ V ₂₀	_ V _P -0.3	= .^ = .^	1 -	V V
AC characteristics	f _i = 98 MHz					
Input impedance	, , , , , , , , , , , , , , , , , , , ,	R ₃ C ₃	. <u>-</u>	4 3		kΩ pF

TDA1574T

parameter	conditions	symbol	min.	typ.	max.	unit
Wideband threshold (RMS value) (see Figs 3, 4, 5 and 6) at V ₁₄ = 0.7 V;						
$V_{20} = V_{p/2}; I_{20} = 0$		EMF _{2(rms)}	-	17		mV
Oscillator output buffer (pin 9)						
DC output voltage		V ₉	-	6	_	٧
Oscillator output voltage (RMS value) at R _L = oo; C _L = 2 pF at R _I = 75 Ω		V9(rms) V9(rms)	- 30	110 50		mV mV
DC output resistance		R ₉₋₁₇	_	2.5		kΩ
Signal purity					1	
Total harmonic distortion		THD	_	15	_	dB
Spurious frequencies at EMF1 = 1 V; R_{S1} = 50 Ω		f _S	_	-35		dB
Electronic standby switch (pin 11)		·				
Oscillator; linear IF amplifier; AGC	T _{amb} = -40 to + 85 °C				e in the	
Input switching voltage for threshold ON for threshold OFF	$V_{20} = > V_{p} - 3 V$ $V_{20} = < 0.5 V$	V ₁₃ V ₁₃	0 3.3		2.3	V V
Input current at ON condition at OFF condition	V ₁₃ = 0 V V ₁₃ = 23 V	⁻¹ 13 - ¹ 13		_ _	150 10	μΑ μΑ
Input voltage	l ₁₃ = 0	V ₁₃	_	_	4.4	V

Notes to the characteristics

1. Power gain conversion is equated by the following equation:

$$10 \log \frac{4 (V_{M(out)} 10.7 \text{ MHz})^2}{(EMF1 98 \text{ MHz})^2} \times \frac{R_{S1}}{R_{ML}}$$

2. Voltage gain is equated by the following equation:

$$20 \log \frac{V_{12}}{V_{16-15}}$$

TDA1574T




Fig.3 Keyed AGC output voltage V_{20} as a function of RMS input voltage V_3 . Measured in test circuit Fig.1 at V_{14} = 0.7 V; I_{20} = 0.




Fig.4 Keyed AGC output voltage V_{20} as a function of input voltage V_{14} . Measured in test circuit Fig.1 at $V_3 = 2 \text{ V}$; $I_{20} = 0$.




Fig.5 Keyed AGC output current I_{20} as a function of RMS input voltage V_3 . Measured in test circuit Fig.1 at V_{14} = 0.7 V; V_{20} = 8.5 V.





Fig.6 Keyed AGC output voltage I_{20} as a function of input voltage V_{14} . Measured in test circuit Fig.1 at V_3 = 2 V; V_{20} = 8.5 V.

TDA1574T



Coil data

L1: TOKO MC-108, N1 = 5.5 turns, N2 = 1 turn

L2: L3: see Fig.1

(1) Field strength indication of main IF amplifier.

Fig.7 TDA1574T application diagram.

TDA5030A

GENERAL DESCRIPTION

The TDA5030A provides VHF local oscillator, VHF mixer and UHF IF preamplifier functions for VHF/UHF television receivers. It includes a buffered output from the VHF local oscillator, a VHF/UHF switching circuit and an IF amplifier stage for an external SAW filter.

Features

- Balanced VHF mixer
- Voltage-controlled VHF local oscillator
- IF amplifier for SAW filter
- UHF IF preamplifier
- Local oscillator buffer output for external prescaler
- Voltage stabilizer
- UHF/VHF switching circuit
- Electrostatic discharge protection diodes at pins 10, 11, 12 and 13

QUICK REFERENCE DATA

and the second s						
parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage	pin 15	Vp	10	_	13,2	٧
Supply current		lp		42	. —	mA
VHF mixer frequency range		f	50		470	MHz
Conversion gain			_	24,5		dB
Conversion noise	300 MHz		_	10		dB
Input signal for 1% cross modulation			_	99	_	dΒμV
Storage temperature range		T _{stg}	-55	_	+ 125	o _C
Operating ambient temperature range		T _{amb}	–25	_	+ 85	°C

TDA5030A




Fig. 1 Block diagram.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage	pin 15	V _P = V ₁₅₋₃	_	14	V ,
Input voltage	pins 1, 2, 4 and 5	v_i	0	5	V
VHF switching voltage	pin 12	V ₁₂	0	V ₁₅ +0,3	. V
Output current	pins 10, 11 or 13	⁻¹ 10, 11, 13	_ "	10	mA
Short-circuit time on outputs	pins 10 and 11	t _{ss}	_	10 10	S
Storage temperature range		T _{stg}	55	+ 125	οС
Operating ambient temperature range		T _{amb}	–25	+ 85	οС
Junction temperature range		Тј	_	+ 125	°C

THERMAL RESISTANCE

From junction to ambient

R_{th j-a} 55 K/W

TDA5030A

CHARACTERISTICS

Measured in circuit of Fig. 2, $V_P = V_{15-3} = 12 \text{ V}$, $T_{amb} = 25 \text{ }^{o}\text{C}$, unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply	·					
Supply voltage	pin 15	V ₁₅₋₃	10	_	13,2	V · s
Supply current		l ₁₅	_	42	55	mA:
Switch voltage level for VHF	pin 12	V ₁₂	0	_	2,5	V
Switch voltage level for UHF	pin 12	V ₁₂	9,5	_	V ₁₅ +0,3	V
Switch current	UHF selected	112	_	_	0,7	mA
VHF mixer (including IF a	amplifier)					
Frequency range		f	50	_	470	MHz
Noise factor	pin 2 f = 50 MHz f = 225 MHz f = 300 MHz f = 470 MHz	F F F	- - -	7,5 9 10 11	9 10 12 13	dB dB dB dB
Optimum source conductance	pin 2 f = 50 MHz f = 225 MHz f = 300 MHz	G G G		0,5 1,1 1,2	, 	mS mS mS
Input conductance	pin 2 f = 50 MHz f = 225 MHz f = 300 MHz	G _i G _i	 	0,23 0,5 0,67	_ _ _	mS mS mS
Input capacitance	pin 2 f = 50 MHz	Ci	_	2,5	_	pF
Input voltage for 1% cross-modulation (in channel)		V ₂₋₃	97	99	—	dΒμV
Input voltage for 10 kHz pulling (in channel)	f < 300 MHz		100		1 6 c	JD.V
Voltage gain	1 < 300 WHZ	V ₂₋₁₄	100 22,5	24,5	_ 26,5	dBμV dB

TDA5030A

CHARACTERISTICS (continued)


parameter	conditions	symbol	min.	typ.	max.	unit
		37111001		.,6.		
UHF preamplifier (includ	ing IF amplifier)					
Input conductance	pin 5	Gi		0,3		mS
Input capacitance	pin 5	Ci	-	3,0	-	pF
Noise factor	pin 5	F	_	5	6	dB
Optimum source conductance	pin 5	G	_	3,3	_	mS
Input voltage for 1% cross-modulation		-		,		
(in channel)		V ₅₋₁₄	88	90	-	dBμV
Voltage gain	·	A _V	31,5	33,5	35,5	dB
VHF mixer						
Conversion						
transadmittance	pins 2 to 6,7	Yc _{2-6,7}	-	5,7	_	mS
Output impedance	pins 6 and 7	Z _o		1,6	_	kΩ
VHF oscillator						
Frequency range		f	70	_	520	MHz
Frequency shift	ΔV _P = 10%; f = 70–330 MHz	Δf	-	_	200	kHz
Frequency drift	ΔT = 15 K; f = 70–330 MHz	Δf	_		250	kHz
Frequency drift	between 5 s and 15 min after					,
	switch-on	Δf	_	_	200	kHz
SAW filter IF amplifier					. *	
Input impedance	$Z_{10, 11} = 2 k\Omega;$ f = 36 MHz	Z _{8,9}	_	300+ j100		Ω
Transimpedance		Z ₈ , 9-10, 11	·	2,2		kΩ
Output reflection coefficient:	f = 36 MHz					
modulus			0,45	0,37	0,41	
phase			-63	-112	-134	deg

TDA5030A

parameter	conditions	symbol	min.	typ.	max.	unit
VHF local oscillator of	utput buffer					
Output voltage	pin 13 $R_L = 75 \Omega$ f < 100 MHz f > 100 MHz	V ₁₃	14	20 20		mV mV
Output impedance	f = 100 MHz	Z ₁₃	_	90	_	Ω
RF signal on local oscillator output	$R_{L} = 75 \Omega$ $V_{i} = 1 V;$ $f \le 225 \text{ MHz}$ $V_{i} = 0.3 V;$ f = 225-300 MHz	RF/(RF+LO)	_	- -	10	dB dB
IF signal on local oscillator output Local oscillator harmonics w.r.t.	UHF selected; R _L = 75 Ω; V _i = 350 mV	IF/(IF+LO)	<u>-</u>	<u>-</u>	3	mV
local oscillator output signal	R _L = 75 Ω			.—	-14	dB

615

TDA5030A



- (1) C = 18 pF, L = 2,2 μ H, f_{CL} = 36,5 MHz.
- (2) Turns ratio = 7 : 1, load = 50 Ω .

Fig. 2 Test circuit.

UAA2072M


DESCRIPTION

The UAA2072 is a low power front-end for use in hand-held transceivers complying with the GSM system

FEATURES

- Low noise amplifier
- Dual quadrature mixers for image rejection
- I and Q combining network at a fixed IF
- Down-conversion transmit mixer
- Serial interface for programming

PIN CONFIGURATION



QUICK REFERENCE DATA

Symbol	Parameter	Min	Тур	Max	Units
NF	Noise Figure receive on demonstration board (includes matching and board losses).		4.0	5.0	dB
Gp	Conversion power gain	23	26	29	dB
IM _{REJ}	Image frequency rejection	30			dB
V _{CC}	Supply voltage range	4.5	4.8	5.3	V
Iccrx	Supply current receive	26	31.5	38	mA
Ісстх	Supply current transmit	10	12	14	mA
T _{amb}	Operating temperature range	-30	25	85	°C

NOTE: For conditions, see following pages.

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the absolute maximum system (IEC 134)


		LIM		
SYMBOL	PARAMETER	MIN	MAX	UNIT
Vcc	Supply voltage		9	V
Gnd Diff	Continuous voltage applied between GNDLNA and GNDLO		0.6	V
P _{MAX}	Maximum power input		+20	dBm
T _{JMAX}	Maximum operating junction temperature		+150	°C
PD	Maximum power dissipation in quiet air		250	mW
T _{STG}	IC storage temperature	-65	+150	°C

NOTE: Every pin withstands the ESD test in accordance with MIL-STD-883C class 2 (method 3015.5).

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
20-Pin Plastic Shrink Small Outline Package (Surface-mount, SSOP)	-40 to +85°C	UAA2072M	SOT266A

UAA2072M



PIN DESCRIPTIONS

SYMBOL	PIN#	DESCRIPTION
CLK	1	Bus CLOCK rail
DATA	2	Bus DATA rail
ENB	3	Bus ENABLE rail
V _{CC} LNA	4	V _{CC} for LNA, IF parts, and TX MIXER
RFINA	5	RF balanced input
RFINB	6	RF balanced input
GND _{LNA}	7	Ground for synth buffer and logic
TxINA	8	Transmit mixer input (balanced)
TxINB	9	Transmit mixer input (balanced)
TEST	10	reserved for test purposes; should be grounded
RxON	11	Hardware power on of Receive parts
TxON	12	Hardware power on of TX MIXER
TxOIFB	13	Transmit mixer IF output (balanced)
TxOIFA	14	Transmit mixer IF output (balanced)
V _{CC} LO	15	V _{CC} for LO parts
GND _{LO}	16	Ground for LO parts
LOINB	17	LO input (balanced)
LOINA	18	LO input (balanced)
IFB	19	IF output (balanced with IFA (if IFA is ON))
IFA	20	IF output (balanced with IFB and switchable)

UAA2072M

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 4.8V; T_{amb} = 25°C, unless otherwise specified.

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pins: V _{CC} I	NA, V _{CC} LO					
V _{CC}	Supply voltage	Over full temp range	4.5	4.8	5.3	V
Icc RxT	Supply current receive mode active	DC tested	26	31.5	38	mA
I _{CC} Tx	Supply current transmit mode active	DC tested	10	12	14	mA
I _{CC} PD	Supply current stand-by	DC tested			50	μА
Pins: CLK,	DATA, ENB, RXON, TXON, TEST					
V _T	CMOS threshold voltage ¹		1	1.25		V
V _{IH}	Logic 1 level		3.0		Vcc	V
V _{IH}	Logic 0 level		-0.3		0.8	V
l _H	Logic inputs static current	Apply V _{CC} - 0.4V	-1		1	μА
I _{LH}	Logic inputs static current	@ 0.4V	-1		1	μΑ
Pins: RFIN	A, RFINB					
V _{RFINA}	Input DC level	Receive mode enabled	1.7	2.1	2.4	V
Pins: IFA,	FB			······		
V _{IF}	Output DC current	Receive section enabled	2	2.5	3.5	mA
Pins: LOIN	A, LOINB					
V _{LOIN}	Input DC level	Receive section enabled transmit section enabled	3.5 3	3.9 3.5	4.3	V
Pins: TXIN	A, TXINB					
V _{TXIN}	Input DC level	Transmit section enabled	1.8	2.2	2.5	V
Pins: TXol	FA, TXoIFB					
V _{TXOIF}	Output DC level	Transmit section enabled	2.5	2.9	3.4	V
						

NOTES:

June 8, 1993 619

^{1.} The referenced inputs should be connected to a valid CMOS input level.

UAA2072M

AC ELECTRICAL CHARACTERISTICS

V_{CC} = 4.8V; receive section enabled; T_{omb} = -30 to +85°C, unless otherwise specified.

				LIMITS	7	
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RFZ _{IN}	RF input impedance, balanced			200		Ω
RFFREQ	RF input frequency		935		960	MHz
RF _{RL}	Return loss on matched RFZ _{IN} ¹	<i>i</i>	15	20		dB
G _P	Conversion power gain, RF _{ZIN} to ONE IF output loaded with 500Ω		20	23	26	dB
G _{PD}	Conversion power gain, RF_{ZIN} to differential IF outputs loaded with $1k\Omega$ differential		23	26	29	dB
G _{RIP}	Gain ripple vs RF frequency ²			0.1	0,5	dB
G _{TEMP}	Gain variation with temperature ²		-20	-15	-10	mdB/l
CP1	1dB input compression point ¹		-26	-24.5		dBm
IP2	2nd order intercept refered to the RF input (single-ended out) ²		+15	+22		dBm
IP3	3rd order intercept point refered to the RF input ²		-18	-15		dBm
NF	Overall NOISE figure: RF input to differential IF output ^{2, 3}			4	5	dB
IFZ _{LOAD}	Typical application IF output load impedance (unbalanced)			500		Ω
IFC _{LOAD}	IF output load capacitance (unbalanced)				2	pF
IF _{FREQ}	IF frequency range with RF <lo frequency="" if="" range="" rf="" with="">LO</lo>		30 30	71 45	90 50	MHz
IM _{REJ}	Image frequency rejection ⁴		30			dB
IM _{REJP}	Image rejection at preset (supradyne, IF = 71MHz) ¹		30	35		dB

NOTES:

- Measured and guaranteed only on Philips UAA2072 demonstration board at 25°C.
 Measured and guaranteed only on Philips UAA2072 demonstration board at 25°C.
 This value INCLUDES pcb and balun losses.
 This value might be dependent upon control values sent by a microcontroller via serial bus. This performance is maintained over the RF band for a fixed phase rotation control word.

UAA2072M

CIRCUIT DESCRIPTION

UAA2072 contains both a receiver front end and a high frequency transmit mixer intended to be used in the GSM cellular telephone. Designed in an advanced BiCMOS process it combines high performance with low power consumption and a high degree of integration, thus reducing external component costs and total front end size.

Its first advantage is to provide 30dB of image rejection. Thus the image filter between the LNA and the mixer is suppressed and the duplexer design is eased compared with a conventional front end design.

Image rejection is achieved in the internal architecture by two RF mixers in quadrature and two all-pass filters in I and Q IF channels that phase shift the IF by 45 and 135 degrees, respectively. The two phase shifted IFs are recombined and buffered to furnish the IF output signal. For instance, signals

presented at the RF input at LO+IF frequency are rejected through this signal processing, while signals at LO-IF frequency can form the IF signal. An internal switch allows the use of infradyne or supradyne reception. Precision needed for this signal processing is achieved by compensating for process spreads and trimming for the chosen IF frequency and the LO band center frequency via a three-wire bus interface.

The receiver section consists of a low noise amplifier that drives a quadrature mixer pair. The IF amplifier has on chip 45 and 135 degrees phase shifting and a combining networks for image rejection. The overall phase rotation is programmable for maximum image rejection at a given IF. The IF driver has differential outputs of open collector type.

The LO part consists of an internal all-pass type phase shifter to provide quadrature LO signals to the receive mixers. The center frequency of the phase shifter is adjustable for maximum image rejection in a given band. The all-pass filters outputs are buffered before being fed to the receive mixers.

The transmit section consists of a down conversion mixer and a Tx IF driver stage. In the transmit mode an internal LO buffer is used to drive the transmit IF down conversion mixer.


All RF and IF inputs or outputs are balanced, and 200Ω is used as standard RF impedance.

A three pin uni-directional serial interface is used to program the circuits, using 16-bit words. This data bus allows compensation of process spreads, and is used to adjust for maximum image rejection performance at a given IF. It also offers selection to reject the upper or lower image frequency and control over the different power down modes. Special care has been taken for fast power up switching.

QUICK REFERENCE DATA: START-UP TIME

 V_{CC} = 4.8V; receive section enabled; T_{amb} = -30 to +85°C, unless otherwise specified.

Symbol	Parameter	Min	Тур	Max	Units
T _{UP}	Start-up time of each block	1	5	20	μs



RX Section Block Description

The circuit contains a low noise amplifier followed by two high dynamic range mixers. These mixers are of the Gilbert-cell type and the whole internal architecture is fully differential. The local oscillator, shifted in phase to 45 and 135 degrees, mixes the amplified RF to create I and Q channels. The two I and Q channels are buffered, phase shifted by 45 and 135 degrees respectively.

amplified and recombined internally to realize the image rejection.

The serial bus interface is used for tuning to max image rejection at a given IF. The contents of registers 'ip5-ip0' and 'qp5-qp0' (named IF phase adjustment words) are Digital-to-Analog converted in the DACI and DACQ blocks. The obtained internal voltages control the phase shift in I and Q; allowing

them to be trimmed precisely to 45 and 135 degrees at any given IF between 30 and 90 MHz. The gain in the I channel is slightly adjustable using the four bits 'ga3—ga0' to allow compensation of small gain mismatches between I and Q. One bit 'sbs' allows selection between infradyne or supradyne reception.

UAA2072M

Balanced signal interfaces are used for minimizing cross-talks due to package parasitics. Impedance level at RF is 200Ω , chosen to minimize current consumption at best noise performance.


The IF output is differential and of open-collector type 'A'. Typical application will

load the output with a differential $1k\Omega$ load. The path to V_{CC} for the DC current is furnished via tuning inductors. Output voltage is limited to $V_{CC}+3$ diode voltages.

In the event of only one output being used, a $1k\Omega$ resistive load in parallel with a tuning

inductor to V_{CC} , furnishes a matched $1k\Omega$ output to the external IF filter.

Fast switching ON/OFF of the receive section is controlled by the hardware input RxON or via the bus interface by changing the 'srx' bit in the internal register.




Block Description

The LO input directly drives the two internal all-pass networks to provide quadrature LO to the receive mixers.

The center frequency of the receive band is adjustable by programming via the serial bus.

The word 'lo5-lo0' (named LO Quad Center Frequency Adjustment' word) is converted to an analog voltage in a Digital-to-Analog Converter (DACL on the block diagram). This voltage trims the all-pass network to the selected LO frequency range. To obtain the

30dB specified image rejection, the precision required on this trimming remains low. The LO input impedance is 100Ω differential. Switching from Rx to Tx or power-down mode has negligible influence on the LO input impedance.



Transmit Mixer Section

This mixer will be used for down conversion to the transmit IF. Its inputs are coupled to the transmit RF and down converted to a modulated transmit IF; this frequency is

phase locked with the baseband modulation. It provides differential input at 200Ω and a differential output driver buffer for a $1k\Omega$ load. The IF outputs are low impedance (common-collector type).


Fast switching ON/OFF of the transmit section is controlled by the hardware input TxON or via the bus interface by changing the 'stx' bit in the internal register.

UAA2072M

QUICK REFERENCE DATA: START-UP TIME

V_{CC} = 4.8V; receive section enabled; T_{amb} = -30 to +85°C, unless otherwise specified.

	Symbol	Parameter	Min	Тур	Max	Units
Ī	F _{CLK}	Clock frequency			13	MHz



Serial Bus Interface Block Description

The 3-line serial bus interface allows control over the selective powering up of Tx, Rx and Synthesizer Buffer circuit blocks, the tuning of Image Rejection and Rx Quadrature circuitry and selection of sideband rejection. The interface consists of a 16-bit programming register, three working latches, and three D/A converters which provide the tuning voltages for the Image Rejection of the Rx Quadrature circuits.

Bus Format

A 3-line uni-directional bus is used to

program the circuit; the 3 lines being: DATA, CLOCK (CLK), and ENABLE (ENB). The timing diagram is shown in Figure [6]. The data sent to the device is loaded in bursts framed by ENB. Programming clock edges and their corresponding data bits are ignored until ENB goes active low. The programmed information is loaded into the addressed working latch when ENB returns high. Only the last 16 bits clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses.

If ENB returns high while CLK is still low, the extra clock edge produced causes data shift. The bus interface will not output any address recognition.

Data is entered with the most significant bit first. The leading 12 bits make up the data field, while the trailing 4 bits comprise the address. The first bit entered is called p1, the last one p16. The bits in the programming registers and addresses are arranged as shown in the Table [6].

Table 1. Bit Allocation

first	FIRST REGISTER BIT ALLOCATIONS									last					
p1	p2	р3	p4	р5	p6	p7	p8	p9	p10	p11	p12	p13	p14	p15	p16
					DATA	FIELD							ADD	RESS	
dt11	dt10	dt9	dt8	dt7	dt6	dt5	dt4	dt3	dt2	dt1	dt0	ad3	ad2	ad1	ad0
	th	is registe	r is reser	ved for te	st purpo	ses and s	should ne	ver be pr	ogramme	d		0	0	0	0
x	×	×	×	sbs	×	×	×	×	hpn	stx	stx	0	0	0	1
ga3	ga2	ga1	ga0	×	x	lo5	lo4	lo3	lo2	lo1	lo0	0	0	1	0
ip5	ip4	ip3	ip2	ip1	ip0	qp5	qp4	qp3	qp2	qp1	qp0	. 0	0	1 .	1

					Preset
stx	software transmit power on	1=Power-up 0=Power-down			0
srx	software receive power on	1=Po	wer-up 0=Power-	down	0
hpn	hardware priority not (Select if power status of blocks controlled via hard	ware or software	1=Soft priority	0=Hard priority	0
sbs	Side Band Select		1=Upper Side Band Selected	0=Lower Side Band Selected	0

first bit	REGISTER BIT ALLOCATIONS	last bit
ga3 – g	ga0 IF I channel Gain Adjustment	0111
105 – k	o0 LO Quadrature Center Frequency Adjustment	011111
ip5 – i _l	p0 IF I channel Phase Adjustment	011111
qp5 – c	pp0 IF Q channel Phase Adjustment	011111
×	not used	

UAA2072M


TIMING CHARACTERISTICS

Typical values measured at V_{CCLO}, V_{CCLNA} = 4.8V; T_{amb} = 25°C.

			LIMITS				
SYMBOL	PARAMETER	MIN ¹	TYP	MAX1	UNIT		
Serial prog	ramming clock (pin CLK)						
TR	Rise time		10	40	ns		
T _F	Fall time		10	40	ns		
T _{CYC}	Clock period	75			ns		
Enable pro	gramming (pin ENB)						
TSTART	Delay to rising clock edge	30			ns		
T _{END}	Delay from last clock edge	10			ns		
TwiDTH	Minimum inactive pulse width	75			ns		
T _{NEW}	Delay from ENB inactive to new data	150					
Register S	erial Input Data (pin DATA)						
T _{SU}	Input data to CLK set-up time	20			ns		
T _{HL}	Input data to CLK hold time	20			ns		

NOTES:

1. Condition under maximum clock speed



The table below details the different power-up modes of the circuit. Attention should be paid

on the usage of the 'hpn' bit. This bit enables the RxON, TxON pins to take any logic

position when software programming for powering-up is used.

Table 2. Control of Chip Power Status

Register Bit Status			External	Pin Level	Circuit Parts Power Status		
hpn	stx	xrs	TxON	RxON	Transmit Section	Receive Section	
0	х	х	low	low	off	off	
0	×	х	low	high	off .	on .	
0	х	х	high	low	on	off	
0	×	х	high	high	on (*)	on (*)	
1	0	0	Х	Х	off	off	
. 1	0	1	Х	X	off	on	
1	1	0	Х	X	on	off	
1	-1 :	1	X	X	on (*)	on (*)	

x: don't care

X: means high or low logic voltage level applied at designated pin


^{(*):} circuit is operative in this mode but specification is NOT guaranteed

UAA2072M

Application Board Information The following figure shows the electrical diagram of the UAA2072 Philips


demonstration board. This board will be described in depth in the UAA2072 Application Note (to be published). The

following values are only provisional at the date of publication.





UAA2072M


SMD and SolC — Solder Side Fait a Caen le 20 Avril 93 RDP



Component Side Fait a Caen le 20 Avril 93 RDP







Section 6 Baseband Processors:Audio and Data

INDEX

	Baseband Processor Selector Guide 628
NE/SA5750	Audio processor - companding and amplifier section 629
NE/SA5751	Audio processor - filter and control section 636
AN1741	Using the NE5750 and NE5751 for audio processing 646
SA5752	Audio processor - companding, VOX and amplifier section 666
SA5753	Audio processor – filter and control section 676
AN1742	Using the SA5752 and SA5753 for low voltage designs 687
PCA5075	Power amplifier controller for GSM systems 702
PCD5032	ADPCM codec for digital cordless telephone 715
PCD5040	DECT burst mode controller
PCD5071	GSM baseband interface 755
PCF5081/PCF	5082 GSM baseband processors for digital mobile cellular radio 768
TEA6320	Sound fader control circuit
UMA1000LT	Data processor for cellular radio (DPROC) 812

Baseband Processor Selector Guide

Baseband Processors

	PART TYPE	APPLICATION	V _{DD}	I _{DD}	PACKAGE
PCD5032	ADPCM Codec	DECT	2.7 - 6.0 2.7 - 6.0	7mA Typ. Active 20μA Typ. Stdby	28-Pin SO28 44-Pin QFP
PCD5040	BMC (Burst Mode Controller)	DECT	2.7 - 6.0	15mA Typ. Active	64-Pin QFP
PCD5081	Signal Processor - Mobile	GSM	5.0		80-Pin QFP
PCD5082	Signal Processor - Base	GSM	5.0		160-Pin QFP
PCD5070	Baseband Interface	GSM	5.0	31mA Typ. Rx 7mA Typ. Tx	44-Pin QFP 44-Pin QFP
PCD5071	Baseband Interface	GSM	5.0	31mA Typ. Rx 7mA Typ. Tx	44-Pin QFP 44-Pin QFP
NE/SA5750	Audio Companding Amplifier	AMPS TACS	5.0	8.4mA Typ. 1.8mA Stdby	24-Pin DIP 28-Pin SOL
NE/SA5751	Audio Filter and Control	AMPS TACS	5.0	2.7mA Typ. 0.9mA Stdby	24-Pin DIP 28-Pin SOL
NE/SA5752	Audio Companding VOX and Amplifier	AMPS TACS	2.7	3.1mA Typ. 125μA Stdby	20-Pin SOL 20-Pin SSOP
NE/SA5753	Audio Filter and Control	AMPS TACS	2.7	2.7mA Typ. 600μA Stdby	20-Pin SOL 20-Pin SSOP
PCF5001	POCSAG Decoder	PAGERS	1.5 - 6.0	60µА Тур.	28-Pin Mini-Pack 32-Pin QFP

NE/SA5750

DESCRIPTION

The NE/SA5750 is a high performance low power audio signal processing system. The NE/SA5750 subsystems include a low noise microphone preamplifier with adustable gain, a noise cancellation switching amplifier with adjustable threshold, a voice operated transmitter (VOX) switch, VOX control, an audio compressor with buffered input, audio expandor, a unity gain power amplifier to drive a speaker, a summing power amplifier for sidetone attenuation and headphone (earpiece) drive, and an internal bandgap voltage regulator with power down capability. When used with Philips Semiconductors NE/SA5751, the complete audio processing function of an AMPS or TACS cellular telephone is easily implemented. The NE/SA5750 can also be used without the NE/SA5751 in a wide variety of radio communications applications.

FEATURES

- High performance
- 5V supply
- Adjustable VOX and noise cancellation threshold
- Adjustable gain preamplifier
- Audio companding
- ESD protected
- Open collector VOX output
- Logic inputs CMOS compatible
- Power down mode
- Built-in drivers for speaker and earpiece
- Few external components
- SOL and DIP packages


BENEFITS

- Very compact applications
- Long battery life in portable equipment
- Complete cellular audio function with the SA5751

APPLICATIONS

- Cellular radio
- Mobile communications
- High performance cordless telephones
- 2-way radio

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
24-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5750N	0411B
24-Pin Plastic Small Outline Large (SOL) package	0 to +70°C	NE5750D	0173D
24-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA5750N	0411B
24-Pin Plastic Small Outline Large (SOL) package	-40 to +85°C	SA5750D	0173D

ABSOLUTE MAXIMUM RATINGS


SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Power supply voltage Voltage applied to any pin	6 -0.3 to (V _{CC} + 0.3)	V
T _{STG}	Storage temperature	-65 to +150	°C
TA	Ambient operating temperature NE5750 SA5750	0 to 70 -40 to +85	°C

NE/SA5750

PIN DESCRIPTIONS

PIN NO.	SYMBOL	DESCRIPTION
1	MICIN	Microphone input
2	PREAMPGRES	Preamplifier gain resistor
3	RECTGRES	Reactifier gain resistor
4	NCAN _{CAP}	Noise cancellation timing capacitor
5	VOX _{OUT}	Voice operated transmission output
6	VOX _{CTL}	Voice operated transmission control
7	VOXTR	Voice operated transmission threshold resistor
8	GND	Ground
9	V _{REF}	Reference voltage
10	H _{PDN}	Hardware power down
11	SPKR _{OUT}	Speaker output
12	EAROUT	Earpiece output
13,	EARIN	Earpiece input, side tone input
14	SPKRIN	Speaker input
15	EXP _{CAp}	Expandor timing capacitor
16	EXPOUT	Expandor output
17	EXPIN	Expandor input
18	V _{CC}	Positive supply
19	COMP _{CAP2}	Compressor timing capacitor 2
20	COMPOUT	Compressor output
21	COMP _{CAP3}	Compressor timing capacitor 3
22	COMP _{CAP1}	Compressor timing capacitor 1
23	COMPIN	Compressor input
24	NCAN _{OUT}	Noise cancellation output

BLOCK DIAGRAM



NE/SA5750

DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{CC} = +5.0V$, $0dB = 77.5 mV_{RMS}$. See test circuit, Figure 4.

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Vcc	Supply voltage		4.75	5.0	5.25	V	
lcc	Supply current	No signal Power down mode		8.4 1.8	12.0 3.0	mA mA	
Z_{L}	Load impedance pins NCAN _{OUT} , EXP _{OUT}		50			kΩ	
	COMP _{OUT} ¹		10			kΩ	
Z _{IN}	Input impedance COMP _{IN} , MIC _{IN} , SPKR _{IN}		40	50	60	kΩ	
	EXP _{IN} ²		2.0	2.5		kΩ	
	Noise cancellation current ⁴	Pin 7, grounded	40	50	60	μА	
Vos	DC offset NCAN _{OUT} 3	†	-50		50	mV	

NOTES:

- Compressor is tested in production with 50kΩ load.
 Not tested in production.
- Offset values are identical for both gain states of noise reduction circuit.
 VOX threshold resistor at Pin 7, R3, should be greater than 3kΩ.

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}\text{C}$, $V_{CC} = +5.0\text{V}$, 0dB level = 77.5m V_{RMS} . See test circuit, Figure 4.

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	TYP MAX	
	Preamplifier gain range Preamplifier voltage gain 0dB Preamplifier voltage gain 40dB	Pin 2 open Pin 2 AC ground	0 -1.0 39.0	0 40	40 1.0 41.0	dB dB dB
	Preamplifier noise density	Pin 2 AC grounded RS = 0 - 50kΩ unweighted 20Hz-20kHz		7		nV/√Hz
		weighted CCIR DIN45405 20-20kHz		8		nV/√Hz
	Switch amplifier gain		9	10	11	dB
	Sidetone attenuation range				30	dB
Compando	1kHz, all tests ¹					
COMPOUT	Compressor error at -21dB output level	Input level = -42dB		0.38		dB
COMPOUT	Compressor error at -10dB output level	Input level = -20dB	-1.0		1.0	dB
COMPOUT	Compressor error at 0dB output level	Input level = 0dB	-1.5	0.12	1.5	dB
COMPOUT	Compressor error at +5dB output level	Input level = +10dB	-1.0		1.0	dB
COMPOUT	Compressor error at +12.3dB output level	Input level = +24.6dB	-1.0		1.0	dB
EXP _{OUT}	Expandor error at -42dB output level	Input level = -21dB		-0.41		dB
EXP _{OUT}	Expandor error at -21dB output level	Input level = -10.5dB	-1.0		1.0	dB
EXP _{OUT}	Expandor error at -10dB output level	Input level = -5dB	-1.0		1.0	dB
EXP _{OUT}	Expandor error at 0dB output level	Input level = 0dB	-1.5	-0.18	1.5	dB
EXP _{OUT}	Expandor error at +10dB output level	Input level = +5dB	-1.0		1.0	dB
EXP _{OUT}	Expandor error at +24.6dB output level ²	Input level = +12.3dB	-1.5		1.5	dB
EXP _{OUT}	Expandor V _{OS}	No signal	-50.0		50.0	mV
EXPOUT	Expandor output DC shift	No signal to 0dB	-100		100	mV

NE/SA5750

AC ELECTRICAL CHARACTERISTICS


 $T_A = 25^{\circ}C$, $V_{CC} = +5.0V$, 0dB level = 77.5m V_{BMS} . See test circuit, Figure 4.


	κ'					
SYMBOL	PARAMETER	TEST CONDITIONS	MIN 🧭	TYP	MAX	UNIT
	Timing capacitors compandor			2.2	7	μF
THD	Total harmonic distortion			.,	1.6	
14/11	Compressor	1kHz, 0dB		0.09	1	%
v.	Expandor	1kHz, 0dB		0.09	1	%
	NCAN _{OUT}	1kHz. Pin 2 open output level = 0dB		0.18	1	%
		1kHz, Pin 2 open output level = +25dB		0.13	1	%
٠.	Speaker amplifier Drive capability	1.86			40	mA _{P-P}
	Output swing (<1% THD)	50Ω load	2	3,2		V _{P-P}
		100Ω load	3	4.1	1.1	V _{P-P}
		No load	4	4.9		V _{P-P}
	Ear amplifier Drive capability				10	mA _{P-F}
	Output swing (<1% THD)	300Ω load	3	4.3		V _{P-P}
		2000Ω load	4	4.9		V _{P-P}
		No load	4	4.9		V _{P-P}
VOX _{OUT}	Sink current				0.5	mA
	Low level High level	Open collector I _L = 0.5mA	4	0,07 5	0.4	V
VOX _{CTL}	Input current Low		-50	-21	0	μA
	High		-10		+10	μΑ
	Input level Low High		0 3.5		1.5 5	V
H _{PDN}	Input current Low		-10		+10	μА
	High		-10		+10	μA
	Input level Low High		0 3.5		1.5 5	V
	Reference filter capacitor			10	1	μF


NOTE:


1. Measurements are relative to 0dB output.

^{2.} Measurement is absolute and indicative of the output dynamic range capability.









NE/SA5751

DESCRIPTION

The NE/SA5751 is a high performance low power CMOS audio signal processing system. The NE/SA5751 subsystems include complementary transmit/receive voice band (300-3000Hz), switched capacitor bandpass filters with pre-emphasis and de-emphasis respectively, a transmit low pass filter, peak deviation limiter for transmit, a digitally controlled volume control with 30dB range (in 2dB steps), audio path mute switches, a programmable DTMF generator, power-down circuitry for low current standby, power-on reset capability, and an I2C interface. When the SA5751 is used with an SA5750 (companding function), the complete audio processing system of an AMPs or TACs cellular telephone is easily implemented.

FEATURES

- Low power
- High performance
- 5V supply
- Built-in programmable DTMF generator
- Built-in digitally controlled volume control
- Built-in peak-deviation limit
- I²C Bus controlled
- Power-on reset
- Power-down capability


BENEFITS

- Very compact application
- · Long battery life in portable equipment
- Complete cellular audio function with the SA5750

APPLICATIONS

- Cellular radio
- Mobile communications
- High performance cordless telephones
- 2-way radio

PIN CONFIGURATION



D¹ Package

NC 2		27 NC
V _{REF} 3		26 TXLFOUT
TXBFIN 4		25 TXDTMF _{OU}
TXBF _{OUT} 5		24 TXS _{IN}
PREMPIN 6		23 TXS _{OUT}
V _{DD} 7	NE5751	22 GND
DEMPOUT 8		21 CLK _{IN}
VCIN 9		20 SDA
VC _{OUT1} 10		19 SCL
VCOUT2 11		18 SA1
MUTET 12		17 RXBFIN
MUTER 13		16 VOXCTL
NC 14		15 NC

NOTE:

Available in SOL (large surface mount) package only.

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
24-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5751N	0411B
28-Pin Plastic Small Outline Large (SOL) package	0 to +70°C	NE5751D	0006C
24-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA5751N	0411B
28-Pin Plastic Small Outline Large (SOL) package	-40 to +85°C	SA5751D	0006C

NE/SA5751


PIN DESCRIPTIONS

PIN NO. SY		SYMBOL	DESCRIPTION
	(1)	NC	Not connected
1	(2)	NC .	Not connected
2	(3)	V _{REF}	Reference voltage
3	(4)	TXBF _{IN}	Transmit bandpass filter input
4	(5)	TXBF _{OUT}	Transmit bandpass filter output
5	(6)	PREMPIN	Pre-emphasis input
6	(7)	V _{DD}	Positive supply
7	(8)	DEMPOUT	De-emphasis output
8	(9)	VCIN	Volume control input
9	(10)	VC _{OUT1}	Volume control output 1
10	(11)	VC _{OUT2}	Volume control output 2
11	(12)	MUTET	TX analog voice path mute input
12	(13)	MUTER	RX analog voice path mute input
	(14)	NC	Not connected
	(15)	NC	Not connected
13	(16)	VOX _{CTL}	Vox control output
14	(17)	RXBF _{IN}	Receive bandpass filter input
15	(18)	SA1	Serial bus address
16	(19)	SCL	Serial clock line
17	(20)	SDA	Serial data line
18	(21)	CLK _{IN}	Clock input
19	(22)	GND	Ground
20	(23)	TXS _{OUT}	Transmit summer output
21	(24)	TXSIN	Transmit summer input
22	(25)	TXDTMF _{OUT}	Transmit DTMF output
23	(26)	TXLF _{OUT}	Transmit low-pass filter output
24	(27)	NC	Not connected
	(28)	NC	Not connected

NOTE:
1. Callouts are for N package; those in parentheses are for the D (SOL) package.

NE/SA5751

BLOCK DIAGRAM



- T1 to T10 represent the signal path switches.
 M1 and M2 represent the mute switches.
 PRE and DEE represent the bypass switches for pre-emphasis and de-emphasis, respectively.
- 4. B1 to B6 represent the output buffers.

NE/SA5751

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
	Power supply voltage ¹	6	V
T _{STG}	Storage temperature	-65 to +150	°C
TA	Ambient operating temperature NE5751	0 to 70	°C
	SA5751	-40 to +85	°C

NOTE:

DC ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_{DD} = +5.0$ V, unless otherwise specified. See test circuit, Figure 4.

	* * * * * * * * * * * * * * * * * * * *		LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Power supply voltage range		4.75	5.0	5.25	٧
I _{DD}	Supply current	Operating Standby	. :	2.7 0.9	5.0 2.0	mA mA

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{DD} = +5.0V$. See test circuit, Figure 4. Clock frequency = 1.2MHz; test level = 0dBV = 77.5mV_{RMS} = -20dBm, unless otherwise specified.

	4.6					
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	RX BPF anti alias rejection			40	. 20 %	dB
	RX BPF input impedance	f= 1kHz		500		kΩ
	RX BPF gain with de-emphasis	f = 1kHz	-0.5	0	0.5	dB
	RX BPF gain with de-emphasis	f = 100Hz		-31	-29	dBm0
	RX BPF gain with de-emphasis	f = 300Hz	9.0	9.6	11.0	dBm0
	RX BPF gain with de-emphasis	f = 3kHz	-11.0	-10.0	-9.0	dBm0
	RX BPF gain with de-emphasis	f = 5.9kHz		-68	-50	dBm0
	RX BPF noise with de-emphasis	300Hz-3kHz		170		μV _{RMS}
	RX dynamic range	with deemphasis		80		dB
	DEMP _{OUT} output impedance	f = 1kHz		40		Ω
,	DEMP _{OUT} output swing (1%)	2.3kΩ to V _{REF} ; f = 1kHz	V _{DD} -3	3.5		V _{P-P}
	VC _{OUT1} ouput swing (1%)	50kΩ toV _{REF} ; f = 1kHz	V _{DD} -1	4.5		V _{P-P}
	VC _{OUT2} output swing (1%)	50kΩ to V _{REF} ; f = 1kHz	V _{DD} -1	4.5		V _{P-P}
	VC _{OUT1} noise	VC _{IN} grounded C - message		25		μV _{RMS}
	VC _{OUT2} noise	VC _{IN} grounded C - message	- 1	25		μV _{RMS}
	Mute threshold off		0		0.8	V
	Mute threshold on		2.0		5.0	V
	CLK1, 2 high		4.0		5.0	V
	CLK1, 2 low		0		1.0	V
	TX BPF anti alias rejection			40		dB
	TX BPF input impedance	f = 3kHz		500		ΚΩ

^{1.} Voltage applied to any pin -0.3 to V_{DD} +0.3V

NE/SA5751

AC ELECTRICAL CHARACTERISTICS (continued)

		, 11.03	,	LIMITS	-,-,	T
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TX BPF noise	300 - 3000kHz		90		μV _{RMS}
	TX LPF gain	f = 5.9kHz		-39	-36	dB
	TX LPF gain with pre-emphasis	f = 1kHz, 20dBV		12.06		dB
	TX LPF gain with pre-emphasis	f = 100Hz		-19		dBm0
	TX LPF gain with pre-emphasis	f = 300Hz		-10.45		dBm0
	TX LPF gain with pre-emphasis	f = 3kHz		9.14		dBm0
	TX LPF gain with pre-emphasis	f = 5900Hz		-39		dBm0
	TX LPF gain with pre-emphasis	f = 9kHz		-51		dBm0
	TX overall gain	1kHz	11.3	11.8	12.5	dB
	TX overall gain	100Hz	, ,	-47	-45	dBm0
(TX overall gain	300Hz	-11	-10.4	-9	dBm0
	TX overall gain	3kHz	8 .	. 9	9.6	dBm0
	TX overall gain	5.9kHz		-52	-45	dBm0
	TX BPF output impedance	f = 1kHz		360		Ω
	TX BPF output swing (1%THD)	50kΩ to V _{REF} f = 1kHz		4.5		V _{P-P}
	TX BPF dynamic range		i	90		dB
. 1.44	PREMP _{IN} input impedance	f = 3kHz		500		kΩ
	Summing op amp			4.1		1
	Slew rate	C _L = 15pF		0.75		V/µs
	Output impedance	Unity gain; f = 3kHz		40		Ω
	Output swing (1% THD)	1kHz, 5kΩ load (25°C)		4.3		V _{P-P}
	Volume control accuracy	-30dB to 0dB	-1	0	+1	dB
	Analog switches					1
	Insertion loss			60		dB
	On time transition	MUTET, MUTER 0.8V ->2.0V		3		μs
	Off time transition	MUTET, MUTER 2.0V ->0.8V		0.25		μs

I²C CHARACTERISTICS

The I²C bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both SDA and SCL are bidirectional lines connected to a positive supply voltage via a pull-up resistor. When the bus is free, both lines are high. Data transfer may be initiated only when the bus is not busy.

The output devices, or stages, connected to the bus must have an open drain or open collector output in order to perform the wired-AND function.

Data at the I²C bus can be transferred at a rate up to 100kbits/s. The number of devices connected to the bus is solely dependent on

the maximum allowed bus capacitance of 400pF.

Due to the variety of different devices which can be connected to the l^2C bus, the levels of the logical "0" and "1" are not fixed and depend on the appropriate level of V_{DD} . For the typical supply voltage of 5V which is chosen here, logical "1" and logical "0" are, however, fixed respectively on maximum input LOW voltage, 1.5V and minimum input HIGH voltage, 3.0V.

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock's cycle. If it does not remain HIGH, it may be interrupted as a control signal.

START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH to LOW transition of the data line while the clock line is HIGH is defined as a start condition S. A LOW to HIGH transition of the data line while the clock is HIGH is defined as a stop condition.

SYSTEM CONFIGURATIONS

A device generating a message is a "transmitter"; a device receiving a message is the "receiver". The device that controls the message is the "master"; and devices which are controlled by the master are the "slaves".

MSB

T9

T10

NE/SA5751

ACKNOWLEDGE

The number of data bytes transferred between the start and the stop condition from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set up and hold times must be taken into account.

I²C BUS DATA CONFIGURATIONS

The NE5751 is always a slave receiver in the I²C bus configuration (R/W bit-0). The slave address consists of seven bits in the serial mode where the least significant bit is selectable by hardware on input AO and the other more significant bits are internally fixed.

POWER ON RESET

In order to avoid undefined states of the NE5751 when the power is switched on, a power on reset is supplied. The reset is active when Pin V_{REF} is held below 0.8V. The reset is off when Pin V_{REF} is above 2.0V. Pin V_{RFF} is normally at 2.5V generated by a resistive divider from VDD. Nominal impedance is $20k\Omega$. In a typical application a capacitor is connected to Pin V_{RFF} to improve power supply rejection. The time delay of the network resets the internal registers when power is first applied. The signal paths are off in the reset condition. The NE5751 must be programmed via the I²C bus for normal operation. The Power Down mode is defined only when all register values are zero.

CONTROL REGISTERS Register Map

The address register is as follows:

A6 .	A5	Α4	АЗ	A2	Α1	A0	R/W		
1	0	0	0	0	0	SA1	0		
SA1 is controlled by serial bus address pin.									
•	Signal Path Register								
MSB T10	T9	T8	T6 V	OX _{EN}	T4	ТЗТ	LSB 5 T2		
T2						oetwee hasis i			
T3T5	ge	nera	tor to	the en	nphas It of th	e DTM is inpu ie XM	ıt and		
T4			ts the		t of th	e XM	ΓLPF		
VOXE	_N en	able	s the \	OX fu	nction	of NE	5750.		
Т6		nnec		VCIN	to the	volum	10		
T8						e DTN contro			

Volume Control and Test Register MSB LSB PDW T1T7 DEE PRE V1 V2 V3 V4

enables VC_{OUT1}.

enables VC_{OUT2}.

V4 is volume control bit 4. This is the MSB. A zero is 16dB attenuation.

V3 is volume control bit 3. A zero is 8dB attenuation.
V2 is volume control bit 2. A zero is 4dB

attenuation.

V1 is volume control bit 1. A zero is 2dB

attenuation.

PRE is the bypass for the pre-emphasis.

PRE is the bypass for the pre-emphasis.

DEE is the bypass for the de-emphasis.

T1T7 is the bypass for the compressor and expandor.

PDW is the control for power down mode.

This mode is defined only when all register values are reset to zero.

High Tone DTMF Register

LSB

MSB LSB HD7 HD6 HD5 HD4 HD3 HD2 HD1 HD0

The eight bits determine the output frequency by the following formula.:

High Frequency = 1200kHz/6/HD

where HD is the value of the register.

Low Tone DTMF Register

MSB LSB LD7 LD6 LD5 LD4 LD3 LD2 LD1 LD0

The eight bits determine the output frequency by the following formula.:

Low Frequency =

1200kHz/12/LD

where LD is the value of


the register.


The operation of the 96ms DTMF timer is initiated by the loading of the low tone DTMF register. This timer terminates transmission of the tones as the generated tones cross the reference level after 96ms. The on time of the tones can thus vary by up to one cycle of the tones.


Continuous tones can be obtained by again loading the two DTMF registers before 96ms have elapsed.


Single tones can be obtained by loading 0, 1 or 2 into one of the registers to silence it.

Phase continuous frequency modulation can be produced by loading a new value into a DTMF register during operation.










NE/SA5751

PERFORMANCE CHARACTERISTIC



Using the NE5750 and NE5751 for audio processing

AN1741

Author: Alvin K. Wong

INTRODUCTION

The NE5750 and the NE5751 are two audio processor chips that can be used in RF communications. The chip-set processes a voice so that by the time it is transmitted and received, the quality is preserved. This is accomplished through the use of compression/expansion and pre-emphasis/ de-emphasis.

The audio processor chip-set (APROC) has a wide variety of high performance applications such as cellular phones, cordless voice microphones, cordless intercom systems, standard phones, and hand-held, base, or mobile two-way communications equipment.

Below is an outline of this application note:

I. WHAT IS AUDIO PROCESSING

- How the Voice is Processed by the NE5750 and NE5751
- More Detail on the Key Features
- Performance Graphs

II. NE5750

- A Breakdown of the NE5750
 - •preamp
 - •noise canceller
 - VOX
 - ◆VOX_{OUT} and VOX_{CTRL}
 - •setting the threshold
 - Compandor
 - compressor
 - expandor
 - how to measure the attack and recovery time
 - Amplifier Section
 - speaker amplifier
 - earphone amplifier
- How to Power Down

III. NE5751


- A closer look at the NE5751
 - •transmit path
 - •limiter and all-pass circuit
- receive path
- I²C Bus Receiver


IV. APROC DEMO-BOARD

- How to Power Down the Chip set
- Component list and layout

V. NE5750 DEMO-BOARD

- Component list and layout





VI. QUESTION AND ANSWER SECTION

I. WHAT IS AUDIO PROCESSING

HOW THE VOICE IS PROCESSED BY THE NE5750 and NE5751:

Audio processing begins when a person speaks into a microphone (see Figure 1). The signal is first amplified by the preamp, then screened by a bandpass filter. After the noise is filtered out, the voice signal is processed by the compressor. The function of the compressor is to attenuate loud voices and amplify soft ones. The upper voice frequencies are then amplified by pre-emphasis before their voltage amplitudes are restricted by the limiter and all-pass circuit. When this is completed, the processed voice is ready for transmission.

Since the voice signal was processed by the APROC before transmission, it must be unprocessed upon reception. The received signal is screened again so that the unwanted received noise is blocked before it goes


through de-emphasis. In de-emphasis, the upper voice frequencies are attenuated. Then the signal is expanded back to its primary dynamic range by the expandor. Because the voice is restored to its original state, it is ready for amplification by the power amp whose output can be connected to an external speaker. The receiving party will now be able to hear the transmitting party.

MORE DETAIL ON THE KEY FEATURES:

During compression, low level signals are amplified to "jump" over the transmitter channel noise, while the high level signals are compressed to prevent distortion. In general, because we are dealing with a limited dynamic range transmission medium, it is desirable to compress the signal prior to transmission. However, in order to preserve the dynamic range of the original voice signal, the compressed signal is expanded at reception. Figure 2 shows a diagram of a cordless phone application using companding. Note the signal-to-noise ratio with and without companding.

AN1741

Another key function of the APROC is the pre-emphasis/de-emphasis capability which is used to overcome the "colored" noise, present in all FM receivers, generated by the FM demodulator. This noise worsens at the upper voice band as shown in Figure 3. Therefore, to keep the same signal-to-noise ratio in the lower and upper voice bands, pre-emphasis/de-emphasis is required. A person with a high-pitched voice will now be heard just as well as a person with a low, deep voice.



Another key stage of the APROC is the limiter with the all-pass circuit. Its main function is to limit the amplitude of the voice signal so that the maximum frequency deviation is limited to 12kHz. Cellular radio specifications allow for a 30kHz channel spacing with an audio bandwidth of 3kHz. Therefore, by Carson's rule the maximum frequency deviation of the limiter must be 12kHz as shown below.

1. Bandwidth = 2 (Modulating Freq + Max Freq Dev)

or

2. Max Freq Dev = Bandwidth/2 -

(Mod Freq)

= 30kHz/2 - 3kHz

15kHz-3kHz

= 12kHz

PERFORMANCE GRAPHS OF APROC DEMO-BOARD:

Figure 4 shows the general diagram of the audio processor chip set without the external components. External components for the chip set can be found in Figure 31, and the values were chosen for AMPS/TACS specs. To demonstrate the performance of the chip set, data was taken in the lab and resulted in the following figures.




Figure 5 Description

Figure 5 reveals what the signal would look like on the bench with different input levels. Figures 5a, b, and c all use the same audio input signal. The audio signal (0-6kHz) varies from 20dB to -30dB in 10dB steps.

Figure 5a

This graph shows the Tx channel. Notice the signal's increase in amplitude as the frequency is increased due to pre-emphasis. Additionally, the slope of the signal decreases as the input increases.


The compressor function is readily shown where a 5dB change in the output level occurs for every 10dB change in the input.

Figure 5b


The 2:1 expansion of audio (20dB change for every 10dB), bandpass filtering and the de-emphasis filter response (300-3kHz) are shown. The graph shows the Rx channel. Notice the signal's decrease in amplitude as the frequency increases due to de-emphasis.

Figure 5c

This shows that a flat frequency response is achieved upon normal reception. Notice the 20dB gap, although the input steps are for 10dB. This is due to the noise canceller turning on. The decrease in amplitude for higher level, higher frequency tones is the result of the deviation limiter action.



AN1741








Figure	Description
7	No noise gain is observed at the output of the Tx channel because of the noise canceller circuit.
8	Shows why companding and emphasis are needed to improve the quality of the audio signal when BASEBAND NOISE is present in the system
9	Shows why companding and emphasis are needed to improve the quality of the audio signal when RF NOISE is present in the system.
10	Shows that the sensitivity and the signal-to-noise ratio of a receiver improved due to audio processing.






After studying these figures, a designer will have a graphical understanding of how the APROC processes a signal.

Figure 6 shows the test set-up using the APROC demo-board to simulate a real cellular phone call. Audio noise is added to the input of the microphone and RF noise is added to the receiver. The table for Figures 7-10 describes what the associated waveforms reveal when certain key stages of the APROC are activated or bypassed.

As seen from the following figures, there is a definite advantage in using the chip set in high performance communication systems.

AN1741



II. NE5750 A CLOSER LOOK AT THE NE5750:

Referring to Figure 11, the NE5750 has seven main features which make this chip unique: preamp, noise canceller, VOX, compressor, expandor, buffer, and power amplifiers. (NOTE: All component labels in this section are referenced to Figure 11, unless otherwise indicated.)

Preamp:

The NE5750 provides a preamp with adjustable gain. This allows the designer to boost the low level audio signal coming out of the microphone. The microphone can be connected to Pin 1 through a DC blocking capacitor, C1 (see Figure 12). The input impedance at this Pin is 50kΩ.

The preamp gain of the NE5750 can be adjusted from OdB to 40dB by an external resistor, R7, connected to Pin 2 through a capacitor C2. Below is a formula which allows the designer to determine the value of R7 for a certain value of gain.

If a designer wanted a preamp gain of 20dB, a $5k\Omega$ resistor would be required (see Table 3).




Table 3. Calculated R7 Values for Different Preamp Gains

X (dB)	R7
0	Leave Pin 2 open
5	64k
10	22k
15	10k
20	5.1k
25	2.5k
30	1.1k
35	405
40	Pin 2 AC grounded

Noise Canceller:

The output of the preamp is connected to the input of the noise canceller circuit which is internal to the device. The function of the noise canceller is to automatically provide a set gain of either OdB when no signal is present, or 10dB when a signal is present. With this feature, background noise is minimized from transmission.

This automatic gain setting can only be implemented when the noise canceller circuitry is used in conjunction with the VOX circuitry. The threshold and attack and release time can be set externally. This will be described in more detail in the "VOX" section.

Although the noise canceller circuit is really designed to be used with the VOX circuitry, it can be implemented without it. The noise canceller circuit can be set up to provide either 0dB or 10dB of gain at all time (regardless of the presence of a signal). Table 4 shows how to achieve either gain settings when the VOX function is bypassed.

Table 4. Setting Up the Gain of the Noise Canceller

Pin	Gain of Noise Canceller		
No.	0dB	10dB	
3	Ground	Ground	
4	Ground	V _{CC}	
7	10k to GND	Ground	

The output of the noise canceller is accessible to the designer at Pin 24. C13 is used as a DC blocking capacitor.

VOY-

As mentioned earlier, the VOX circuitry works together with the noise canceller circuit. Pins 3, 4, 5, 6, and 7 all deal with the VOX's performance.

All of the resistor and capacitor values given in the NE5750 data sheet are chosen to meet AMPS/TACS specification for cellular radio. So any deviation from these values should be considered carefully if the application is in cellular radio.

Connected to Pin 3 is a resistor R2 and capacitor C15, as shown in Figure 13. These components set the gain of the VOX. The values here are for internal use only and have no direct relationship with the performance. So the values should be kept as shown. In some special applications, R2 may be adjusted such that the voltage on Pin 4 can be increased. By increasing this voltage, the voltage on Pin 7 can be set to a higher range (more details later).

Pin 4 has C3 and R1 connected to it which affects the attack and release time of the VOX circuit. In general the attack time should be faster than the release time.

The values given for C3 and R1 provide an approximate attack time of 12ms and release time of 120ms. These values should be kept as shown


The timing of the VOX circuit is important because it controls the gain of the noise canceller, and can also turn the transmitter on and off

- VOX_{OUT} and VOX_{CTRL}


By using VOX_{OUT} and VOX_{CTRL}, Pins 5 and 6 respectively, the NE5750 can control the status of the transmitter. The VOX_{OUT} Pin should have a 10k Ω pull-up resistor to V_{CC}. When probing Pin 5, a logic '1' or '0' will be read. The VOX_{CTRL} pin should have a logic '1' or '0' connected to it. Table 5 shows how Pins 5 and 6 can be used:


Having a logic '0' on Pin 6 is sufficient in most applications. When voice is present, the noise canceller kicks on while the VOXout Pin supplies a logic '1'; when voice is not present, VOXout Pin supplies a logic '0'. In a cordless phone application this logic level could be used to turn the transmitter on and off, thereby conserving power for any battery operated applications.


Supplying a logic '1' on Pin 6 would cause the transmitter to stay on regardless of any signal input to Pin 1. However, the functionality of the noise canceller will still be signal dependent.



AN1741







This condition is mainly used if the battery consumption is not a problem. Such a condition would be for any car cellular radios.




Figure 15. Compandor Dynamic Range

- setting the threshold

R3 at Pin 7 is used to set the threshold of the VOX. Setting the threshold determines the voltage level input at which the noise canceller and VOX will activate. Formula 4 shows how to calculate the VOX's threshold.

 VOX_{THRESH} (mV) = $50\mu A \cdot R3$ (K Ω) (4) Where R3 > $3k\Omega$)

If R3 = 5.6k, the measured voltage at Pin 7 should be approximately 280mV.

The way to adjust the VOX is to first determine what signal level is desired at Pin 1 to activate the VOX noise canceller circuits. Once that level is applied to Pin 1, connect a voltmeter to Pin 4. The voltage level measured here should be plugged into formula 4 to determine R3.

As mentioned earlier, the voltage at Pin 4 can be increased by R2. But one should only deviate from the R2 value if the voltage at Pin 7 cannot come down. In most cases, setting R2 to $43 k\Omega$ and setting Pin 7 to the voltage at Pin 4 is sufficient.

Figure 14 shows graphically how R3 and R2 affect the location of the "box". The "box" is always 10dB, which is due to the noise canceller circuit.

EXAMPLE I: Set the VOX threshold such that it "kicks on" when 30mV_{P-P} is applied to Pin 1 of the NE5750 with a preamp gain of 0dB.

Step 1: Make sure:

- a. Pin 7 is left open.
- b. The VOX attack and recovery components are in place at Pin 4.
- c. R2 and C15 are connected to Pin 3.
- d. If using the NE5750 alone, be sure to connect the preamp output (Pin 24) to the compressor input (Pin 23) with a DC blocking cap.
- e. The preamp gain is already set (in this instance the preamp gain is 0dB).
- f. Make sure that the compressor's components are also connected; compressor's attack time has to be functional

Step 2: Apply a constant 1kHz sinewave signal to Pin 1 with the desired threshold. In this case, 30mV_{P-P}.

Step 3: Measure the DC voltage on Pin 4; V4=260mV

Step 4: Calculate R3:

 $R3 = V4(V)/(50\mu A)$ = 0.260/50 μA

= 5.2k

let's use a 5.3kΩ

Step 5: Connect R3 to Pin 7 and verify that VOX "kicks on" at the desired threshold.

- This set-up has the VOX kicking on at 30mV_{P-P} and kicking off at 11mV_{P-P}.

Referring to the above example, if a preamp gain of 10dB was chosen before setting the threshold, the threshold will also change. So it is vital that the preamp gain be set before setting the VOX threshold.

AN1741

Table 5. VOX Truth Table

Inputs		Outp	uts
Voice (Pin 1)	VOX _{CTRL} (Pin 6 of NE5750)	Noise Canceller Gain	VOX _{OUT}
Not Present	logic '0'	0dB	logic '0'
Present	logic '0'	10dB	logic '1'
Not Present	logic '1'	0dB	logic '1'
Present	logic '1'	10dB	logic '1'

NOTE: To apply a logic '0' on Pin 6 by the I²C evaluation program, be sure that the VOX_{EN} is high, and low for a logic '1' on Pin 6. If the NE5750 is used alone, be sure that the output of the noise canceller is AC coupled to the input of the compressor. Also, make sure that all of the components for the compressor are connected.

Compandor:

- compressor

The compressor input at Pin 23 requires an external DC blocking capacitor (C12). The input impedance is roughly 50kΩ. Unlike the older compandors, this input can be directly driven from CMOS circuits (e.g. NE5751).

The gain from the preamp should be adjusted such that there is enough signal getting to the compandor. However, one must be careful not to overdrive the inputs. Additionally, do not forget the extra 10dB gain from the noise canceller (assuming it is being used).

Figure 15 shows the typical dynamic range of the compandor. The maximum input signal that the compressor can handle is $3.72V_{P,P}$ or 24.6dB. The minimum input is approximately $1.74mV_{P,P}$ or -42dB. Knowing that the 0dB point of the compandor is at $77.5mV_{RMS}$, one can easily convert from volts to dB. Formula 5 shows the conversion from V_{RMS} to dB.

$$X(dB) = 20 \log \left(\frac{V_{RMS}}{77.5 (mV_{RMS})} \right)$$
 (5)

where


X = value in dB

V = voltage in RMS.

Usually it is easier to work in voltages, but in this case it is better to work in dB. If one knows the input signal in dB, the designer can predict the output of the compressor (also in dB) to be half or two times the input. For instance, if the input were 10dB, we could expect the output to be 5dB. On the other hand, if the input was -20dB, we could expect the output to be -10dB.

Capacitor C11 on Pin 22 controls both the attack and release time of the compressor. The attack time may be calculated by Formula 6.

Attack time =
$$R \cdot C$$
 (6)
where $R=10k\Omega$



NOTE: The release time is roughly 4 times slower than the attack time by design.

Release time = 4 · Attack time

Capacitor C10 on Pin 21 is used for AC bypassing. Capacitor C9 on Pins 19 and 20 is also for AC bypassing.

- expandor

The expandor input at Pin 17 requires an external DC blocking capacitor (C8). The input impedance is around 2.5k Ω . Referring to Figure 15, the input range of the expandor is from 19.53mV_{P-P} (-21dB) to 903mV_{P-P} (12.3dB). The output range is from 1.74mV_{P-P} (-42dB) to 3.72V_{P-P} (24.6dB).

Capacitor C7 is used to set the attack and release time of the expandor. Formula 6 can also be used to determine those values.

 how to measure attack and recovery time In this section we will briefly describe the bench procedure for measuring attack and recovery times. Additional information can be found in AN174 in the "Attack and Decay Time" section.

Let's assume that C_{RECT} =2 μ F and $R_{INTERNAL}$ =10k. Since T=R·C, then T=20ms. If we wanted a different "RC" time constant we would change the C_{RECT} value ($R_{INTERNAL}$ is a fixed value).

Using these component values let's measure the attack and recovery times to see if the CCITT and EIA specifications are met.

measurement at compressor: EIA Specifications

Attack time is the time required for the transmitter deviation to settle to a value equal to "1.5" times the final steady state value, for a 12dB step up.

Release time is the time required for the transmitter deviation to settle to a value equal to "0.75" times the final steady state value, for a 12dB step down.

AN1741

The compressor must have a nominal attack time of 3ms and a nominal recovery time of 13.5ms as defined by CCITT.

Bench Procedure for Compressor Test

- Apply a 1kHz sinewave signal at 0dB to the input of the compressor (0dB is defined where the compandor passes the input signal through to the output — unity gain level for the APROC is 77.5mV_{RMS}.
- Modulate the 1kHz input signal with a 1Hz-2Hz square wave.
- Connect an oscilloscope probe to the input of the compressor and adjust both the modulation and oscilloscope (uncalibrate it) so that a 1:4 ratio is achieved on the screen of the oscilloscope (see Figure 16a).

Adjusting for a 1:4 ratio produces a 0dB to 12dB step at the input. The unit "1" represents the 0dB input level and the unit "4" represents the 12dB input level (20log (4/1) =12dB).

- Connect another oscilloscope probe to the output of the compressor and observe the waveform (see Figure 16b). The "final steady-state" value for the attack time is "2" units while the release time is "1" unit. These output values are expected because, for a compressor, the ratio is 2:1 unless the input is at 0dB, in which case, the ratio is 1:1.
- Now to measure the attack and release time, capture the beginning and end of the output waveform where the changes occur (see Figures 16c and 16d).

To measure the attack time (TA):

-According to the EIA specifications:

T_A = 1.5 · Final Steady - State Value

-therefore

 $T_A = 1.5 \cdot 2 \text{ units} = 3 \text{ units}$


-Measure the time it takes for the output to drop to the 3rd unit. According to Figure 16c, our attack time is 3ms. This indeed meets CCITT specs..

To measure the release time (T_R):

-According to the EIA specifications:

T_R = 0.75 · Final Steady - State Value

-therefore



 $T_A = 0.75 \cdot 1 \text{ unit} = 0.75 \text{ units}$

-Measure the amount of time it takes for the output to rise up to 0.75 units. According to Figure 16d, our release time is 13ms. Again the CCITT spec. is met.

measurement at expandor:

EIA Specifications

Attack time is the time required for the transmitter deviation to settle to a value equal

to "0.57" times the final steady state value, for a 6dB step up.

Release time is the time required for the transmitter deviation to settle to a value equal to "1.5" times the final steady state value, for a 6dB step down.

The expandor must have a nominal attack time of 3ms and a nominal recovery time of 13.5ms as defined by CCITT.

Bench Procedure for Expandor Test

- Apply a 1kHz sinewave signal at 0dB to the input of the expandor (0dB is defined where the compandor passes the input signal through to the output — unity gain level).
- Modulate the 1kHz input signal with a 1Hz-2Hz square wave.
- Connect an oscilloscope probe to the input of the expandor and adjust both the modulation and oscilloscope (uncalibrate it) so that a 1:2 ratio is achieved on the screen of the oscilloscope (see Figure 17a).

Adjusting for a 1:2 ratio produces a 0dB to 6dB step at the input. The unit "1" represents the 0dB input level and the unit "2" represents the 6dB input level (20log(2/1)=6dB).

- 4. Connect another oscilloscope probe to the output of the expandor and observe the waveform (see Figure 17b). The "final steady-state" value for the attack time is "4" units while the release time is "1" unit.
- These output values are expected because for an expandor the ratio is 1:2 unless the input is at 0dB, in which case, the ratio is 1:1.
- Now to measure the attack and release time, capture the beginning and end of the output waveform where the changes occur (see Figures 17c and 17d).

To measure the attack time (TA):

-According to the EIA specifications:

T_A = 0.57 · Final Steady - State Value

-therefore

 $T_A = 0.57 \cdot 4 \text{ units} = 2.28 \text{ units}$

-Measure the time it takes for the output to reach 2.28 units. According to Figure 17c,

AN1741

our attack time is 3ms. This indeed meets CCITT specs..

To measure the release time (T_R):

-According to the EIA specs .:


T_R = 1.5 · Final Steady - State Value


-therefore

$$T_A = 1.5 \cdot 1$$
 unit = 1.5 units


-Measure the amount of time it takes for the output to drop to 1.5 units. According to Figure 17d, our release time is 13ms. Again the CCITT specification is met.

These results show that the release time is about 4 times slower than the attack time. All Signetics compandors are internally set up this way so that once the attack time is set by C_{RECT} , the release time is automatically set.





Special Note: In AN174, Figures 10 and 11 show the X-axis as being in fractions of the time constant. The way to clarify this is by multiplying 20ms to these numbers to convert them to the measured attack and recovery time. The 20ms comes from the "RC" time constant which can be varied by varying the C_{RECT} value. But again, once these numbers



are converted, one can see that these figures show similar results as ours in the lab.

Amplifier Section:

-speaker amplifier

The speaker amplifier is a unity gain amplifier with a high input impedance. Located on Pin 11, the output of the amplifier, are two capacitors C5 and C16. Capacitor C5 is for DC blocking, while C16 is for high pass filtering.

Since the amplifier's input is not directly accessible to the designer (see Figure 18), it is impossible to exceed a gain of one. However, if external attenuation is desired, use formula 7 to determine the series resistor that would connect to Pin 14.

$$A_V = \frac{-R_F}{R_{IN}}$$

$$= \frac{-50k}{(50k + R_c)}$$

In most cases, the attenuation takes place in the NE5751 before the signal gets to the amplifier. Therefore, adding external attenuation is rare.

-earphone amplifier:

Unlike the speaker amplifier, the gain of the earphone amplifier can be set by external resistors. In this case, the required output and input are directly accessible. Figure 19 is a diagram of the earphone amplifier with the required equations. Sidetone gain can also be implemented with an external resistor.

How To Power Down

"Power down" or "power up" can be implemented by Pin 10 of the NE5750. When Pin 10 is connected to V_{CC}, the chip is in the "power up" state. In this mode, the chip is fully functional. However, when Pin 10 is connected to ground, the chip is in the "power down" state where the current consumption drops dramatically (CMOS or TTL levels will suffice). In this mode, the chip is not expected to be functional, but all of the capacitors remain charged so that "power up" can occur quickly. Having this capability allows the system to conserve battery power.

III. NE5751

A CLOSER LOOK AT THE NE5751:

Figure 24 shows a block diagram of the NE5751. Key functions for this chip include a TX bandpass filter, TX pre-emphasis filter, TX low pass filter, summing amplifier, RX bandpass filter, RX de-emphasis, programmable DTMF generator, programmable attenuator, and an I²C bus interface.

-TX path


The input and output of the TX bandpass filter are located on Pins 3 and 4, respectively. The 4th-order Chebyshev bandpass filter is designed to pass 300 to 3000Hz (voice band). (see Figure 20).

The input to the pre-emphasis circuit is accessible through Pin 5. This filter shapes

AN1741

the spectrum with a +6dB per octave slope in the pass band (see Figure 21). The output is then connected internally to a low pass filter and limiter circuit (see Figure 22). The functions of the last two filters guarantee that the 12kHz maximum frequency deviation for cellular radio is not violated.

The output of the limiter filter (Pin 23) and the output of the programmable DTMF generator (Pin 22) can be connected to the input of the summing amplifier. The gain of this amplifier can be controlled with external resistors. In Figure 24, the resistors are all 51kΩ which creates a unity gain configuration. The output of the amp is then connected to the transmitter.




The Limiter and All-pass Circuit:


An important aspect of the AMPS specification is concerned with the 12kHz maximum frequency deviation. The output of the APROC should be less than 12kHz regardless of the input signal. Figure 23 shows the equipment used for the test measurements and how the signal was processed. A 1kHz signal was applied to the input of the demo-board until a 5% distorted signal was measured at the limiter output. This waveform's peak-to-peak voltage was recorded as a reference, then, at various chosen frequencies, the input of the demo-board was overdriven so we could record the distorted peak-to-peak waveform. (See Figure 26)

Formula 8 was used to calculate maximum frequency deviation from the waveforms shown in Figure 26

Max Freq Dev with All-Pass Ckt =

 $\frac{BW_F}{BW_B}$ · 8kHz





BW_F = the bottom waveform's peak-to-peak voltage from one of the observed Figures.

BW_R = the bottom waveform's peak-to-peak voltage from the reference Figure.

Table 6. Maximum Frequency Deviation Results for the 12kHz Test

Frequency (Hz)	With All-Pass (kHz)
300	5.91
500	9.04
800	10.09
1000	10.09
1200	10.09
2000	11.13
3000	10.78

Table 6 reveals the calculated results for maximum frequency deviation over the voice band. The test results show that the NE5750 and NE5751 will meet the 12kHz AMPS specification. If a customer needs further

assurance that the 12kHz specification will be satisfied, an Automatic Level Control (ALC) circuit can be placed after the summing amplifier output of the NE5751. Keep in mind, though, that this ALC will only provide attenuation.

- RX path


For the receive side of the NE5751, the signal goes to the input of the RX bandpass filter (Pin 13) which has the same characteristics as the TX bandpass filter. The only difference is that this filter also has a stop-band notch filter at 6kHz to reject the Supervisory Audio Tone (SAT) signals as seen in Figure 27.

The output is then internally connected to the de-emphasis filter. This filter provides a -6dB/octave slope over the passband to compensate for the pre-emphasis function (see Figure 28).

The attenuator can be digitally programmed by I2C. The input signal level can be attenuated 16 steps in 2dB increments. This

where

AN1741



AN1741

Table 7. Maximum Frequency Deviation Results for the 12kHz Test

Number Dialed	High Freq.	Low Freq.	DTMF HI	DTMF LO
1	1209	697	A5_	8F
2	1336	697	96	8F
3	1477	697	87	8F
4	1209	770	A5	82
5	1336	770	96	82
6	1477	770	87	82
7	1209	852	A 5	75
8	1336	852	96	75
9	1447	852	87	75
0	1336	941	96	6A
*	1209	941	A5	6A
#	1477	941	87	6A

gives a range from 0dB to -30dB. The attenuator error is shown in Figure 29.

I²C Bus Interface:

The NE5751 is controlled by a serial control bus comprised of a clock input, serial bus address, serial clock line, and serial data line.

A designer who is unfamiliar with I2C can refer to the following documents for assistance: 1) I2C Bus Specification and 2) Signetics AN168. Both of these documents can be found in the 1989 Signetics Linear Data Manual or the 1991 RF Communications Handbook.

The clock input requires an input frequency of 1.2MHz. This frequency is vital for the operation of the part because it effects the DTMF generator and the 3dB point of all the switch capacitor filters.

The output of the DTMF generator can be determined by Formula 8.

$$Low Freq = \frac{\frac{Clock Input Freq}{12}}{LD}$$
 (8a)

where LD is the value of the register This translates to: DTMF LO REG = 100000/ LO REG (Hz)

$$High \ Freq = \frac{\frac{Clock \ Input \ Freq}{6}}{HD}$$
 (8b)

where HD is the value of the register

This translates to: DTMF HI REG = 200000/ HI REG (Hz)

Table 7 can be used to help the designer program the DTMF generator.

There are a few key points that should not be overlooked when programming the NE5751. The control registers consist of the

1. Register map

- 2. Signal path register
- 3. Volume control and test register
- 4. High tone DTMF register
- 5. Low tone DTMF register

To generate a single tone from the DTMF generator, use the appropriate registers (high or low DTMF) and load the other one with a '0', '1', or '2' to silence it.

The order of these registers is important. If the programmer wanted to turn down the volume, he/she would have to re-program the register map, signal path, and then give the new data to the volume control and test register.

IV. APROC DEMO-BOARD

About the APROC demo-board:


The NE5750/51 demo-board layout can be seen in Figures 30, 31, and 32. It incorporates the use of DIP packages. However, an SO adapter could be made to test the SO APROC chips.

A separate board is used to interface the APROC demo-board with the computer's parallel port. This converter utilizes the 74LS05 as a buffer scheme.


An I²C program for the APROC is provided so that a designer can easily program and evaluate the chip set. This eliminates the need to write an evaluation program. However, it does not eliminate the need for a final system program.


The evaluation program has a graphic display that shows the transmit and receive path of the APROC on the terminal, as seen in Figure 33. By selecting a function, one can toggle the space bar on the key board to turn on or off any key features. The designer could also type in the codes for any registers to control the functions.

Figure 25 shows how the interface board and the demo-board can be used in conjunction with a computer. Once everything is connected properly, one can make his own evaluations on the chip set.




Demo-board with the I2C **Evaluation Program**





AN1741



How to Power Down on the NE5750/51 Demo-Board:

In general, power down mode is a condition where a system has just enough power to "stay alive" and, therefore, is not expected to be fully operational. When called upon, the system can quickly get out of this mode and into the power up mode and be ready to perform its functions. This fast reaction time is possible because all of the capacitors have maintained their charges. This is because power was not cut-off completely. The power down function reduces overall current consumption when the system is not fully operational, and is especially helpful when the system is operating from a battery powered source.

There are three power down conditions when we refer to to the NE5750/51 demo-board. They are listed and described as follows:

1. NE5750 Power Down

Purpose:


- to reduce current consumption
- to maintain all DC voltages on the device pin to keep the capacitors charged

How To:

- use hardware switch on demo-board which forces Pin 10 to ground
- or use a CMOS logic output into Pin 10

Benefits:

- reduces current consumption while maintaining readiness



 current drops from 8.4mA to 1.8mA (typically)

Mode of Operation:

- Everything is semi-functional, although performance is not, and will not be, guaranteed
 - 2. NE5751 Power Down

Purpose:

- to reduce current consumption
- to maintain all DC voltages on the device Pin to keep the capacitors charged up
- to open all voice paths so that no signals will flow

How To:

- program the I²C bus under the condition that all registers are set to zero

Benefits:

- all the registers are always at zero when powering up from the power down mode
- reduces current consumption while maintaining readiness
- current drops from 2.7mA to 1.1mA (typically)

Mode of Operation:

- Everything is semi-functional, although performance is not, and will not be, guaranteed
- 3. Chip-Set Power Down

Definition:

-the NE5750 and NE5751 demo-board is in the power down mode when:

- The transmitter and receiver are muted on the NE5751
- The NE5751 is powered down (all registers are set to zero), and
- 3. The NE5750 is powered down

How to Power Down the Chip-Set Properly (1st Choice):

Please follow this recommended sequence:

- 1. Mute both the transmitter and receiver on the NE5751.
- 2. Program the following registers as follows:

Signal Path Register: 00000000

Volume Control Register: 00000000

High DTMF Register: 00

Low DTMF Register: 00

3. Power Down the NE5750.

How to Simulate the Power Down on the Chip-Set (2nd choice)*

Please follow this recommended sequence;

1. Program the following registers as follows:

Signal Path Register: 00010000

Volume Control Register: 01100000

High DTMF Register: 00

Low DTMF Register: 00

2. Power Down the NE5750

*NOTE: this method is only used when the NE5751 mute switches are not accessible, by design.

AN1741

Comments

- Muting both the transmitter and receiver on the NE5751 can be done by the two "hardware" switches on the demo-board (forces Pins 11 and 12 to V_{CC}).
- Powering down the NE5751 can be done by programming the correct assigned register to zero (For more details, consult the NE5751 data sheet).
- Powering down the NE5750 can be done by the "hardware" switch on the demoboard (forces Pin 10 to ground).
- When coming out of the power down mode to the power up mode, reverse the procedure given above.
- If functions are activated while in the power down mode before power up occurs, the "chip-set power down" is no longer valid.
- 6. We recommend that a 2.2µF capacitor be placed between the NE5751 de-emphasis output to the NE5750 expandor input. The purpose of this capacitor is to block any DC offset that might occur between the two chips while in the power down mode. If this capacitor is not used, an abnormal reaction might occur where white noise is generated.

V. NE5750 DEMO-BOARD

Figure 34 shows the layout for the NE5750 demo-board. This board can be used to evaluate the NE5750, alone, and allows the designer to do extensive testing without having to worry about other external factors. Again, this board makes use of dip packages only. However, a SO adapter can be made to implement the SO version of the NE5750.

VI. QUESTION AND ANSWER SECTION

NE5750 and NE5751 (APROC):

- Q: Is it OK to connect the V_{REF} pins together for the NE5750 and NE5751? My circuit seems to be working properly.
- A: No, this is not a good idea. Although both V_{REF}s are at 2.5V (V_{REF} =V_{CC}/2), there is no guarantee that they will be exactly equal over temperature. One of the V_{REF}s might influence the function of the other chip which, in turn, might have a detrimental effect on the performance of the chips.

- Q: Will the APROC chip set work for TACS, NMT or NAMPS specifications as it does for AMPS specification?
- A: The APROC was designed to meet AMPS and TACS specifications, however, as it stands now, the chip set will also meet the NAMPs requirements. The chip set will not work for NMT specifications.
- Q: In the power down mode, is it OK to program the DTMF registers before powering up?
- A: No. This will break the rules of powering down. All the registers are set to zero in this mode. Please review the section on powering down the chip set properly.

NE5750:

- Q: Even though I have all the required external components in place on Pins 1,2,3,4,5,6 and 7, my VOX circuit does not work. What is wrong?
- A: The VOX circuit is not a trivial connection. Even though all the components are connected, be sure that the output of the NE5750 noise canceller is AC coupled to the input of the compressor to complete the VOX loop. This holds true if the NE5750 is used alone. However, if the NE5751 is used make sure that the signal is fed from the band-pass filter to the input of the NE5750 compressor input. For further advice, please read example 1 in the "setting the threshold" section of this application note.
- Q: Do I have to use I²C if I use the NE5750 alone?
- A: No, the NE5750 can be used by itself and does not require the use of I²C.
- Q: Can I speed up the release time of the compressor?
- A: Not directly. The release time is dependent on the attack time setting. Once the attack time is set by C11 on Pin 22 of the NE5750, the release time is set internally to be four times slower. So to increase the release time requires that the attack time be increased. One should be careful because setting the

- attack time too fast could cause more distortion on the output.
- Q: The NE5750 compressor input impedance is around 50kΩ. Why is this impedance higher than that of others in your family of compandors?
- A: The NE5750 was designed to be compatible with the NE5751. The NE5750 compressor input was modified to accept CMOS driven outputs like the NE5751. This internal modification eliminates the need for an external buffer.

NE5751:

- Q: Can I change the filter characteristics?
- A: Yes, by changing the master clock input frequency the 3dB points will be effected. For example, if F=1.2MHz, then BPF1=3kHz. Now, if F=600kHz, BPF1=1.5kHz; and if F=2.4MHz, BPF1=6kHz. This type of application is not recommended because the part was not designed to be used this way and, therefore, performance will not be guaranteed. Additionally, the DTMF generator will be off in frequency from the calculated values because of the assumption of a 1.2MHz clock, and the I²C interface will not be functional.
- Q: Besides I²C, can I communicate to the NE5751 with another type of operating scheme?
- A: Yes, by bit banging. Instead of using the I²C hardware one can supply the clock and data defined in the I²C protocol software. But this takes up a lot of memory, therefore, it is preferable to implement the I²C hardware.
- Q: The limiter seems to work when I overdrive the input with a strong signal. However, when I try to pass DTMF tones, the limiter's level varies when switches T3/T5 and T4 are set to different settings Why is this? Isn't the output supposed to stay constant regardless of the input being overdriven or passing DTMF tones?
- A: Yes, the limiter should hold the output constant when an overdriven signal is applied, but only when the switches are

AN1741


used properly. When passing DTMF tones, T1, T2, and T4 should be left open, while T3/T5 are closed. The voice path should be disconnected when DTMF tones are being passed. Hence, T3/T5 should be left open when DTMF is not used.

- Q: When I program a DTMF tone, it only stays on for 96ms. How can I make it stay on longer?
- A: The way to make it stay on longer than 96ms is to re-load the DTMF registers (re-program the DTMF registers before 96ms expires).

REFERENCES:

"Audio Processing for Cellular Radio or High Performance Transceivers", proceedings of R.F. Expo 1989, A. Fotowat, S. Navid, L. Engh, pp. 195-203.

"Designing Cellular Radios with the Philips Components-Signetics Cellular Chip Set", Cellular Radio Chip Set Design Manual, Feb. 25, 1990.








Figure 30. Layout of the APROC Demo-board



May 29, 1991

AN1741



Compone	nt Values
C1 0.1µF	R1 10kΩ
C2 10µF	R2 43kΩ
C4 0.22µF	R3 4.3kΩ
C5 4.7µF	R4 5.6kΩ
C7 15μF	R5 51kΩ
C8 10µF	R6 270kΩ
C9 10µF	R7 1kΩ
C10 0.22µF	R8 51kΩ
C12 2.2µF	
C13 2.2µF	R9 100kΩ
C14 2.2µF	R10 51kΩ
C16 100pF	R11 51kΩ
C17 2.2µF	R12 51kΩ
C18 10µF	R13 51kΩ
C19 .1µF	R14 OPTIONAL
C20 0.22µF	J1 JUMPER
C21 10µF	J2 JUMPER
C22 .022µF	IC NE5750 NARROW
C23 2.2µF	24-PIN SOCKET
C24 10µF	IC NE5751 WIDE
	24-PIN SOCKET
	P1 4 PRONG HEADER
	P2 4 PRONG HEADER
	SW MINI SLIDE SWITCH

Component Functions

Pull-up resistor for VOX_{OUT} logic levels R2 Sets gain of VOX, but for internal use only effects voltage on Pin 4 Used to set release time of VOX **R4** Sets threshold level of VOX R5 Feedback resistor for ear amplifier Sets gain of ear amplifier for the side tone input R7 Used in conjunction with C10 to filter out unwanted noise. Optional Sets gain of ear amplifier R8 R9 Used to bias up Pin 14 to 2.5V by connecting V_{THRESH} to V_{REF} without loading down V_{REF} source Input resistor for summing amp out. Can be used to set gain of signal Input resistor for summing amp out. Can be used to set the gain of the DTMF R11 Input resistor for summing amp. Can be used to set gain of the side tone input R12 Feedback resistor for summing amp. Can be used to set gain of all the inputs R13 Used to set gain of the preamp of NE5750 (OPTIONAL) JUMPER J2 JUMPER

R1


Bypass cap for VCC of NE5750 C2 Bypass cap for VCC of NE5750 DC blocking cap for mic input DC blocking cap for mic gain setting resistor Used to set attack a release time of VOX C8 Used to AC ground the V_{REF} pin (5750) DC blocking cap for speaker out C10 filter for speaker out C12 Sets attack and release time of compressor C13 Used to AC short the DC path for the compressor Provides AC path to the VOX circuitry C14 OPTIONAL. Basically to filter out noise C17 Sets attack and release time for the expandor C18 Used to AC ground V_{REF} pin (5751) C19 Bypass cap for V_{CC} of NE5751 C20 DC blocking cap for receiver input C21 DC blocking cap for ear amplifier output Sets gain of VOX, internal use only C23 DC blocking cap for summing amp out

C24 Bypass cap for V_{CC} of NE5751


NOTE: The board is constructed in such a way as to allow a single power supply to power the chip set, or for each chip to be powered by a separate power supply. Using separate power supplies will permit monitoring of current consumption of each part when Jumpers 3 and 4 are removed.

Figure 32. Parts and Function List of APROC Demo-board

663 May 29, 1991



AN1741






Figure 35.

SA5752

DESCRIPTION

The SA5752 is a high performance low power audio signal processing system especially designed to meet the requirements for small size and low voltage operation of hand-held equipment. The SA5752 subsystem includes a low noise microphone preamplifier with adustable gain, a noise cancellation switching amplifier with adjustable threshold, a voice operated transmitter (VOX) switch, VOX control, an audio compressor with buffered input, audio expandor, and an internal bandgap voltage regulator with power down capability. When used with Philips Semiconductors' SA5753, the complete audio processing function of an AMPS or TACS cellular telephone is easily implemented. The system also meets the requirements of the proposed NAMPS or NTACS specifications. The SA5752 can also be used without the SA5753 in a wide variety of radio communications applications.

FEATURES

- . Operating voltage range: 2V to 5.5V
- · Miniature SSOP and SO packages
- High performance
- Adjustable VOX and noise cancellation threshold
- · Adjustable gain preamplifier
- Audio companding
- · ESD protected
- · Open collector VOX output
- · Logic inputs CMOS compatible
- · Power down mode
- · Few external components
- Meets AMPS/TACS/NAMPS/NTACS requirements

BENEFITS

- · Very compact applications
- · Long battery life in portable equipment
- Complete cellular audio function with the SA5753

APPLICATIONS

- Cellular radio
- Mobile communications
- · High performance cordless telephones
- · 2-way radio

PIN CONFIGURATION

DK and D PACKAGE				
MICIN 1 PREAMPGRES 2 RECTGRES 3 NCANCAP 4 VOXOUT 5 VOXTR 6 VOXTR 6 VOXEF 8 VCC 9 EXPCAP 10	20 NCANOUT 19 COMPIN 18 COMPCAP3 17 COMPCAP1 16 COMPCAP2 15 COMPCAP2 14 VOXCTL 13 HPDN 12 EXPIN 11 EXPOUT			

ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
20-Pin Plastic Small Outline Large (SOL) package	-40 to +85°C	SA5752D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	SA5752DK	1563

SA5752

PIN DESCRIPTIONS

PIN NO.	SYMBOL	DESCRIPTION
1	MICIN	Microphone input
2	PREAMPGRES	Preamplifier gain resistor
3	RECTGRES	Rectifier gain resistor
4	NCAN _{CAP}	Noise cancellation timing capacitor
5	VOX _{OUT}	Voice operated transmission output
6	VOX _{TR}	Voice operated transmission threshold resistor
7	GND	Ground
8	V _{REF}	Reference voltage
9	V _{CC}	Positive supply
10	EXP _{CAP}	Expandor timing capacitor
11	EXP _{OUT}	Expandor output
12	EXP _{IN}	Expandor input
13	HPDN	Hardware power-down
14	VOX _{CTL}	Voice operated transmission control
15	COMP _{CAP2}	Compressor capacitor 2 DC block
16	COMPOUT	Compressor output
17	COMP _{CAP1}	Compressor timing capacitor 1
18	COMP _{CAP3}	Compressor capacitor 3 DC block
19	COMPIN	Compressor input
20	NCAN _{OUT}	Noise cancellation output

BLOCK DIAGRAM



SA5752

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
Vcc	Power supply voltage range	-0.3 to 6	V
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{CC} +0.3)	V
T _{STG}	Storage temperature	-65 to +150	°C
TA	Ambient operating temperature	-40 to +85	°C

DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{CC} = +3.0V$, $0dB = 77.5 mV_{BMS}$. See test circuit, Figure 4.

		TEST CONDITIONS	LIMITS			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.74	3.0	5.5	V
Icc	Supply current	No signal Power down mode		3.1 125	4.0	mA μA
Z _L	Load impedance pins NCAN _{OUT} , EXP _{OUT}		50			kΩ
	COMP _{OUT} ¹		10	, , , , , , , , , , , , , , , , , , , ,		kΩ
Z _{IN}	Input impedance COMP _{IN} , MIC _{IN}		40	50	60	kΩ
	EXP _{IN} ²		2.0			kΩ
	Noise cancellation current	Pin 6		25		μА
Vos	DC offset NCAN _{OUT} ³		-50	-3.0	50	mV

- Compressor is tested in production with $50k\Omega$ load.
- Not tested in production.
- Offset values are identical for both gain states of noise reduction circuit.
 Operational down to V_{CC} = 2V.

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{CC} = +3.0V$, 0dB level = 77.5m V_{RMS} . See test circuit, Figure 4.

SYMBOL						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Preamplifier gain range Preamplifier voltage gain 0dB Preamplifier voltage gain 40dB	Pin 2 open Pin 2 AC ground	0 -1.0 39.0	0 40	40 1.0 41.0	dB dB dB
	Preamplifier noise density	Pin 2 AC grounded RS = 50kΩ unweighted 20Hz-20kHz		7		nV/√Hz
	•	weighted CCIR DIN45405 20-20kHz		8		nV/√Hz
	Switch amplifier gain		9	10	11	dB
Compandor	1kHz, all tests ¹					
COMPOUT	Compressor error at -21dB output level	Input level = -42dB	-1.0	-0.16	1.0	dB
COMPOUT	Compressor error at -10dB output level	Input level = -20dB	-1.0	-0.11	1.0	dB
COMPOUT	Compressor error at 0dB output level	Input level = 0dB	-1.5	+0.1	1.5	dB
COMPOUT	Compressor error at +5dB output level	Input level = +10dB	-1.0	+0.04	1.0	dB
COMPOUT	Compressor error at +10dB output level	Input level = +20dB	-1.0	+0.02	1.0	dB
EXPOUT	Expandor error at -42dB output level	Input level = -21dB	-1.0	-0.12	1.0	dB
EXPOUT	Expandor error at -21dB output level	Input level = -10.5dB	-1.0	+0.1	1.0	dB
EXPout	Expandor error at -10dB output level	Input level = -5dB	-1.0	+0.03	1.0	dB

SA5752


AC ELECTRICAL CHARACTERISTICS (Contineud)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXP _{OUT}	Expandor error at 0dB output level	Input level = 0dB	-1.5	-0.2	1.5	dB
EXPOUT	Expandor error at +10dB output level	Input level = +5dB	-1.0	+0.03	1.0	dB
EXP _{OUT}	Expandor error at +20dB output level ²	Input level = +10dB	-1.0	-0.1	1.0	dB
EXP _{OUT}	Expandor V _{OS}	No signal	-50.0	+3.0	50.0	mV
EXP _{OUT}	Expandor output DC shift	No signal to 0dB	-100	+2.0	100	mV
	Timing capacitors compandor			2200		nF
THD	Total harmonic distortion Compressor	1kHz, 0dB BW=300-3kHz		0.2	1	%
	Expandor	1kHz, 0dB BW=300-3kHz		0.1	1	%
	NCAN _{OUT}	1kHz. Pin 2 open output level = 0dB		0.02	1	%
		1kHz, Pin 2 open output level = +20dB		0.06	1	%
VOX _{OUT}	Sink current				0.5	mA
	Low level High level	Open collector I _L = 0.5mA		Vcc	0.4	V
VOX _{CTL}	Input current Low		-50	-6.6	0	μА
	High		-10	-0.02	+10	μА
	Input level Low High		0 0.7V _{CC}		0.3V _{CC} V _{CC}	V
H _{PDN}	Input current Low	,	-10	-4.1	+10	μА
	High		-10	-0.2	+10	μА
	Input level Low High		0 0.7V _{CC}		0.3V _{CC} V _{CC}	V
	Reference filter capacitor			10		μF


NOTE:


Measurements are relative to 0dB output.
 Measurement is indicative of the output dynamic range capability.

SA5752




SA5752






SA5752




Philips Semiconductors RF Communications Products




SA5752

TYPICAL PERFORMANCE CHARACTERISTICS



SA5752

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



SA5753

DESCRIPTION

The SA5753 is a high performance low power CMOS audio signal processing system especially designed to meet the requirements for small size and low voltage operation of hand-held equipment. The SA5753 subsystem includes complementary transmit/receive voice band (300-3000Hz), switched capacitor bandpass filters with pre-emphasis and de-emphasis respectively, a transmit low pass filter, peak deviation limiter for transmit, digitally controlled attenuators for signal level and volume control, audio path mute switches, a programmable DTMF generator, power-down circuitry for low current standby, power-on reset capability, and an I2C interface. When the SA5753 is used with an SA5752 (companding function), the complete audio processing system of an AMPS, TACS, NAMPS or NTACS cellular telephone is easily implemented.

The system also meets the requirements of the proposed NAMPS or NTACS specification, and can be used in cordless telephone applications.

The SA5753 can be operated without the I²C bus interface by pulling DFT (Pin 13) HIGH.

FEATURES

- Low 3V supply
- Miniature SSOP package
- Low power
- High performance
- Built-in programmable DTMF generator
- Built-in digitally controlled attenuators for modulation and volume control
- Built-in peak-deviation limiter
- I²C Bus controlled
- Power-on reset
- Power down capability
- Programmable mute control
- Meets AMPS/TACS/NAMPS/NTACS requirements


BENEFITS

- Very compact application
- · Long battery life in portable equipment
- Complete cellular audio function with the SA5752

APPLICATIONS

- Cellular radio
- Mobile communications
- High performance cordless telephones
- 2-way radio

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Small Outline Large (SOL) Package	-40 to +85°C	SA5753D	0172D
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	SA5753DK	1563

SA5753

PIN DESCRIPTIONS

PIN NO.	SYMBOL	DESCRIPTION
1	TXBF _{IN}	Transmit bandpass filter input
2	TXBF _{OUT}	Transmit bandpass filter output
3	PREMPIN	Pre-emphasis input
4	V _{DD}	Positive supply
5	VOX _{CTL}	Vox control output
6	HPDN	Power-down I/O
7	DEMPOUT	De-emphasis output
8	AUDIOIN	Audio input
9	SPKR _{OUT}	Audio output to speaker
10	EAR _{OUT}	Audio output to earpiece
11	RX DEMODIN	Rx demodulated audio signal input
12	RX MUTE	RX audio signal mute input
13	DFT	Default input, non-l ² C or stand-alone operation
14	CLK _{IN}	Clock input (1.2MHz)
15	GND	Ground
16	SCL	I ² C serial clock line
17	SDA	I ² C serial data line
18	TX MUTE	Tx audio signal mute input
19	DATAIN	Data input
20	TX _{OUT}	Transmit output

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT	
V _{DD}	Power supply voltage range	-0.3 to 6	. V	
V _{IN}	Voltage applied to any other pin	-0.3 to V _{DD} +0.3	V	
	Storage temperature	-65 to +150	°C	
T _A	Ambient operating temperature	-40 to +85	°C	

SA5753

DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{DD} = +3.0V$, unless otherwise specified. See test circuit, Figure 1.

			1.7	LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{DD}	Power supply voltage		2.7	3.0	5.5 ¹	٧	
I _{DD}	Supply current	Operating IDLE Power Down (PWDN)		2.7 600 200		mA μA μA	
I _H	Input current high TX MUTE, RX MUTE, HPDN DFT	$V_{IN} = V_{DD}$	-10 0	0 +10	+10 +30	μ Α μ Α	
I _{IL}	Input current low TX MUTE, RX MUTE, HPDN, DFT	V _{IN} = GND	-30 -10	-10 0	0 +10	μ Α μ Α	
V _{IH}	Input voltage high		0.7V _{DD}		V _{DD}	٧	
V _{IL}	Input voltage low		0		0.3V _{DD}	V	

AC ELECTRICAL CHARACTERISTICS

T_A = 25°C, V_{DD} = +3.0V. See test circuit, Figure 1. Clock frequency = 1.2MHz; test level = 0dBV = 77.5mV_{RMS} = -20dBm, unless otherwise specified. All gain control blocks (Attenuators) = 0dB gain, NAMPS and VCO bits set to 0.

SYMBOL						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	RX BPF anti alias rejection			40		dB
	RX BPF input impedance	f= 1kHz		100		kΩ
	RX BPF gain with de-emphasis	f = 1kHz	-0.5	0	0.5	dB
	RX BPF gain with de-emphasis	f = 100Hz		-30		dBm0
	RX BPF gain with de-emphasis	f = 300Hz	9.0	9.6	11.0	dBm0
	RX BPF gain with de-emphasis	f = 3kHz	-11.0	-10.0	-9.0	dBm0
	RX BPF gain with de-emphasis	f = 5.9kHz		-58		dBm0
	RX BPF noise with de-emphasis	300Hz-3kHz	·········	200		μV _{RMS}
	RX dynamic range	with deemphasis		80		dB
	DEMP _{OUT} output impedance	f = 1kHz			40	Ω
	DEMP _{OUT} output swing (1%)	$2k\Omega$ to $V_{DD/2}$; $f = 1kHz$		2.4		V _{P-P}
	SPKR _{OUT} ouput swing (1%)	$50k\Omega$ to $V_{DD/2}$; f = 1kHz	V _{DD} -1	2.4		V _{P-P}
	EAR _{OUT} output swing (1%)	$50k\Omega$ to $V_{DD/2}$; f = 1kHz	V _{DD} -1	2.4		V _{P-P}
	SPKR _{OUT} noise / EAR _{OUT} noise			200		μV _{RMS}
	CLK _{IN} high		2.1		3.0	V
	CLK _{IN} low		0		1.0	V
	TX BPF anti alias rejection	f > 50kHz		40		dB
	TX BPF input impedance	f = 3kHz		100		ΚΩ
	TX BPF noise	300 - 3000kHz		200		μV _{RMS}
	TX LPF gain	f = 5.9kHz		-39	-36	dBm0
	TX LPF gain with pre-emphasis	f = 1kHz, 0dBV		2.43		dB
	TX LPF gain with pre-emphasis	f = 100Hz		-19		dBm0
	TX LPF gain with pre-emphasis	f = 300Hz		-10.45		dBm0
	TX LPF gain with pre-emphasis	f = 3kHz		9.14		dBm0
	TX LPF gain with pre-emphasis	f = 5900Hz		-28		dBm0
	TX LPF gain with pre-emphasis	f = 9kHz		-48		dBm0
	TX overall gain	1kHz		2.43		dB
	TX overall gain	100Hz		-58	-45	dBm0
	TX overall gain	300Hz	-11	-10.4	-9	dBm0

NOTES:

^{1.} Tx noise performance is optimized for operation with $V_{CC} \le 4.2V$.

SA5753

AC ELECTRICAL CHARACTERISTICS (continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TX overall gain	3kHz	8	9	9.6	dBm0
	TX overall gain	5.9kHz		-52	-45	dBm0
	TX BPF dynamic range			TBD		dB
	PREMP _{IN} input impedance	f = 3kHz		100		kΩ
	TX _{OUT} Slew rate	C _L = 15pF		0.75		V/µs
•	Output impedance	f = 3kHz			40	Ω
	Output swing (limiting)			1.2	1.11	V _{P-P}
	Output swing (1% THD)	5kΩ load (25°C)		1.0		V _{P-P}
	Tx DTMF signal with TXLPF and pre-emphasis			0.45		V/kHz
	Rx DTMF sidetone		-0.8		5.2	dBm0
	Time delay to mute from RX MUTE or TX MUTE transition	$V_{IN} = V_{IL}$ to V_{IH} $V_{IN} = V_{IH}$ to V_{IL}		0.5 0.5	17.	μs μs

Table 1. Gain Control Blocks (Bit 0 is Least Significant Bit)

SYMBOL	Bits	TYPICAL STEP (dB)	TYPICAL GAIN (dB)			
SIMBOL	Dita	TIPICAL STEP (GB)	TIPICAL	GAIN (GD)		
			MIN	MAX		
.A1	4	9 9/190.8	-12.0	0 .		
A2a	5	±0.25	-3.75	+3.75		
A2b	2	-6, (-12 on first)	-24.0	0		
A3	4	-1.0	-17.0	-2.0		
A4	4	±0.5	-3.5	+3.5		
A6	4	-2.0	-30.0	0		
A7	4	±0.5	-3.5	+3.5		
NAMPS	1		+1.9 in A2b -7.6 in A4			
VCO	1	and the second	+6.0	in A4		
For A2a, A4	and A7:	MSB sets the sign of the gain MSB = 0 for gain MSB = 1 for attenuation				
For all Gain	Blocks:	All bits set to 0 = 0dB gain All bits set to 1 = maximum gain or attenuation				

FUNCTIONAL DESCRIPTION

The SA5753 is an audio signal processor designed to meet the requirements of compact low voltage radio telephone equipment. It includes transmit and receive bandpass filters for voiceband (300-3000Hz) with pre-emphasis and de-emphasis respectively, a transmit peak deviation limiter, voice channel mute switches and a data path which can be summed into the transmit channel. An I²C interface is provided for software programmability of a DTMF generator, mute polarity, selection of different power down and operating modes and control of the gain in both the transmit and receive channels.

Software programmable gain control allows the device to be automatically optimized

during equipment production and offers flexibility during normal operation.

Gain Blocks

The programmable gain blocks are shown in Table 1 and Figure 1. The purpose for each block is as follows:

- a. A1 compensates for microphone gain variations in the transmit path.
- b. A2a compensates for transmitter dynamic range variations due to manufacturing tolerances of the SA5753 and SA5752 compandor companion device. To meet AMPS requirements, the dynamic range between the zero crossing signal level of the compandor and the peak signal allowed by the deviation limiter is adjusted to 12.34dB.
- c. A2b allows coarse attenuation to be inserted in the transmit path to eliminate positive feedback effects in hands-free speaker applications. First step is 12dB followed by two steps of 6dB.
- d. A3 sets the gain between the DATA_{IN} pin (Pin 19) and the TX_{OUT} pin (Pin 20) and should be adjusted after A2a and A4 have been previously optimized. The SA5753 will interface directly with the UMA1000T data processor (which produces a 2Vpk data signal). For NAMPS applications an additional 10 to 14dB resistive divider must be added at the DATA_{IN} pin (Pin 19) for a 2V data signal.
- e. A4 compensates for transmit gain variations due to manufacturing tolerances of the SA5753, SA5752 and VCO

SA5753

connected to TX_{OUT} (Pin 20). After A2a has been adjusted to set dynamic range then A4 is used to set the peak output voltage at TX_{OUT} (Pin 20) such that a nominal 10kHz/V VCO produces a peak deviation of 12kHz to meet AMPS specifications.

- f. A6 is the volume control for both the SPKR_{OUT} and EAR_{OUT}.
- g. A7 compensates for manufacturing tolerances in the SA5753 and preceeding demodulator. For AMPS requirements, a 1kHz tone with 2.9kHz deviation should produce an output signal at DEMP_{OUT} (Pin 7) corresponding to the zero crossing signal level of the expandor.

NAMPS and VCO Offsets

For NAMPS applications, a '1' programmed into R5B3 (register 5, bit 3) will offset the transmit gain for NAMPS applications. It is recommended that A2a and A4 be programmed after the NAMPS option is set to compensate for manufacturing tolerances in the NAMPS offset, itself.

When the VCO bit of R5B2 is a '1', an extra gain of 6dB is provided at TX_{OUT} for direct interface to VCOs with a nominal gain of 5kHz/V.

Operation Using the I²C Communications Bus

The SA5753 includes on-chip gain blocks and options which can be programmed through an I²C interface bus. To use this capability, the DFT pin (Pin 13) must be pulled LOW. In this mode, all signal level adjustments can be made through software with no external potentiometers required.

With DFT pulled LOW, the HPDN pin (Pin 6) is an OUTPUT having the same value as the program bit in register 5 bit 1 (R5B1) of the control register bit map. The value at the VOX_{CTL} output (Pin 5) is the same as the program bit in R8B7. The HPDN and VOX_{CTL} outputs can be used to control the state of the SA5752 companion device.

Power On Reset and Power Down Modes

In order to avoid undefined states of the SA5753 when power is initially applied, a power-on-reset circuit is incorporated which defaults RxP and TxP such that the receive and transmit paths are muted if a 'high' voltage is applied to RX MUTE and TX MUTE (Pins 12 and 18). RX MUTE and TX MUTE include on-chip pull up resistors so, during power up, the user may apply a logic '1' to these pins or leave them floating. After power up, the registers can be programmed

and the mutes removed by a quick access write to R0.

Three software controlled low power modes are provided on the SA5753. These are POWER DOWN (PWDN), IDLE and DENA and can be selected by programming a '1' into R6B2, R6B1 or R6B0 as follows. In PWDN mode (R6B2=1) both the voice and data channels are powered down with the respective I/O pins at a high impedance. In DENA mode (R6B1=1) the voice channels are powered down, but the data channel (from DATA_{IN} and TX_{OUT}) is fully active. In IDLE mode (R6B1=1, R6B0=1) both voice and data channels are powered down. (See Table on page 8.)

The difference between selecting IDLE and PWDN is that the former maintains the normal operational bias voltages at all voice and data I/O pins and provides a glitch-free transfer from power down to a fully active mode and vice-versa.

Although the POWER DOWN mode exhibits lower power consumption, glitches may occur when transferring to an active mode because of the previous high impedance of the I/O pins.

The VOX_{CTL} and HPDN pins (Pins 5 and 6) still have the same value as R8B7 and R5B1 in all low power modes.

Operation Without Using the I²C Bus

The SA5753 can be operated in a default mode with the I²C bus bypassed. To use this mode, the DFT pin (Pin 13) is pulled HIGH, then the I²C bus is bypassed and the SA5753 operates as if all register bits in the I²C address map table are set to '0' except R1B2 (S13), R0B0 (S10) and R0B1 (S9), which are set to '1' to enable the receiver output. R6B2 (PWDN), which is controlled by the state of the HPDN pin (Pin 6), which is an input in DEFAULT mode.

When HPDN is pulled HIGH, the R6B2 bit is set to '0' and the SA5753 is placed in it's normal operating mode with all Gain Control Blocks set to 0dB except A3, which is set to -2dB.

When HPDN is pulled LOW, the R6B2 bit is set to '1' and the SA5753 enters POWER DOWN.

There is no on-chip pull-up or pull-down structure on the HPDN pin and so it must not be allowed to float in DEFAULT mode since the operating mode of the SA5753 will then be undetermined.

The Tx MUTE and Rx MUTE pins must be pulled LOW to enable the transmit and receive paths, respectively.

The VOXCTL pin (Pin 5) will follow the value of the control bit stored in R8B7 prior to pulling DFT HIGH.

The DTMF is disabled in the DEFAULT mode.

Programming Without the I²C Protocol

In the default mode, with DFT (Pin 13) and HPDN (Pin 6) pulled HIGH, the registers in the control register bit map are chained together so that bit 0 of a register is connected to bit 7 of the preceeding register with R0B6, R0B7, R1B6 and R1B7 bypassed, i.e., R0B5 is connected to R1B0, R1B5 is connected to R2B0, R2B7 is connected to R3B0, etc. Bits can then be loaded as a serial stream through the SDA pin of the I²C bus by the negative edge of a shifting clock applied at the SCL pin of the I²C bus. When a bit is loaded at SDA it will load first into R0B0 and then will be shifted to R8B7 after 68 clock edges.

A total of 68 clock pulses (applied at SCL) are therefore required to completely load the registers.

In this mode of operation the contents of the register map are also shifted out from the VOX_{CTL} pin since it takes the same value as R8B7. After power up there is no reset within the registers so the first 68 bits clock out at the VOX_{CTL} pin will have an indeterminate value.

Summary: To use this capability, the DFT pin and the HPDN pin must be pulled HIGH, the serial bit stream loaded through SCL synchronous with the negative clock edge applied at SCL for 68 clock pulses, and then the DFT pin pulled LOW.

Cordless Telephone Applications

For cordless telephone applications, a switch S12 is provided (R5B0) to route data through the complete transmit path while inhibiting the voice channel. In the receive path, a quick access mode is provided through the I²C to disable both EAR_{OUT} and SPKR_{OUT}, by setting R0B0 and R0B1, when data is detected at the DEMP_{OUT} pin (Pin 7).

I²C CHARACTERISTICS

The I²C bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line

SA5753

(SDA) and a serial clock line (SCL). Both SDA and SCL are bidirectional lines connected to a positive supply voltage via a pull-up resistor. When the bus is free, both lines are HIGH. Data transfer may be initiated only when the bus is not busy (both lines HIGH).

The output devices, or stages, connected to the bus must have an open drain or open collector output in order to perform the wired-AND function.

Data at the I²C bus can be transferred at a rate up to 100kbits/s. The number of devices connected to the bus is solely dependent on the maximum allowed bus capacitance of 400pF.

For devices operating over a wide range of supply voltages, such as the SA5753, the following levels have been defined for a logical LOW and HIGH;

 $V_{ILMAX} = 0.3V_{DD}$ (max. input LOW voltage) $V_{IHMIN} = 0.7V_{DD}$ (min. input HIGH voltage)

Data Transfer

Data is transferred from a transmitting device to a receiving device with one data bit transferred during each clock pulse on the SCL line. The transmitter also generates the clock once arbitration has given it control of the SCL line. The data on the SDA line must remain stable during the HIGH period of the clock cycle, otherwise it may be interpreted as a control signal.

Start and Stop Conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH to LOW transition of the data line while the clock line is HIGH is defined as a start condition. A LOW to HIGH transition of the data line while the clock is HIGH is defined as a stop condition.

Acknowledgement

Following each byte of data transfered, the receiver must acknowledge successful reception. To do this the transmitter releases the SDA line (allowing it to go HIGH) at the end of each transmitted byte, and it is pulled LOW by the receiver. If this condition is maintained during the next HIGH period of the clock pulse (called the acknowledge clock pulse) then data transfer is resumed. If the receiver does not pull the SDA line LOW, the transmitter will abort the transfer.

I²C Bus Data Configurations

The SA5753 is always a slave receiver in the I²C bus configuration). The slave address consists of eight bits in the serial mode and is internally fixed.

Control Registers

The control register bit map is shown below. Either a quick access or normal address mode can be used, determined by the two MSB bits in the first word following the SA5753 address word. If the quick access mode is used, the registers R0 or R1 can be updated by sending only two bytes of information (address plus update). If R0 or R1 are updated using the address mode, then B7 and B6 of the data word are ignored. In all access modes, incremental register addressing is supported with following words updating the next register until a 'stop' bit is sent.

High Tone DTMF Register

MSB LSB HD7 HD6 HD5 HD4 HD3 HD2 HD1 HD0

The eight bits determine the output frequency by the following formula.:

High Frequency = 1200kHz/6/HD where HD is the value of the register.

Low Tone DTMF Register

MSB LSB LSB LD7 LD6 LD5 LD4 LD3 LD2 LD1 LD0

The eight bits determine the output frequency

by the following formula.:

Low Frequency = 1200kHz/14/LD

Low Frequency = 1200kHz/14/LD where LD is the value of the register.

The operation of the 96ms DTMF timer is initiated by the loading of the low tone DTMF register. This timer terminates transmission of the tones as the generated tones cross the reference level after 96ms. The on time of the tones can thus vary by up to one cycle of the tones.

Continuous tones can be obtained by again loading DTC = 1 in R1, bit 5.

Single tones can be obtained by loading 2 into the unused tone register to silence it.

Loading a value of 1 or 0 into the registers will default the register value to 257 or 256 for high tone or low tone, respectively.

Phase continuous frequency modulation can be produced by loading a new value into a DTMF register during continuous operation (DTC=1).

I²C Address and Access

10	A7 AC AF A4 AC AC A4 AC	CK F7 F6 F5 F4 F3 F2 F1 F0	ACIC	l n
S	A/ A6 A5 A4 A3 A2 A1 A0	CK F/ F6 F5 F4 F3 F2 F1 FU	AUN	

S = start, A0 = 0, ACK = acknowledge, P = stop, A7-0 = SA5753 address fixed internally at 1000000. Access mode is determined by F7, F6.

All access modes support incremental addressing.

Mode	F7	F6	Action
quick access	0	0	Load F5-F0 to R0B5 - R0B0
quick access	0	1	Load F5-F0 to R1B5 – R1B0
test mode	1	0	For test only. DO NOT USE.
address mode	1	1	F3-F0 point to register

Address Map

	Addition map											
REG		Add	ress			Register Bits						
	F3 F2 F1 F0 B7 B6	B5	B4	В3	B2	B1	B0					
RO	0	0	0	0	Y.	Y	RxM	TxM	A2bb1	A2bb0	S9	S10
R1	0	0	0	1	Υ	Υ	DTC	S4	S8	S13	S7	S2
R2	0	0	1	0	HD7	HD6	HD5	HD4	HD3	HD2	HD1	HD0
R3	0	0	1	1	LD7	LD6	LD5	LD4	LD3	LD2	LD1	LD0
R4	0	1	0	0	A1b3	A1b2	A1b1	A1b0	A4b3	A4b2	A4b1	A4b0
R5	0	1	0	1	A6b3	A6b2	A6b1	A6b0	NAMPS	vco	HPDN	S12
R6	0	1	1	0	A2ab4	A2ab3	A2ab2	A2ab1	A2ab0	PWDN	IDLE 1	IDLE 0
R7	0	1	1	1	A3b3	A3b2	A3b1	A3b0	A7b3	A7b2	A7b1	A7b0
R8	1	0	0	0	VOXCTL	S3	S5	S6	S11	RxP	TxP	S1

Y = ignored in address mode.

For all bits TRUE = '1'

program bits for gain block A1 A1b3-0 ŤχΡ transmit mute polarity A2ab4-0 = program bits for gain block A2a DTC DTMF continuous A2bb1-0 = program bits for gain block A2b S1 bypass TXBPF

A3b3-0 program bits for gain block A3 S2 bypass compressor in TX path, inhibit pre-emph input A4b4-0 program bits for gain block A4 S3 bypass pre-emp and limiter in Tx path S4 enable DTMF to TX path and inhibit PREMPIN and S2. A5b2-0

program bits for gain block A5 A6b3-0 program bits for gain block A6 S5 bypass RXBPF

program bits for gain block A7 A7b3-0 S6 bypass de-emph in RX path S7 HD7-0 high tone DTMF bypass expandor in RX path, inhibit audio input

LD7-0 low tone DTMF S8 enable DTMF to RX path and inhibit AUDIOIN and S7.

NAMPS enable SPKR_{OUT} program bit for NAMPS offset S9 enable EAR_{OUT} bypass TXLPF VCO 6dB higher TX_{OUT} S10 = RxM receive mute S11 =

TxM transmit mute S12 =cordless data option established RxP receive mute polarity S13 = enable data path

VOX_{CTL} enable VOX of compandor/expander circuit. This bit appears at the VOX_{CTI} pin (Pin 5) of the SA5753. HPDN

enable power down of compandor circuit. This bit appears at the HPDN pin (Pin 6) of the SA5753 PWDN, IDLE1, IDLE0 see Table below


Low Power Modes (R6B0 - R6B2)

PWDN	IDLE1	IDLE0	
1	Х	X	(PWDN) Complete power down except I ² C, I/Os high impedance.
0	1	0	(DENA) Low power, I/Os at V _{DD} /2, DATA _{IN} to TX _{OUT} enabled.
0	1	1	(IDLE) Low power, I/Os at V _{DD} /2, DATA _{IN} to TX _{OUT} disabled.
0	0	0	Normal operation.
0	0	1	DATA _{IN} to TX _{OUT} disabled.


X = don't care.

Audio processor - filter and control section

SA5753





Philips Semiconductors RF Communications Products



Audio processor - filter and control section


SA5753





Audio processor - filter and control section

SA5753



4.0

Vcc (V)

5.0

AN1742

Author: Alvin K. Wong

INTRODUCTION

The SA5752 and the SA5753 are two audio processor chips that can be used in designs that require 3 volt operation. This chip set, known as the APROC II (SA5752 and SA5753), is functionally similar to the APROC I (SA5750 and SA5751), but with a number of enhancements which allow more design flexibility for the designer. Additionally, the APROC II offers the same high performance as the APROC I. The SA5752 is the low voltage version of the SA5750, and the SA5753 is the low voltage version of the SA5751. Figures 5 and 6 show the block diagrams of the APROC II and APROC I. respectively. Notice that the differences are subtle and pertain primarily to the amplifier section.

If a designer is not familiar with the APROC I chip set, he/she can refer to AN1741 which discusses the basics of audio processing and the key functions used to meet the strict requirements for cellular specifications. Additionally, it describes how to design with the chip set and how to measure attack and release times for the compandor section.

This application note should be used in conjunction with AN1741 to fully understand audio processing. Experience with the APROC I will help aid the designer in learning the APROC II, but this is not a necessity. This application note will focus on the main differences between the APROCs and highlight key areas of the APROC II.

I. KEY DIFFERENCES BETWEEN APROC I AND APROC II

- ◆ Comparing the SA5750 and SA5752
 - Packaging
 - External Amplifier
 - Power Consumption
- ◆ Comparing the SA5751 and SA5753
- Packaging
- Power Consumption
- Programmable Gain Attenuators
- Power Down
- Programmable Transmit and Receive Mute Polarity Function
- Non-I²C Operation (Default Mode)

- Cordless Application
- VCO Mode
- NAMPS Mode

II. SA5752

- ◆ Preamp
- ♦ VOX
- Noise Canceller
- Compressor
- Power Down


III. SA5753

- Non-I²C Operation (Default Mode)
- ◆ Programming Without the I²C Protocol
- ◆ DTMF
- ◆ The Limiter and All-Pass Circuit

IV. EVALUATION SOFTWARE AND DEMOBOARD

◆ DTMF

V. QUESTIONS AND ANSWERS



AN1742

I. KEY DIFFERENCES BETWEEN APROC I AND APROC II

Table 2 shows the main differences between the APROC I and II. One noticeable difference is the power consumption and power down currents. Moreover, the SA5753 has three power down modes which will be discussed in detail in the Power Down Mode section of this application note.

Comparing the SA5750 and SA5752

The SA5750 and SA5752 differ in the following ways:

Packaging

There are minimal differences between the SA5750 and the SA5752. Instead of a 24 pin package, the SA5752 is offered in a 20 pin package. This change allows the SA5752 to come in the SSOP package. The SSOP package is smaller in dimension than the standard SO package which saves space.

External Amplifiers

Since many APROC I customers use their own external speaker and ear amplifiers, the SA5752 was designed without them (see Figures 5 and 6). However, the other key blocks are present, like the preamp, VOX, compressor, expandor, and noise canceller circuit.

Since the SA5752 does not supply the ear and speaker amplifiers internally, an external one can be used. The Philips TDA7050T is the recommended choice because of its low voltage operation and high performance capabilities.

Power Consumption

The current consumption and power down mode has been improved in the SA5752. For normal operation, the SA5752 only draws an $l_{\rm CC}$ of 3.1 mA for a 3 volt supply compared to the SA5750, where $l_{\rm CC}=8.4$ mA for $V_{\rm CC}=5$ V. Additionally, in the power down mode, the SA5752 only draws 0.2mA of current, compared to 1.8mA for the SA5750. Recall that the power down mode is implemented when the chip is not being used to conserve battery life. The power down feature is preferred instead of completely turning off the power to the chip because the turn on time to normal operation is faster.

Comparing the SA5751 and SA5753

The SA5751 and SA5753 differ in the following ways:

Packaging

The SA5751 is available in a 24 pin DIP package or a 28 pin SO package.


Similar to the SA5752, the SA5753 is also offered in the 20 pin SSOP package. The combination of these packages allows all the audio processing functions to be done in a minimal amount of board space.

Power Consumption

The current and voltage specification has also improved for the SA5753. This chip draws 2.1mA at 3V compared to 2.7mA at 5V for the SA5751. There is also additional current economy from the three different power-down modes, PWDN, DENA and IDLE (see Power-Down section). These power-down currents are 0.2mA, 0.6mA and 0.7mA compared to 0.9 for the SA5751.

Programmable gain attenuators

The SA5753 has the same key block functions as the SA5751, but there are additional features. The SA5753 has nine programmable gain attenuators throughout the transmit and receive path. This allows the designer the flexibility to tailor the signal level at different ports. The SA5751 has only one programmable gain attenuator in the receive path which can be used as the volume control. Table 3 shows the programmable gain attenuators' range for the SA5753.



AN1742

Table 2. Key Differences Between APROC I and APROC II (All values are Typical)

	APROCI		APRO	C II
	SA5750	SA5751	SA5752	SA5753
V _{CC} (V)	4.5 – 5.5	4.5 – 5.5	2.7 – 5.5	2.7 – 5.5
I _{CC} (mA)	8.4 @ 5V	2.7 @ 5V	3.1 @ 3V	2.1 @ 3V
Total I _{CC} (mA)	1	1.10	5.4	1
Power Down Modes	P\	VDN	PWDN, IDLE	and DENA
Power Down I _{CC} (mA)	1.8	0.9	0.2	PWDN 0.2 IDLE 0.6 DENA 0.7
Packages:				
NE: 0 to +70°C	NE5750N	NE5751N		
A STATE OF THE STA	NE5750D	NE5751D		
SA: -40 to +85°C	SA5750N	SA5751N	SA5752D	SA5753D
	SA5750D	SA5751D	SA5752DK	SA5753DK
No. of Pins	24	24 or 28	20	20
Programmable Gain Attenuators	0	1	0	9
I ² C Protocol	Not required	Required	Not Required	Optional*

Package Codes:

N: Plastic Dual In-Line Package (DIP)

D: Plastic Small Outline (SO)

FE: Ceramic Dual In-Line Package DK: Shrink Small Outline Package (SSOP) *Operating the SA5753 without the I²C protocol means DTMF generator and gain attenuators are no longer functional. See SA5753 section for more details.

Table 3. Attenuator Gain Blocks (SA5753)

SYMBOL B	Bits	TYPICAL STEP (dB)	TYPICAL GAIN (dB)		
O I III DOL		TTPICAL STEP (db)	MIN	MAX	
A1	4	-0.8	-12.0	0	
A2a	5	±0.25	-3.75	+3.75	
A2b	2	-6, (-12 on first)	-24.0	0	
A3	4	-1.0	-17.0	-2	
A4	4	±0.5	-3.5	+3.5	
A6	4	±0.25	-3.75	0	
.A7	4	-6, (-12 on first)	-24.0	+3.5	
NAMPS	1		+1.9 in –7.6 in		
VCO	1		+6.0	in A4	
For A2a, A	\4 and A7:	MSB sets the sign of the gain MSB = 0 for gain MSB = 1 for attenuation			
For all Gai	n Blocks:	All bits set to 0 = 0dB gain All bits set to 1 = maximum gain	or attenuation		

Table 4. Power-Down Modes (SA5753)

PWDN	IDLE1	IDLE0	
1	X	X	(PWDN) Complete power down except I ² C, I/Os high impedance.
0	1	0	(DENA) Low power, I/Os at V _{DD} /2, DATA _{IN} to TX _{OUT} enabled.
0	1	1	(IDLE) Low power, I/Os at V _{DD} /2, DATA _{IN} to TX _{OUT} disabled.
0	0	0	Normal operation.
0	0	1	DATA _{IN} to TX _{OUT} disabled.

X = don't care.

The benefit of having signal amplitude control throughout the signal path is that a designer will no longer have to add an external amplifier to boost signals. Additionally, external resistors are no longer needed to attenuate the signal. The SA5753 programmable gain attenuators make a design more flexible which saves cost and board space from external components.

Power Down

The SA5753 has three different power down modes compared to only one for the SA5751. The three power down modes are PWDN, IDLE, and DENA (see Table 4). All three power down modes have different current consumptions and provide different options to the designer.

In the PWDN mode, the voice and data channels are powered down. This allows for maximum power conservation. In the IDLE mode, both the voice and data channels are also powered down, but are glitch free when going from power down to power up.

The IDLE mode trades a higher standby current against glitch-free power-up. Hence, the IDLE mode is used for power conservation, whereas PWDN mode is mainly used for absolute maximum power conservation.

For the DENA mode, the voice channels are powered down, but the data channel is still fully active. This allows the chip set to

AN1742

transmit on reverse control channel without powering up the whole APROC II.

In the PWDN mode, the SA5753 transmit path from the Tx bandpass filter in to the Tx filter out pin has only 6dB of attenuation. This means that, if a signal is present and a designer does not want this signal through, he/she should use the IDLE (or DENA) mode.

Programmable Transmit and Receive Mute Polarity Function


The SA5753 also has programmable transmit and receive mute polarity functions (TxP and RxP). A designer can mute the transmit or receive path with a logic '1' or '0' on the TxMute or RxMute pin depending on how the SA5753 is programmed by I²C.


The benefit of having programmable transmit and receive mute polarity functions is that it eliminates the need for an inverter chip which saves on costs, power, and space. If the microcontroller or data processor (DPROC) can only provide a logic '1' to mute the Tx and Rx signal path, then to mute the chip-set the standard way, an inverter gate is needed because the logic '1' needs to be converted to a logic '0'. This logic '0' is then applied to the TxMute and RxMute pin. But with the SA5753, a logic '1' applied to the TxMute and RxMute pins will mute the Tx and Rx path if the SA5753 is programmed to mute for a logic '1'.

Figure 7 shows a diagram of how the inverter gate chip is eliminated. Additionally, a logic '0' applied to the TxMute or RxMute pin can mute the signal path if the SA5753 is programmed to mute when a logic '0' is applied to the TxMute and RxMute pins. Because of this feature the APROC II can now interface directly with the Philips Semiconductors UMA1000 DPROC.

Since the TxMute and RxMute pins are separate, the Tx and Rx path can also be muted separately. For example, if a user wants to mute his/her side of the conversation (such that the other party cannot hear), but still wants to hear the other party, the Tx path needs to be muted while the Rx path is left on. Therefore, a designer can provide a mute button on the keypad to provide this function to the user.

Since there are separate pins to mute the Tx and Rx paths, a designer is also given full flexibility in programming these pins separately. He/she can define a logic '1' to have the Tx path mute while programming a logic '0' to have the Rx path mute, or vice versa (see Figure 8). However, in most designs a logic '0' is programmed to have the Tx and Rx path muted.





- TxMute pin programmed to mute for a logic '1' input.
 ByMute pin programmed to mute for a logic '0' input.
- RxMute pin programmed to mute for a logic '0' input.

 NOTE:

A 10k series resistor should be connected from the Logic signal to the TxMute/RxMute pin. This allows the APROC II to operate at 3V, while safely accepting a 5V logic signal to these inputs.

Figure 8. Muting the Tx and Rx Path for Separate Programmable Inputs

Non-I²C Operation (Default Mode)

The SA5753 can also be used without the I²C protocol by pulling the DFT (default pin) and HPDN pin HIGH. This non-I²C operation does not give the designer the flexibility to tailor the signal or use the internal DTMF generator. However, if the SA5753 is loaded serially, the SA5753 can be programmed. More information can be found in any I²C documentation. See the SA5753 section for more detailed information.

Cordless Application

Unlike the SA5751, the SA5753 can be implemented more readily for cordless phone applications. The data path can be routed through the transmit path while inhibiting the voice channel. In the receive path, the EAR_{OUT} and SPKR_{OUT} can be disabled when the data is detected at the DEMP_{OUT} pin.

To allow design flexibility, a designer can attenuate the data signal internally before it is passed through the TX_{OUT} pin. This eliminates the need for external components and allows programmable attenuation steps

such that different data amplitude inputs can be tailored in real-time.

VCO Mode

If the VCO bit on the SA5753 is programmed correctly, the TX_{OUT} provides an extra 6dB of gain through Attenuator 4. Therefore, the new range is 2.5dB to 9.5dB. Normally the TX_{OUT} signal is connected to a VCO (Voltage Controlled Oscillator) with a slope of 10kHz/V. The designer can implement the VCO bit to get a stronger output from the SA5753 to match 5kHz/V VCOs.

NAMPS Mode

Another key difference between the SA5753 and the SA5751 is that the SA5753 can be programmed for NAMPS mode by tailoring the gain attenuator settings.


There are two attenuators that receive the modified gain adjustments. Attenuator 4 is reduced by -7.6dB and Attenuator 2B is boosted by 1.9dB. Therefore, the new ranges are -11.1dB to -4.1dB for Attenuator 4 and -22.1dB to 1.9dB for Attenuator 2B.

The reason the gain settings are reduced is because the signal amplitude needs to be reduced before going to the transmitter. Recall that for the NAMPS mode the frequency deviation is less, so less amplitude is required.

II. SA5752

Figure 9 shows the main blocks of the SA5752: preamp, noise canceller, VOX, compressor, and expandor. This part does not require any programming blocks and therefore, no I²C is needed to operate this part. However, the SA5752 can be powered

AN1742



down via the SA5753 HPDN bit, which is under I²C control.

Preamp

The SA5752 provides a preamp which has an adjustable gain range from 0 to 40dB. The gain may be adjusted with an external resistor which connects to Pin 2 (see Equation 1, below). Table 5 shows the resistor values needed to get the appropriate gain. If a designer wants to calculate for a different value, the equation below shows how to do so.

When a designer sets the preamp gain, be sure that the output signal does not clip due to the power supply rails. To prevent this, apply the predicted strongest signal to the preamp input and observe the output while setting the gain.

Additionally, if the VOX is implemented, be sure that the extra 10dB of gain is on from the noise canceller circuit (see VOX section for more details).

$$R1 = \left[\frac{50,000}{10^{\left(\frac{X(dB)}{20}\right)} - 1}\right] - 500$$
"X" in dB


where 0 < XdB < 40dB

Table 5. Calculated R1 Values for Different Preamp Gains

X (dB)	R1			
0	Leave Pin 2 open (∞)			
5	64k			
10	22k			
15	10k			
20	5.1k			
25	2.5k			
30	1.1k			
35	405			
40	Pin 2 AC grounded			

The preamp input impedance is $50k\Omega$. The output of the preamp is connected to a noise canceller which can drive a minimum load impedance of $50k\Omega$.

When measuring the SA5752 preamp gain, be sure to measure the signal from Pin 20 to Pin 1. If the signal is measured from the SA5752 preamp input to the TX_{OUT} of the SA5753, the signal's amplitude will not be the expected value due to the compressor, pre-emphasis, and attenuator settings. Therefore, remember to measure the preamp gain from the SA5752 preamp out to in.



VO

The SA5752 VOX circuitry operates like the SA5750 in that it works in conjunction with the noise canceller circuit. With the VOX activated, the noise canceller circuit will provide 10dB of gain when the input signal surpasses the "on" threshold point. When the input signal drops below the "off" threshold point, the noise canceller provides 0dB of gain. Figure 10 illustrates this function.

The VOX circuitry is useful for hands-free operation. This function is normally used in mobile conversation. Because there is road noise present in a moving vehicle, it is desirable to be able to prevent this noise from being heard. If the VOX threshold is set correctly, the noise canceller will provide 10dB of gain when the user steps speaking. The other party will not hear the road noise in the background as loudly. Another feature of the VOX circuitry is that it can be used to save power. The transmitter can be switched off during non-speech periods if voice discontinuous mode (AMP) is enabled.

The VOX_{OUT} and VOX_{CTRL}, Pins 5 and 14 respectively, can be used to determine the status of the noise canceller. Since the VOX_{OUT} pin is an open collector output, a designer should connect a 10k pull up resistor to V_{CC}. This allows the output to read a high or low reading to determine the status of the noise canceller. Table 6 shows how Pins 5 and 14 can be used.

Having a logic '0' on Pin 14 (VOX_{CTRL}) is sufficient in most applications. When the voice is present, the noise canceller kicks on while the VOX_{OUT} pin supplies a logic '1'. When voice is not present, VOX_{OUT} pin supplies a logic '0'.

Supplying a logic '1' on Pin 14 would cause the VOX_{OUT} pin to stay as a logic '1' regardless of any signal input to the preamp

AN1742

Table 6. VOX Truth Table

ln _i	puts	Cutputs Continue Cont		
Voice (Pin 1)	VOX _{CTRL} (Pin 14 of NE5752)	Noise Canceller Gain	VOX _{OUT} (Pin 5 of NE5752)	
Not Present	logic '0'	OdB	logic '0'	
Present	logic '0'	10dB	logic '1'	
Not Present	logic '1'	OdB .	logic '1'	
Present	logic '1'	10dB	logic '1'	

NOTE: If the NE5752 is used alone, be sure that the output of the noise canceller is AC coupled to the input of the compressor. Also, make sure that all of the components for the compressor are connected.

(Pin 1 of SA5752). However, the functionality of the noise canceller will still be signal dependent.

Pins 3, 4, 5, 6, and 14 all deal with the VOX's performance. Resistor R2 and capacitor C3 are connected to Pin 3. These components set the gain of the VOX. The values chosen here are for internal use only and should not be altered.

The following steps are the procedure for setting the VOX threshold. Remember that this setting can be set externally by the user using an external potentiometer or by a microprocessor which can sample the sound in the car and electronically set the "automatic environment VOX function" threshold. This can be done by implementing different resistor settings for different threshold points.

Step 1: Make sure:

- a. Pin 6 is left open
- b. The VOX attack and recovery components are in place at Pin 4.
- c. R2 and C3 are connected to Pin 3.
- d. If using the SA5752 alone, be sure to connect the preamp output (Pin 20) to the compressor input (Pin 19) with a DC blocking capacitor.
- e. The preamp gain is already set (in this instance the preamp gain is 0dB)
- Make sure that the compressor's components are also connected; compressor's attack time has to be functional.

Step 2. Apply a constant 1kHz sinewave signal to Pin 1 through a DC blocking cap (if the Philips evaluation board is used, apply the signal to the MIC input pin) with the desired threshold. In this case, 30mV_{P-P}. Step 3. Measure the DC voltage on Pin 4: V4=275mV

Step 4. Calculate R5:

$$R5 = \frac{V4(V)}{25uA} = \frac{275mV}{25uA} = 11k \tag{2}$$

Step 5. Connect R5 to Pin 6 and verify that VOX kicks on at the desired threshold. This set-up has the VOX kicking on at 30mV_{P-P} and kicking off at 11mV_{P-P} (for better accuracy use a 1% resistor value for R5).

Referring to the above example, if a preamp gain of 10dB was chosen before setting the threshold, the threshold will also change. So it is vital that the preamp gain be set before setting the VOX threshold.

Noise Canceller

The output of the preamp is connected to the input of the noise canceller circuit which is internal to the device. The function of the noise canceller is to automatically provide a set gain of either OdB or 10dB when a voice is present or not present. The gain setting can be set by implementing the VOX functions.

Although the noise canceller circuit is really designed to be used with the VOX circuitry, it can be implemented without it. The noise canceller circuit can be set up to provide either 0dB or 10dB of gain at all times, regardless of the presence of a signal. Table 7 shows how to achieve either gain settings when the VOX function is bypassed.

Table 7. Setting Up the Gain of the Noise Canceller

Pin	Gain of Noise Canceller		
No.	0dB 1		
3	Ground	Ground	
4	Ground	Vcc	
6	10k to GND	Ground	

The output of the noise canceller is accessible to the designer at Pin 20.

Compressor

The SA5752 compandor operates with a unity gain level (0dB level) of 77.5mV_{RMS}. It operates like the rest of the Philips Compandor family where any signal above

the 0dB level in the compressor mode is half in dB, and any signal below the 0dB level is multiplied by 2 (assuming the unit is in dB)

As for the Expandor, the levels above and below the 0dB level are modified by the opposite of what the compressor does. This allows the signal to be restored to its original level with reduction of noise.

To determine the amplitude, the following formula is used.

$$XdB = 20 \log \left(\frac{AC \ level \ mV_{RMS}}{77.5 mV_{RMS}} \right)$$
 (3)

Example:

Determine the compressor's AC voltage output if a 200mV_{RMS} signal is applied to the compressor's input.

1. Convert 200mV_{RMS} to dB as in Equation 3

$$XdB = 20 \log \left(\frac{200mV_{RMS}}{77.5mV_{RMS}} \right) = 8.23dB$$

- Because 8.23dB is above the 0dB level, by definition of the compressor the signal is halved to 4.12dB
- Now converting back to voltage using Equation 3 the output is 124.5mV_{RMS}.

Figure 11 shows the diagram with other numbers for practice.

Power Down was to the real entropy to

The HPDN (Hardware Power Down) pin on the SA5752 can be left open or connected to V_{CC} for normal operation. For power down, a designer needs to ground this pin.

AN1742




Table 8. Programmable Divide Ratio Number

Decimal Value	Binary Value	Hi DTMF Frequency	Lo DTMF Frequency		
2	0000 0010	OFF	OFF		
3	0000 0011	66.66kHz	28.57kHz		
4	0000 0100	50kHz	21.43kHz		
5	0000 0101	40kHz	17.14kHz		
•	• **	•	* :		
254	1111 1110	787.40Hz	337.46Hz		
255	1111 1111	784.31Hz	336.13Hz		
256	0000 0000	781.25Hz	334.82Hz		
257	0000 0001	778.21Hz	333.52Hz		

III. SA5753

Figure 12 shows the main blocks of the SA5753; the Transmit and Receive Bandpass filters, the Transmit Low Pass Filter, Pre-emphasis and De-emphasis, DTMF generator, attenuators and I²C controls.

Non-I²C Operation (Default Mode)

The SA5753 can be used without the $\rm I^2C$ protocol. To implement this feature, the DFT pin (default, Pin 13) and HPDN (Pin 6) must be connected to $\rm V_{CC}$. In the default mode, a designer has less flexibility in programming the SA5753. The only way to program the SA5753 without the I2C protocol is to load the register serially (see next section).

If a designer decides not to program the SA5753 registers, they can no longer bypass key functions or attenuate/gain the signal. Additionally, they can no longer make use of the DTMF generator. The TxMute and RxMute pins are also no longer programmable, but are controllable externally.

A designer does not have a choice of programming the mute polarity pins. Muting the transmit and receive path now requires a designer to supply V_{CC} to the TxMute pin (Pin 18) and RxMute pin (Pin 12). To unmute the paths, a ground connection on these pins is required.

Pin 6 must be grounded for powering down the SA5753 in the default mode. For normal operations without the l^2C protocol, Pin 6 must be connected to $V_{\rm CC}$. Although the SA5753 might be functional with Pin 6 left open, this is not advisable. This pin should either have $V_{\rm CC}$ or ground connected for a defined state. See the SA5753 data sheet for more information on non- l^2C operation.

The following is a list of features when the Default Mode is implemented:

- All previous settings in the registers are ignored except for R8B7 (VOX_{CTL}).
- VOX_{CTL} = the setting in R8B7 before DFT goes high.
- 3. All attenuators are set to 0dB.
- HPDN is now an input, LOW=PWDN Mode
- 5. DTMF = OFF
- 6. DEEMPH = ON
- 7. PREEMPH = ON

- 8. AMPS mode
- 9. Closed = S9, S10, S13
- 10. Open = S1, S2, S3, S4, S5, S6, S7, S8, S11, S12
- 11. RX is muted when RXMUTE = HI
 12. TX is muted when TXMUTE = HI

NOTE: When the SA5753 is changed from DFT=HIGH (Default Mode) to DFT=LOW, the register settings will have an indeterminate value and all registers will need to be reloaded

Programming Without the I²C Protocol In the default mode, with DFT (Pin 13) and HPDN (Pin 6) pulled HIGH, the registers in the control register bit map are chained together so that bit 0 of a register is connected to bit 7 of the preceding register with R0B6, R0B7, R1B6 and R1B7 bypassed, i.e., R0B5 is connected to R1B0, R1B5 is connected to R2B0, R2B7 is connected to R3B0, etc. Bits can then be loaded as a serial stream through the SDA pin of the I2C bus by the negative edge of a shifting clock applied at the SCL pin of the I2C bus. When a bit is loaded at SDA it will load first into R0B0 and then will be shifted to R8B7 after 68 clock edges.

A total of 68 clock pulses (applied at SCL) are, therefore, required to completely load the registers.

In this mode of operation the contents of the register map are also shifted out from the VOX $_{\rm CTL}$ pin since it takes the same value as R8B7. After power up there is no reset within the registers so the first 68 bits clock out at the VOX $_{\rm CTL}$ pin will have an indeterminate value. Once the registers are loaded, the DFT pin can be pulled low to enable the interface between the control registers and the program functions.

Summary: To use this capability, the DFT pin and the HPDN pin must be pulled HIGH, the serial bit stream loaded through SCL synchronous with the negative clock edge applied at SCL for 68 clock pulses, and then the DFT pin pulled LOW.

DTMF

The DTMF generator generates its tones by using the 1.2MHz I²C clock and dividing it down to the desired frequency. There are high and low DTMF tones, so different divide ratios are used. To tailor the exact frequency, a programmable divide ratio number is provided to the designer. Figure 13 shows the basic scheme and the formulas to calculate the desired DTMF frequency.

The programmable divide ratio number ranges from 3 to 257 for both the high and low DTMF functions. This means that the high DTMF frequency range is from

AN1742

778.21Hz to 66.66kHz. The low DTMF frequency range is from 333.52Hz to 28.57kHz.

The only caution in using the DTMF generator is when the programmable divide ratio decimal number is 256 or 257. For the SA5753, decimal values 256 and 257 are defined as a binary '0' and '1', respectively (see Table 8). The reason the decimal values 256 and 257 were defined this way is because of the actual length of their binary numbers.

Decimal 256 is binary 1 0000 0000 and decimal 257 is binary 1 0000 0001. These binary numbers exceed the 8-bit register, so 256 and 257 were replaced with a decimal '0' and '1' since these values were not previously used.

Other decimal divide ratio numbers can be converted directly to a binary number which is then loaded into the 8-bit register. To turn off the high or low DTMF generator, a decimal 2, converted to a binary 0000 0010, needs to be loaded into the register.


Below are two examples of loading the DTMF

generator.


Step 1: Determine what frequency is desired for the High and Low frequencies.


Step 2: Use formulas in Figure 13 to calculate the programmable 'divide ratio number' for both High and Low tones.

Step 3: Convert the calculated 'divide ratio number' to a binary number and load into the proper register. NOTE: If the 'divide ratio number' is 256 or 257, load a binary 0000 0000 or 0000 0001, respectively. To turn off the high or low



AN1742





tone DTMF generator, load a binary 2 or 0000 0010 to the register.

Evample 1

Program the SA5753 DTMF generator such that High DTMF = 4000Hz and Low DTMF = 3061.22Hz.

- Using the formula in Figure 13, High DTMF 'divide ratio number' = 50 Low DTMF 'divide ratio number' = 28
- Convert 'divide ratio number' into a binary number
 High DTMF binary 'divide ratio number' = 0011 0010
 Low DTMF binary 'divide ratio number' = 0001 1100.
- Load binary numbers into proper registers and observe on a spectrum analyzer.

Example 2

Program the SA5753 DTMF generator such that High DTMF = 778.21Hz and Low DTMF = OFF.

 Calculate 'divide ratio number' using the formula in Figure 13, High DTMF 'divide ratio number' = 257 Low DTMF 'divide ratio number' = 2, by definition for OFF see Table 8.

- Converting 'divide ratio numbers'
 High DTMF binary 'divide ratio number' =
 0000 0001 (remember the special case that applies here)
 Low DTMF binary 'divide ratio number' =
 0000 0010.
- Load binary numbers into proper registers and observe on a spectrum analyzer.

Programmable Transmit and Receive Mute Polarity Function

If a designer wants to operate the SA5753 at 3V and wants to mute the TxMute and RxMute pins with a 5V logic '1' signal, a series 10k resistor should be used. If the 10k resistor is not used, the SA5753 will draw more current. To eliminate the 10k resistor the designer should make sure that the logic '1' signal never exceeds V_{CC}.

The Limiter and All-Pass Circuit

An important aspect of the AMPS specification is concerned with the 12kHz maximum frequency deviation. The output of the APROC TX_{OUT} should be limited at a level which causes a maximum frequency deviation of 12kHz for the transmitter, regardless of the amplitude of the input signal. Figure 14 shows the equipment used

for the test measurements and how the signal was processed. A 1kHz signal was applied to the input of the demo-board until a 5% distorted signal was measured at the limiter output. This waveform's peak-to-peak voltage was recorded as a reference. Then, at various chosen frequencies, the input of the demo-board was overdriven so we could record the distorted peak-to-peak waveform. (See Figure 15)

Formula 4 was used to calculate maximum frequency deviation from the waveforms shown in Figure 15.

(4)

Max Freq Dev with All-Pass Ckt = $\left(\frac{BW_F}{BW_R}\right) 8kHz$


where

BW_F = the bottom waveform's peak-to-peak voltage from one of the observed figures.

BW_R = the bottom waveform's peak-to-peak voltage from the reference Figure 15.

Table 9. Maximum Frequency Deviation Results for the 12kHz Test

Frequency (Hz)	With All-Pass (kHz)	
300	3.58	
500	5.61	
800	10.13	
1000	10.01	
1200	9.21	
2000	10.01	
3000	9.61	






Table 9 reveals the calculated results for maximum frequency deviation over the voice band. The test results show that the NE5752 and NE5753 will meet the 12kHz AMPS specification.

The same test set-up was used for the NAMPS measurements, however, the maximum frequency deviation formula changes. The following formula shows how to calculate the maximum frequency deviation for NAMPS:

Max Freq Dev with All-Pass Ckt =
$$\left(\frac{BW_F}{BW_R} \right) 2.9kHz$$
 (5)

where

BW_F = the bottom waveform's peak-to-peak voltage from one of the observed figures.

BW_R = the bottom waveform's peak-to-peak voltage from the reference Figure 16.

Table 10. Maximum Frequency Deviation Results for the 5kHz Test

Frequency (Hz)	With All-Pass (kHz)
300	1.48
500	2.11
800	3.27
1000	3.46
1200	3.42
2000	3,65
3000	3.56

Formula 5 was used to calculate the maximum frequency deviation in Table 10 from the waveforms shown in Figure 16. These test results show that the APROC II will meet the 5kHz maximum frequency deviation for NAMPS.

IV. EVALUATION SOFTWARE AND DEMOBOARD

The APROC II demoboard and evaluation software are for evaluation purposes only. It can help a designer understand the hardware and software functionality. The APROC II schematic and layout can be seen in Figures 17 and 18, respectively. The function of each external component is briefly shown in Figure 17.

AN1742

In this software package, the screen (see Figure 19) only shows the signal path for the SA5753. Recall that for the audio processing chip, the signal is routed between the SA5752 and SA5753. The appropriate pin numbers are labeled to show where the signal enters and leaves the SA5753.

The upper half of the screen is the Tx path and the lower half of the window is the Rx path. To complete the signal path, a designer can use the computer's arrow keys to get to the area of interest. The space bar is used to toggle on and off path switches and key functions (like NAMPS, VCO, HPDN, VOXCTBL etc).

The 'greater than' (>) or 'less than' (<) symbol keys on the key board are used to vary the value of the gain attenuator blocks. The way the gain attenuator blocks are programmed does not follow the logical way where the 'greater than' symbol key means going up in gain and the 'less than' symbol means decreases gain. Instead, the set up is programmed logically by the bits. So a user should use the 'greater than' and 'less than' symbol keys to vary the value, but continue to use the keys until the values stop changing. (See Table 11.)

To power down the chip set the following steps should be taken:

- 1. To power down the SA5752, move the marker to HPDN and hit the space bar to implement this function.
- To implement one of the SA5753 three power down modes move the marker to the Power = 000 Bin and program the appropriate mode.
- For PWDN, set Power=1xx Bin; X=don't
- For IDLE, set Power = 011 Bin
- For the DENA mode, set Power= 010 Bin
- For normal operation, set Power= 000 Bin
- For DATA_{IN} to TX_{OUT} disabled, set Power= 001 Bin. This can be used for cordless applications

To power up the chip set, a designer needs to set the Power=000 Bin (for the SA5753) and toggle the HPDN section (for the SA5752).

DTMF

To implement the DTMF tones, a user can program the high and low tones by typing in the frequencies or programming the I²C bits.

The high decimal value is from 2 to 257 where the frequency range is from off to 778.21Hz–66.66kHz. The low decimal value is from 2 to 257 where the frequency range is from off to 333.52Hz up to 28.57kHz.

The difference between the SA5753 DTMF generator and the SA5751 is that when the cycle is completed, the DC voltage goes back to 0V, whereas the SA5751 might not return to 0V. Therefore, upon switching back to the Tx voice path, a glitch may be heard from the SA5751, but not from the SA5753.

V. QUESTIONS AND ANSWERS SECTION

- Q: I connected your evaluation board and software program but I do not see any output signal on the Transmit path. My input signal is connected to the Mic input of the SA5752. What is the problem?
- A: There are several issues to look at. Make sure that the TxMute and RxMute pins are defined. If the registers are programmed such that the TxMute and/or RxMute pins need to be grounded for a signal to flow, please be sure that those pins are grounded.
 - If the registers are defined such that the TxMute and RxMute pins need V_{CC} connected to them for a completed signal path, please connect V_{CC} to the pins. Although leaving these pins open may work, it defines an open state and is, therefore, not guaranteed.
- Q: When I program a DTMF tone, it only stays on for 96ms. How can I make it stay on longer?
- A: The DTMF generator is designed to stay on for only 96ms. If a longer tone is desired, the DTMF registers must be re-loaded before the 96ms expires or set DTC = 1. For the evaluation program, the DTMF register can be loaded up automatically to observe the DTMF tone. Just toggle the space bar on the "DTMF frequency DTC" section.
- Q: On the evaluation program, there are ADD field and REG values. What are these?
- A: These are the registers (ADD = Address field and REG = the register) that must be programmed when using the SA5753 in the I²C mode. The address field defines which portion of the chip is being accessed (See SA5753 data sheet for a detail look). The register bits control the functions of the block.

If a designer toggles in/out functions, they can see the registers which control that function. The Evaluation software is meant as a learning tool to aid the designer in getting up to speed.

- Q: The SA5753 seems to be consuming more current than usual. Is this part damaged?
- A: One area to look at is the I²C clock. If the I²C clock goes below ground, the SA5753 will draw more current. Therefore, be sure that the I²C clock is set at 1.2MHz square wave and it is from ground to V_{CC}.
- Q: I have a Philips APROC II demoboard and a 5V I²C interface board. At the present moment, I use two supplies to run the APROC II board at 3V and the interface board at 5V. Is there a 3V chip available that can be used for the interfacing between the computer's printer port to the I²C section of the chip?
- A: Yes, there is a 3V interface chip; the Philips PC74HC4049T. When a customer purchases an APROC II demoboard, he/she should receive an interface board. Most likely it will be the 3V version.
- Q: The APROC II seems to draw more current than usual when I mute the TxMute and RxMute pins with a 5V logic '1' signal. The APROC II is operating at 3V. Is this normal, and if not, what can I do?
- A: If you are going to operate the APROC II at 3V and apply 5V to the RxMute and TxMute pins, a series 10k resistor should be used to allow for this configuration.
 - If the logic '1' input is 3V and the APROC II is operating at 3V, the 10k resistor is not required. In general, it is safe to say that the logic '1' input should be no higher than V_{CC} if the 10k resistor is not used.
- Q: I am evaluating your DTMF generator using the Philips evaluation program and demoboard. The frequency calculated and the frequency measured is correct but The evaluation screen, however, sometimes shows a different number, but the number shown is not too far off. Is there a bug in the program?
- A: Yes, the program display is not correct. What you calculate and measure is fine. The program is incorrect at this time.
- Q: I am evaluating the current consumption of the APROC II demoboard. I read a higher current than what is spec'd in the data sheet. What am I doing wrong?
- A: Remember that the I²C interface card will draw some current away from the APROC II board (if it's connected that way). To avoid this problem, operate the I²C interface card with a separate power supply and then measure the APROC II current.
- Q: I have your APROC II evaluation demoboard. I am applying an input signal

AN1742


- of 1kHz at $100mV_{RMS}$ to the MIC input and I am not getting any signal output on the TX_{OUT} pin. Any suggestions?
- A: Your transmit path is probably open. To close the path you can do one of two things: either ground the TXP Mute pin (Pin 18) or redefine TXP to mute for a different input. You should also make sure that the SA5752 and SA5753 are in the power up state.
- Q: I have a very unique situation using the

SA5753. I would like to use the Default mode and I²C mode in different situations. I know that the HPDN pin becomes an output when I²C mode is implemented; and I know that the HPDN pin becomes an input when the Default mode is implemented. In my application I do not care about current consumption, therefore, the HPDN pin is not important to me. What can I do so that I don't leave the HPDN undefined, but at the same time, I allow myself to switch back and


forth between the two modes?


A: For ease of use in the Default Mode without worrying about the function of the HPDN pin, the user can add an external pull-up resistor of 100kΩ between HPDN (Pin 6) and V_{DD}. This will put the SA5753 in Normal (active) Default operation when DFT (Pin 13) is pulled HIGH. For Power Down Mode the user will need to pull the HPDN pin LOW.

AN1742



June 28, 1993 699








Figure 18. APROC II Evaluation Board Layouts

AN1742




Table 11. Gain Attenuator Steps

SYMBOL	Sequence of Gain Attenuator Steps
A1	0, -0.8, -1.6, -2.4, -3.2, -4.0, -4.8, -5.6, -6.4, -7.2, -8.0, -8.8, -9.6, -10.4 -11.2, -12
A2a	0, 0.25, 0.50, 0.75, 1.00, 1.25, 1.50, 1.75, 2.00, 2.25, 2.50, 2.75, 3.00, 3.25, 3.50, 3.75, 0, -0.25, -0.50, -0.75, -1.00, -1.25, -1.50, -1.75, -2.00, -2.25, -2.50, -2.75, -3.00, -3.25, -3.50, -3.75
A2b	0, -12, -18, -24
A3	-2, -3, -4, -5, -6, -7, -8, -9, -10, -11, -12, -13, -14, -15, -16, -17
A4	0.5, 1.0, 1.5, 2.0, 2.5, 3.0, 3.5, 0, -0.5, -1.0, -1.5, -2.0, -2.5, -3.0, -3.5
A6	0, -2, -4, -6, -8, -10, -12, -14, -16, -18, -20, -22, -24, -26, -28, -30
A7	0, 0.5, 1, 1.5, 2, 2.5, 3, 3.5, 0, -0.5, -1, -1.5, -2, -2.5, -3, -3.5

PCA5075

FEATURES

- .CMOS low power
- .General purpose controller for Power Amplifier modules in GSM systems.
- .High speed serial interface.
- Power down mode.
- .1 Mhz bandwidth suppresses AM-distortion of the power amplifier.
- .On-Chip rampgenerator for all 16 GSM mobile station Power levels.
- .Suitable for base station applications.
- .On-chip detection for Quick-Restart. (base station applications only).
- .Programmable analog output voltage limitation.
- .Programmable integrator start condition.
- .Ramp-up/timing related to the 13 Mhz GSM system frequency clock.

OUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VDD	supply voltage	2.9	5.0	6.0	v
IDD	supply current		8.5	-	mA
Tamb	ambient temp.	-40		+70	С

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
TIPE NORBER	PINS	PIN POSITION	MATERIAL	CODE
PCA5075	20	SSOP20	Plastic	SOT266

PCA5075

DF

Damping Factor Reg Serial I/O

DATA CLK STROBE

VDDD

VSSD

VSC Adder

VDDA

Slope Generator

VSSA

VS1

BVS1

VIN

Opamp

Opamp

Opamp

Opamp

VID

Int. start cond.

Limiter reg.

VSSA

Figure 1. : Blockdiagram PCA5075

PD

CL13


TRIG

DTX

PCA5075

PIN CONFIGURATION.

SYMBOL	PIN	TYPE	DESCRIPTION
VS1	1	1	Sensor signal 1
VDDA	2	-	Analog positive supply
BVS1	3	0	Buffered sensor signal 1
PD	4	I	Power Down
IBIAS	5	I	Current reference for external rectifier
VS2	6	I	Sensor signal 2
VSR	7	0	Bias voltage for sensor
VDDD	8	-	Digital Supply
DTX	9	I	Disable speech transmission
TRIG	10	I	Trigger signal
CL13	11	I	13 Mhz GSM clock
DF	12	0	Damping switch control signal.
			(only for base-station applications).
STROBE	13	I	Serial bus strobe signal
CLK	14	I	Serial bus clock signal
DATA	15	I	Serial bus data signal
VSSD	16	_	Digital negative supply
VSSA	17	· -	Analog negative supply.
VIO	18	0	Integrator Output voltage
VIP	19	I	Integrator positive input voltage
VIN	20	I	Integrator negative input voltage.



PCA5075

Functional description

This CMOS device integrates Opamps, a DA-Converter and a serial interface to implement an Integrating-Controller.

It is designed to control both the power level and the power up/down ramping of a GSM-transmitter.

All 16 GSM mobile station power up/down ramping curves (including sensor non-linearity) are generated on chip.

This device is also suitable for base stations. The extra base station ramp curves are generated by using an external damping network in front of the (external) rectifier and by decreasing the value of R1. This extra damping network and the additional resistor in parallel with R1, are activated when the signal DF is high. This DF signal again, is directly controlled by the Damping factor register.

The device operates on an internal clock frequency of 2.166 Mhz, $(T_x=1/2.166$ uS) that is generated on Chip by dividing the external 13 Mhz clock by six.

Generally the power amplifier is ramped up after a rising edge on TRIG and ramped down after a falling edge.

When a quick restart is detected (Base-station applications only), the integrating controller is not totally turned off. This enables the controller to ramp-up faster after a ramp-down.

A quick restart is executed when TRIG is low for only a very short period of T_{QRS} . To detect a quick restart, all ramping is delayed wrt. TRIG by 2 * T_x .

To match the controller to different Power-amplifiers, the controller output VIO can be limited to 4 V, 4 V - $V_{\rm diode}$ or 4 V - 2 $V_{\rm diode}$, depending on the contents of the limiter register.

The contents of the power level register determines which of the 16 ramp-curves is taken during ramp-up/down.

When the integrator is inactive, the controller output VIO will have a (programmable) voltage of 0.3 V , 0.3 V + $V_{\rm diode}$, 2 $V_{\rm diode}$ - 0.05 V or 2 $V_{\rm diode}$ + 0.2 V, depending on the contents of the integrator start condition register.

When DTX becomes active during a ramp-up, ramping is immediately stopped and a down ramp is executed, turning the power amplifier off.

Separate power pins are provided to the analog and digital blocks.

The register information is written via a three wire serial bus.

The analog Integrating-Controller.

The analog Integrating controller consists out of four Opamps.

Opamp 1 and Opamp 2 are only used for buffering purposes.


Opamp 4 is used to make a differential integrator, whereas Opamp 3 is used to limit the integrator output voltage, and to set the integrator start condition ("homeposition") when the integrator is inactive.

A two-diode external rectifier is connected to pins VSR, VS2, Ibias and VS1. The SC-Adder block, basically generates the voltage VSR - 2 U_d + $U_{\rm dac}$. The differential integrator the integrates the difference of this voltage and the voltage VSR - 2 U_d + $U_{\rm sen}$. The integrator output voltage is used to control the power amplifier module.

PCA5075

Ramp generation.

Ramp-up.






Fig 2a (left) and 2b (right).

Figure 2a shows the timing of a typical ramp-up curve. Figure 2b shows a measured ramp-up curve of a discrete controller implementation.

If no quick restart was detected during the last ramp-down, the controller was in "homeposition" before time B. The integrator output voltage is regulated to the value defined in the Integrator start condition register. The output of the adder and the slope generator is $U_{\rm kick} + {\rm VSR} - 2U_{\rm d}$. ($U_{\rm kick}$ is typically 60 mV).

The differential integrator input is $U_{\rm kick}$. On time B the integrator start condition circuitry is turned off. Due to the positive differential input voltage, the integrator output will start to rise. If a quick restart was detected during the last ramp-down, the integrator start condition circuitry has already been turned off. In this case the output voltage of both adder and slope generator is VSR - $2U_4$.

On time C the DAC generates a new output voltage U_{dac} . The output of the adder block is now: VSR - $2U_d$ + U_{dac} . The slope generator will generate a "smooth" curve between the former and the newer output value of the adder block. The power amplifier is ramped up via the integrator.

On time D the new output value of the slope generator is reached.

PCA5075

LIHIT FAIL

SPAN # HE

45KP 88 144

Ramp-down.




Figure 3a (left) and Figure 3b (right).

In Figure 3a, the timing of a typical ramp-down curve is shown, Figure 3b shows again measurements on a discrete implementation of this controller.

On time E the ramp-down is started.

If a quick restart was detected the adder output voltage after time E will be: VSR - 2U4

If not, the adder output voltage after time E will be: VSR - $2U_d$ - U_{NQ} , with U_{NQ} typically 100mV.

The slope generator again generates a "smooth" curve between the new adder output voltage and the old adder output voltage.

On time F the output of the slope generator has reached its final value.

If a quick restart was detected, a ramp up will be executed. The adder output voltage will be VSR - $2U_d$ + $U_{\rm dac}$.

If, however, no quick restart was detected, the integrator will be turned into its "homeposition". The integrator output voltage will be regulated again to the value defined in the integrator start condition register. Also the adder output voltage will be VSR - 2 U_d + $U_{\rm kick}$.

PCA5075

Serial Programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 wires are: Data Clk and Strobe. The data sent to the device are loaded in bursts framed by Strobe. Programming clock edges and their appropriate data bits are ignored until Strobe goes active low. The programmed information is loaded into the addressed latch when Strobe returns inactive high. Only the last 18 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. If Strobe returns high wile Clk is still low, the extra clock edge produced causes data shift. The fully static CMOS design uses virtually no current when the bus is inactive.

Data Format

Data is entered with the most significant bit first. The leading bits make up the data field, whilst the trailing four bits are an address field. The PCA5075 uses only 1 of the available addresses. The format is shown below; the first entered bit is p1, the last one p18.

PROGRAMMING REGISTER BIT USAGE									
p18	p17	p16	p15	p14	p13	p12	pxx	p2	p1
add0	add1	add2	add3	data0	datal	data2	datax	data12	data13
Latch address LSB data MSB							MSB		

The trailing address bits are decoded upon the inactive *Strobe* edge. This produces an internal load pulse to store the data in one of the addressed latches. To avoid erroneous circuit operation, the pulse is not allowed during data reads by the rest of the circuit. This condition is guarantee by respecting a minimum *Strobe* pulse width after data transfer.

The correspondence between data fields and addresses is provided in the following table:

	REGISTER BIT ALLOCATIONS																
p 1	р 2	р 3	р 4	ք 5	p. 6	p 7	p 8	р 9	р 10	p 11	р 12	р 13	р 14	p 15	р 16	р 17	р 18
d13	d12			da	ata i	field	i							a	dr	ess	
	Power Level DF1 DF0 L1 L0 IS1 IS0 1 0 1 0							0									

DF = Damping Factor.

DF0 = data on DF output
DF1 = enable of this output.

L = Limiter voltage.

L1	ro	Limit	er	v	oltage
	1 1 0	1 0 X	4 4 4	_	2 Vd Vd

PCA5075

IS = Initial start condition.

IS1	ISO	Initial value of VIO
0	0	0.3 V
0	1	0.3 V + Vd
1	0	-0.05 V + 2 Vd
1	1	0.2 V + 2 Vd

Specifications of Opamp4.

Tamb= -40 to 70 C , VDD = VDDA = VDDD unless otherwise specified.

SPEC	MIN.	TYP	MAX	UNIT	CONDITION
VDD	2.9		6.0	v	
additional peaking in integrator amplitude characteristic.			3	dВ	Integrator Loop closed. R2=8.2 Kohm, C1=180 pF F=7 Mhz
additional phase shift in integrator application			30	deg.	Integrator Loop closed. R2=8.2 KOhm, C1=180pF F= 7 Mhz.
CMMR	?			dB	
PSRR+	?			dB	
PSRR-	?			dB	
SR+	1			V/uS	
SR-	1			V/uS	
Dynamic range common mode input signal	4.2			v	Vdd = 5V
VIO Output voltage	0.3		4	v	Vdd = 5V
Rin	?			Ohm	
Rout	?			Ohm	

PCA5075

Specifications of Opamp 1 and 2.

Tamb= -40 to 70 C , VDD = VDDA = VDDD = 5V unless otherwise specified.

SPEC	MIN.	TYP	MAX	UNIT	CONDITION
VDD	2.9		6.0	v	
3-Db point	4			Mhz.	Zl= 1/(s*62pF)+8.2Kohm
Gain peaking			3.0	dB .	tt .
Dyn. ranges comm.mode	4.2			v	11
SR+, SR-	1/3			V/uS	п

Specifications of DAC8.

Tamb= -40 to 70 C , VDD = VDDA = VDDD=5V unless otherwise specified.

SPEC	MIN.	TYP	MAX	UNIT	CONDITION
INL			+/- 1	LSB	
DNL			+/- 1	LSB	
Fs	2.5			Mhz	Load = 4pF
Output range	Ur			V	Reference=Ur

PCA5075

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134) VDD = VDDD = VDDA, VSS = VSSA = VSSD

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
VDD	Supply voltage	.5	6.0	v
Vi	DC input voltage on all pins	-0.5	VDD	v
IDD	Supply current	-	11.5	mA
Ptot	Total power dissipation		tbf	mW
Tstg	Storage temperature range	-65	150	С
Tamb	Operating ambient temperature	-40	70	С

DC CHARACTERISTICS

Tamb= -40 to 70 C , VDD = VDDA = VDDD, VSS = VSSA = VSSD, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT				
VDD	Supply voltage range		2.9	5.0	6.0	v				
IDD	Total operating current	CLK13= 13 MHz		8.5		m.A.				
IDDq	Total quiescent current	PD = High			10	uA				
Logic	Logic inputs ; Pin nrs. 5,8-13									
VIL	Input voltage low		0.3*VDD			v				
VIH	Input voltage high			:	0.7*VDD	v				
IL	Input leakage current		-5		5	uA				
Cin	Input capacitance			10		pF				

PCA5075

Analog Inputs

Tamb= -40 to 70 C, VDD = VDDA = VDDD = 5 V, VSS = VSSA = VSSD = 0 V, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VS1	Sensor signal 1		0.8		4.2	v
VS2	Sensor signal 2				VSR	V
IL	Input leakage current		-5		5	uA
Cin	Input capacitance				10	pF

Controller timing characteristics.

VDD = VDDA = VDDD = 5 V, VSS = VSSA = VSSD, T=-40 to 70 C unless otherwise specified. For signal explanation see Fig. 2 and 3. TX=6/13 uS.

SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNIT.
TQRS	Negative pulse width on TRIG for quick restart recognition.	TX/3	. 4	2*TX	S
TB	Delay from positive TRIG edge to point B. (See Fig. 2)		2TX		S
TC	Delay from positive TRIG edge to point C. (See Fig. 2)		TB+18TX		S
TD	Delay from positive TRIG edge to point D. (See Fig. 2)	-	TC+22TX		S
TF no qrs	Delay from negative TRIG edge to point F. (See Fig. 3)		2TX +22TX		S
TF w. qrs	Delay from negative TRIG edge		3TX +22TX		S


Analog Output

Tamb= 25 C, VDD = VDDA = VDDD = 5 V, VSS = VSSA = VSSD = 0 V, unless otherwise specified.

SYMBOL	PARAMETER	TC	MIN.	TYP.	MAX.	UNIT
VSR	Bandgap +/- 4%	-0.175 mv/C	1.2	1.25	1.3	V

PCA5075

Serial Bus Timing characteristics.




VDD = VDDA = VDDD = 5 V, VSS = VSSA = VSSD = 0 V, T = -40 to 70 C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT			
Serial programming Clock (Pin CLK)									
Tr,Tf	Input rise and fall times			10	40	ns			
Тсус	Clock period		100			ns			
Enable programming (Pin Strobe)									
Tstart	Delay to rising clock edge		40			ns			
Tend	Delay from last clock edge		10			ns			
Twid	Minimum inactive pulse width		100			ns			
Tnew	Delay from TRIG inactiv	200			ns				
Register serial input data (pin Data)									
Tsu	Input data to CLK setup time		20			ns			
Thl	Input data to CLK hold time		20			ns			


^{*} NOTE: After rising edge of STROBE one more CLK low period completes the transfer.

PCA5075

Application Diagram



Application diagram Mobile Station



Application Diagram Base Station.

ADPCM codec for digital cordless telephone

PCD5032

ADPCM CODEC for Digital Cordless Telephone

The PCD5032 is a CMOS device designed for use in Digital European Cordless Telephone systems (DECT) but it is also suited for other cordless telephony applications (e.g. CT2). The PCD5032 performs A/D and D/A conversion, ADPCM encoding and decoding compliant to CCITT recommendation G.721 (blue book 1988). The PCD5032 allows direct connection to external microphone and earpiece. The device can be used in both handset and base-station designs.

This objective specification contains advance information and is subject to change without notice.

Featuress

- G.721 compliant ADPCM encoding and decoding
- 'Bitstream' A/D and D/A conversion
- On-chip receive and transmit filter
- On-chip ringer and tone generator
- Programmable gain of receive and transmit path
- Serial ADPCM interface with independent timing for maximum flexibility
- Linear PCM data accessible for digital echo cancelling
- Programmable via I2C interface
- Fast receiver mute input via pin
- On-chip voltage reference
- On-chip symmetrical supply for electret microphone
- Few external components; direct connection to microphone and earpiece
- Low power consumption in standby mode
- Low supply voltage (single supply 2.7 V up to 5.5 V)
- CMOS technology
- Minimized EMC on digital outputs

Applications

- Digital European Cordless Telephony (DECT)
- CT2 cordless
- Speech compression

Package Outline

SO28 (SOT136A) QFP44S14 (SOT205AG)

1.0 Block Diagram





Fig. 1 Block diagram.

PCD5032

2.0 Pinning



nc = not connected

Fig. 2a Pinning diagram PCD5032 QFP44S14

ADPCM codec for digital cordless telephone

PCD5032




Fig. 2b Pinning diagram PCD5032 SO28

PCD5032

2.1 Pin Description

Pin	Name	VO	Description						
Gener	ai								
26	V_{DD}	-	Positive power supply (2.7V - 5.5V)						
28	V_{SS}	-	Negative power supply (0V)						
22	ŊĠ	0	Analog signal ground						
20	VR+	0	Positive reference voltage	(1)					
19	VR-	0	Negative reference voltage	(1)					
Digita	1								
34	CLK	1	Clock input						
36	DCK	I	Data clock (ADPCM)						
41	RAS	1	Receiver ADPCM sync	(2)					
42	RAD	I	Receiver ADPCM data input	(2)					
4	RPI	1	Receiver PCM input	(2)					
3	RPE	0	Receiver PCM output enable	(2)					
44	RFM	1	Receiver fast mute	(2)					
39	TAS	ı	Transmitter ADPCM sync	(2)					
37	TAD	0	Transmitter ADPCM data output	(2)					
8	TPI	ı	Transmitter PCM input	(2)					
9	TPE	0	Transmitter PCM output enable	(2)					
6	PO	0	PCM data output						
12	SDA	VO	I ² C serial data input / acknowledge						
11	SCL	ı	I ² C clock input						
14	A0	I	I ² C address select pin						
1	RES	1	Reset input (active high)						
30	TST	1	Test mode	(3)					
Analo	g								
33	BZ+	0	Ringer output						
31	BZ-	0	Ringer output						
15	TM+	ı	Transmitter audio input (microphone)						
17	TM-	I	Transmitter audio input (microphone)						
25	RE+	0	Receiver audio output (earpiece)						
23	RE-	0	Receiver audio output (earpiece)						

- (1) Internally generated, intended for electret microphone supply.
- (2) Definition: Receiver = direction from ADPCM interface to earpiece; Transmitter = direction from microphone to ADPCM interface.
- (3) To be connected to V_{SS} in normal application.

3.0 Functional description

3.1 Digital interfaces (see Fig.1 Block diagram)

3.1.1 ADPCM interface

The ADPCM interface pins (RAD, TAD) carry 4 bits of serial data. Transmit and receiver data both are controlled by separate synchronisation pins (RAS, TAS).

Upon detection of a high RAS signal (with rising DCK edge), the receiver will read 4 ADPCM bits on the next 4 high-to-low transitions of the DCK data clock. Likewise, upon reception of a high TAS signal, the transmitter will output 4 ADPCM bits on the next 4 low-to-high transitions of DCK. Figure 5 shows the timing diagram. During the time that the ADPCM data output (TAD) is not activated, it will be in a high impedance state, enabling a bus structure to be used in multi-line base stations. Input RAD has an internal pull-down resistor.

The minimum frequency on the DCK input is f_{CLK} / 54, the maximum value equals the clock frequency, and any frequency in between may be chosen. The RAS signal controls the start of each conversion in a frame at an 8 kHz rate. The master clock 'CLK' must be locked to the frequency of 'RAS', with a ratio $f_{CLK} = 432 \times f_{RAS}$.

3.1.2 PCM interface

To enable additional data processing in a base station both transmit and receive linear PCM data paths are accessible.

For the receive direction the PCM data is output on pin PO and read from pin RPI. For the transmit direction the PCM data is output on pin PO and read from pin TPI. To enable bus structures to be used in base stations the PCM output PO is in high impedance state when not active. Inputs TPI/RPI have internal pull-down.

In a typical (handset) application pin PO is directly connected to RPI and TPI.If additional data processing is required (e.g. echo cancellation in a base-station), then a data processing unit may be placed between PO and RPI or PO and TPI.

The data format is serial, 2's complement, MSB first. PO outputs 16 bits(14 data bits followed by 2 zeroes). TPI/RPI read 14 data bits. The bit frequency is 3456 kHz (CLK). Data output PO changes on the falling edge of CLK. Data inputs TPI/RPI are read on the rising edge of CLK (Figures 7,8).

For interfacing to digital signal processors signals TPE and RPE (both active low) mark the position of the transmit and receive pcm data on pin PO (Figure 6). TPE/RPE change on the rising edge of CLK.

Outputs RPE and TPE have low impedance only from half a CLK cycle before to half a CLK cycle after the active state. The rest of the time they are in high impedance state. Thus a wired-OR configuration can be made when only one DSP serial input port is used for reading both transmit and receive data. An external pull-up is required.

PCD5032

3.1.3 I2C interface

The Philips I2C interface is used for programming gain and mode of operation.




Fig. 3 I2C address

With the address select pin A0 it is possible to have 2 independently programmed ADPCM codecs in a base station (2 outside lines). If more codecs are used in one base station then the address pin can be used as a 'select' signal. For timing of the I²C bus, see Philips Semiconductors' brochure "The I²C-bus and How to Use It" dated January 1992, ordering code 9398 393 40011.

Each function can be accessed by writing one 8-bit data word to the ADPCM codec. For this reason the 8-bit word is divided into 2 fields:

bit7, bit6 : function bit5 to bit0 : value/setting.

Table 1: Overview of the I²C programming possibilities.

Function	b7	b6	b5	b4	b3	b2	b1	ь0
OPERATION MODE	0	0	-	-	TONE	PON	T1	ТО
RECEIVER CONTROL	o	1	RV2	RV1	RV0	RG2	RG1	RG0
TRANSMITTER CONTROL	1	0	ST1	ST0	MUTE	TG2	TG1	TG0
RINGER	1	1	BF2	BF1	BF0	BV2	BV1	BV0

PCD5032

Definitions:

TONE : 'tone/ringer' selection for tone generator output;

tones can be sent to ringer or receiver DAC.

PON : power on (active)

T1 - T0 : test loops RG2 - RG0 : receiver gain

TG2 - TG0 : transmitter gain RV2 - RV0 : receiver volume BV2 - BV0 : tone volume

BF2 - BF0 : tone frequency ST1 - ST0 : sidetone level

Programming the ADPCM codec is possible in active mode as well as in standby mode. A reset clears all I²C registers.

3.1.4 Fast mute

The RFM (Receiver Fast Mute) pin enables fast muting of the received signal if erroneous data is present on the ADPCM interface.

Muting is done in the same manner as the receiver mute via I2C bus. The input data of the ADPCM decoder is blanked, so that the ADPCM decoder output signal goes to zero. To ensure immediate silence on the analog outputs RE+/RE-, the linear PCM input data of the receive filter is set to zero as well.

If the mute signal is switched off again, then the ADPCM decoder output settles gradually from zero to the appropriate PCM signal level. No audible clicks will occur.

The sidetone level is not affected by the mute function.

3.2 Analog parts and I²C programming

3.2.1 Input/Output

The analog input pins (TM+, TM-) can be connected directly to a microphone. For electret microphones capacitive coupling is required (Figure 11). The earpiece must be a low ohmic device (>100 Ω differential).

The microphone and earpiece amplifiers have the possibility of gain control via the I²C interface. Further the sending and receiving direction can be muted separately. Analog gain control for the receive path can be set in steps of 1 dB. Digital volume control can be set in 6 dB steps. The following table gives an overview of the programming possibilities.

Table 2: Overview of gain control options

Function	I2C-code	description	note
Receiver gain	01xxx101	- 3 dB	
(relative)	01xxx110	- 2 dB	
	01xxx111	- 1 dB	
	01xxx000	0 dB	default
	01xxx001	+ 1 dB	
	01xxx010	+ 2 dB	
	01xxx011	+ 3 dB	
	01xxx100	+ 4 dB	
Receiver volume	01000xxx	0 dB	defaults
	01001xxx	- 6 dB	
	01010xxx	-12 dB	
	01011xxx	-18 dB	
	01100xxx	-24 dB	
	01101xxx	-30 dB	
	01110xxx	-36 dB	
	01111xxx	RX MUTE	
Transmitter gain	10xxx101	- 3 dB	
(relative)	10xxx110	- 2 dB	
` '	10xxx111	- 1 dB	
	10xxx000	0 dB	default
	10xxx001	+ 1 dB	
	10xxx010	+ 2 dB	
	10xxx011	+ 3 dB	
	10xxx100	+ 4 dB	
Transmitter mute	10xx1xxx	TX MUTE	default off

PCD5032

3.2.2 Sidetone

With the I²C interface the (local) sidetone level can be set to -12, -18, -24 dB, or switched off. See table 3. The sidetone level is independent of the receiver volume control setting. Table 3: Sidetone level options

Function	I2C-code	description	note
Sidetone	1000xxxx	no local sidetone	default
	1001xxxx	level = -12 dB	
	1010xxxx	level = -18 dB	
	1011xxxx	level = -24 dB	

3.2.3 Tone generator and Ringer

The PCD5032 contains a programmable tone generator which can be used for generating ringer tones (BZ+, BZ-) or local information tones in the receive path (RE+, RE-).

By setting the TONE bit (b3) in the operation mode register the tone output will be directed to the receiver DAC, otherwise the tones will be sent to the ringer output stage. Table 4 shows the possible frequency and volume settings.

Table 4: Tone output frequency / volume options

Function	I2C-code	description	note
Volume (rel)	11xxx000	signal off	default
	11xxx001	-29 dB	sine wave
	11xxx010	-23 dB	sine wave
	11xxx011	-17 dB	sine wave
	11xxx100	-11 dB	sine wave
	11xxx101	- 5 dB	sine wave
	11xxx110	0 dB	sine wave
	11xxx111	+4 dB	squarewave
Frequency	11000xxx	400 Hz	
	11001xxx	421 Hz	
	11010xxx	444 Hz	
	11011xxx	800 Hz	
	11100xxx	1000 Hz	
	11101xxx	1067 Hz	
	11110xxx	1333 Hz	
	11111xxx	2000 Hz	

The ringer output (BZ) is differential and is intended for low ohmic devices. If the ringer is switched off then both outputs are low. The output signal is a pulse density modulated block wave (on a 32 kHz basic pulse rate) to generate a sinewave-like output signal, see figure 4. Volume is controlled by changing the pulse width of each pulse. In the square wave mode a full square wave is generated and results in the maximum volume. The volume settings (in dB) are given for the first harmonic signal component.

PCD5032

One period of a 1 kHz signal (0 dB) looks like this (V(BZ+) - V(BZ-)):




Fig. 4 Tone output example

3.3 Modes of operation

The ADPCM codec has three modes of operation, a normal mode and two loop modes. See the table below for details on setting these modes. Also the standby and active mode are set via the I2C bus.

Table 5: Modes of operation.

Function Standby mode	I2C-code 00xxx0xx	description power down	note default
active mode	00xxx1xx	active	in datab
set Normal mode	00xxxx00	normal operation	default
set Loop 1	00xxxx01	loopback on ADPCM side and on PCM side without using ADPCM transcoder.	d
set Loop 2	.00xxxx10	loopback of TM+/TM- to RE+/RE- through ADPCM transcoder.	

3.3.1Standby mode

After a reset the ADPCM codec will by default be in standby mode. All I2C settings will be cleared. PON=0 sets the codec in standby mode. In standby mode all circuits are switched off, except for the I2C interface. Before going to standby mode the PCD5032 performs a reset of the ADPCM transcoder, digital filters and auxiliary logic functions. The I2C interface registers are not cleared.

PCD5032

3.3.2 Active mode

PON=1 in the operation mode register sets the codec in active mode. In active mode the ADPCM codec can be operated either in normal mode or one of the two test loops may be selected.

3.3.3 Test loops

Both test loops can be used for test or evaluation purposes.

Loop 1 is intended for testing the audio path and A/D, D/A converters, the ADPCM transcoder is not addressed in this mode.

The ADPCM data is directly looped back towards the radio interface. The PCM data is looped from transmit filter output to receive filter input.

Loop 2 is intended for testing the complete audio path including ADPCM encoding and decoding.

3.3.4 Reset (input RES)

After an external reset pulse the circuit will perform an internal reset procedure. The reset pulse must be active during at least 10 CLK cycles. 125 us (one 8kHz period) after RES has gone low, the internal reset is completed and the PCD5032 goes into standby mode. At that moment the ADPCM codec is ready to be programmed.

A reset clears all I2C registers and resets the ADPCM transcoder, digital filters and auxiliary logic functions.

PCD5032

4.0 Characteristics

4.1 Maximum Ratings

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	min	max	unit
Supply voltage V _{DD} - V _{SS}	-0.5	+6,5	٧
Voltage at any pin except V _{DD}	V _{SS} - 0.5	$V_{DD} + 0.5$	V
DC current through pin:			
V_{DD} , V_{SS}	-	150	mΑ
BZ+, BZ-	-	150	mΑ
RE+, RE-	-	50	mΑ
other pins	-	10	mΑ
Total power dissipation	-	500	mW
Operating ambient temperature	-25	+70	°C
Storage temperature	-65	+150	°C

Handling

Inputs and outputs are protected against electrostatic discharge in normal handling. ESD protection according to Human Body Model is guaranteed up to 800 V. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

4.2 Electrical Characteristics

Conditions: $V_{DD} = 3.0 \text{ V}$, CLK = 3456 kHz

Parameter	min.	typ.	max.	unit	note
GENERAL					
Operating temperature	-25	25	70	°C	
Supply voltage	2.7	3.0	5.5	V	
Supply current					$T_{amb} = 25 ^{\circ}C$
-active (no load)	-	7	14	mΑ	note 0
-standby	-	20	100	μΑ	note 0
Leakage current inputs	· -	-	1	μA	
Analog ground	0.48	0.5	0.52	$x V_{DD}$	
Reference voltage VR+	0.8	1.0	1.2	V	note 1
Reference voltage VR-	-0.8	-1.0	-1.2	* V	note 1
DIGITAL I/O					
V _{IH}	0.7	-	1.0	$x V_{DD}$	note 2
VIL	0	-	0.3	$x V_{DD}$	note 2
V _{OL}	-	-	0.4	V	note 2
V _{OH}	V _{DD} - 0.4	-	V_{DD}	V	note 2
Pull-down resistor	-	150	-	kΩ	note 2
DCK frequency	f _{CLK} / 54=64	-	fclk	kHz	note 3
RAS,TAS frequency	-	8	-	kHz	note 3

PCD5032

Electrical Characteristics (con't)

parameter	min	typ	max	un	iit
I ² C Bus Timing					
SCL clock frequency	-	-	100	kH	Z
Tolerable spike width	•	, -	50	ns	
Bus free time	4.7	, -	.	μs	
Start condition set-up time	4.7	-	•	μs	
Start condition hold time	4.0	-	-	μs	
SCL LOW time	4.7	-	-	μs	
SCL HIGH time	4.0	-	-	μs	;
SCL and SDA rise time		-	1.0	μs	;
SCL and SDA fall time	-	-	0.3	μs	;
Data set-up time	250			ns	;
Data hold time	0	-	•	ns	;
Stop condition set-up time	4.0	-	-	με	3
ANALOG INPUTS					note 4
TM+ / TM- input impedance	- .	125	-	kΩ	note 5
Nominal input level	<u> </u>	12	_	mV_{rms}	note 6
Maximum input signal	-	56	•	mV_{rms}	note 7
Min. voltage gain	-4	-3	-2	dB	
Max. voltage gain	+3	+4	+5	dB	
Stepsize voltage gain	-	1	-	dB	
TX harmonic distortion	-		-40	dB	note 8
ANALOG OUTPUTS					
Receiver audio output:		40		Ω	note 5
- output impedance		10			note 9
- signal level at 0 dBm ₀		550		mV _{rms}	note 10
- signal level at 3.14 dBm ₀	_	1250	•	mV _{rms}	note 10
- min. gain	-4	-3	-2	dB	
- max. gain	+3	+4	+5	dB	
- gain step size	-	1	-	dB	
 volume control range 	-36	-	0	dB	
 volume stepsize 	· ·	6.0	-	dB	
 RX harmonic distortion 	.		-40	dB	note 11

PCD5032

Electrical Characteristics (con't)

Parameter	min.	typ.	max.	unit	note
Ringer output: -output impedance -volume control range	- -29	14 -	29 +4	Ω dB	note 4,12
FILTER CHARACTERISTICS Transmitter:				dB	
-Passband ripple -Frequency response			0.5	dB	300 - 3000 Hz
f = 50 Hz f = 3400 Hz f = 4600 Hz f = 8000 Hz	-35 -35 -55		-2	dB dB dB dB	
Receiver: - Passband ripple			0.5	dB	300 - 3000 Hz
- Frequency response: f = 50 Hz f = 3400 Hz	-35		-2	dB dB	
f = 4600 Hz f = 8000 Hz	-35 -60			dB dB	
ANALOG TO DIGITAL					
Signal to noise ratio (Fig. 12) DIGITAL TO ANALOG		35		dB	note 5,13
CONVERTER Signal to noise ratio (Fig. 12) GROUP DELAY		35		dB	note 5,13
Transmitter Receiver			400 525	μs μ s	note 14 note 14
GROUP DELAY DISTORTION See Fig. 9					

PCD5032

Notes to the characteristics:

General: • +3.14 dBm0 is the maximum signal level on the PCM interface.

- · Specifications are valid in active mode (except standby current).
- I_{DD} active measured with all inputs to V_{SS}, except CLK, DCK connected to 3.456 MHz, and RAS, TAS connected to 8 KHz. I_{DD} standby measured with all inputs connected to V_{SS}, except TMP, TMM left open. All outputs left open for both cases.
- The ref. voltage is available on VR+ and VR- and is measured with respect to VG. The voltage outputs are intended for electret microphone supply, and can deliver 400 μA.
- Digital inputs and outputs are CMOS-levels compatible. The outputs can sink or source 1 mA. Pull-down resistors are present at pins RPI, TPI, TST, RAD.
- Any frequency between min and max is allowed for DCK. The signals CLK and RAS/TAS must be frequency-locked, and will have a ratio f_{CLK} / f_{RAS} = 432.
- All analog input/output voltages and impedances are measured differentially.
 The circuit is designed for use with an electret microphone.
- Frequency band is 300 Hz 3400 Hz. Maximum load capacitance = 100 pF differentially, or 200 pF each pin.
- Nominal signal level gives -10 dBm0 on the PCM interface (G.711/G.712).
 Value given for TX gain setting 0 dB.
- 7. Maximum signal level gives +3.14 dBm0 on the PCM interface, with larger input signals the digital output signal will be saturated. Value given for TX gain setting 0dB.
- 8. TX gain setting = 0 dB and input signal level 40 mVrms (will generate 0 dBm0 signal level on PCM interface according to G.711).
- PCM signal level is 0 dBm0 and RX gain setting 0 dB. With a load of 300 Ω between RE+ and RE- the given signal level results in an output power of 1 mW. The maximum output current is 10 mA.
- PCM signal level is +3.14 dBm0 and RX gain setting +4 dB. The maximum output current is 10 mA.
- 11. PCM signal level is 0dBm0 (G.711).
- For maximum output power the load resistance should equal the typical output impedance (specified at I_{load} = 20 mA). The minimum load resistance is limited by the "Maximum Ratings".
- 13. Measured with psophometric filter (CCITT G.223). Only fulfilled at V_{DD} noise level smaller than 40 mVp (0 - 20 kHz). Measured on sample basis at V_{DD} = 3.0 V, temperature = 25 °C, compliant with G.712. Signal level is -40 dBm0 on PCM interface (0.4 mVrms on analog input). Gain setting is 0 dB.
- Group delay includes ADPCM / PCM conversion; signal frequency = 1.5 kHz.
 Figure is given for RAS/TAS signals at the same moment.

5.0 Timing Diagrams




Fig. 5 ADPCM timing




Fig. 6 PCM timing




Fig. 7 PCM output timing




Fig. 8 PCM input timing




Fig. 9 Group delay distortion transmit + receive (loop measurement)

PCD5032

6.0 Application Information




Fig. 10 Typical block diagram for a DECT handset.




Fig. 11 Typical handset application diagram for the PCD5032.




Figure 12 Typical performance of AD & DA in cascade (Loop 1)

PCD5040

The PCD5040 DECT Burst Mode Controller (BMC) is a custom IC that performs the DECT Physical Laver and Medium Access Control Layer (MAC) time critical functions for application in DECT handset and base station products which comply to the following standards (+ updates):

- DECT CI part 2: Physical layer (DE/RES 3001-2)
- DECT CI part 3: Medium Access Control layer (DE/RES 3001-3)
- DECT CI part 7: Security features for DECT (DE/RES 3001-7)
- DECT CI part 9: Public Access Profile (DE/RES 3001-9)

The BMC is designed to be connected to a ADPCM codec (PCD5032) and a 8051-type microcontroller without glue logic. Other codec's and microcontrollers (e.g. 68000-family) are also supported. Four versions of the BMC will become available. The PCD5040 will have a RAM memory containing the BMC firmware, while the PCD5041, 5042, 5043 have a ROM instead. All versions have the same pinning. ROM versions will also be available in SQFP-80.

Features

- An embedded RISC controller (PCC) with 4 kbyte (RAM / ROM) program memory for implementation of Traffic Bearer Control (TBC), MAC message handling, scanning, and the general control of the BMC hardware.
- PP & FP modes. - TDMA frame (de)multiplexing.
- Encryption.
- Scrambling.
- CRC generation and checking.
- Beacon transmission control (P00 packets).
- Switches up to 12 simultaneous active speech channels from speech interface to 1152 kb/s. radio interface, and vice versa
- RSSI measurement with on-chip peak/hold detector and 6-bit A/D converter.
- Local call switching for up to 6 internal calls on RF side / local call switching on speech side.
- Quality control report.
- Digital Phase Locked Loop.
- Synchronisation (handset to active bearer, base station to cluster of RFP's).
- Seamless handover procedure.
- Fast (hardware) and slow (software) mute function.
- 1 kbyte extended RAM memory for the handset mode.
- On-chip crystal oscillator (13.824 MHz).
- Programmable microcontroller clock frequency.
- Programmable interrupts.
- Watchdog with two programmable timeouts
- Low power consumption in standby mode.
- Low supply voltage (2.7V-6V).
- SACMOS technology.

Interfaces to:

- Up to 2 ADPCM codec's in a simple base station (with up to 2 analogue lines) and in the handset mode.
- 2048 kb/s highway interface for systems requiring more than 2 connections to the network.
- A fully decoded radio interface including power down signals.
- 80C51-type microcontroller, or a 68000-type microcontroller.

PCD5040

1.0 BLOCK DIAGRAM




Fig. 1: Block diagram PCD5040 / 41 DECT Burst Mode Controller

PCD5040




Fig 2: Pinning: QFP64REC (SOT319)

PIN	NAME	1/0	DESCRIPTION
14,40,57	V_{DD}	-	•
16,19,26,38,58	VSS		•
60	VDD_RAM	-	Power supply data RAM
48,49,51,52	TEST03	1	selects various test modes. Normal operation set to 0.
17	XTAL1	1	crystal oscillator input
18	XTAL2	0	crystal oscillator output
32	CLK3	0	3.456 MHz clock (nominal value, used to adjust system timing)
31	DCK	I/O	simple base + handset; 1152 kHz data clock (output), otherwise 2048 kHz data clock (input) signal
28	FS1	I/O	8 kHz framing signal to ADPCM codec 1 output, for simple base + handset, otherwise 8 kHz framing input.
29	FS2	0	8 kHz framing signal to ADPCM codec 2 in the base station mode.
27	DO	. 0	tri-state data output on the speech interface
30	DI	1	data input on the speech interface
15	PROC_CLK	0	microcontroller clock. Programmable from Fclk/64Fclk, where Fclk is the crystal oscillator frequency.
63	MEM_SEL	1	Selects PCC program memory at microcontroller interface
9	ALE	l	address latch enable
21	RDN	11	read (active low)

PCD5040

PIN	NAME	1/0	DESCRIPTION
22	WRN	1	write (active low)
18	AD07	1/0	Address/Data bus
1311	A810	1	Address bus
10	CSN	1	Chip Select (active low)
24	INTN	0	Interrupt (active low)
23	RDYN	Ó	Ready signal (active low), to initiate wait states in the
N. J. (44)			microcontroller
54	R ENABLEN	0	Receiver Enable (active low)
55	R POWER DWN	Ó	Receiver Power Down
56	SLICE CTR	0	Slice Time Constant control
53	R DATA	ı	Receive Data
34	T ENABLEN	0	Transmitter Enable (active low)
35	T_POWER_RMP	0	Transmitter Power Ramp control
47	T DATA	0	Serial output data to transmitter
33	ANT SW	0	Selects one of two antennas
44	S POWER DWN	Ō	Synthesizer Power Down control
46	1200 HZ	Ō	Control signal for dual synthesizer schemes
45	VCO BND SW	0	VCO bandswitch control signal
43	S DATA	0	serial data to the synthesizer
42	S CLK	0	clock signal, to be used with S DATA.
41	S ENABLE	0	Synthesizer enable
37	SYNTH LOCK	1	Lock indication from synthesizer
39	REF_CLK	0	Reference Frequency for the synthesizer, ie. the crystal
			oscillator clock Fclk.
50	RSSI_IN	1	Analog signal (for basic DECT systems), peak signal strength
			measured after a low_pass filter.
36	RMT_STAT	1	Serial 8 bit data can be read in for each slot. REMote radio
			STATus
59	VREF	1	Reference input for the A/D converter
25	CLK100	0	100 Hz frame timer output
61	SYNCPORT	1/0	In the base station the signal is the SYNCPORT
			input/output. It is an output in a master base station, input in
			a slave base station, according to annex C, DECT CI
	and market to produce	og far	specification part 2. The SYNCPORT signal is not active in
		in the second	the handset.
62	M RESET	1	BMC master reset signal
64	EN WATCHDOG	1	Enable watchdog input. When HI, the watchdog timer of the
			BMC is enabled
20	RESET OUT	0	Watchdog timer output; intended to reset the external
	la A Tiberse		microcontroller when expired.
Control and Control		1.1715.47	
	China historica (participi	$e^{-\alpha}\in \mathbb{N}^{n+1}$	
a ding Ferritorin (September 1997 and the		en er transport i de la companya de la companya de la companya de la companya de la companya de la companya de
NOTE .	Al Leignale which a	re innut o	or I/O and which can be floating, need to be pulled-un/down, in

NOTE:

ALL signals, which are input or I/O, and which can be floating, need to be pulled-up/down, in order to protect the BMC against cross-current. Exception are VREF and RSSI_AN, which do not have to be protected.

PCD5040

3.0 INTRODUCTION

The DECT Burst Mode Controller (BMC) is a custom IC, that performs the DECT Physical Layer and Medium Access Control Layer (MAC) time critical functions, for application in DECT handset and base station products, that comply to the following standards (+ updates):

- DECT CI part 2: Physical layer (DE/RES 3001-2)
- DECT CI part 3: Medium Access Control layer (DE/RES 3001-3)
- DECT CI part 7: Security features for DECT (DE/RES 3001-7)
- DECT CI part 9: Public Access Profile (DE/RES 3001-9)

The BMC is designed to be connected to the ADPCM codec (PCD5032) and a 8051-type microcontroller without glue logic. Also other codec's and microcontrollers (e.g. 68000-family) are supported.

Two versions of the BMC will become available. The PCD5040 will have a RAM memory, containing the BMC firmware, while the PCD504x have a ROM instead. All versions will have the same pinning. The firmware is used by the internal RISC processor, and is a part of the product. The product is described in two parts:

Part1:

DECT Burst Mode Controller hardware (this document)

Part2:

DECT Burst Mode Controller firmware




Figure 3: BMC document description

NOTE: This specification contains advance information and is subject to change without notice. Furthermore, this specification is valid for BMC versions from PCD5040-2 on.

PCD5040

4.0 FUNCTIONAL DESCRIPTION

The basic philosophy around the BMC implementation is to have a few dedicated hardware blocks containing logic for time critical functions (with bit/byte time accuracy); all other functions (with slot time accuracy) are contained in a small programmable core, the Programmable Communication Controller (PCC). This approach offers maximums flexibility during prototyping.

The block diagram of the BMC is shown below. In the following sections, the functional blocks and the internal bus are described.




Figure 4.1: Internal Bus with main Functional Blocks

PCD5040

4.1.Internal Bus

4.1.1. Function of the Internal Bus

The function of the Internal Bus is:

- to provide access for all functional blocks to the common Data Memory,
- to provide access for the μC-Interface block and the Communication Controller (PCC) to all other functional blocks.

All functional blocks (speech, RF, cipher, μ -Controller, PCC) can autonomously use the internal bus to communicate with the common data memory.

A bus controller is used to handle the bus priority mechanism. When several blocks request access simultaneously, the request with the highest priority is handled first.

4.1.2. Data Memory

A large part of the data memory is used for the bit rate adaptation between the DECT radio interface and the speech interface.

In a handset, the BMC uses only 1 kbyte of the common data memory. The remainder (1 kbyte) can be used by the μ -controller as an extended data memory for the higher layer software. The μ -controller is not aware of the fact, that it is sharing the memory with the BMC; the μ -controller interface plus the common data memory behave as a standard RAM device, from the μ -controller point of view. In the base station, the BMC will use the full common data memory.

The data memory is also acting as the main communication interface between external micro-processor and PCC. The format of data structure is described in part 2: 'DECT Burst Mode Controller Firmware'.

PCD5040

4.2. Clock Generation and Correction

The BMC has an on-chip 13.824 MHz crystal oscillator. From this source, a few frequencies are derived for internal and external use. Frequencies generated for external use are:

- 13.824 MHz

for the synthesizer reference (pin REF_CLK), which is only running if the

synthesizer is not in power down mode (pin S_POWER_DWN).

- 0.144-13.824 MHz

for the μ -controller clock (pin PROC_CLK).

- 3.456 MHz - 1200 Hz for the ADPCM codec (pin CLK3) for dual synthesizer switching

- 100 Hz

indicates start of frame

Nominally, the frequency on pin CLK3 is 3.456 Mhz. This frequency is divided from the crystal (divide-by-4). But sometimes, it will be divided by 3 or by 5, to synchronise the combination of the ADPCM codec and the BMC to an external source. Applications in which the BMC can be synchronised are:

- handset:

the incoming radio channel, using the 'slot synchronisation' event of one active

channel, so the handset is locked to one base station.

- master base station:

The master base station is providing a 100 Hz signal to slave base stations on pin SYNCPORT. If the BMC is connected to a digital interface (32-slot mode speech interface), the external synchronisation will be done on the incoming 8 kHz signal. If it is connected to an analog line (12-slot mode speech interface), it will use its

own crystal oscillator as reference.

- slave base station:

The slave base station will use the incoming SYNCPORT signal as synchronisation

reference.

Each of these three application area's define their own 'sync' event for adjusting the internal timing of the BMC (see section 5.5)




Figure 4.2: internal clocking scheme of the BMC

PCD5040

4.3. Programmable Communication Controller + Program Memory

4.3.1.PCC

The PCC is a RISC type controller and is used to control BMC functions, which are slot time accurate. It is well suited for bit manipulation, and runs at a clock frequency of 6.912 MHz (3.4 Mips). After having finished execution of a task, it switches to a power saving state, from which it returns after a pre-programmed time.

4.3.2.Program memory (PCD5040 only)

The PCC will fetch its program from a RAM memory, which is downloaded by the microcontroller during initialisation of the BMC, to allow maximum flexibility, with respect to:

- application area of DECT.
- parts of the MAC specification which are still to be evaluated,
- future radio architectures (zero-IF),
- flexibility to control different synthesizers,

To start the download procedure, the μ -Controller selects one of the two PCC program banks by writing the μ C Interface Mode register. When MEM_SEL (pin 63) is made high, a memory bank is connected to the external address bus. The microcontroller will use the 2 kbyte BMC addressing range, to fill a Program Memory bank. Hereafter, MEM_SEL is made low, so the microcontroller can have normal access to the internal bus again. The same procedure is repeated for the second bank. The MEM_SEL pin must be kept HI during an internal bus transfer, because it is not latched internally.

Memory organisation

PCC program memory is 4 kbytes, organised as 2 blocks of each 2kbyte. The PCC can read them in parallel; in this way it reads one word at a time with the LO byte coming from Bank 0 and the HI byte coming from Bank 1. The μ C-interface can read and write only in bytes. If Bank 0 is selected, the least significant bytes are addressed. If Bank 1 is selected, the most significant bytes are selected. See figure 4.3.




Figure 4.3: organisation of the PCC memory

PCD5040

4.3.3.PCC functions

Most important functions of the PCC are to:

- perform the appropriate actions on received messages, such as: identity checks, N_T.check procedure, TBC-handling, and thus also to;
- prepare A-field messages for transmission,
- prepare the RF-interface for the coming slot,
- perform the procedures for RSSI and set-up scan, maintaining scan counters and timers, assembling the RSSI field in the common data memory.
- filter events, and indicate them to the microcontroller (interrupt).

A complete description of the functional behaviour of the PCC program can be found in part 2 : DECT Burst Mode Controller Firmware.

4.4. Speech interface

4.4.1. 12-Slot Mode

The 12-slot mode is selected, if 1 or 2 ADPCM codec(s) are connected to the BMC, where the BMC is the master of these codec's. In the handset, this is always the case. Also in simple base stations, which are connected with 1 or 2 analogue lines to the public network. Each codec is connected with a separate framing reference signal (FS1,FS2) to the BMC. Only two framing signals of the 12 are decoded externally. No interface logic is needed when using the PCD5032 ADPCM codec.

An indirection table is used, to determine (for reception and transmission) where to store/fetch speech data. The hardware speech-interface is capable to address the right speech buffer for the relevant speech slot, and will maintain a counter, carrying the offset to the fetched address.

4.4.2. 32-Slot Mode

The 32-slot mode is used to connect the BMC to a digital interface, with a 2Mb/sec interface. Up to 12 of the possible 32 slots on this interface can be used. The same indirection table, which is used in the 12-slot mode, is used for the 32-slot mode.

4.4.3. Muting

Due to various reasons the quality of the incoming speech data may be degraded significantly. By muting the speech data, these disturbances are not (or less) audible to the user. Two types of muting are distinguished by the BMC:

- fast muting
- slow muting

Fast muting, which is performed by the BMC automatically, is nothing more than a repetition of the previously received frame (80 speech samples) to the ADPCM codec. It is issued if no Sync word was detected.

Slow muting is issued by the μ -controller, after having detected a degradation of quality. A slow mute is implemented as a continuous `0000' nibble transmission to the ADPCM codec, until slow mute is released.

PCD5040

4.4.4. local call

A local call option is implemented, in order to loopback data from one codec to another codec, and vice versa, as illustrated below.




Figure 4.4 Local call switching on the speech-interface

4.5. RF interface

Most of the functions, performed by the RF interface, are under control of the PCC. Especially the processing of non-speech data, programming of functions and registers, is done via the PCC.

4.5.1. Serial Receiver

The serial receiver processes the data, which comes from the radio head, and which is already filtered by the synchronisation part. The data is latched, using the recovered data clock.

The serial receiver will collect the complete A-field and B-field, and store it in the common data memory. Before the A-field is received, the A-field start address is programmed by the PCC. Upon reception of A-field nibbles, the address is updated by the serial receiver. Meanwhile, the PCC will program the B-field start address.

In figure 4.5 the data flow in the serial receiver is shown. The state machine, controlling the events and the data flow is not shown. Note that almost no decoding of messages is required. Only the header of the A-field needs to be decoded to check if a Cs message is received or transmitted, which requires the ciphering to be switched on also in the A-field

4.5.2. Serial Transmitter

The serial transmitter structure performs the reverse functions, compared to the receiver. Several blocks, used in the receiver, are also used in the transmitter. Amongst these are the CRC-generators, the scrambler, and the address registers. Figure 4.6 shows the serial transmitter structure

By transmitting the X-CRC twice, the Z-field is transmitted. The handling of the address registers is the same for the transmitter. Transmission of the synchronisation sequence (S-field) is done using the same method as the A-field and B-field. The S-field is stored in the common data memory, and will be fetched by the transmitter, just before transmission.

PCD5040

Not shown in the diagram, is that in the handset the data in the serial transmitter may be advanced by a programmable number of bit periods. This is done to compensate for the delay in the radio head.

Furthermore, the transmitted data can be inverted (using a switch in the BMC mode register), in order to connect the BMC to VCO's requiring a negative modulation.

4.5.3. Seamless Handover

Seamless handover guarantees that when the transfer of the speech information changes from one slot to an other, no speech samples are lost, added or displaced. Seamless handover is guaranteed by the following measures in the design of the Rx and Tx blocks in the RF interface:

- By using a lookup table, containing the correct start addresses of the B-fields in the data memory.
- The RF receive and transmit blocks will move and fetch data to/from the data memory block in 4-bit nibbles.




Figure 4.5 serial receiver structure

PCD5040




Figure 4.6 serial transmitter structure

PCD5040

4.5.4. RF Control Signals

The timing of the control signals to the radio head is fixed, but such that an RF delay between 1.5 and 7 μ s can be tolerated (see section 5.3.2 for details). Only the transmitter ramp signal and the synthesizer enable are programmable within certain limits.

4.5.5. Synthesizer Programming

To program a synthesizer, a 3-wire serial interface is used. The signals on this interface are:

- S_ENABLE (enable)
- S_CLK (clock)
- S_DATA (data)

To program various types of synthesizers, a 3-byte shift register is present. Three data formats are supported: 8,16 or 24 bit words can be selected. The transfer of data from a frequency table in the common data memory to the shift register is under control of the PCC.

4.5.6. RSSI Measurement

The RSSI measurement in the BMC RF-interface block is done in 3 parts: a peak/hold detector, a 6-bit A/D converter, and an RSSI control block, which controls the peak/hold detector and the A/D converter. Once per slot time, a sample is fetched by the PCC, and saved in the appropriate area of the common data memory.

If the radio receiver is active in a particular time slot, the RSSI value will automatically be measured in that slot. Adjustment to the RSSI AN input level can be made with VREF.




Figure 4.7 RSSI measurement path

PCD5040

4.5.7. Local call switching

The BMC provides a local call switching function in the base station. It will store incoming speech nibbles in the common data memory, in the area reserved for that particular receive slot. Then, during the transmit phase, it will pass to the transmit block, the start pointer of the same data memory area. Thus, the speech data is echoed to the other user (see illustration below). To handle quality degradation during local calls, a mute can be performed at the RF side of the speech buffer.




Figure 4.8: Local call switching on the RF-side

4.5.8. Data synchronisation

The data synchronisation is done in 2 phases:

- bit synchronisation
- sync word detection

Bit synchronisation is done using a Digital PLL (DPLL), with an oversampling factor of 12, i.e. the DPLL is running on a frequency, which is 12 times the data rate.

Sync word detection is achieved by checking the incoming data pattern with the expected synchronisation field pattern, using a correlator. The correlator has a programmable threshold, so it can accept bit errors in the sync field pattern up to the threshold level. Furthermore, the correlator window is programmable. This means, that only during a certain period (the time window), a 'SlotSync' can be detected, indicating the slot synchronisation event.

The flow of the signals in the synchronisation part is shown in figure 4.9. Note, that in the base station the inverted data bits are shifted into the register. This is done, because the synchronisation field pattern is inverted for the base station, compared to the handset.

PCD5040




Figure 4.9: schematic of the receiver synchronisation part

The 'DPLL_sync' indication should only be used, when 'SlotSync' is active. It indicates that the last 4 bits of the preamble field (the training sequence) are received correctly, and thus indicates that the DPLL was in lock (synchronised) in time. If the 'SlotSync' is active, and the 'DPLL_sync' is not, then a sliding interferer might have been detected.

If `SlotSync' is not detected, effectively no data is received in that slot. This implies a "fast mute" because speech data received in the previous frame is not destroyed.

4.5.9. Ciphering Machine

The description of the cipher machine is subject to confidentiality. The specification of its algorithms are delivered by ETSI after a Non Disclosure Agreement.

The cipher machine is under control of the TBC, which is implemented in the PCC. The cipher machine generates 2 fields of ciphering bits:

- A_cipher (40 bits) for A-field messages (Cs tail ONLY !!)
 - B_cipher (320 bits) for speech in B-field

The transmitted ciphered bits are then:

- A_ciphered := A XOR A_cipher
- B_ciphered := B XOR B cipher

On reception by the peered endpoint, deciphering consists of the same operation thanks to the synchronous generation of A_cipher and B_cipher.

PCD5040

The cipher machine is time-multiplexed on a slot basis. Initially, the Initialisation Vector (IV) and the key must be loaded into the cipher machine. Transfer of the IV and key from the common data area to the cipher machine is done automatically by the cipher machine. The contents of the memory space where IV and key are found, are the responsibility of the PCC, and the external μ C.




Figure 4.10: Cipher machine plus its sources

4.6. Microcontroller Interface

4.6.1. Function of the Microcontroller Interface.

The microcontroller Interface will provide the following services.

- Direct interface to processors which have an INTEL-8051 compatible interface.
- General interface to processors that can handle 'wait states' e.g. 68000-family. In this case glue logic is required.
- Processor clock signal of which the frequency is programmable in order to adjust instantaneously processor performance to processor work load.
- A programmable interrupt register
- A watchdog timer with timeout periods of 1.25 or 82 seconds, depending on the programming.

The μ C can address the BMC as any other RAM memory connected to the μ C bus. By writing the `Interface-Mode Register', the μ C can select the interface mode and it's own clock frequency.

4.6.2. Microcontroller Interrupts.

The function of μ C Interrupts is to make optimal use of the μ -controllers processing power, and to achieve optimal cooperation between time-critical tasks and less time-critical tasks both executed in software. Three registers are available to handle interrupts. These are:

- Interrupt Event Register
- Interrupt Enable Register
- Interrupt Reset Register

PCD5040

These registers are to be regarded together. Corresponding bits in these registers relate to one and the same event. Bits in the Interrupt Event Register are set by the PCC and are to be reset by the external processor by writing '1's in the corresponding bits in the Interrupt Reset Register. The mask in the Interrupt Enable Register enables the interrupt if corresponding events do occur.

4.6.3. Watchdog

The BMC is equipped with a watchdog timer, which generates a reset towards an external device (e.g. a μ C) after timeout. Two (fixed) timeout periods can be programmed; 1.25 sec and 82 sec. The watchdog function can be disabled by using the EN_WATCHDOG input pin.

4.7. Power Down

The PCC may switch off the 6.912 MHz internal clock, to enter a power saving mode. All blocks, running on this clock are then switched off (i.e. RF-interface, cipher block, speech interface, PCC). This is called the power down state, and is only used in the handset mode.

The 13.824 MHz clock is never switched off. The Timing Control, μC interface, and Bus Controller keep running, in order to remain synchronous with a base station, and to keep the wake-up circuitry active. During power down the external μC has still access to the common data area.

PCD5071

General Information

The baseband interface circuit pcd5071 is a fully CMOS IC. The baseband interface modulates the incoming data bits at a rate of 270.833 kb/s to Gaussian shaped Minimum Phase Shift Keying (GMSK), In phase (I) and Quadrature (Q) components. The I and Q components are derived using a digital filter. The filter uses four symbols and 8 times oversampling of each symbol. Two 10 bit DAC's and analog filters complete the signal path. A symmetrical buffer driver allows direct connection of the differential I and Q outputs to a mixer converter in the RF part, converting the generated I/Q baseband signals directly to 900Mc frequency without additional filtering.

In the receiver part this pcd5071 demodulates the incoming 10.70 Mc IF data into 7 bits I and Q components. Sampling the incoming IF frequency in phase and with a 90 degrees phase shift makes it possible to regenerate digitally the I and Q components. The receive clock is derived from the 13 Mc master clock input by a PLL, which is partly integrated on chip. Optionally, the sampling scheme also allows to select between additional processing of I and Q, i.e. derotate on minus 90 degrees phase shift per symbol, derotate on plus 90 degrees phase shift per symbol or no derotate. When using derotate on it can be shown that the I and Q output components are approximated by amplitude modulated signals, which eases the DSP equalizer tasks.

Features

- o GSM GMSK baseband modulator / demodulator
- o Single interface circuit between Radio frontend and Baseband DSP
- o Full CMOS, single 5 V supply
- o Dissipation during active call in average less than 40 mW
- o Power down mode
- o Demodulates and derotates from a standard IF frequency; 10.70Mc
- o Programmable derotate function
- o Auto-adjusting DC-offset to control carrier suppression
- o Auxillary 10 bit DAC for VCXO control

Ouick reference data

Parameter	min	typ	max	unit
Vdd DC power supply	4.5V	5V	5.5	·V
Idd max total power			38	mΑ
Transmitter			7.0	mΑ
Receiver			30	mA
Standby mode			4	mΛ
Power down mode			10	uΛ
Tamb ambient temperature	-25		+70	\mathbf{C}^{-1}
I/Q symmetrical outputs		1		Vpp
RFIN input frequency			10.70	MHz

Ordering and package information

typenr		pins	package	material	code
pcd5071		44	QFP44SL	plastic	SOT307B.4


Application information

o Interface circuit between baseband processor and GSM RF frontend.

July 1993 755

PCD5071

GSM baseband interface



PCD5071

pcd5071 Block Diagram

Clocks The transmit section (upper section in the block diagram) uses a 13/6 Mhz clock. The receive section uses a 43 Mhz and a 4.3 Mhz clock. A PLL, part of which is implemented on the chip generates the 43 Mhz clock from the 13 Mhz system clock. An external loop-filter and VCO are needed to complete the PLL.


Transmit Blocks GMSK-mod and GMSK-rom generate digitally a GMSK modulation scheme with BT=0.3, as specified in the GSM recommendations 5.04. The differential encoding of the data-bits is also included in this block. The codes from the ROM are converted in two 10bit DAC's and filtered in two 3rd order equiripple delay filters. Both I and Q values have differential outputs.

Receiver The IF-signal is sampled by a 7 bit analog to digital converter. The output values are then processed in a decimating filter consisting of a sign-converter, a 12 bit full adder and two 12 bit registers. The resulting values for I and Q are serially transmitted to the outside world. Exact timing for ADC sampling, very important for the demodulation function, is supplied by the RX-cntrl block.

Offset control A three-wire serial bus is used to clock in two offset correction values, which will be fed into two 6 bits DAC's. The DAC's signal is fed into the filter to obtain a zero-offset output signal.

Auxdac The same serial bus is used to feed a 10bit DAC with its value. This analog signal is used to control the system's main 13 Mhz reference clock.

pcd5071 Pinning diagram:



All ground pins (Vss, Vssa & Vssp) are connected on chip.

Package: , QFP44SL (SOT307B.4), 44-pin small quad flat pack.

PCD5071

pcd5071 Pin description

1- AUXDAC 2 RC1 2 RC1 3 - MS1 4 MS0 5 Derotation mode select input. 5 RC2 6 VDDA 7 REFAD 8 RFIN 9 - CURAD 10 - VSSA 11-TB_0 11-TB_0 11-TB_0 12-TB_1 13-TB_2 13-TB_2 13-TB_2 13-TB_2 13-TB_2 13-TB_2 13-TB_1 16-TB_5 16-TB_5 16-TB_5 18-TB_7 19-CURPLL 20-VSSP 19-CURPLL 20-VSSP 19-CURPLL 20-VSSP 19-CURPLL 20-VSSP 21-PH 22-VDDP 23-RCK 43 MIx clock input, reduced swing. 21-PH 22-VDDP 23-RCK 43 Mix clock input, reduced swing. 25-COX 26-VSSD 26-		
3- MS1 Derotation mode select input. 4- MS0 Derotation mode select input. 5- RC2 Filter calibrating resistor; connect between RC1 and RC2. 6- VDDA Analog power supply. 7- REPAD ADC reference output, 2.5 V. Connect a 100nF capacitor between REFAD and VSSA. 8- RFIN Receiver input, connected to the IF output from the frontend. 9- CURAD ADC Bias control input, nominally 100uA. Use a 27K pullup to VDDA. 10- VSSA Analog ground. 11-TB_0 Bidirectional testbus. Used in scan, DAC and ADC tests. Bidirectional testbus. 13-TB_2 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_5 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 17-TB_1 Bidirectional testbus. 17-TB_1 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL 20- VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 23-RCK 43 Minz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 27-MCK 13 Mfnz clock input, reduced swing. 28-VDDD Digital power supply. Receive data word output. 30-TXEN Transmitter data input. 30-TXEN Transmitter data input. 30-TXEN Transmitter data input. 30-TXEN Transmitter data input. 30-TXEN Serial interface clock, positive edge triggered. 3-CLOCK Serial interface clock, positive dow. 31-DI Transmitter data input. 30-TXEN Serial interface data input. 30-TXEN Serial interface clock, positive edge triggered. 3-CLOCK Serial interface data input. 30-TYPD Power down input. When high, chip will enter power-down state. 3-BID Albase component of transmitted signal (differential) In phase component of transmitted signal (differential) 40-TM0 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal.	1- AUXDAC	
4- MS0 5- RC2 6- VDDA 6- VDDA 7- REFAD Analog power supply. 7- REFAD ADC reference output, 2.5 V. Connect a 100nF capacitor between REFAD and VSSA. Rerin PC-CURAD ADC Bias control input, nominally 100uA. Use a 27K pullup to VDDA. Analog ground. Bidirectional testbus. Used in scan, DAC and ADC tests. 12-TB_1 Bidirectional testbus. 13-TB_2 Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Bidirectional testbus. Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. PLL chargepump ground. PLL chargepump power supply. PLL chargepump power supply. Receive burst enable, active low. Clock output for received data. (f = MCK/3) Digital ground. PLACHSEN Control of received data. (f = MCK/3) Digital ground. PLACHSEN Control of received data. (f = MCK/3) Digital power supply. PLODD Receiver data word output. POWER and the value of the power supply. PLODD Receiver data word output. POWER and the value of the power supply. POWER and the value of the value of the power supply	2- RC1	External calibrating resistor for filter tuning. Nominally 20K ohms.
5- RC2 6- VDDA 7- REFAD Analog power supply. 7- REFAD ADC reference output, 2.5 V. Connect a 100nF capacitor between REFAD and VSSA. 8- RFIN Receiver input, connected to the IF output from the frontend. 9- CURAD ADC Bias control input, nominally 100uA. Use a 27K pullup to VDDA. 10- VSSA Analog ground. 11- TB_0 Bidirectional testbus. Used in scan, DAC and ADC tests. 12- TB_1 Bidirectional testbus. 13- TB_2 Bidirectional testbus. 14- TB_3 Bidirectional testbus. 15- TB_4 Bidirectional testbus. 15- TB_5 Bidirectional testbus. 15- TB_6 Bidirectional testbus. 17- TB_6 Bidirectional testbus. 18- TB_7 Bidirectional testbus. 19- CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. 20- VSSP PLL chargepump ground. 21- PH PLL chargepump power supply. 23- RCK 43 Mhz clock input, reduced swing. 24- RXEN Receive burst enable, active low. Clock output for received data. (f = MCK/3) Digital ground. 27- MCK 13 Mhz clock input, reduced swing. 28- VDDD Digital power supply. Receiver data word output. 30- TXEN Transmit burst enable. Active low. 31- DI Transmiter data input. Power amplifier control output. Used to suppress transmitting during speech pauses. Clock output for transmitted data. This is a 271 kHz signal to the DSP. Serial interface clock, positive edge triggered. Serial interface strobe, active low. Serial interface clock, positive edge triggered. Serial interface data input. Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. 40- TM0 Test mode selection pin. Connect both to ground for normal operation. 43- OP Ouadrature component of transmitted signal.	3- MS1	Derotation mode select input.
6- VDDA 7- REFAD 8- RFIN Receiver input, connected to the IF output from the frontend. 9- CURAD 10-VSSA Analog ground. 11-TB_0 11-TB_0 Bidirectional testbus. Used in scan, DAC and ADC tests. 12-TB_1 Bidirectional testbus. 13-TB_2 Bidirectional testbus. 13-TB_2 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_5 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. PLL chargepump ground. PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-D1 Transmit ter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 31-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. Serial interface strobe, active low. Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal (differential) 10-TMO Test mode selection pin. Connect both to ground for nornal operation. 43-OP Ouadrature component of transmitted signal.	4- MS0	
7- REFAD 8- RFIN 9- CURAD 9- CURAD 10-VSSA Analog ground. 11-TB 0 Bidirectional testbus. 12-TB 1 Bidirectional testbus. 13-TB 2 Bidirectional testbus. 14-TB 3 Bidirectional testbus. 15-TB 4 Bidirectional testbus. 15-TB 5 Bidirectional testbus. 16-TB 5 Bidirectional testbus. 17-TB 6 Bidirectional testbus. 18-TB 7 Bidirectional testbus. 18-TB 8 Bidirectional testbus. 18-TB 8 Bidirectional testbus. 18-TB 9 Bidirectional testbus. 18-TB 1 Bidirectional testbus. 18-TB 1 Bidirectional testbus. 18-TB 2 Bidirectional testbus. 18-TB 1 Bidirectional testbus. 18-TB 2 Bidirectional testbus. 18-TB 3 Bidirectional testbus. 18-TB 1 Bidirectional testbus. 18-TB 2 Bidirectional testbus. 18-TB 3 Bidirectional testbus. 18-TB 1 Bidirectional testbus. 18-TB 2 Bidirectional testbus. 18-TB 3 Bidirectional testbus. 18-TB 4 Bidirectional testbus. 18-TB 5 Bidirectional testbus. 18-TB 7 Bidirectional testbus. 18-TB 7 Bidirectional testbus. 18-TB 7 Bidirectional testbus. 18-TB 8 Bidirectional testbus. 18-TB 9 Bidirectional testbus. 18-	5- RC2	Filter calibrating resistor: connect between RC1 and RC2.
8- RFIN 9- CURAD 10-VSSA Analog ground. 11-TB_0 Bidirectional testbus. Used in scan, DAC and ADC tests. 12-TB_1 Bidirectional testbus. Used in scan, DAC and ADC tests. 13-TB_2 Bidirectional testbus. 13-TB_3 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_5 Bidirectional testbus. 15-TB_6 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. PLL chargepump ground. 11-PH PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmitt burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface strobe, active low. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal (differential) 19-IP In phase component of transmitted signal (differential) 40-TM0 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential)	6- VDDA	Analog power supply.
8- RFIN 9- CURAD 10-VSSA Analog ground. 11-TB_0 Bidirectional testbus. Used in scan, DAC and ADC tests. 12-TB_1 Bidirectional testbus. Used in scan, DAC and ADC tests. 13-TB_2 Bidirectional testbus. 13-TB_3 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_5 Bidirectional testbus. 15-TB_6 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. PLL chargepump ground. 11-PH PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmitt burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface strobe, active low. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal (differential) 19-IP In phase component of transmitted signal (differential) 40-TM0 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential)	7- REFAD	ADC reference output, 2.5 V. Connect a 100nF capacitor between REFAD and VSSA.
9- CURAD 10-VSSA Analog ground. 11-TB_0 Bidirectional testbus. Used in scan, DAC and ADC tests. 12-TB_1 Bidirectional testbus. 13-TB_2 Bidirectional testbus. 13-TB_2 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_5 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 18-TB_7 PLCURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. PLL chargepump ground. 21-PH 22-VDDP 23-RCK 43 Mhz clock input, reduced swing. Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal. Test mode selection pin. Test mode selection pin. Test mode selection pin. Connect both to ground for normal operation. 43-OP Ouadrature component of transmitted signal (differential)	8- RFIN	Receiver input, connected to the IF output from the frontend.
10-VSSA Analog ground. 11-TB_0 Bidirectional testbus. Used in scan, DAC and ADC tests. 12-TB_1 Bidirectional testbus. 13-TB_2 Bidirectional testbus. 14-TB_3 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 15-TB_5 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmitt burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input, When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal (differential) 79-IP In phase component of transmitted signal (differential) 70-TMO Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential)	9- CURAD	ADC Bias control input, nominally 100uA. Use a 27K pullup to VDDA.
12-TB_1 Bidirectional testbus. 13-TB_2 Bidirectional testbus. 14-TB_3 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 23-RCK 43 Mnz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 27-MCK 13 Mnz clock input, reduced swing. 28-VDDD Digital ground. 27-MCK 13 Mnz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal (differential) 40-TMO Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential)	10-VSSA	Analog ground.
12-TB_1 Bidirectional testbus. 13-TB_2 Bidirectional testbus. 14-TB_3 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 23-RCK 43 Mnz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 27-MCK 13 Mnz clock input, reduced swing. 28-VDDD Digital ground. 27-MCK 13 Mnz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal (differential) 40-TMO Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential)	11-TB_0	Bidirectional testbus. Used in scan, DAC and ADC tests.
14-TB_3 Bidirectional testbus. 15-TB_4 Bidirectional testbus. 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmiter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal (differential) 40-TM0 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential)	12-TB_1	
15-TB_4 16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal.	13-TB_2	Bidirectional testbus.
16-TB_5 Bidirectional testbus. 17-TB_6 Bidirectional testbus. 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP. 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 22-VDDP PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential)	14-TB_3	Bidirectional testbus.
17-TB_6 18-TB_7 Bidirectional testbus. 19-CURPLL Current control input for PLL, nominally 16 uΛ. Use a 190K pullup to VDDP. 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal. 19-TM Test mode selection pin. 11-TM1 Test mode selection pin. Connect both to ground for normal operation. Quadrature component of transmitted signal (differential) Ouadrature component of transmitted signal.	15-TB_4	Bidirectional testbus.
18-TB_7 19-CURPLL 20-VSSP PLL chargepump ground. 21-PH PLL chargepump poutput. 22-VDDP PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal. 40-TMO Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for nonnal operation. 42-QM Quadrature component of transmitted signal. Ouadrature component of transmitted signal.	16-TB_5	Bidirectional testbus.
19-CURPLL 20-VSSP 20-VSSP PLL chargepump ground. 21-PH PLL chargepump power supply. 22-VDDP PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. Test mode selection pin. Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) Ouadrature component of transmitted signal (differential) Ouadrature component of transmitted signal (differential) Ouadrature component of transmitted signal (differential)	17-TB_6	Bidirectional testbus.
20-VSSP PLL chargepump ground. 21-PH PLL chargepump output. 22-VDDP PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Scrial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. Connect both to ground for normal operation. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	18-TB_7	
20-VSSP PLL chargepump ground. 21-PH PLL chargepump output. 22-VDDP PLL chargepump power supply. 23-RCK 43 Mhz clock input, reduced swing. 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Scrial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. Connect both to ground for normal operation. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	19-CURPLL	Current control input for PLL, nominally 16 uA. Use a 190K pullup to VDDP.
22-VDDP 23-RCK 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. Serial interface clock, positive edge triggered. Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) Ouadrature component of transmitted signal (differential)	20-VSSP	
22-VDDP 23-RCK 24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. Serial interface clock, positive edge triggered. Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) Ouadrature component of transmitted signal (differential)	21-PH	PLL chargepump output.
24-RXEN Receive burst enable, active low. 25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	22-VDDP	
25-COX Clock output for received data. (f = MCK/3) 26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	23-RCK	43 Mhz clock input, reduced swing.
26-VSSD Digital ground. 27-MCK 13 Mhz clock input, reduced swing. 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	24-RXEN	Receive burst enable, active low.
27-MCK 28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) Opadrature component of transmitted signal.	25-COX	Clock output for received data. ($f = MCK/3$)
28-VDDD Digital power supply. 29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	26-VSSD	Digital ground.
29-DO Receiver data word output. 30-TXEN Transmit burst enable. Active low. 31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TMO Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	27-MCK	13 Mhz clock input, reduced swing.
30-TXEN 31-DI 32-DTX 32-DTX 33-CIX 33-CIX 33-CIX 34-STROBE 35-CLOCK 36-DATA 37-PD 39-P 39-IP 30-IP 30-IN 30-	28-VDDD	Digital power supply.
31-DI Transmitter data input. 32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) Ouadrature component of transmitted signal.	29-DO	Receiver data word output.
32-DTX Power amplifier control output. Used to suppress transmitting during speech pauses. 33-CIX Clock output for transmitted data. This is a 271 kHz signal to the DSP. 34-STROBE Serial interface strobe, active low. 35-CLOCK Serial interface clock, positive edge triggered. 36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) Ouadrature component of transmitted signal.	30-TXEN	Transmit burst enable. Active low.
33-CIX 34-STROBE 35-CLOCK 36-DATA 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal. Ouadrature component of transmitted signal. Ouadrature component of transmitted signal.	31-DI	Transmitter data input.
33-CIX 34-STROBE 35-CLOCK 36-DATA 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal. Ouadrature component of transmitted signal. Ouadrature component of transmitted signal.	32-DTX	Power amplifier control output. Used to suppress transmitting during speech pauses.
34-STROBE 35-CLOCK 36-DATA Serial interface clock, positive edge triggered. 37-PD Power down input. When high, chip will enter power-down state. In phase component of transmitted signal (differential) In phase component of transmitted signal. Test mode selection pin. Test mode selection pin. Connect both to ground for normal operation. Quadrature component of transmitted signal (differential) Ouadrature component of transmitted signal.	33-CIX	Clock output for transmitted data. This is a 271 kHz signal to the DSP.
35-CLOCK 36-DATA Serial interface clock, positive edge triggered. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	34-STROBE	
36-DATA Serial interface data input. 37-PD Power down input. When high, chip will enter power-down state. 38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	35-CLOCK	
38-IM In phase component of transmitted signal (differential) 39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	36-DATA	
39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	37-PD	Power down input. When high, chip will enter power-down state.
39-IP In phase component of transmitted signal. 40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	38-IM	In phase component of transmitted signal (differential)
40-TM0 Test mode selection pin. 41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	39-IP	
41-TM1 Test mode selection pin. Connect both to ground for normal operation. 42-QM Quadrature component of transmitted signal (differential) 43-OP Ouadrature component of transmitted signal.	40-TM0	
42-QM Quadrature component of transmitted signal (differential) 43-QP Quadrature component of transmitted signal.		Test mode selection pin. Connect both to ground for normal operation.
43-OP Ouadrature component of transmitted signal.		Quadrature component of transmitted signal (differential)
44-REFDA DAC reference output, 2.35 V. Connect a 100nF capacitor between REFDA and VSSA	~ .	Quadrature component of transmitted signal.
		DAC reference output, 2.35 V. Connect a 100nF capacitor between REFDA and VSSA.

All ground pins (Vss, Vssa & Vssp) are connected on chip.

PCD5071

Device operational modes.

Table 1: pcd5071 operation modes

tm1	tm0	pd	txen	rxen	ms0	msl	Functionality
X	Х	1	Х	Х	Х	х	Power down state
0	0	0	1	1	х	х	Standby state
0	0	0	0	1	х	х	Transmitter active
0	0	0	0	0	0	0	Xmit & receive, derot forward
0	0	0	0	0	0	1	Xmit & receive, derot backward
0	0	0	0	0	1	0	Xmit & receive, equidistant sampling
0	0	0	1	0	0	0	Receiver, derotate forward
0	0	0	1	0	0	1	Receive, derotate backward
For te	sting p	urposes	only:	***************************************	***************************************		
0	1	0	1	0	0	0	ADC test mode, derotate forward
0	1	0	1	0	0	1	ADC test mode, derotate backward
0	1	0	1	0	1	1	ADC test mode, equidistant
0	1	0	0	1	х	х	Dac test mode
1	0	0	Х	х	Х	Х	Scan test, normal mode
1	1	0	х	х	Х	х	Scan test, scan input

This table lists all relevant modes of the pcd5071. All modes will be explained in some more detail in the following pages.

A) Power down mode.

On a PD input equals high the pcd5071 will enter the powerdown state. In the this state all the clocks are switched off together with the power to the different opamps and resistor ladders. The PLL in the pcd5071 will also be powered down. Current consumption in powerdown mode will be less then 10 uA. Power up time after PD goes low again is a function of the PLL loopfilter and VCO characteristics.

B) Standby mode.

In the standby mode neither the transmitter nor the receiver are activated. The PLL is active, thus generating the 43 Mhz secondary clock. This mode should also be used to initiate an offset auto-zeroing cycle on the filter & output circuitry. ADC and DAC circuits are powered down in standby mode. State of the auxiliary DAC is controlled via the serial bus.

C) Transmit mode.

A TXEN transition from high-to-low in standby mode initiates the transmit active mode. In this mode the pcd5071 accepts a 270Khz bitstream from the GSM DSP and converts them into modulation data for the GSM mixer. The first bit of each transmission burst will be latched and put onto the DTX pin, which in turns controls the power output module. This enables a rapid suppression of a transmit burst should the speechcoder have detected a speech pause. The GMSK modulated datastream has a 2.2 Mhz rate due to the 8-fold oversampling that is used. On a Low to

July 1993 759

PCD5071

High transition of the TXEN pin the pcd5071 reenters the standby mode. Transmission of the current bit will be finished.

D) Receive modes.

A RXEN transition from high-to-low in standby mode initiates the receiver active mode. In this mode the receiver samples the 10.70 MHz IF frequency delivered by the frontend to obtain 9 I and 8 Q samples for each bitperiod. These 7-bit samples will be averaged and transmitted serially to the DSP. Exact timing of the sampling moments is required to perform the derotation function. Three possible derotation functions are implemented. Selection takes place with the MSO & MSI pins:

Table 2: Derotation modes

ms1	ms2	Derotation mode	
0	0	Derotate forward	
1	0	Derotate backward	
1	1	Equidistant sampling	

The equidistant sample mode is for testing purposes only and should not be used in normal operation.

A low-to-high transition of the RXEN pin will terminate the receive-active mode and the device will reenter the standby mode. Transmission of the last bit will NOT be completed, i.e. the DSP will receive an incomplete word for the last bit. Duration of the RXEN active period should be calculated so that no useful bits will be lost.

E) DAC test mode.

The DAC test mode is used to access the DAC's directly. In this mode, the testbus is connected to the input of both DAC's and to the auxiliary DAC. Since the DAC's are 10 bits wide and the testbus is only 8 bits wide, 2 extra signals are needed for a fully parallel access: derotation select signals MS1 and MS0 will serve as inputs to bits 9 and 8 of the DAC resp. Data are latched into an internal buffer before being passed on to the main DAC's. No buffer is present for the auxiliary DAC. Offset adjust circuitry is active in this mode and herefore must be initialized before meaningful measurements can take place.

F) ADC test mode.

The ADC test mode is used to access the ADC directly. In this mode, the testbus is connected to the output of the ADC. The derotation mode is also active, so derotation select signals MS1 and MS0 must be used to ensure predictable operation. To facilitate ADC testing, the equidistant sampling mode (MS1=1, MS0=1) should be used. In this mode he ADC will generate one sample for each nine periods of the 43 MHz secondary clock i.e. 4.7 megasamples per second.

G) Scan test normal mode.

Scan test normal mode is used to exercise the digital circuitry according to the ATPG patterns.

H) Scan test shift mode.

Scan test shift mode is used to shift in the testpatterns generated by ATPG programs. The same mode is used to shift out the results of the scan test normal mode.

PCD5071

DSP interface

The interface to the DSP uses TTL level I/O's. The interface to the DSP can be split in a receive section and a transmit section where the transmit section comprises three lines:

- o TXEN: transmit enable input which is low active
- o CIX: Transmit clock output
- o DI: Data input

When TXEN is low the first bit on DI is clocked in on a positive edge of CIX. CIX will change from high to low after TXEN is low. Cix will have an average period of 3.69 micro seconds. To power up the DAC's the first positive transition of Cix is delayed with half a bit period. The first I/Q samples are generated one bit period after TXEN becomes low. To send N bits, the TXEN signal must be active for N symbol periods. N+1 bits are read from the DSP processor, of which the last one will be discarded.

The receive section also comprises three lines:


- o RXEN: Receive enable input which is low active
- o COX: Receive clock output
- o DO: Data output

Whenever RXEN changes from high to low the receive section will be activated. At the first transition of the COX clock from high to low the first bit is put on Do output. The format is shown below:

. 17 I6 I5 I4 I3 I2 I1 I0 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0.

Where the MSB (17) is transmitted first and the digital word is coded in two's complement notation. To power up the ADC and to fill the pipeline registers with enough data, the first negative transition of Cox clock is delayed with approx. one symbol period. Duration of RXEN is therefore N+1 symbol periods. RXEN synchronizes the sampling scheme to the TDMA frame and the symbol timing.

DSP interface



PCD5071

DC adjustments / serial bus.

To adjust carrier suppression a DC offset adjustment is foreseen in the pcd5071. This adjustment is either automatic or fixed by the GSM system microcontroller. The offset adjustment block is controlled via the GSM chipset's fast three wire serial bus. Instructions are send via this bus to several devices in the GSM chipset. These instructions are all 16 bits wide, with the four most significant bits being the device code. The device code for the pcd5071 is '1001', decimal 9. The remaining 12 bits can be interpreted at will by the various devices. In case of the pcd5071, the 12 bits are formed by a 6 bit instruction and a 6 bit data word.

Serial Programming bus

A simple 3-line unidirectional serial bus is used to program the automatic offset-adjusting loop. The 3 wires are: data, clk and strobe. The data sent to the device are loaded in bursts framed by strobe. Data bits are clocked in on a positive going edge of the clock, if the enable is low. The programmed information is loaded into the pcd5071 on the first positive edge of the clock after enable went high. Only the last 16 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. Signals necessary to maintain proper operation of the serial bus are described in the AC characteristics section of this datasheet.

b15 b2 b0 b14 b13 b12 b11 b10 **b**9 b8 b7 ьб **b**5 b4 **b**3 b1 i1 i0 d9 d7 d5 d3d2 d1 d0 a3 a2 a1 d8 dб d4 a0 1 0 1 2 b instr. 10 bit data field INSTRUCTION DATA I.D. CODE

Table 1: Programming register bit usage

Data Format

Data is entered with the most significant bit first. The leading bits make up the data field, whilst the trailing four bits are an address field. The pcd5071 uses only 1 of the available addresses.

The trailing address bits are decoded upon the inactive strobe edge. This produces an internal load pulse to store the data in one of the addressed latches. To avoid erroneous circuit operation, the pulse is not allowed during data reads by the rest of the circuit. This condition is guaranteed by respecting a minimum strobe pulse width after data transfer The offset-adjust values at initial powerup are undefined, therefore an auto-adjust cycle should be started on both I & Q channels should be performed before start of the first transmission burst. Offset adjust values are maintained during powerdown and standby states.

In order to obtain proper operation of the device, at least three instructions must be carried out after device initialisation:

Firstly an instruction to define auxillary DAC and comperator status, then a load 100000 on both I and Q offset DAC's, or an auto-adjust cycle on both I & Q. Lastly, a value for the AUXDAC should be entered in order to obtain a clearly defined value at the auxdac output

Normal operation would be

instr.1) 1 0 0 0 0 0 0 0 0 0 0 1 0 0 1 : AUX. DAC powered up, normal comperator operation

instr 2) 0 0 0 1 1 1 1 0 0 0 0 0 0 1 0 0 1 : Perform autoadjust on I and Q instr 3) 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 1 : Put AUX DAC at middle value

July 1993 762

PCD5071

Table 2: pcd5071 Instructions

15	14	13	12	11	10	Function
I1	10	D9	D8	D7	D6	
0	0	0	0	0	1	Load I offsetregister
0	0	0	0	1	0	Load Q offsetregister
0	0	0	0	1	1	Load I and Q register
0	0	0	1	0	1	Autoadjust I-section offset
0	0	0	1	1	0	Autoadjust Q-section offset
0	0	0	1	1	1	Autoadjust I and Q sections
0	1	Ident	ical to a	ibove		Filter inputs remain shortcircuited after instruction.*
1	0	1	х	x	х	Auxiliary DAC powered down
1	0	0	х	х	х	Auxiliary DAC active
1	0	х	1	х	х	Invert operation of comperators
1	0	х	0	х	х	Normal operation of comparators
1	1	d9	d8	d7	d6	Load Auxiliary DAC with a 10b value

^{*)} Use any other instruction to revert to normal operation.

Transmit mixer interface.

A symmetrical buffer driver, driving 1Vpp into a load impedance of typically 50kohm//10pF, in both I and Q outputs, with a common mode DC offset of nominal 2.35 V which allows direct connection to the transmitter mixer circuit.

Receiver interface.

Maximum input is 1.8 Vpp input swing and frequency is typically 10.70 Mc; The input impedance is less than 20 pF and more than 10 kohm. Normally the RFIN input is AC coupled to the 10.70 Mc RF output. The DC level is maintained to 1 Volt with the aid of two resistors.

Auxiliary DAC interface.

A 10-bit DAC followed with a x 2 buffer is used to generate a voltage with range from 0.4 V to 4.5 V. This is used to control the system's main 13 Mhz clock . Output impedance is less than 25 K Ohms.

PCD5071

Maximum ratings

Limiting values in accordance with	h the Absolute	e Maximum Sy	stem (IEC134)	
Parameter	Symbol	Min	Max	unit
Supply voltage VDDD, VDDA	, VDDP	-0.5	+6.5	Volts
Maximum supply voltage offset			0.5	Volts
All input voltages		Vi -0.5	Vdd+0.5	Volts
DC current into any input or output	ıt Ii,Io		5	mA
Total power dissipation	Ptot		tbf	mW
Storage temperature range	Tstg	-65	150	С
Operating ambient temperature rai	nge Tamb	-25	70	С
Operating junction temperature	Tj		85	C

Operating currents

VDD D= VDDA = VDDP = 5V + 10%, Vss = 0V, ambient temp = -25/70 C

min	typ	max	unit	conditions	
into Vddd					
TX_active		5.0	mΛ	PD=0, TXE	N=0, RXEN=1
RC_active		5.1	mΑ		N=1, RXEN=0
Standby		3.0	mA		N=1, RXEN=1
powerdown		3	uА	PD=1, TXE	N=x, RXEN=x
into Vdda (= DAC +	ADC + filters + auxdac)				5 2 5 6
TX_active	,	13.0	mA	PD=0, TXE	N=0, RXEN=1
RC_active		26	mA	PD=0, TXE	N=1, RXEN=0
Standby		3.0	uA	PD=0, TXE	N=1, RXEN=1
powerdown		3.0	uA -	PD=1, TXE	N=x, RXEN=x
Auxillary DAC alone	0.7	1.0	mA	Only AUX	DAC active
into Vddp (= PLL sur	oply voltage)				
Standby	0.35	0.9	mA	PD=0	
powerdown		3.0	uA	PD=1	
	The part of the				10 to 10 to
DC characteristics					
Digital interfaces:	min	typ	max	unit	conditions
inputs: (MS0, MS1, D	I, TXEN, RXEN, PD, DA	ATA, STRO	BE, CLOCK)		
input level low			0.8	v	(=TIL level)
input level high	2		***	V	(=TTL level)
outputs : (COX, CIX, I	DO, DTX)				
output level low			0.4	V	@ 1.6 mA
output level high	2.4			V	(= TTL level)

PCD5071


Unit	Min.	Nom.	Max	Units	Remarks
Transmitter specification					
Dac resolution Integral nonlinearity Differential nonlinearity		10	+/- 1 +/- 1	bits LSB LSB	
Unadjusted offset voltage Offset compensation range		64	+/- 30	mV mV	-32 to + 32 mV
Output spectrum mask	30 33 60 70 70		-1	dB dB dB dB dB	0 - 100 kHz 200 kHz 250 kHz 400 kHz 600kHz 2 Mhz
Matching I vs. Q amplitude Matching Group delay		30	0.25 tbd	dB dB ns	at 67.5 kHz at 250 kHz
Group delay ripple		10		ns	
PSRR		60		dB	
IP - IM and QP- QM differential output swing Dc offset	0.9	1	1.1	V	into 10kohm diff //10pF
Group delay analog part	1.4	2.35	1.6	V	DAC + Filter
REF_DAC DAC reference voltage		2.35		V	With Cd=100nF
MCK Input level impedance		600 5		mVpp kohm	Vdd/2 offset voltage at 13MHz,

PCD5071

Unit	Min.	Nom.	Max	Units	Remarks
Receiver specification					
ADC resolution	7			bits	DC to 4.75 MHz
Differential non lin. Integral non lin.			+/-1 +/-1	LSB LSB	Mala Mala kana a Na matangan kalangan da M
Group delay		3.69		us	RXEN to DO
RFIN					
input voltage range DC offset	0	1	2.0	V V	AC coupled
frequency		10.70		MHz	- T- 475 MIL
input impedance		60 15		kohm pF	at Fs=4.75 MHz
REF_AD Reference voltage output		2.0		V	With C d= 100 nF
CUR_AD Bias current control input		tbf		$\widehat{\mathbf{u}}\mathbf{A}$	Use a 27k pullup
RCK					
Input level		600		mVpp	Vdd/2 offset voltage
impedance		5		kohm	at 43 MHz.
PLL charge pump specific	ation				
CURPLL					
Pll current control input		16		uA.	Use a 190K pullup
PH Abaduta autom anno	400	610	600	4	Durising an area single
Absolute output current Leakage current	400	512	600 100	uA nA	Positive or negative
Phase detector gain Kd		81.5		uA/rad	
Auxiliary DAC specification	n				
Art of the					
Dac resolution		10		bits	grade and second
Integral nonlinearity			+/- 4	LSB	
Differential nonlinearity			+/- 1	LSB	
Useful output voltage range	0.4		4.5	V	
LSB		4.5/1024		V	

PCD5071

Serial interface timing diagram




Timing parameter		min	max	units	remarks
clock period L	t1	50		ns	
clock period H	t2	50		ns	
data setup time	t3	tbd		ns	
data hold time	t4			ns	
strobe setup time	t5	tbd		ns	
stobe hold time	t6	tbd		ns	
Minimal strobe active time	t7	1.85		us	

767

GSM Baseband Signal processors

The PCF5081 and the PCF5082 are integral parts of the complete chip-set provided by Philips for the pan-European digital mobile cellular telephone system. The PCF5081 and PCF5082 are key elements for GSM, each performing all the baseband signal processing tasks. Because of their high-level of architectural modularity, these processors can easily be adapted to market requirements in respect to both hardware and software.

The PCF5081 (with ROM) is intended for use in GSM handsets, the PCF5082 (ROM-less) for implementation in the base station. These processors are also considered as the first devices of an entire product line introduced as PCF508x. This family provides powerful computational capabilities which supports the highly sophisticated baseband signal processing required by GSM.




PCF5081/PCF5082

The different tasks performed in the baseband signal path of the GSM-system are carried out by means of software partitioned program modules in the signal processor. This implementation is supported by Application Specific Hardware (ASH) to speed up execution and overall performance.

This partitioning between software and hardware for the different processing tasks has been implemented as a trade-off between dedicated hardware and software to provide fast execution with an optimal level of flexibility.

Main Features:		e general de la companya del companya del companya de la companya
☐ 16-Bit fixed point double precision architecture		Asynchronous serial I/O -X-
 □ 40MHz master clock 20MHz internal clock (50ns instr.cycle) □ Fully pre-programmed modules for GSM baseband tasks.* 	. 🗖	Sophisticated serial I/O -Y- supporting both asynchronous and synchronous communication (i.e. GCI, PCM highway etc.)
☐ Dedicated processor optimized for: - Equalization function		8-Bit parallel system controller interface supporting both request and acknowledge driven communication.
- Channel Coder/Decoder - Encryption/Decryption		Boundary scan facility
☐ Power-down mode with wake-up facility		Build-in self test (BIST)
☐ Several levels of interrupts ☐ Event counter		Self-Aligned-Contacts CMOS (SACMOS) technology with very high design density
		External memory interfaces for both data and program memory **
		Boot-strap facility* * on PCF5081 only on PCF5082 only

PCF5081/PCF5082



PCF5081/PCF5082

Signal Description

Mnemonic	1 y pe		Mnemonic		
CLKI	,	Crystal or clock input. Input clock at twice the frequency of internal cycle.	SIXCLK	0.	Serial input clock port X. Asynchronous
CLKO	0	Crystal output	SIXD	i	Serial input data port X. Data are shifted into the input shift register X.
CLKOUT	0	Synchronization clock. Output clock at half of	SIXEn	1	Serial input enable port X. Active low.
		the frquency of CLKI.	SIXRQn	0.	Serial input data request, port X. Hand shake signal. Active low.
ECLK	ı	Event clock to count external events. The frequency of this input signal is limited to 1/4 of the CLKI if the duty cycle is 50%.	SOXCLK	ı	Serial output clock port X. Asynchrono
HA[1:0]	1	Host address bus. The address signals are	SOXD	0.	Serial output data port X. Data are shift ted out of the ouputt shift register X.
		used to select the source or destination of the data on the data bus HD. These signals must be stable before the enable signal HCEn is	SOXEn	1 -	Serial output enable port X. Active low
		asserted.	SOXRQn	0.	Serial output data request, port X. Han shake signal, active low.
PACKn	0	Output signal to acknowledge data on the data bus HD if the acknowledge mode is enabled.	SIYCLK	1	Serial input clock port Y. Asynchronou
		Acitve low.	SIYD	1	clock. Serial input data port Y. Data are shifte
HCEn	. 1	Global chip enable signal for the host interface. Active low.			into the input shift register Y.
HDIZ:01	В	Bidirectional host data bus, 8 bit wide. The high	SIYEn	1 /	Serial input enable port Y. Active low.
HD[7:0]		or low byte of the 16 bit I/O buffer registers are read or written via this port depending on the			Frame sync. signal in synchr. mode. Active high.
		signals at the address bus HA[1:0]	SIYRQn	0*	Serial input data request, port Y. Handshake signal, active low. Not use
PIRQn	0**	Data input request signal. Active low. The signal requests data for input if the request			synchr. mode.
		mod is enabled. It is driven low if the infput buffer register is empty.	SOYCLK	I	Serial output clock port Y. Asynchrono
PORQn	0**	Data output request signal. Active low. The signal requests for data to be read by the	SOYD	0***	Serial output data port Y. Data are shi out of the output shift register Y.
		external device if the request mode is enabled. It is driven low if the output buffer register is full.	SOYEn	1	Serial output enable port Y. Active low Serial output data read back for collisi detection in synchr. mode.
HWRn	ı	Write signal. Active low. The signal controls the direction of the data transfer on the data bus HD [7:0]. When low, data are written by external device.	SOYRQn	0,	Serial output data request, port Y. Handshake signal, active low. Not use synchr. mode.
IACKn [2:1]	0.	External interrupt request acknowledge signals.	тск	1	JTAG signal. Test clock. Free running clock active rising edge.
		Active low. The signals are set low if the related	4		
		request is serviced. It is set high if the related flag is cleared.	TDI	ı	JTAG signal. Test data input. Shifted i with the rising edge of TCK
IRQn[2:1]	ı	External interrupt request signals. Active low and edge triggered. If low, the related interrupt	TDO	0	JTAG signal. Test data output. Shifted with the falling edge of TCK.
		is requested. It will be acknowledged if the related interrupt is enabled.	тмѕ	ı	JTAG signal. Test mode select.
IO[4:1]	B***	General I/O pins. They have open drain outputs and a pull-up resistor. The states of these pins	TRSTn	ı	JTAG signal. Test interface reset. Action. When setting low, the TAP control
		are reflected by four bits in a control register. The pulse width of an input signal has to be at least two internal processor cycles until a change will be frecognized in the control register.			will be reset independently from the processor.
RSTn	ı	Reset signal, low active. A high-to-low transition causes entry into reset state. A low-to-high transition causes execution to begin at program memory location 0 or booting.			

PCF5081/PCF5082

Signal Description


Mnemonic	Туре	Function	Mnemonic	Type	Function		
MA[15:0] 1)	O* -	Data address bus for addressing up to 64k x16 bits.	PD[15:0] 1)	В	Data bus for external program memory, 16 bit wide.		
MD[15:0] 1)	B	Bidirectional 16 bit data bus connection to external data memory.	PDsn 1)	o. o.	Data strobe signal for external programemory. Active low. Write signal for external program mer		
MDSn 1)	O*	Data strobe signal for external data memory. Active low.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ry. Active low. When low, data is written. When high, data is read.		
MWRn 1)	O*	Write signal for external data memory. Active low. When low, data is written. When high, data is read.	PIVn 1)	. 0*	Output signal to support emulation. Actions.		
1)	o *	Address bus for external program memory address up to 64k x 16 locations.		*: 3-state O: Outpu I: Input s	t signal Open drain output and		
				in the second	17.1 OF 3002 Only.		

Application of the PCF5081

This PCF5081 is designed to be used in the GSM mobile station. All the necessary baseband signal processing algorithms specified by the GSM-recommendations pertaining to the mobile station can be performed by means of this single chip.

The PCF5081 has on-chip memory (ROM) containing program modules for the different tasks implemented in firmware. A suitable amount of data-RAM/ROM is provided on-chip.

To allow flexible use of the different pre-programmed modules, the sequence of the baseband tasks is defined by the system controller by means of a circular tasks buffer. As soon as no task is left, the baseband processor enters a power-down mode to minimize current consumption.



PCF5081/PCF5082

The main tasks to be performed by the baseband processor are the following:

- Equalization
- Channel encoder/decoder
- Speech encoder/decoder
- Encryption/Decryption
- Initial synchronization and monitoring of adjacent base station.

The architecture of the PCF5081 baseband processor was not designed for a single task within the baseband signal processing (eg. speech encoder/ decoder), but rather to optimally accomplish all the necessary processing tasks. Special attention was placed on the equalization function where viterbi algorithm (MLSE receiver) and soft decision output code (4 bit coding) contribute to an optimal receiver algorithm in contribution with the channel decoder.

To be able to face up to the most severe conditions (hilly environment) a 6T algorithm is in preparation. Moreover, the equalization coefficients are continually updated during a burst to allow use of the mobile radio in vehicules travelling at very high speed.

The channel coder/decoder is capable of handling the speech Traffic Channel (TCH), the Fast and the Slow Associated Control Channel (FACCH and SACCH), the Random Access Channel (RACH) the Broadcast Control Channel (BCCH), the Paging Channel (PCH), the Access Grand Channel (AGCH), the synchronization Channel (SCH) and data transfer at all rates according to GSM Rec. 5.03.

The channel decoder is performed by viterbi algorithm based on soft decision equalizer output and by use of large path memory (up to 32 bits) for the MLSE algorithm.

The speech encoder/decoder function includes voice activity detection, discontinuous transmission as well as comfort noise insertion and generation.


PCF5081/PCF5082

The user-dataflow takes place via the serial interfaces X and Y. The X-interface looks in the direction of the frontend to the baseband interface (e.g. the Philips PCD5071) and the Y-interface is connected to the handset of the mobile.

The control-dataflow is transmitted via the system controller interface, the general purpose I/O pins, and other I/O available as part of the processor's periphery. The control data and signals are normally provided by the system controller of the mobile.

The architecture of the PCF5081 can be split into two major sections. The processor core consists of all the arithmetic units necessary to carry out the calculations as well as access memories containing data and program information. The application specific hardware is also part of the core. The periphery consists of all the necessary interfaces as well as the interrupt and powerdown/wake-up facilities.

Internal data between these two sections is exchanged via a global data bus.



PCF5081/PCF5082


Application of the PCF5082

This version is targetted for use in GSM base station systems (BSS) as well as for real-time emulation purposes during software development and debugging.

ROM

As the baseband processing within a base station requires a certain degree of flexibility, the PCF5082 can externally address memory dedicated for the application program and user data.

The PCF5082 contains 1k x 16 bits or program-ROM used for Built-In Self Tests (BIST), boot-strap and emulation routines. External program memory (ROM/RAM) up to 63k x 16 bits can be connected to run application programs.



Possible application of the PCF5082 in a GSM-Base Taranceiver Station (BTS)

PCF5081/PCF5082

RAM

To keep the overall system costs low, 2k x 16 bits of on-chip data RAM is provided. This range can be extended by external devices (RAM/ROM) up to the maximum value of 64kx16 bits of data memory.

OTHERS

In the switching centre (MSC) the data streams of each of the eight channels are merged to a PCM-highway data-stream (2Mb/2) via a multiplexer (MUX) and vice versa via the BTS link interface (BLI). The serial interfaces Y of each of the processors are used for this data flow. In the frontend of the radio terminal (RT), each channel can be connected to a common baseband interface PCD5070 via a multiplexer (MUX) and a demultiplexer (DEMUX), respectively. The serial interfaces X of each of the processors are used for this data flow.

External memories containing user-data and application programs are connected. As in the PCF5081, the same interfaces are used for control-data and control-signal flow.

The architecture of both the PCF5081 and the PCF5082 can be split into two sections: processor core and the periphery. The PCF5082 processor core contains on-chip boot-strap facility, no user-program-memory and its periphery has additional memory interfaces to connect external memories for both user-data and application programs.

These are the main differences between both the PCF5081 and the PCF5082.


The boot-strap facility is an additional functionality of the PCF5082 allowing for convenient downloading of application programs to the external program memory (RAM) under the control of a host. Several sources for such a download can be selected by the user.

Due to the fact that application programs are stored or downloaded into external program memory, a large degree of flexibility is offered to the base station system designer.

Similar to the PCF5081, the PCF5082 contains application specific hardware to speed up the execution of the baseband signal processing algorithms.

There are several partitionings possible with respect to the different tasks which have to be performed. For instance, the baseband processing can be done by separating receiver and transmitter functions and using one PCF5082 for multiple time-slots (channels) within a TDMA-frame. Alternatively, the receiver and transmitter functions can be kept together and one PCF5082 used for processing both directions simultaneously.

In a typical application the PCF5082 is used for the baseband signal processing in a radio-terminal (RT) of a GSM Base Transceiver Station (BTS). Since the RT must serve all eight time-slots (channels) within a TDMA-frame, eight separate baseband signal-paths have to be used in parallel.



I/O-Port Descriptions

Parallel Host Interface

The parallel port provides an 8-bit bidirectional link to a host or other external device. It is designed as a passive port, i.e. the external device has to be active in order to access the registers of the port. The communication takes place via 16-bit wide I/O registers with the aid of several control signals. The upper and lower bytes of these registers can be accessed independently.

Two flags are generated (input register full, output register empty) supporting efficient I/O-handling. Whether it is the high byte or the low byte which generates the flag setting is programmable.

By providing several control signals to the external controlling device, this parallel interface is very flexible and supports request-driven as well as acknowledge-driven communications. The selection is done by the external device by means of a status register. This register is exclusively dedicated to the external device and can be read or written.

Serial Interface X

This is a bidirectional 16-bit serial I/O which allows for simultaneous data communication in both directions.

During write operations, data is shifted serially into an input shift register. After termination of the shift operation the contents of the shift register is loaded in parallel into an input buffer register. This allows for a continous data stream transmission. A flag is generated indicating the input buffer register is full. The input port has a fully asynchronous handshake capability.

During read operation data is serially shifted out of an output shift register. After termination of the shift operation the output shift register is reloaded by an output buffer register. During a write operation it allows for a continous data stream transmission and autonomous operation. A flag is generated indicating the output buffer register is empty. The output port has a fully asynchronous handshake capability.

Serial Interface Y

The second serial interface Y covers the same functionality as the serial interface X. In addition, the serial interface Y meets several synchronous transfer protocols such as PCM-Highway or General Communication Interface (GCI). Control registers are provided to select up to 16 data words in a frame from the synchronous data stream. A collision detection unit supports collision detection on the output data stream. It is possible to select

PCF5081/PCF5082

the bits in a data word which are considered for collison detection. If a collision occurs, an error flag will be set which can be used for interrupt processing allowing for efficient error recovery.

General Purpose I/O pins

Four bidirectional general purpose I/O pins are provided as an additional interface to external devices. The state of these pins is reflected in 4 bits of a control register. A write operation to this register causes the appropriate values to appear as output signals on the related pins. With a read operation the incoming signals can then be recognized.

JTAG Interface

The processors provide a standardized test access port which is fully compatible with the IEEE 1149.1 standard. Each time the command NMI is provided to the JTAG interface, a non-maskable interrupt is generated and fed to the interrupt unit of the processor-core. A jump to a non-maskable interrupt service routine will follow as a reaction. The interface provides two I/O registers to the external controlling host. These register are also fully accessable by the processor core which allows for data exchange between an external device and an application program, or service routine.

Several commands to support testing of the device are provided by the JTAG interface, including Boundary-Scan.

PCF5081/PCF5082

Peripheral Functions

Power-down mode

This mode is entered by executing a specific instruction in the application program. It switches the processors into a dormant state where only a fraction of the power dissipation is needed as compared with normal operation mode. The internal clock is stopped and only some synchronization and clock registers are operating.

Wake-up mode

The power-down mode is terminated if an I/O flag occurs and the related wake-up mode is enabled by the application program.

Interrupts

There are 13 different interrupt sources provided by the processors:

- 1 non-maskable interrupt initiated by a JTAG port instruction.
- 2 external interrupts initiated by external devices.
- 6 internal interrupts initiated by the processor's I/O devices.

- 1 internal interrupt initiated by the collision detection unit of the serial interface Y.
- 2 internal interrupts initiated by certain conditions in the arithmetic unit.
- 1 internal interrupt initiated by the event-counter.

Event Counter

A 16-bit event counter is provided as an additional peripheral function. The counter can be loaded by the application program and will be decremented every rising edge of the external signal ECLK, indicating an event to the counter.

ECLK is synchronized to the internal processor clock and is limited to half the frequency of this clock. Each time the counter detects a zero value, a flag is generated which can be used as an interrupt source. The counter will then automatically be reloaded with the start value which is stored in a buffer register.

TEA6320

FEATURES

- Source selector for four stereo and one mono inputs
- Interface for noise reduction circuits
- Interface for external equalizer
- Volume, balance and fader control
- Special loudness characteristic automatically controlled in combination with volume setting
- Bass and treble control
- Mute control at audio signal zero crossing
- Fast mute control via I²C-bus
- Fast mute control via pin
- I²C-bus control for all functions
- Power supply with internal power-on reset

GENERAL DESCRIPTION

The sound fader control circuit TEA6320 is an I²C-bus controlled stereo preamplifier for car radio hi-fi sound applications.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vcc	positive supply voltage		7.5	8.5	9.5	٧
lcc	supply current	V _{CC} = 8.5 V	-	26	_	mA
V _{o(RMS)}	maximum output voltage level	V _{CC} = 8.5 V; THD ≤ 0.1%	_	2000	-	mV
Gν	volume gain		-86	-	+20	dB
G _{step}	step resolution (volume)	The state of the s	_	1	-	dB
G _b	bass control		-15	_	+15	dB
Gt	treble control		-12	-	+12	dB
Gstep	step resolution (bass, treble)		_	1.5	_	dB
(S+N)/N	signal-plus-noise to noise ratio	$V_0 = 2.0 \text{ V}$; $G_V = 0 \text{ dB}$; unweighted	-	105	_	dB
RR ₁₀₀	ripple rejection	$V_{r(RMS)}$ < 200 mV; f = 100 Hz; G_v = 0 dB	-	75	-	dB
α _{cs}	channel separation	250 Hz ≤ f ≤ 10 kHz; G _v = 0 dB	90	96	_	dB

ORDERING INFORMATION


EYTENDED			PACKAGE.		
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE	
TEA6320	32	SDIL	plastic	SOT232AG	
TEA6320T	32	so	plastic	SOT287AH	

Preliminary specification

TEA6320

PINNING

SYMBOL	PIN	DESCRIPTION
SDA	1	serial data input/output
GND	2	ground
OUTLR	3	output left rear
OUTLF	4	output left front
TL	5	treble control capacitor left channel or input from an external equalizer
B2L	6	bass control capacitor left channel or output to an external equalizer
B1L	7	bass control capacitor, left channel
IVL	8	input volume I, left control part
ILL	9	input loudness, left control part
QSL	10	output source selector, left channel
IDL	11	input D left source
MUTE	12	mute control
ICL	13	input C left source
IMO	14	input mono source
IBL	15	input B left source
IAL	16	input A left source
IAR	17	input A right source
IBR	18	input B right source
CAP	19	electronic filtering for supply
ICR	20	input C right source
V _{ref}	21	reference voltage (0.5Vcc)
IDR	22	input D right source
QSR	23	output source selector right channel
ILR	24	input loudness right channel
IVR	25	input volume I, right control part
B1R	26	bass control capacitor right channel
B2R	27	bass control capacitor right channel or output to an external equalizer
TR	28	treble control capacitor right channel or input from an external equalizer
OUTRF	29	output right front
OUTRR	30	output right rear
Vcc	31	supply voltage
SCL	32	serial clock input



TEA6320

FUNCTIONAL DESCRIPTION

The source selector selects one of 4 stereo inputs or the mono input. The maximum input signal voltage is V_{i (RMS)} = 2 V. The outputs of the source selector and the inputs of the following volume control parts are available at pins 8 and 10 for the left channel and pins 23 and 25 for the right channel. This offers the possibility of interfacing a noise reduction system.

The volume control function is split into two sections: volume I control block and volume II control block.

The control range of volume I is between +20 dB and -31 dB in steps of 1 dB. The volume II control range is between 0 dB and -55 dB in steps of 1 dB. Although the theoretical possible control range is 106 dB (+20 dB to -86 dB), in practice a range of 86 dB (+20 dB to -66 dB) is recommended. The gain/attenuation setting of the volume I control blocks is common for both channels.

The volume I control blocks operate in combination with the loudness control. The filter is linear when the maximum gain for the volume I control (+20 dB) is selected. The filter characteristic increases automatically over a range of 32 dB down to a setting of -12 dB. That means the maximum filter characteristic is obtained at -12 dB setting of volume I. Further reduction of the volume does not further influence the filter characteristic (see Fig.5). The maximum selected filter characteristic is determined by external components. The proposed application gives a maximum boost of 17 dB for bass and 4.5 dB for treble. The loudness may be switched on or off via I²C-bus control (Table 7).

The volume I control block is followed by the bass control block. A single external capacitor of 33 nF for each channel in combination with internal resistors, provides the frequency response of the bass control (see Fig.3). The adjustable range is between –15 dB and +15 dB in steps of 1.5 dB at 40 Hz.

Both, loudness and bass control result in a maximum bass boost of 32 dB for low volume settings.

The treble control block offers a control range between –12 dB and +12 dB in steps of 1.5 dB at 15 kHz. The filter characteristic is determined by a single capacitor of 5.6 nF for each channel in combination with internal resistors (see Fig.4).

The basic step width of bass and treble control is 3 dB. The intermediate steps are obtained by switching 1.5 dB boost and 1.5 dB attenuation steps.

The bass and treble control functions can be switched off via I²C-bus. In this event the internal signal flow is disconnected. The connections B2L / B2R are outputs and TL / TR are inputs for inserting an external equalizer.

The last section of the circuit is the volume II block. The balance and fader functions are performed using the same control blocks. This is realized by 4 independently controllable attenuators, one for each output. The control range of these attenuators is 55 dB in steps of 1 dB with an additional mute step.

The circuit provides 3 mute modes.

1) Zero crossing mode mute via 1²C-bus using 2 independent zero crossing detectors (ZCM, see Tables 2 and 9 and Fig.15).

2) Fast mute via mute pin (see Fig.9).

3) Fast mute via 1²C-bus either by general mute (GMU see Tables 2 and 9) or volume II block setting (see Table 4).

The mute function is performed immediately if ZCM is cleared (ZCM = 0). If the bit is set (ZCM = 1) the mute is activated after changing the GMU bit. The actual mute switching is delayed until the next zero crossing of the audio frequency signal. As the two audio channels (left and right) are independent, two comparators (window detectors) are required to control independent mute switches.

To avoid a large delay of the muting switching when very low frequencies are processed, the maximum delay time is limited to typically 100 ms by an integrated timing circuit and an external capacitor ($C_m = 10 \text{ nF}$, see Fig.9). This timing circuit is triggered by reception of a new data word for the switch function which includes the GMU bit. After a discharge and charge period of an external capacitor the muting switch follows the GMU bit if no zero crossing was detected during that time.

The mute function can also be controlled externally. If the mute pin is switched to ground all outputs are muted immediately (hardware mute). This mute request overwrites all mute controls via the I²C-bus for the time the pin is held low. The hardware mute position is not stored in the TEA6320.

For the turn on/off behaviour the following explanation is generally valid. To avoid AF output caused by the input signal coming from preceding stages, which produce output during drop of Vcc. The mute has to be set, before the Vcc will drop. This can be achieved by I²C-bus control or by grounding the mute pin.

TEA6320

For use where there is no mute in the application before turn off, a supply voltage drop of more than 1 x VBE will result in a mute during the voltage drop. The power supply should include a Vcc buffer capacitor, which provides a discharging time constant. If the input signal does not disappear after turn off the input will become audible after a certain time. A 4.7 k Ω resistor discharges the Vcc buffer capacitor, because the internal current of the IC does not discharge it completely.

The hardware mute function is favourable for use in RDS (Radio Data System) applications. The zero crossing mute avoids modulation plops. This feature is an advantage for mute during changing presets and/or sources (e. g. traffic announcement during cassette playback).

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Vcc	supply voltage		0	10	٧
T _{amb}	operating ambient temperature range		-40	+85	°C
T _{stg}	storage temperature range		65	+150	°C
Ves	electrostatic handling	see note 1			
Vn	voltage at pins: pin 1 to 2 and 3 - 32 to 2		0	Vcc	٧

Note to the limiting values

1. Human body model: C = 100 pF; $R = 1.5 \text{ k}\Omega$; $V \ge 2 \text{ kV}$ Charge device model: C = 200 pF; $R = 0 \Omega$; $V \ge 500 \text{ V}$

TEA6320

CHARACTERISTICS

 V_{CC} = 8.5 V; R_S = 600 Ω , R_L = 10 k Ω , C_L = 2.5 nF, AC coupled; f = 1 kHz; T_{amb} = +25 °C; gain control G_v = 0 dB; bass linear; treble linear; fader off; balance in mid position; loudness off; unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vcc	supply voltage		7.5	8.5	9.5	V
lcc	supply current	· ·	-	26	33	mA
V _{DC}	internal DC voltage at inputs and outputs		3.83	4.25	4.68	V
V _{ref}	internal reference voltage at pin 21	4, 444	-	4.25	_	V
Gv	maximum voltage gain	$R_S = 0 \Omega$; $R_L = \infty$	19	20	21	dB
Vo(RMS)	output voltage level for					
	P _{max} at the power output stage	THD ≤ 0.1%; see Fig.10	-	2000	-	mV
	start of clipping	THD = 1%	2300	-	-	mV
		$R_L = 2 k\Omega$; $C_L = 10 nF$; $THD = 1%$	2000	-	-	mV
V _{i(RMS)}	input sensitivity	$V_0 = 2000 \text{ mV}$; $G_V = 20 \text{ dB}$	_	200	-	mV
В	roll-off frequencies	C _{KIN} = 220 nF; C _{KVL} = 220 nF; Z _i = Z _{i min}				
		low frequency (-1 dB)	60	_	-	Hz
		low frequency (-3 dB)	30	_	_	Hz
		high frequency (-1 dB)	20000		_	Hz
		C _{KIN} = 470 nF; C _{KVL} = 100 nF;		i		
		$Z_i = Z_i typ$			Ì	l
		low frequency (–3 dB)	90	-		Hz
αcs	channel separation	V _i = 2 V; frequency range 250 Hz to 10 kHz	90	96	_	dB
THD	total harmonic distortion	frequency range 20 Hz to 12.5 kHz		·		
		$V_i = 100 \text{ mV}$; $G_v = 20 \text{ dB}$	-	0.1	-	%
		$V_i = 1000 \text{ mV}; G_v = 0 \text{ dB}$	-	0.05	tbn	%
		$V_i = 2000 \text{ mV}; G_v = 0 \text{ dB}$	-	0.1	-	%
	·	$V_i = 2000 \text{ mV}; G_v = -10 \text{ dB}$	<u> </u>	0.1		%
RR -	ripple rejection	$V_{r(RMS)}$ < 200 mV				
		f = 100 Hz	tbn	76	-	dB
		f = 40 Hz to 12.5 kHz		66	<u> </u>	dB .
(S+N)/N	signal-plus-noise to noise ratio	unweighted; 20 Hz to 20 kHz RMS; $V_0 = 2.0 \text{ V}$; see Fig.6	-	105	-	dB
		CCIR 468-2 weighted; quasi peak; $V_0 = 2.0 \text{ V}$		e de la compansión de l		
		$G_v = 0 dB$	- " " "	95	-	dB
		G _v = 12 dB		88	-	dB
		$G_v = 20 \text{ dB}$	-	81		dB

TEA6320

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pno(RMS)	noise output power (RMS value)	mute position;	-	- 100	10	nW
	only contribution of TEA6320;	note 1	Const. Sec.	200	Sec. 25. 2	
	power amplifier for 6 W					
αΒ	crosstalk (20 log V _{bus(p-p)} / V _{o(RMS)})	note 2	-	110	-	dB
	between bus inputs and signal outputs	en en en en en en en en en en en en en e	ļ.,		<u> </u>	<u> </u>
Source sele	ctor					
Zi	input impedance		25	35	45	kΩ
ας	input isolation of one selected source	f = 1 kHz	- 1	105	-	dB
	to any other input	f = 12.5 kHz	-	95		dB
V _i (RMS)	maximum input voltage (RMS value)	THD < 0.5%; V _{CC} = 8.5 V		2.15	-	V
		THD < 0.5%; $V_{CC} = 7.5 \text{ V}$	-	1.8	-	V
V _{DC} OFF	DC offset voltage at source selector				10	mV
	out by selection of any inputs			100		
Zo	output impedance		_	80	120	Ω
RL	output load resistance		10	_	_	kΩ
CL	output load capacity	The second secon	0	_	2500	pF
Gv	voltage gain, source selector		_	0	_	dB
	t (source selector disconnected; source	resistance 600 O)		-		1
Z _i	input impedance volume input		100	150	200	kΩ
	input impedance loudness input		25	33	40	kΩ
Zo	output impedance		=	80	120	Ω
RL	output load resistance		2	_	_	kΩ
CL	output load capacity		0	_	10	nF
V _{i(RMS)}	maximum input voltage (RMS value)	THD < 0.5%		2.15	_	V
V _{no}	noise output voltage	CCIR 468-2 weighted;	-	2.13		-
v no	Thoise output voltage	quasi peak				
		$G_V = 20 \text{ dB}$	L	110	220	μV
		$G_V = 0 \text{ dB}$		33	50	40.00
			["	1		μV
		$G_V = -66 \text{ dB}$	-	13	22	μV
		mute position	-	10	-	μV
Gc	total continuous control range		-	106		dB
 	recommended control range		-	86	_	dB
G _{step}	step resolution		-	1.		dB
,	step error between any adjoining step	* 5 A 1 1 8	-	2000	0.5	dB
ΔGa	attenuator set error	$G_v = +20 \text{ to } -50 \text{ dB}$		-	2	dB
		$G_V = -51$ to -66 dB		in the second	3	dB
ΔGt	gain tracking error	$G_V = +20 \text{ to } -50 \text{ dB}$		- " "	2	dB
αm	mute attenuation	see Fig.8	100	110	_	dB
V _{DC} OFF	DC step offset	$G_V = 0 \text{ to } -66 \text{ dB}$	-	0.2	10	mV
	between any adjoining step	G _v = 20 to 0 dB	_	tbn	15	mV :
	between any step to mute	$G_{v} = 0 \text{ to } -66 \text{ dB}$	_	_	10	mV

TEA6320

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Volume I co	ntrol and loudness					
Gc	continuous volume control range		T-	51	-	dB
Gv	volume gain		-31	_	20	dB
G _{step}	step resolution		-	1	T-	dB
LB	maximum loudness boost	loudness on; referred to loudness off; boost is determined by				
		external components		1		
	a a	f = 40 Hz	-	17	-	dB
		f = 10 kHz	<u> - </u>	4.5	<u> </u>	dB
Bass contro	1			et english Territoria		
Gь	bass control, maximum boost	f = 40 Hz	14	15	16	dB
	maximum attenuation	f = 40 Hz	14	15	16	dB
G _{step}	step resolution (toggle switching)	f = 40 Hz	<u> - </u>	1.5		dB
	step error between any adjoining step	f = 40 Hz	_	-	0.5	dB
VDC OFF	DC step offset in any bass position		-	-	20	mV
Treble contr	ol			i i ar		
Gt	treble control, maximum boost	f = 15 kHz	11	12	13	dB
	maximum attenuation	f = 15 kHz	11	12	13	dB
	maximum boost	f > 15 kHz	-	-	15	dB
Gstep	step resolution (toggle switching)	f = 15 kHz	_	1.5	T-	dB
	step error between any adjoining step	f = 15 kHz	-		0.5	dB
VDC OFF	DC step offset in any treble position		_	_	10	mV
Volume II, ba	alance and fader control					
Gf	continuous attenuation fader and volume control range		53.5	55	56.5	dB
G _{step}	step resolution		_	1	2	dB
	attenuation set error		1-	_	1.5	dB
Mute function	on (see Fig.9)	<u></u>	L			
a) Hardware				· .		1.3
Vsw	mute switch level (2 x V _{BE})		T -	1.45	I -	V
mute active:	the second secon				-	1
Vsw.Low	input level	T .	_	T-	1.0	V
Існ	input current	VswLow = 1 V	-300	 	_	μА
mute passive	e: level internally defined	L	 		· .	
Vsw High	saturation voltage		Ι_	T-	Vcc	٧
tDMU	delay until mute passive		_	-	0.5	ms
b) Zero cross						
lp	discharge current	1 17 1	0.3	0.6	1.2	μА
Існ	charge current		-300	-150	-	μА
Vswdel	delay switch level (3 x V _{BE})		-	2.2	_	v
tDEV	delay time	C _m = 10 nF	-	100		ms
VWIND	window for audio signal zero crossing detection		-	30	40	mV

TEA6320

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Muting at po	ower supply drop				2.25	
VCC-DROP	supply drop for mute active			V ₁₉ - 0.7	-	٧
Power on re	eset (when reset is active the GMU-bit (ger	neral mute) is set and the	e I ² C-bus	receiver is	in reset p	osition)
Vcc	increasing supply voltage start of reset		-	-	2.5	V
	end of reset	10.00	5.2	6.0	6.8	V
7 :	decreasing supply voltage start of reset		4.2	5.0	5.8	V
Digital part	Validation of the second	V.		-	•	
I ² C-bus pins	; see note 3					
ViH	HIGH level input voltage	I	3		9.5	V
ViL	LOW level input voltage		-0.3		+1.5	V
lin .	HIGH level input current		-10		+10	μА
l _{IL}	LOW level input current		-10		+10	μА
Vol	LOW level output voltage	I _L = 3 mA	=, 2, 3		0.4	V

Notes to the characteristics

- The indicated values for output power assume a 6 W power amplifier at 4 Ω with 20 dB gain and a fixed attenuator
 of 12 dB in front of it. Signal-to-noise ratios exclude noise contribution of the power amplifier.
- The transmission contains: total initialization with MAD and Subaddress for volume and 8 data words, see also
 definition of characteristics, clock frequency = 50 kHz, repetition burst rate = 400 Hz, maximum bus signal
 amplitude = 5 V_{P-D}
- The AC characteristics are in accordance with the I²C-bus specification. Full specification of I²C-bus will be supplied on request.

I²C-BUS PROTOCOL

I²C-bus format

S	SLAVE ADDRESS	Α	SUBADDRESS	Α	DATA	Α	Р

Where:

S = start condition SLAVE ADDRESS (MAD)= 1000 0000

A = acknowledge, generated by the slave

SUBADDRESS (SAD) = see Table 1
DATA = see Table 1
P = STOP condition

If more than 1 byte of DATA is transmitted, then auto-increment of the significant subaddress is performed.

TEA6320

Subaddress

Table 1 Second byte after MAD

	T T	MSB			: .				LSB
FUNCTION	BIT	7	6	5	4	3	2	1	0
volume/loudness	V	0	0	0	0	0	0	0	0
fader front right	FFR	0	,0	0	0	0	0	0	1
fader front left	FFL	0	0	0	0	0	0	1	0
fader rear right	FRR	0	. 0	0	0	0	0	1	1
fader rear left	FRL	0	0	0	0	0	1	0	0
bass	BA	0	0	0	0	0	1	0	1
treble	TR	0	0	0	0	0	1	1	0
switch	S	0	0	0	0	0	1	1	1
							signific	ant suba	ddress

Definition of third byte

Table 2 Third byte after MAD and SAD

FUNCTION	BIT	MSB			.,		1 .		LSB
FUNCTION	BII	7	6	5	4	3	2	1	0
volume/loudness	V	ZCM	LOFF	V5	V4	V3	V2	V1	V0
fader front right	FFR	X	X	FFR5	FFR4	FFR3	FFR2	FFR1	FFR0
fader front left	FFL	X	X	FFL5	FFL4	FFL3	FFL2	FFL1	FFL0
fader rear right	FRR	Χ	Х	FRR5	FRR4	FRR3	FRR2	FRR1	FRR0
fader rear left	FRL	X	Х	FRL5	FRL4	FRL3	FRL2	FRL1	FRL0
bass	BA	X	Х	X	BA4	BA3	BA2	BA1	BA0
treble	TR	Х	X	Х	TR4	TR3	TR2	TR1	TR0
switch	S	GMU	X	X	Х	Х	SC2	SC1	SC0

Function of the bits:

V0 to V5

volume control

LOFF

switch loudness on/off

FRR0 to FRR5

fader control front right

FFL0 to FFL5

fader control front left fader control rear right

FRR0 to FRR5 FRL0 to FRL5

fader control rear left

BA0 to BA4

bass control

TR0 to TR4

treble control

SC0 to SC2

GMU

source selector control

mute control for all outputs (general mute)

ZCM

zero crossing mode

Χ

don't care bits (logic 1 during testing)

TEA6320

Table 3 Volume setting

G _v (dB)		DATA								
Gy (GD)	V5	V4	V3	V2	V1	VO.				
20	.1 :	1	1	1	1	1				
19	1	1,	1	1		0				
18	1	1	1	1	0	1				
17	1	1	1	1	0	0				
16	1	1	1	0	1	1 1				
15	1	1	1	0	1	0				
14	1	1	1	0	0	1				
13	1	1	1	0	0	0				
12	1	1	0	1	1 '	1				
11	1	1	0	1	1	0				
10	1	1	0	1	0 .	1				
9	1	1	0	1	0	0				
8	1	1	0	0	1	1				
7	1	1	0	0	1	0				
6	1	1	0	0	0	1				
5	1	1	0	0	0	0				
4	1	0	1	1	1	1				
3	1	0	1	1	1	0				
2	1	. 0	1	1	0	1				
1	1	0	1	1	0 347	0				
0	1	0	. 1	0	1	1				
-1	1	0	1	0	1	0				
<u>-2</u>	1	0	1	0	0	1				
-3	1	0	1	0	0	0				
-4	1	-0	0	1	1	1				
-5	1	0	0	1	1	0				
-6	1	0	0	1	0	1				
-7	1	0	0	1	0	0				
-8	1	0	0	0	1	. 1				
-9	1	0	0	0	1	0				
-10	1	0	0	0	0	1				
-11	1	0	0	0	0	0				

Loudness on: the increment of the loudness characteristic is linear at every volume step in the range from +20 dB to -11 dB.

TEA6320

Table 3 Volume setting (continued)

O (4D)			DA	TA		
G _v (dB)	V5	V4	V3	V2	V1	VO
-12	0	1	1	1	1	. 1
-13	0	1	1	1	1	0
-14	0	11	11	1	0	11
-15	0	1	1	1	0	0
-16	0	1	1	0	1	1
-17	0	1	1	0	1	0
-18	0	1	1	0	0	1
-19	0	1	1	- 0	0	0
-20	0	1	0	1	1	1
-21	0	1	0	1	1	0
-22	0	1	0	11	0	1
-23	0	1	0	1	0	0
-24	0	1	0	0	1	1
-25	0	1	0	0	1	0
-26	0	1	0	0	0	1
–27	0	1	0	0	0	0
-28	0	0	11	1	1	1
-29	0	0	1	1	1	0
-30	0	0	1	1	0	1
-31	0	0	1	1	0	0

Loudness characteristic is constant in a range from -11 dB to -31 dB.

Table 3 Volume setting (continued)

C (4D)			DA	DATA		
G _v (dB)	V5	V4	V3	V2	V1	VO
-28	0	0	1	0	1	1
:				•		
-31	0	0	0	0	0	0

Repetition of steps in a range from -28 dB to -31 dB.

Table 4 Fader setting

			DA	TA		
	FRR5	FRR4	FRR3	FRR2	FRR1	FRR0
G _v (dB)	FRL5	FRL4	FRL3	FRL2	FRL1	FRL0
. ,	FFL5	FFL4	FFL3	FFL2	FFL1	FFL0
	FFR5	FFR4	FFR3	FFR2	FFR1	FFR0
0	1	1	1	1	1	1
-1	1	1	1 1	1	1	0
-2	1	1	1	1	0	1
-3	1	1	1	1	0	0
-4	1	1	1	0	1	1
5	1	1	1	0	1	0
– 6	1	1	1	0	0	11 11 11
-7	1	1	1	0	0	0
-8	11	1	0	11	1	1
-9	1	11	0	1	1	0
-10	11	11	. 0	1	0	1
_11	11	11	0	1	0	0
-12	1	11	0	0	11	11
-13	11	11	0	0	1	0
-14	11	1	0	0	0	1 .
<u>–15</u>	11	11	0	0	0	0
-16	11	0	1	1	11	1
-17	1	0	1	11	1	0
-18	1	0	11	1	0	1
-19	11	0	11	11	0	0
20	11	0	1	0	11	11
-21	11	0	11	0	11	0
-22	11	0	11	0	0	1
-23	11	0	1	0	0	0
-24	1	0	0	1	11	1
-25	11	0	0	1	11	0
–2 6	1	0	0	1	0	1
–2 7	11	. 0	0	1	0	0
-28	1	0	0	0	1	1
-29	1	0	0	0 -	1	0
-30	1	0	0	0	0	1
-31	1	0	0	0	0	0 1
-32	0	11	1_1_	1	1	1
-33	0	1	11	1	11	0
-34	0	- 1	. 1	1	0	1
–35	0	11	11	1	0	0
-36	0	11	1	0	11	11
-37	0	11	11	0	1	0
-38	0	1	11	0	0	1

TEA6320

			DA	TA		
	FRR5	FRR4	FRR3	FRR2	FRR1	FRR0
G _v (dB)	FRL5	FRL4	FRL3	FRL2	FRL1	FRL0
, ,	FFL5	FFL4	FFL3	FFL2	FFL1	FFL0
	FFR5	FFR4	FFR3	FFR2	FFR1	FFR0
-39	0	1	1	0	0	0
-4 0	0	1	0	1	1	1
-41	0	1	0	1	1	0
-42	0	1	0	1	0	11
-43	0	1	0	1	0	0
-44	0	1	0	0	1	0
–45	0	1	0	0	1	0
-46	0	1	0	0	0	11
-4 7	0	11	0	0	0	0
-48	0	0	1	1	1	1
-49	0	0	1	1	1	0
-50	0	0	1	1	0	1
<u>–</u> 51	0	0	1	1	0	0
-52	0	0	1	0	1	1
-53	0	0	1	0	1	0
-54	0	0	1	0	. 0	1
–55	0	0	1	0	0	0
mute	0	0	0	1	1	1
mute	0	0	0	1	1	0
mute	0	0	0	1	0	1
mute	0	0	0	11	0	0
mute	0	0	0	0	1	1
mute	0	0	0	0	1	0
mute	0	0	0	0	0	1
mute	0	0	0	0	0	0

For a particular range the data is always the same, only the subaddress changes.

Table 5 Bass setting

C (4D)			DATA	7 ag	
G _v (dB)	BA4	BA3	BA2	BA1	BA0
15	1	1	1	1	1
13.5	1	1	1	1	0
15	1	1	1.561	0	1 1
13.5	1	1	1 1	0	0
15	1	1	0	1	111
13.5	1	1	0	1	0
12	1	1	0	0	1
10.5	1	1	0	0	0
9	1	0	1	11	1
7.5	1	0	1	1	0
6	1	0	1	0	1
4.5	1	0	1	0	0
3	1	0	0	1	1
1.5	1	0	0	1	0
0 *	1	0	0	0	1
0 **	1	0	0	0	0
-1.5	0	1	1 1	1	1
-3	0	1	1	1	0
-4.5	0	1	1	0	1
6	0	1	1 1	- 0	0
-7.5	0	1	0	1	1
-9	0	1	0	1	0
-10.5	0	1	0	0	1
-12	0	1	0	0	0
-13.5	0	Ó	1	1	1
–15	0	0	1	1	0
-13.5	0	0	1	0	1
–15	0	0	1	0	0
***	0	0	0	1	1
***	0	0	0	1	0
***	0	0	0	0	1
*** ****	0	0	0	0	0

^{*} Recommended data word for step 0 dB.

^{**} Result of 1.5 dB boost and 1.5 dB attenuation.

^{***} The last four bass control data words mute the bass response.

^{****} The last bass control and treble control data words (00000) enable the external equalizer connection.

Table 6 Treble setting

O (4D)			DATA		
G _v (dB)	TR4	TR3	TR2	TR1	TRO
12	1	1	1	1	1
10.5	1	1	1	1	0
12	1	1	1	0	1
10.5	1	1	1	0	0
12	1	1	0.	1	1 .
10.5	1	1	0	1	0
12	1	1	0	0	1
10.5	1	1	0	0	0
9	1	0	1	1	1
7.5	1	0	1	1	0
6	1	0	1	0	1
4.5	1	0	1	0	0
3	1	0	0	1	1
1.5	1	0	0	. 1	-0
0 *	1	0	0	0	1
0 **	1	0	0	0	0
-1,5	0	1	1	1	1
-3	0	1	1	1	0
-4.5	0	1	1 1	0	1
-6	0	1	1	0	0
- 7.5	0	1	0	1	1
- 9	0	1	0	1	0
-10.5	0	1	0	0	1
-12	0	1	0	0	0
***	0	0	1	1	1
***	0	0	1	1	0
***	0	0	1	0	1
***	0	0	1	0	0
***	0	0	0	1	1
***	0	0	0	1	0
***	0	0	0	0	1
*** ***	0	0	0	0	0

Recommended data word for step 0 dB.

^{**} Result of 1.5 dB boost and 1.5 dB attenuation.

^{***} The last eight treble control data words select treble cut.

^{****} The last treble control and bass control data words (00000) enable the external equalizer connection.

TEA6320

Table 7 Loudness setting

CHARACTERISTIC	DATA L OFF	4 3 4 3 7
with loudness	0	
linear	1	


Table 8 Selected inputs


INDUTE		DATA	
INPUTS	SC2	SC1	SC0
IAL, IAR stereo	1	1	1
IBL, IBR stereo	1	1	0
ICC, ICR stereo	1	0	1
IDL, IDR stereo	1	0	0
IMO, mono	0	X	X


Table 9 Mute mode


GMU	ZCM	mode	
0	0	direct mute off	
0	1	mute off delayed until the next zero crossing	-
1	0	direct mute	
1	1	mute delayed until the next zero crossing	


X = don't care bits (logic 1 during testing)























TEA6320


If the 20 dB gain is not required for the maximum volume position, it will be an advantage to use the maximum boost gain and then increased attenuation in the last section, Volume II.


Therefore the loudness will be at the correct place and a lower noise and offset voltage will be achieved.











TEA6320

Selection of input signals by using the zero crossing mute mode


A selection from input A (IAL) to input B (IBL) left sources produces a modulation click depending on the difference of the signal values at the time of switching.

At t_1 the maximum possible difference between signals is 7 $V_{(p-p)}$ and gives a large click. Using the zero cross detector no modulation click is audible.

For example: The selection is enabled at t₁, the microcontroller sets the zero cross bit (ZCM = 1) and then the mute bit (GMU = 1) via the I²C-bus. The output signal follows the input A signal, until the next zero crossing occurs and then activates mute.

After a fixed delay time at t₂, the microcontroller sends the bits for input switching and mute inactive.

The output signal remains muted until the next signal zero crossing of input B (IBL) occurs, and then follows that signal. The delay time t_2-t_1 is e. g. 40 ms. Therefore is the capacity CM = 3.3 nF. The zero cross function is working at the lowest frequency of 40 Hz determined by the CM capacitor.



TEA6320

Loudness filter calculation example


Fig.16 shows the basic loudness circuit with an external low pass filter application. R_1 allows an attenuation range of 21 dB while the boost is determined by the gain stage V_2 . Both result in a loudness control range of +20 dB to -12 dB. Defining $f_{reference}$ as the frequency where the level does not change while switching loudness on/off. The external resistor R_3 for $f_{reference} \rightarrow \infty$ can be calculated as

$$R_3 = R_1 \, \frac{10^{~G_{v/20}}}{1 - 10^{~G_{v/20}}}$$

with $G_V = -21$ dB and $R_1 = 33$ k Ω $R_3 = 3.2$ k Ω is generated. For the low pass filter characteristic the value of the external capacitor C_1 can be determined by setting a specific boost for a defined frequency and referring the gain to G_V at $f_{reference}$ as indicated above.


$$|j\omega C_1| = \frac{(R_1 + R_3) \times 10^{G_{v/20}} - R_3}{1 - 10^{G_{v/20}}}$$

For example: 3 dB boost at f=1 kHz $G_V = G_V$ reference + 3 dB = -18 dB; f=1 kHz and $C_1=100$ nF If a loudness characteristic with additional high frequency boost is desired, an additional high pass section has to be included in the external filter circuit as indicated in the block diagram. A filter configuration that provides AC coupling avoids offset voltage problems.




TEA6320


INTERNAL PIN CONFIGURATIONS




Pin 1: SDA (I²C-bus data)




Pin 3: Output left, rear Pin 4: Output left, front Pin 29: Output right, front Pin 30: Output right, rear




Pin 5: Treble control capacitor, left channel Pin 28: Treble control capacitor, right channel



Pin 6: Bass control capacitor output, left channel Pin 27: Bass control capacitor output, right channel



Pin 7: Bass control capacitor input, left channel Pin 27: Bass control capacitor input, right channel



Pin 8: Input volume 1 left, control part Pin 25: Input volume 1 right, control part

MED438


Pin equivalent circuits

 $V_{CC} = 8.5 \text{ V}$


(All values shown are typical DC values)

Fig.17(a) Internal circuits (continued in Fig.17(b)).


TEA6320



Pin 9: Input loudness left, control part Pin 24: Input loudness right, control part




Pin 10: Output source selector, left channel Pin 23: Output source selector, right channel




Pin 11: Input D left source Pin 13: Input C left source Pin 14: Input mono source Pin 15: Input B left source Pin 16: Input A left source Pin 17: Input A right source Pin 18: Input B right source

Pin 20: Input C right source

Pin 22: Input D right source



Pin 12: Mute control




Pin 19: Filtering for supply Pin 21: Reference voltage

Pin equivalent circuits $V_{CC} = 8.5 V$ (All values shown are typical DC values) MED439

Fig.17(b) Internal circuits (continued from Fig.17(a)).

TEA6320



Pin 31: Supply voltage

32 5 V 1.8 kΩ

Pin 32: SCL (I²C-bus clock)

MED440

Pin equivalent circuits Vcc = 8.5 V

(All values shown are typical DC values)

Fig.17(c) Internal circuits (continued from Fig.17(b)).

UMA1000LT

FEATURES

- Single chip solution to all the data handling and supervisory functions
- Configuration to both AMPS and TACS
- · I2C serial bus control
- All analog interface and filtering functions fully implemented on chip
- Error handling in hardware reduces software requirements
- Robust SAT decoding and transponding circuitry
- · Low current consumption
- · Small physical size
- Minimum external peripheral components required.

GENERAL DESCRIPTION

The UMA1000LT is a low power CMOS LSI device incorporating the data tranceiving, data processing, and SAT functions (including on-chip filtering) for an AMPS or TACS hand-held portable cellular radio telephone.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	supply voltage (pin 28)	3.0	5.0	5.5	V
I _{DD}	supply current (pin 28) normal operation with external clock	-	2.5	_	mA
T _{amb}	operating ambient temperature	-30	-	+70	°C

ORDERING INFORMATION


EXTENDED		PAC	KAGE	
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE
UMA1000LT	28	SO28	plastic	SOT136A

The UMA1000T data sheet, also a data processor for cellular radio (DPROC), is available upon request. The UMA1000T has a minimum supply voltage, V_{DD} , of 4.5V; the UMA1000LT has a V_{DD} of 3V. The UMF1000T is pin-for-pin compatible with the UMA1000LT.

UMA1000LT

PINNING

SYMBOL V _{SSA}	PIN 1	DESCRIPTION
	4	4
	1	analog negative supply (0 V)
AGND	2	(V _{DD} - V _{SSA})/2 analog reference ground
DEMODD	3	received data signal input
DATA	4	transmitted data signal output
RACTRL	5	received audio control output
TEST	6	SCAN control input; used for power-on reset
INVRX	7,3	inverts sense of received data stream
RXLINE	8	received data signal output
i.c	9	internally connected; must be left open-circuit
i.c	10	internally connected; must be left open-circuit
TACTRL	11	transmitter audio control output
CLKIN	12	1.2 MHz external master clock input
BUFOUT	13	buffered output of internal clock oscillator
V _{SSD}	14	digital ground
TXLINE	15	transmitted data signal
SYNCCLK	16	SCAN CLOCK control input; used for power-on
		reset
TXHOLD	17	holds off transmission of data
TXCLK	18	transmitted data clock input
BUSY	19	reverse control channel status output
TXCTRL	20	transmitter control output
INVTX	21	inverts sense of transmitted data stream
A1	22	address input 1; used for power-on reset (I2C-bus)
A0	23	address input 0 (I2C-bus)
SDA	24	serial data input/output (I2C-bus)
SCL	25	serial clock input (I2C-bus)
RESET	26	master reset input
RXCLK	27	received data clock input
V _{DD}	28	supply voltage (+5 V)



UMA1000LT

LIMITING VALUES

In accordance with Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	-0.8	+8.0	٧
I _{DD}	supply current	_	50	mA
4	DC current (any input)	_	±10	mA
lo	DC current (any output)		±10	mA
V _I	all input voltages	-0.8	V _{DD} +0.8	٧
P _{tot}	total power dissipation		300	mW .
P _o	power dissipation per output	_	50	mW
T _{amb}	operating ambient temperature	-30	+70	°C
T _{stg}	storage temperature	-65	+150	°C

CHARACTERISTICS

 $V_{DD} = 5 \text{ V}$; $T_{amb} = -30 \text{ to } +70 \text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply			am vi i			
V _{DD}	supply voltage		3.0	5.0	5.5	V
I _{DD}	supply current	normal operation; note 1	-	2.5	_	mA
Digital inp	uts (note 2)					
V _{IL}	LOW level input voltage		-0.3	-	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	1-	V _{DD} +0.3	V
Cı	input capacitance		-		6	pF
Digital out	puts (note 2)					
V _{OL}	LOW level output voltage	I _{sink} = 1 mA	-	_	0.4	V
V _{OH}	HIGH level output voltage	I _{source} = 1 mA	V _{DD} -0.4	T-	-	V
Open-drain	outputs (note 3)					
V _{OL}	LOW level output voltage	I _{sink} = 2 mA	-	_	0.4	V
Open-drair	n SDA					
V _{OL}	LOW level output voltage	I _{sink} = 3 mA	-	-	0.4	V

Notes

- 1. 1.2 MHz clock on CLKIN, SYNCCLK HIGH, outputs unloaded analog part operating.
- 2. All digital inputs and outputs of DPROC are compatible with standard CMOS devices and the following general characteristics apply.
- 3. Open-drain outputs have no internal pull-up resistors.

UMA1000LT

FUNCTIONAL DESCRIPTION

General

The UMA1000LT (DPROC) is a single-chip CMOS device which handles the data and supervisory functions of an AMPS or TACS subscriber set

These functions are:

- · Data reception and transmission
- Control and voice channel exchanges
- Error detection, correction, decoding and encoding
- Supervisory Audio Tone decoding and transponding
- · Signalling Tone generation.

In an AMPS or TACS cellular telephone system, mobile stations communicate with a base over full duplex RF channels. A call is initially set up using one out of a number of dedicated control channels. This establishes a duplex voice connection using a pair of voice

channels. Any further transmission of control data occurs on these voice channels by briefly blanking the audio and simultaneously transmitting the data. The data burst is brief and barely noticeable by the user. A data rate of 10 kbits/s is used in the AMPS system and 8 kbits/s in TACS. The signalling formats for both Forward Channels (base to mobile) and Reverse Channels (mobile to base) are shown in Fig.3.

A function known as Supervisory Audio Tone (SAT), a set of 3 audio tones (5970, 6000 and 6030 Hz), is used to indicate the presence of the mobile on the designated voice channel. This signal, which is analogous to the On-Hook signal on land lines, is sent out to the mobile by the base station on the Forward Voice Channel. The signal must be accurately recovered and transponded back to the base station to complete the 'loop'. At the base station this signal is used to

ascertain the overall quality of the communication link.

Another voice channel associated signal is Signalling Tone (ST). This tone (8 kHz TACS, 10 kHz AMPS) is generated by the mobile and is sent in conjunction with SAT on the Reverse Voice Channel to serve as an acknowledgement signal to a number of system orders.


The key requirements of a hand-held portable cellular set are:

- · Small physical size
- Minimum number of interconnections (serial bus)
- Low power consumption
- Low cost.

The DPROC is a member of our Cellular Radio chip set, based on the I²C-bus, which meets these requirements. A cellular radio system schematic using the chip set is shown in Fig.4.


Philips Semiconductors RF Communications Products

Objective specification



818

Philips Semiconductors RF Communications Products



UMA1000LT

EXTERNAL PIN DESCRIPTION


Supply (V_{DD}; V_{SSA}; V_{SSD}; AGND)

Both V_{SSA} and V_{SSD} must be connected to common ground.

SYMBOL	DESCRIPTION					
V _{DD}	positive supply voltage for digital and analog circuitry					
V _{SSA}	negative supply voltage for analog circuitry (0 V)					
V _{SSD}	digital ground (0 V)					
AGND	internally generated reference ground based by internal analog circuitry;					
	voltage level (V _{DD} -V _{SSA})/2 ±2%					

System clock (CLKIN; BUFOUT)

CLKIN is a digital input for the externally generated 1.2 MHz master clock. This signal should be accurate to 100×10^{-6} and have a worst case of 60:40 mark-space ratio. BUFOUT is the buffered output of the clock oscillator and provides the option of generating the clock signal on chip by connecting a 1.2 MHz crystal between BUFOUT and CLKIN.



SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
T _p	clock period time	833.25	833.33	833.42	ns
t _{HIGH}	HIGH time	40%	50%	60%	Tp
t _{LOW}	LOW time	-	T _p -t _{HIGH}	-	
t,	rise time	-	50	-	ns
ţ	fall time	_	50	1-	ns

I²C serial data link (SDA; SCL)

SDA is the bi-directional data line; SCL the clock input from an I²C master. These constitute a typical I²C link and conform to standard characteristics as defined in the I²C-bus specification.

• Data rate: up to 100 kbits/s

UMA1000LT

Slave Address Select (A0; A1)

Selection of the device slave address is achieved by connecting A0 to either $V_{\rm SSD}$ or $V_{\rm DD}$ and connecting A1 to either pin 16 and pin 6 or to $V_{\rm DD}$. The slave address is defined in accordance with the I^2C specifications as shown in Fig.6.




Fig.6 Device slave address.

Power-up state

DPROC will not respond reliably to any inputs (including RESET) until 100 us after the power supply has settled within the specified tolerance. The analog sections of the device will have stabilized within 5 ms. No power-on reset is provided, therefore before the device can enter normal operation TEST and SYNCCLK must be pulsed HIGH. The reset pulse on these pins must have a minimum period of 250 us and the fall time of the negative going edge must be faster than 1 µs. Pin A1 must remain HIGH during this reset period therefore if the A1 bit of the I2C address is required to be logic 0. A1 may be connected to TEST and SYNCCLK. If it is required to be at logic 1 then A1 may be permanently connected to V_{DD}. If it is required that A0 = logic 1, then a normal master reset (pin 26) sequence

must follow the power-on reset sequence to get the internal registers in the defined state.

After the power-on reset a dummy transmission should be made to initiate internal DPROC counters. This transmission should be made with arbitration (ABREN) disabled and the RF transmitter stage switched OFF. Figure 7 shows the power-on reset sequence.

Master reset (RESET)

RESET is an asynchronous active LOW master reset input, with a minimum active pulse width of 2 µs which may be used to reset certain logic within DPROC to a predefined state as illustrated in Tables 1 and 2. Alternatively, DPROC may be set into a known initial state be setting the I²C control register as required. The internal reset sequence after a negative pulse on RESET takes 250 µs.

UMA1000LT




Table 1 Predefined state of the digital output pins.

	ОИТРИТ		STATE
RXLINE		HIGH	
TXCTRL		HIGH	Programme Company
TACTRL	1000	HIGH	The state of the s
RACTRL		HIGH	
BUSY		HIGH	

Table 2 Predefined state of I²C registers.

DECICTED					BIT			*
REGISTER	7	6	5	4	3	2	1	0
Control	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
SATD	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
TST	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW

UMA1000LT

Data Transfer Link (RXLINE; TXLINE; TXHOLD; TXCLK and RXCLK)

RXLINE, TXLINE, TXCLK and RXCLK provide a dedicated serial data link for the transfer of system data messages between DPROC and the system controller at variable rates of up to 200 kbits/s. TXHOLD allows the system controller to preload the DPROC transmit register with one word without the data being transmitted. DPROC then starts transmitting the instant TXHOLD is driven LOW.

• RXCLK: clock input from

system controller

 RXLINE: data output from DPROC to system

controller

TXCLK: clock input from

system controller

TXLINE: open drain data

bi-directional line to the system controller

 TXHOLD: (HIGH) holds off transmission of data

• Data rate: up to 200 kbits/s

Note

A minimum mean data transfer rate for the received data of 2.1 kbits/s (AMPS) and 1.7 kbits/s (TACS) is required to ensure contiguity of message words.

The format for received and transmitted data words is shown in Fig.15(a) and Fig.15(b) respectively. The receive and transmit data timing is illustrated in Fig.16(a) and Fig.16(b) respectively.

Transmitter Control (TXCTRL)

TXCTRL is an open-drain output used to disable the transmitter during a Reverse Control Channel access failure.

output level HIGH: RF enable
output level LOW: RF disable

Transmitter Audio Enable (TACTRL)

TACTRL is an open-drain digital output signal used to blank the audio path and enable the data path to the modulator during data bursts on the Reverse Voice Channel.

- output level HIGH: audio enabled
- output level LOW: audio muted

Receiver Audio Enable (RACTRL)

RACTRL is an open-drain digital output used to blank the audio path to the earpiece when a sequence of dotting and word sync is detected.

RACTRL and TACTRL functions can be combined using one line.

- · output level HIGH: audio enabled
- · output level LOW: audio muted

Reverse Control Channel Status (BUSY)

BUSY is a digital output giving the status of the Reverse Control Channel. This is determined by a majority decision on the result of the last 3 consecutive Busy/Idle bits and has the following logic levels:

- · output level HIGH: channel busy
- output level LOW: channel idle

On a voice channel BUSY indicates channel idle.

Invert Receive Data (INVRX)

Enables an additional inverter in the receive data path. This allows RF demodulators with high or low local oscillators to be used. The TACS and AMPS specifications define a NRZ encoded logic 1 as a LOW-to-HIGH transition in the centre of a data bit period. The polarity of the demodulated data stream into DPROC depends on the receiver local oscillator.

• input HIGH: data inverted

• input LOW: data normal

Invert Transmit Data (INVTX)

Enables an additional inverter in the transmit data path. This allows RF modulators with high or low local oscillators to be used. The TACS and AMPS specifications define a NRZ encoded logic 1 as a LOW-to-HIGH transition in the centre of a data bit period. The polarity of the modulated data stream depends on the transmitter local oscillator.

input HIGH: data inverted

• input LOW: data normal

UMA1000LT

Transmitted Data Output (DATA)

Data is an analog output which provides Manchester encoded and filtered data signal SAT and signalling tone. This signal should normally be AC coupled into the Audio/Data summer.

DC level:

analog ground (AGND)

• signal level:

 $\frac{2}{5} V_{\text{DD}} \, V$ (p-p) for signalling tone; signal level with filtered data signal

signal tolerance:

2% + supply voltage variation (ΔV_{DD})

· minimum load capacitance:

 $10 \, \mathrm{k}\Omega$

• maximum load capacitance:

2 nF

maximum load capacitance.
 maximum output impedance:

50 Ω

Received Data Input (DEMODD)

Demodd inputs analog data and SAT signals from the RF demodulator. This pin should normally be AC coupled.

• DC level:

analog ground (AGND)

• maximum data level:

 $\frac{V_{DD}}{5}$ x 1 V (p-p)

nominal data level:

 $\frac{V_{DD}}{5}$ x 250 mV (p-p)

minimum data level:

 $\frac{V_{DD}}{5}$ x 200 mV (p-p)

· minimum SAT level:

50 mV (p-p)

· input impedance:

min. 1 $M\Omega$

UMA1000LT

CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.

Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).

System configuration

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.

Acknowledge


The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Timing specifications


Masters generate a bus clock with a maximum frequency of 100 kHz. Detailed timing is shown in Fig.12.

Where:


UMA1000LT








UMA1000LT






UMA1000LT

All the values refer to 10% and 90% levels with a voltage swing of V_{DD} to V_{SS} .

SYMBOL	TIMING	DESCRIPTION						
t _{BUF}	$t \ge t_{LOW(min)}$	the minimum time the bus must be free before a new transmission can start						
t _{HD; STA}	$t \ge t_{HIGH(min)}$	start condition hold time						
t _{LOW(min)}	4.7 μs	clock LOW period						
t _{HIGH(min)}	4 μs	clock HIGH period						
t _{SU; STA}	$t \ge t_{LOW(min)}$	start condition set-up time, only valid for repeated start code						
t _{HD; DAT}	t ≥ 0 μs	data hold time						
t _{SU; DAT}	t ≥ 250 ns	data set-up time						
t _r	t ≤ 1 μs	rise time of both the SDA and SCL line						
ţ	t ≤ 300 ns	fall time of both the SDA and SCL line						
t _{su: sto}	$t \ge t_{LOW(min)}$	stop condition set-up time						



Where:

Clock $t_{LOW(min)}$: 4.7 μs

Clock $t_{HIGH(min)}$: 4 μs

The dashed line is the acknowledgement of the receiver

Maximum number of bytes: unrestricted

Premature termination of transfer: allowed by generation of STOP condition

Acknowledge clock bit: must be provided by the master.

Fig.13 Complete data transfer.

UMA1000LT

I²C REGISTERS

General

The I²C register block resides internally within the I²C interface block and contains various items of status and control information which are transferred to and from DPROC via the I²C-bus. The block is organized into four 8-bit registers:


- Status Register: contain read only items
- Control Register: contain write only items
- SAT Programmable Phase Shift Register: contain write only items
- TEST Register

Note

In normal operation the SAT delay register and the TEST register require programming only after a device reset.

Table 3 Register map.

	BIT									
REGISTER	7	6	5	4	3	2	1	0		
Status	-		WYNSC	BUSY	TXABRT	TXIP	MSCC1	MSCC0		
Control	-	SERV	STS	TXRST	ABREN	FVC	STEN	SATEN		
SATD	<	<sat data<="" delay="" td=""></sat>								



Where:

S: START condition

W: read/write bit (logic 0 = write)

R: read/write bit (logic 1 = read)

A: acknowledge bit P: STOP condition

DPROC ADR: slave address of DPROC

TEST: must be programmed to logic 0 for normal operation.

Fig.14 I²C data format; (a) read from DPROC status register; (b) write to DPROC control register; (c) write to all DPROC registers.

UMA1000LT

Status Register

This is read only register containing DPROC status information.

MEASURED SAT COLOUR CODE (MSCC1; MSCC0)

MSCC1 and MSCC0 provide information about the current measured SAT colour code in accordance with Table 4.

TRANSMISSION IN PROGRESS (TXIP)

TXIP indicates whether DPROC is currently accessing the Reverse Control or Voice Channels.

- logic 1: data transmission in progress
- logic 0: transmission not in progress

TRANSMISSION ABORT STATUS (TXABRT)

TXABRT indicates that a Reverse Control Channel Access Attempt has been aborted by DPROC without successful message transmission.

- logic 1: transmission attempt aborted
- logic 0: no access collision detected

Table 4 Measured SAT colour code.

MSCC1	MSCC0	SAT frequency (Hz)
0	0	5970
0	1	6000
1	0	6030
1	1	no valid SAT

REVERSE CONTROL CHANNEL STATUS (BUSY)

BUSY gives the status of the Reverse Control Channel. This is determined by a majority decision on the result of the last 3 consecutive Busy/Idle bits on the Forward Control Channel.

- · logic 1: channel busy
- logic 0: channel idle

On a voice channel the BUSY bit defaults to the set state.

Note

This signal is also routed to the BUSY output pin.

WORD SYNCHRONIZATION INDICATOR (WSYNC)

WSYNC indicates whether DPROC has acquired frame synchronization according to the Forward Control Channel format.

- logic 1: frame synchronization acquired
- logic 0: no frame synchronization

UMA1000LT

Control Register

This is a write only register containing DPROC control information.

SAT PATH ENABLE (SATEN)

SATEN enables the SAT transponded signal to be output on external pin DATA.

- logic 1: SAT tone enabled
- · logic 0: SAT tone inhibited

SIGNALLING TONE (ST) PATH ENABLE (STEN)

STEN enables the Signalling Tone to be output on external pin DATA.

- logic 1: ST enabled
- · logic 0: ST inhibited

CHANNEL FORMAT SELECT (FVC)

FVC selects the required channel format.

- · logic 1: voice channel format
- · logic 0: control channel format

TRANSMISSION ABORT PERMISSION (ABREN)

ABREN indicates whether DPROC has permission to abort data transmission and disable RF on the Reverse Control Channel following the detection of a channel access attempt collision.

- · logic 1: RF disable allowed
- logic 0: RF disable inhibited

MESSAGE TRANSMISSION ABORT (TXRST)

TXRST terminates a message being transmitted on the reverse channel. It is a monostable signal which when activated causes a reset of the message transmission circuitry and causes TXABRT and TXIP I²C signals to be reset.

This signal does not clear the DPROC transmit register; therefore if a word has been loaded into DPROC after a TXABRT has occured the control line TXHOLD should be held LOW to allow the word to be cleared from the DPROC input register.

- · logic 1: reset active
- · logic 0: reset inactive

SYSTEM TYPE SELECT (STS)

STS selects required system format.

- logic 1: AMPS
- logic 0: TACS

Note

Toggling this signal also resets the receive logic in DPROC.

SERVING SYSTEM SELECT (SERV)

SERV selects which of the serving system data streams (A or B) is accepted.

- · logic 1: system A selected
- · logic 0: system B selected

SAT PROGRAMMABLE DELAY REGISTER (SATD)

SATD programs the value of phase shift which is applied to the SAT tones in the SAT Regeneration Block. This value will be determined and programmed into the System Controller during manufacture. The recovered SAT is delayed in time by approximately 0.8 µs x value in the register which corresponds to approximately 1.8 degrees x value in the register. The total phase shift is limited to 360 degrees.

The ability to adjust SAT phase angle is not necessary in current AMPS and TACS systems. Therefore this register should normally be in AMPS and TACS, this function is not necessary and should programmed to zero.

UMA1000LT

DIGITAL CIRCUIT BLOCKS

General

The majority of the digital circuitry within the DPROC device is identical for both AMPS and TACS. The device has little additional redundancy to implement both systems. The functions of these blocks are described in the following sections and relate to those shown in Fig.1.

Data Recovery

The Data Recovery Block receives wideband Manchester encoded data in sampled and sliced form from the Strobed Comparator Block, on which it performs the following functions:

- · clock recovery
- · Manchester decoding
- data regeneration

The Clock Recovery Block extracts an 8 or 10 kHz (TACS or AMPS) phase-locked clock signal from the Manchester encoded data stream. This is implemented using a digital-phase-locked-loop (PLL) which has an adjustable 'bandwidth' to provide both fast acquisition and low jitter.

Manchester decoding is performed by exclusive ORing the recovered Manchester encoded data with the recovered clock.

The NRZ data regeneration is performed by a digital integrate and dump circuit. This consists of an up/down counter that counts
1.2 MHz cycles during the data period. The sense of the count is determined by the result of the Manchester Decoder output. The number of counts is sampled at the end of a data period. If this number exceeds a threshold the data is latched as a 1 otherwise it is latched as a 0.

SAT Processing

The Supervisory Audio Tone processing consists of the following functions:

- SAT recovery
- SAT determination
- SAT regeneration

SAT RECOVERY

The SAT Recovery Block receives a filtered and sliced SAT signal which must be recovered before being routed to the Determination and Regeneration Blocks.

The recovery is performed using a digital phase-locked-loop.

SAT DETERMINATION

The SAT Determination Block indicates which, if any, of the valid SAT tones is detected from the recovered SAT. The AMPS and TACS specifications require that a determination is made at least every 250 ms. Determination involves counting the number of cycles of the regenerated SAT in this time period. This count is then compared to a set of four known counts which define the boundaries between the SAT frequencies and the SAT not valid events. The result is then coded into the I2C status registers MSCC0 and MSCC1 as shown in Table 5

SAT REGENERATION

The SAT Regeneration Block generates a digital SAT stream from the recovered SAT stream for transponding back to the base station. The AMPS and TACS specifications require the SAT to be transponded with a maximum phase shift of 20 degrees between the point the modulated RF signal enters the mobile from the base station, and the point the modulated RF leaves the mobile. A variable phase compensation circuit is

provided in DPROC to shift the recovered SAT through 0 to 360 degrees before being passed to the output summing network. The degree of phase shift is determined during manufacture of the set and the required additional phase shift is stored in non-volatile RAM and programmed via I²C at each power-on cycle. The phase correction is performed by a counter delay method using signals which are phase locked to the recovered SAT.

Dotting Detector

The Dotting Detector Block determines whether a data inversion (dotting) pattern has been received on the Forward Voice Channel. The detection of 32 bits of data inversion indicates that the Clock Recovery Block has acquired bit synchronization and that the narrow bandwidth mode on the clock recovery phase-locked-loop is selected. This signal is also used to indicate that a data burst is expected and activates the audio mute RACTRL, after a Word Synchronization Block has been received, for the duration of the burst.

UMA1000LT

Table 5 Status registers MSCC0, MSCC1; decoded SAT frequencies.

REGISTER		SAT frequency band	decoded SAT
MSCC0	MSCC1	(Hz ±2 Hz)	(Hz)
1	1	max. 5956	not valid
0	0	5956 to 5986	5970
0	7 (10 Y	5986 to 6014	6000
1	0	6014 to 6046	6030
1	1	min. 6046	not valid

Word Synchronization Detector

The Word Synchronization Block performs the following functions:

- · Frame Synchronization
- Reverse Control Channel status (B/I determination)
- Valid Serving System determination

These functions are associated solely with the Forward Control Channel and have no meaning on the Forward Voice Channel.

Information in a data stream is identified by its position with respect to a unique synchronization word. This synchronization word is an 11-bit Barker code which has a low probability of simulation in an error environment, and can be easily detected. Data received is only considered valid at times when DPROC has achieved frame synchronization. In this condition the block leaves its search mode and enters its lock mode. This is indicated by bit WSYNC being set HIGH. In order to achieve this two consecutive synchronization words separated by 463 bits must be

detected. Once in lock mode, the synchronization word detector is examined every 463 bits and only loses frame synchronization after 5 consecutive unsuccessful attempts at detecting the synchronization word have been made. At this point bit WSYNC is cleared and the device is returned to its search mode. On the Forward Voice Channel detection of the synchronization word indicates that the following 40 bits are valid data. Information detailing the status of the Reverse Control Channel is given by the Busy/Idle bits. These occur at intervals of 11 bits within the frame, the first occurring immediately following the synchronization word. The status of the channel is determined by a majority decision on the last three consecutive Busy/Idle bits.

Majority Voting Block

The Majority Voting Block performs the following functions:

 identifying position and validity of frames in the received data stream

- extracting five repeats of each word from a valid frame
- performing a bit-wise majority decision on the five repeats of the data word.

The validity of the frames is determined by setting a counter in operation which times out and resets the circuitry after 920 or 463 bit periods from detecting valid word synchronization. The time out period selected depends on whether DPROC is monitoring the Forward Voice or Control Channel respectively.

Up to five repeats of the message word are searched for and extracted by DPROC. On the forward Voice Channel DPROC will extract the first five words that occur for which a correct synchronization word is found. These words can occur in any position in the frame. A serial majority vote is performed as the fifth word is being extracted.

UMA1000LT

Error Correction Block

The Error Correction Block performs the following functions:

- extraction of a valid message from the Majority-Voted Word
- computation of the S1 and S3 syndromes
- correction of up to one error in the word
- communication of received data to the System Controller via the Received Data Serial Link.

Interpretation of parity of a received word is obtained from knowledge of the syndromes of the word. The syndromes are calculated using feedback shift registers with two characteristic equations:

$$1 + X + X^6$$
 and $1 + X + X^2 + X^4 + X^6$

Once the syndromes of a received word are known, it is possible to determine if a correctable error is present. DPROC only corrects up to one error although the code used has a Hamming distance of five. The occurence of two or more errors is signalled by setting the BCH error flag, which is communicated to the System Controller via the Received Data Serial Link.

Received Data Serial Link

The Received Data Serial Link transfers data and control information from DPROC to the System Controller. The data is transferred on RXLINE under control of a clock signal RXCLK, generated by the System Controller. The system controller is informed of the arrival of a decoded data word in the DPROC output register by RXLINE being driven LOW. If the system controller chooses to ignore the received data or only partially clock the data out, the DPROC will reset the receive buffer for the next word after the period RWIN (see Fig.16).

DATA FORMAT

Each Received Data word consists of 4 bytes. The word format is shown in Fig.15(a). The sense and function of the fields is shown in Table 6.

LINK PROTOCOL

The Received Data protocol is described by the timing diagram Fig.16(a) and has the following parameters:

- maximum receive window (RWIN)
 Control Channel (TACS) =
 47 ms
 Control Channel (AMPS) =
 37 ms
- minimum clock period (t_{CLK(min)}) = 2 us
- minimum clock hold-off (t_{WAIT}) = 100 μs

Transmit Data Serial Interface

The Transmit Data Serial Link performs reception of data from the System Controller to DPROC over a dedicated line TXLINE. The transfer of data is synchronous with a clock signal TXCLK, generated by the System Controller.

DATA FORMAT

Each Transmit Data word consists of 5 bytes. The word format is shown in Fig.15(b). The sense and function of the fields is shown in Table 7.

LINK PROTOCOL

Messages are normally up to 5 words in length on the Reverse Control Channel and up to 2 words in length on the Reverse Voice Channel. However, DPROC will transmit messages of any word length. These must be transmitted on the data stream without interruption. To avoid the need for large buffer areas, a flexible protocol is used to allow

DPROC to control the transfer of data words. DPROC has an on-chip buffer which can hold one complete word of a message. While new words are being loaded into DPROC, within the time period Buffer clear to end of TWIN, DPROC will maintain uninterrupted data transmission. The System Controller can abort the transmission of a message at any point activating the I²C signal TXRST. This signal causes the interface to return to its power-up state and resets TXIP and TXABRT (see Table 3). On completion of these tasks TXRST will return to its inactive state. The Transmit Data Protocol is described by the timing diagram shown in Fig.16(b) and has the following parameters:

- maximum transmit window (TWIN)
 voice channel (TACS) = 60 ms
 voice channel (AMPS) = 48 ms
 control channel (TACS) = 29 ms
 control channel (AMPS) = 23 ms
- minimum clock period $(t_{CLK(min)}) = 2 \mu s$

August 1993 833


UMA1000LT

Table 6 Received Data word.


BIT	TITLE	SENSE	FUNCTION
31	start	LOW	identifies start of word
30	BCH error	active HIGH	indicates that an uncorrected BCH error is associated with the word
29 to 2	received data	binary data	received data word
1	RXLINE error	LOW	if detected as HIGH indicates that a transmission error has occured on the microprocessor to DPROC serial link
0	stop	HIGH	identifies end of the word

Table 7 Transmit data word.

BIT	TITLE SENSE		FUNCTION
39	start	LOW	identifies start of word
38, 37	DCC	binary data	digital colour code
36 to 1	transmit data	binary data	transmit data word
0	stop	HIGH	identifies end of the word



UMA1000LT



Where:

 $t_{HD} = 100 \text{ ns minimum}$

 $t_{SU} = 0$ ns minimum

 $t_{WAIT} = 0$ ns minimum

- (1) The buffer busy time depends on whether the first or subsequent words are being loaded.
- (2) The system controller should monitor the TXLINE during bit 0, if the status of TXLINE does not change from a HIGH to a LOW on the rising edge of TXCLK, then a framing error has occured. This can be caused by glitches on the clock line or if an arbitration error occured while the DPROC transmit register was being loaded. The system controller should recover the situation by holding TXLINE HIGH and supplying clocks on TXCLK until TXLINE goes LOW. Then the situation should be treated as a normal channel arbitration failure as described in **Reverse Control Channel Access Arbitration** Abort Procedure.

Fig.16 Data timing diagrams; (a) DPROC to microcontroller link; receive data timing; (b) microcontroller to DPROC link; transmit data timing.

UMA1000LT

BCH and Manchester Encoding Block

The functions performed by this circuit block include:

- reception of data from the System Controller
- · parity generation
- · message construction
- · Manchester encoding

Each 36-bit Information Word sent on the Reverse Voice and Control Channels is coded into a 48-bit code word. The code word consists of the 36-bit word followed by 12 parity bits. These parity bits are formed by clocking the information word into a 12-bit feedback shift register with characteristic equation:

$$1 + X^3 + X^4 + X^5 + X^8 + X^{10} + X^{12}$$

The BCH Encoder Block constructs the Reverse Voice and Control Channel data streams from the information it receives from the System Controller.

The streams are formed out of the four possible field types:

- Dotting (data inversions)
- 11-bit Synchronization Word
- · Digital Colour Code
- · 48-bit code word

The 2 bits of DCC received from the System Controller are coded into a 7-bit word as shown in Table 8.

The data sense for Manchester Encoding has a NRZ logic 1 encoded as a 0-to-1 transition and a NRZ logic 0 encoded as a 1-to-0 transition.

Reverse Control Channel Access Arbitration

The AMPS and TACS specifications require a method of arbitration on the Reverse Control Channel to prevent two mobiles from transmitting on the same channel at

the same time. This function is performed by DPROC monitoring the Busy/Idle stream sent on the Forward Control Channel.

The AMPS and TACS specifications state that once the mobile has commenced transmitting on the Reverse Control Channel it must monitor the Busy/Idle stream. If this stream becomes active outside a predetermined 'window', measured from the start of the transmission of the message, the mobile must terminate its transmission and disable the transmitter immediately.

In the Cellular Radio chip-set there are two levels of control of the RF transmitter; the first is absolute control by the System Controller, the second is conditional by other devices in the set. In DPROC the conditional control of the transmitter is performed via the output TXCTRL. This line is effectively wired ANDed together, using open-drain outputs, with other devices which may wish to control the transmitter. When these devices do not wish to disable the transmitter their output is in a HIGH impedance state.

An exception to this procedure occurs when the Serving System instructs the mobile not to monitor the Busy/Idle bits. In this event the arbitration logic can be disabled by clearing I²C register bit ABREN.

The flow of events during a Control Channel Access attempt is as follows:

INITIAL STATE

- transmitter power off via I²C
- DPROC transmit circuitry in power-up state
- TXCTRL line HIGH

ACCESS ATTEMPT PROCEDURE

- System Controller decides to send message (see Note to the Access Attempt Procedure).
- System Controller drives TXCTRL LOW directly.
- System Controller switches transmitter power-on and waits for power-up for the transmitter module (RF transmitter is still disabled by TXCTRL).
- 4. System Controller sets TXRST via I²C to DPROC.
- System Controller sets ABREN via I²C (if required) allowing DPROC to control the transmitter.
- System Controller determines status of Reverse Control Channel by monitoring the Busy/Idle bit. If busy, waits a random time then tries again.
- System Controller releases
 TXCTRL allowing it to be pulled
 HIGH enabling the transmitter
 output.
- System Controller transfers the first word of the message to DPROC via serial link (see Note to the Access Attempt Procedure).
- DPROC sets I²C signal TXIP and starts sending message while monitoring Busy/Idle status.
- If channel becomes busy before 56 bits and ABREN is set then perform Abort Procedure.
- If channel remains idle after
 104 bits and ABREN is set then perform Abort Procedure.
- System controller loads the subsequent words of the message into DPROC when the buffer becomes clear (Fig.16b).

UMA1000LT

- On completion of entire message DRPCO clears TXIP and 25 ms later the System Controller disables transmitter via I²C.
- System Controller finally sends TXRST to prepare DPROC for next transmission.

Note to the Access Attempt Procedure

At stage 1 the system controller may choose to preload DPROC with the first word of the message and hold it from transmission until stage 7 using the TXHOLD line. This gives a lower time overhead between detecting an IDLE channel and commencing the transmission. To use this feature TXHOLD must be driven HIGH before the last bit of data has been transferred into DPROC. Figure 17 illustrates the DPROC data transmission timing.

ABORT PROCEDURE (SEE FIG.18)

- DPROC immediately disables transmitter output by driving TXCTRL LOW.
- 2. DPROC sets TXABRT.
- System Controller detects failure by monitoring TXCTRL and TXABRT.
- System Controller disables transmitter via RF power amplifier.
- System Controller sends TXRST to prepare DPROC for next transmission.

Note to the Abort Procedure

If a message is loaded into DPROC

after a TXABRT has occured this word will remain in the DPROC transmit register and will not be cleared to TXRST. If this situation arises the method of clearing the buffer ready for a second access attempt is to leave TXHOLD LOW and then send a TXRST prior to setting up a new transmission after TXLINE goes HIGH; this will clear any residual data in the buffer.

Signal Tone Generation (ST)

The 8 or 10 kHz (TACS or AMPS) tone generated from the Manchester Encoding Block is used as the Signalling Tone stream.

ANALOG CIRCUIT BLOCKS General

The analog signal processing functions on DPROC are implemented using switched-capacitor techniques. The main filtering functions are operated at 300 kHz, and these circuits are 'interfaced' to the continuous time and sampled digital domains by distributed RC active filters, passive interpolators and comparators.

The distributed RC sections, the Anti-Alias Filter and the Clock Noise Filter, are non-critical and are designed to tolerate process spreads. The critical filtering in the

SAT Filter and the Output Filter, is performed by 300 kHz switched-capacitor circuitry. The Passive Interpolators increase the sampling rate from 300 kHz to 1.2 MHz. The sampled analog signals from the Passive Interpolators are converted to sampled 2-state digital signals by the Strobed Comparators. The Gated Digital-to-Analog converters and Analog Summer blocks perform resynchronization and sub-sampling of the digitally generated DPROC output signals, and conversion to the sampled analog domain.

These analog section of the device are shown in Fig.1.

Reference Voltage Generator

The Reference Voltage Generator generates the analog ground reference voltage (AGND) used internally within the DPROC device. To minimize noise AGND must be externally decoupled to VSSA as shown in Fig. 19.


Anti-Alias Filter

The Anti-Alias Filter is placed before the SAT sampling block to prevent any unwanted signals or high-frequency noise present on the DEMODD pin being aliased into the pass-band by the sampling action of the switched-capacitor filter. To achieve this the Anti-Alias Filter is a continuous time-distributed RC-active low-pass filter.

Table 8 Digital Colour Code; 7-bit word.

DCC1	DCC0	Coded DCC						
0	0	0	0	0	0	0	0	0
0	1	0	0	1	1	1	1	1
1	0	1	1	0	0	0	1	1
1	1	1	1	1	1	1	0	0
		DC	DCC1 DCC0 Dc					

UMA1000LT



UMA1000LT

SAT Input Filter

The SAT Input Filter is a switched-capacitor filter which provides band-pass filtering of the SAT signals from the DEMODD pin to improve the SAT signal-to-noise ratio prior to recovery and transponding.

Passive Interpolator

The function of the Passive Interpolator is to increase the sampling rate at the output of the switched-capacitor filters. This reduces the coarseness of the zero-crossing information which would otherwise cause unacceptable isochronous distortion in the recovered signal.

Strobed Comparators

The Strobed Comparators form the analog-to-digital interface for the received data and SAT signals from the DEMODD pin. These comparators act as limiting amplifiers which convert the filtered sampled analog signals into 2-state sampled digital signals containing only the zero-crossing information from the analog signal.

Gated Digital-to-Analog and Analog Summer

The Gated Digital-to-Analog converters and Analog Summer form the interface between the digital and analog circuitry on the transmit path of DPROC. It is at this point that the three sampled digital signals, containing SAT, ST and encoded digital data, are combined to form a composite signal. The data streams are enabled by the I2C signals STEN, SATEN and the internal signal DATAEN respectively (DATAEN disables SAT and ST when data is being transmitted). The digital-to-analog conversion and sub-sampling operation is performed by the Gated Digital-to-Analog converters and Analog Summer. The relative signal weights applied in the summer (with respect to the data path) are shown in Table 9.

Output Filter

The Output Filter is a switched-capacitor filter which performs band-limiting of the DPROC output signals in accordance with the AMPS and TACS specifications. The required below band roll-off is achieved via external AC coupling from the DATA pin.


Clock Noise Filter

The filter is a non-critical continuous time-distributed RC-active low-pass filter used to remove any switching transient residues from the output signal.

Table 9 Relative signal weights.

SIGNAL	RELATIVE OUTPUT LEVEL AMPS AND TACS
ST	1.0
SAT	0.25
DATA	1.0

UMA1000LT



UMA1000LT

SOLDERING

Plastic mini-packs

By WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a

mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

By SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
I impletor a contract	

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

UMA1000LT

PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 358 10011.

10 miles (10 miles 10

RF/Wireless Communications

Section 7 Frequency Synthesizers, Pagers, and Data Receivers

INDEX

	Frequency Synthesizer Selector Guide	846
SA701	Divide by: 128/129-64/65 dual modulus low power ECL prescaler	847
SA702	Divide by: 64/65/72 triple modulus low power ECL prescaler	
SA703	Divide by: 128/129/144 triple modulus low power ECL prescaler	861
SA7025	Low-voltage 1GHz fractional-N synthesizer	868
SA8025	Low-voltage 2GHz fractional-N synthesizer	882
PCF5001T	POCSAG paging decoder with EEPROM storage	895
TDD1742T	CMOS frequency synthesizer	897
TSA6057/T	Radio tuning PLL frequency synthesizer	919
TSA5511	1.3GHz bi-directional I2C bus controlled synthesizer	928
UAA2080T	Advanced pager receiver	939
UMA1005T	Dual low-power frequency synthesizer	955
UMA1014T	Frequency synthesizer for cellular radio communication	976
SCO/AN91004	Application report for the UMA1014T frequency synthesizer	990
UMA1015M	Low-power dual frequency synthesizer for radio communications	s 1018
UMA1016xT	Frequency synthesizer for radio communication equipment	1029
JCS/ML 92150	Application note: UMA1016XT frequency synthesizer	104
UMA1017M	Low-voltage frequency synthesizer for radiotelephones	106
UMA1018M	Low-voltage dual frequency synthesizer for radio telephones	107
UMA1020M	Low-voltage dual frequency synthesizer for radio telephones	108

Frequency Synthesizer Selector Guide

	Vcc	lcc	Pins	Pkg	Max RF/Input Frequency	Channel Spacing	Fractional-N Didvider	Auxiliary Synthesizer	Applications
Fractiona	I-N Freq	uency S	Synth	nesiz	ers	2	-		
SA7025	2.7 to 5.5V	7mA@3V	20	DK	1.1GHz (main) 90MHz (aux) 30MHz (aux)	10-5000kHz (main) 40-20,000kHz (aux) 10-5000kHz (aux)	V	V	NADC (IS-54), GSM digital cellular
SA8025	2.7 to 5.5V	12mA@3V	20	DK	2.0GHz (main) 90MHz (aux) 30MHz (aux)	10–5000kHz (main) 40–20,000kHz (aux) 10–5000kHz (aux)	V	V	PHP digital cordless, PDC digital cellular
UMA1005T	2.9 to 5.5V	5mA@3V	20	D, DK	30MHz (main) 90MHz (aux) 30MHz (aux)	10–5000kHz (main) 40–20,000kHz (aux) 10–5000kHz (aux)	V	V	NADC (IS-54), PDC, GSM digital cellular
Frequenc	y Synthe	esizers		,					
UMA1014T	4.5 to 5.5V	13mA@5V	16	D	1.1GHz	5–100kHz			AMPS/TACS cellular, Cordless
UMA1015M	2.7 to 5.5V	9.6mA@3V	20	DK	1.1GHz	8.5–375kHz	2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	CT1/CT1+ cordless AMPS/TACS NMT cellular
UMA1016xT	4.5 to 5.5V	10mA@5V	16	D	1.0GHz	100–1000kHz			Cordless, Spread Spectrum
UMA1017M	2.7 to 5.5V	8.5mA@3V	20	DK	1200MHz (main)	10-2000kHz (main)			GSM digital cellular, Spread Spectrum
UMA1018M	2.7 to 5.5V	8.5mA@3V	20	DK	1200MHz (main) 300MHz (aux)	10-2000kHz (main) 10-1000 (aux)	-	V	GSM digital cellular
UMA1020M	2.7 to 5.5V	12mA@3V	20	DK	2400MHz (main) 300MHz (aux)	10-2000kHz (main) 10-2000kHz (aux)		V	DECT, digital cordless, DCS1800
Prescaler	'S								
	Vcc	lcc	Pins	Pkg	Max Input Frequency	Max Compare Frequency	Input Sensitivity	Divide Ratio	
SA701	2.7 to 6V	4.5mA@3V	8	N, D	1.2GHz	65kHz/270kHz	-35dBm	128/129, 64/65	
SA702	2.7 to 6V	4.5mA@3V	8	N, D	1.1GHz	1000kHz	-35dBm	64/65/72	
SA703	2.7 to 6V	4.5mA@3V	8	N, D	1.1GHz	335kHz	-35dBm	128/129/144	

SA701

DESCRIPTION

The SA701 is an advanced dual modulus (Divide By 128/129 or 64/65) low power ECL prescaler. The minimum supply voltage is 2.7V and is compatible with the CMOS UMA1005 synthesizer from Philips and other logic circuits. The low supply current allows application in battery operated low-power equipment. Maximum input signal frequency is 1.1GHz for cellular and other land mobile applications. There is no lower frequency limit due to a fully static design. The circuit is implemented in ECL technology on the QUBiC process. The circuit will be available in an 8-pin SO package with 150 mil package width and in 8-pin dual in-line plastic package, and is pin compatible with Fujitsu MB501, Plessey SP8704 and Motorola MC12022.


FEATURES

- Low voltage operation
- Low current consumption
- Operation up to 1.1GHz
- ESD hardened

APPLICATIONS

- Cellular phones
- Cordless phones
- RF LANs
- Test and measurement
- Military radio
- VHF/UHF mobile radio
- VHF/UHF hand-held radio

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
8-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA701N	0404B
8-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA701D	0174C

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAME	TER	RATING	UNITS
V _{CC}	Supply voltage		-0.3 to +7.0	٧
V _{IN}	Voltage applied to any oth	er pin	-0.3 to (V _{CC} + 0.3)	٧
lo	Output current		10	mA
T _{STG}	Storage temperature rang	е	-65 to +125	°C
T _A	Operating ambient temper	rature range	-55 to +125	°C
θJA	Thermal impedance	D package N package	158 108	°C/W

SA701

BLOCK DIAGRAM



SA701

DC ELECTRICAL CHARACTERISTICS

The following DC specifications are valid for $T_A = 25$ °C and $V_{CC} = 3.0V$; unless otherwise stated. Test circuit Figure 1.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNITS
			MIN	TYP	MAX	1
V _{CC}	Power supply voltage range	f _{IN} = 1GHz, input level = 0dBm	2.7		6.0	V
Icc	Supply current	No load	5	4.5		mA
V _{OH}	Output high level	I _{OUT} = 1.2mA	V _{CC} -1.4			٧
V _{OL}	Output low level			V _{CC} -2.6		V
V _{IH}	MC input high threshold		2.0		V _{CC}	V
V _{IL}	MC input low threshold		-0.3		0.8	V
V _{IH}	SW input high threshold	-	2.0		Vcc	V
V _{IL}	SW input low threshold		-0.3		0.8	V
I _{IH}	MC input high current	V _{MC} = V _{CC} = 6V		0.1	50	μА
IIL	MC input low current	V _{MC} = 0V, V _{CC} = 6V	-100	-30		μА
I _{IH}	SW input high current	$V_{SW} = V_{CC} = 6V$		35	100	μА
Ι _Ι L	SW input low current	V _{SW} = 0V, V _{CC} = 6V	-50	-0.1		μА

AC ELECTRICAL CHARACTERISTICS

The following AC specifications are valid for V_{CC} = 3.0V, f_{IN} = 1GHz, input level = 0dBm, T_A = 25°C; unless otherwise stated. Test circuit Fig. 1.

SYMBOL	PARAMETER TEST CONDITIONS		LIMITS			UNITS
		MIN	TYP	MAX	1	
V _{IN}	Input signal amplitude ¹	1000pF input coupling	0.05		2.0	V _{P-P}
f _{IN}	Input signal frequency	Direct coupled input ²	0		1.1	GHz
		1000pF input coupling			1.1	GHz
R _{ID}	Differential input resistance	DC measurement		5		kΩ
Vo	Output voltage	V _{CC} = 5.0V		1.6		V _{P-P}
		V _{CC} = 3.0V		1.2		V _{P-P}
t _S	Modulus set-up time ¹				5	ns
t _H	Modulus hold time ¹				0	ns
t _{PD}	Propagation time			10		ns

NOTES:

- 1. Maximum limit is not tested, however, it is guaranteed by design and characterization.
- For f_{IN} < 50MHz, minimum input slew rate of 32V/μs is required.

DESCRIPTION OF OPERATION

The SA701 comprises a frequency divider circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage synchronous counter, see BLOCK DIAGRAM. The normal operating mode is for SW (Modulus Set Switch) input to be set low and MC (Modulus Control) input to be set high in which case the circuit comprises a divide by 128. For divide by 129 the MC signal is forced low, causing the prescaler circuit to switch into divide by 5 operation for the last cycle of the synchronous counter. Similarly, for divide by 64 and 65 the SA701 will generate those respective moduli with the SW signal forced high, in which the fourth stage of the synchronous divider is bypassed. A truth table for the modulus values is given below:

Table 1.

Modulus	MC	sw
128	1	0
129	0	0
64	1	1
65	0	1

For minimization of propagation delay effects, the second divider circuit is synchronous to the divide by 4/5 stage output.

The prescaler input is positive edge sensitive, and the output at the final count is a falling edge with propagation delay t_{PD} relative to

the input. The rising edge of the output occurs at the count 64 for modulus 128/129 or count 32 for modulus 64/65 with delay tpD. The SW input is not designed for synchronous switching.


The MC and SW inputs are TTL compatible threshold inputs operating at a reduced input current. CMOS and low voltage interface capability are allowed. The SW input has an internal pull-down simplifying modulus group selection. With SW open the divide by 128/129 mode is selected and with SW connected to $V_{\rm CG}$ divide by 64/65 is selected.

The prescaler input is differential and ECL compatible. The output is single-ended ECL compatible.


June 17, 1993 849


SA701

AC TIMING CHARACTERISTICS





SA701







SA701









SA702

DESCRIPTION

The SA702 triple modulus (Divide By 64/65/72) low power ECL prescaler is used in synthesizer systems to achieve low phase lock time, broad operating range, high reference frequency and small frequency step sizes. The minimum supply voltage is 2.7V and is compatible with the CMOS UMA 1005 synthesizer from Philips and other logic circuits. The low supply current allows application in battery operated low-power equipment. Maximum input signal frequency is 1.1GHz for cellular and other land mobile applications. There is no lower frequency limit due to a fully static design. The circuit is implemented in ECL technology on the QUBiC process. The circuit will be available in an 8-pin SO package with 150 mil package width and in 8-pin dual in-line plastic package.


FEATURES

- Low voltage operation
- Low current consumption
- Operation up to 1.1GHz
- ESD hardened

APPLICATIONS

- Cellular phones
- Cordless phones
- RF LANs
- Test and measurement
- Military radio
- VHF/UHF mobile radio
- VHF/UHF hand-held radio

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
8-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA702N	0404B
8-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA702D	0174C

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAM	ETER	RATING	UNITS
V _{CC}	Supply voltage		-0.3 to +7.0	٧
V _{IN}	Voltage applied to any ot	her pin	-0.3 to (V _{CC} + 0.3)	V
lo	Output current		10	mA
T _{STG}	Storage temperature ran	ge	-65 to +125	င့
T _A	Operating ambient tempe	erature range	-55 to +125	°C
θја	Thermal impedance	D package N package	158 108	°C/W

SA702

BLOCK DIAGRAM



SA702

DC ELECTRICAL CHARACTERISTICS

The following DC specifications are valid for TA = 25°C and VCC = 3.0V; unless otherwise stated. Test circuit Figure 1.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		
			MIN	TYP	MAX	1
V _{CC}	Power supply voltage range	f _{IN} = 1GHz, input level = 0dBm	2.7		6.0	V
lcc	Supply current	No load		4.5		mA.
V _{OH}	Output high level	l _{OUT} = 1.2mA	V _{CC} -1.4			V
VoL	Output low level	and the second		V _{CC} -2.6		V
V _{IH}	MC1 input high threshold		2.0		ာ	V
V _{IL}	MC1 input low threshold		-0.3		0.8	V
V _{IH}	MC2 input high threshold		2.0		Vcc	V
V _{IL}	MC2 input low threshold		-0.3		0.8	V
I _{IH}	MC1 input high current	V _{MC1} = V _{CC} = 6V		0.1	50	μА
I _{IL}	MC1 input low current	V _{MC1} = 0V, V _{CC} = 6V	-100	-30		μA
I _{IH}	MC2 input high current	V _{MC2} = V _{CC} = 6V		0.1	50	μА
I _{IL}	MC2 input low current	V _{MC2} = 0V, V _{CC} = 6V	-100	-30		μA

AC ELECTRICAL CHARACTERISTICS

These AC specifications are valid for f_{IN} = 1GHz, input level = 0dBm, V_{CC} = 3.0V and T_A = 25°C; unless otherwise stated. Test circuit Fig. 1.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		
		:	MIN	TYP	MAX	1
V _{IN}	Input signal amplitude ¹	1000pF input coupling	0.05		2.0	V _{P-P}
f _{!N}	Input signal frequency	Direct coupled input ²	0		1.1	GHz
		1000pF input coupling			1.1	GHz
R _{ID}	Differential input resistance	DC measurement		5		kΩ
Vo	Output voltage	V _{CC} = 5.0V		1.6		V _{P-P}
		V _{CC} = 3.0V		1.2		V _{P-P}
ts	Modulus set-up time ¹				- 5	ns
t _H	Modulus hold time ¹				0	ns
t _{PD}	Propagation time	:		10		ns

NOTES:

- 1. Maximum limit is not tested, however, it is guaranteed by design and characterization.
- 2. For fin < 50MHz, minimum input slew rate of 32V/µs is required.

DESCRIPTION OF OPERATION

The SA702 comprises a frequency divider circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage synchronous counter, see BLOCK DIAGRAM. The normal operating mode is for MC1 (Modulus Control) to be set high and MC2 input to be set low in which case the circuit comprises a divide by 64. For divide by 65 the MC1 singal is forced low, causing the prescaler circuit to switch into divide by 5 operation for the last cycle of the synchronous counter. For divide by 72, MC2 is set high configuring the prescaler to divide by 4 and the counter to divide by 18. A truth table for the modulus values is given below:

Table 1.

Modulus	MC1	MC2
64	1	0
65	0	0
72	0	1
72	1	1

For minimization of propagation delay effects, the second divider circuit is synchronous to the divide by 4/5 stage output.

The prescaler input is positive edge sensitive, and the output at the final count is a falling edge with propagation delay tpD relative to


the input. The rising edge of the output occurs at the count 32 with delay t_{PD} .

The MC1 and MC2 inputs are TTL compatible threshold inputs operating at a reduced input current. CMOS and low voltage interface capability are allowed.


The prescaler input is differential and ECL compatible. The output is differential ECL compatible.


SA702

AC TIMING CHARACTERISTICS





SA702







SA702





SA702





June 17, 1993 860

Divide by: 128/129/144 triple modulus low power ECL prescaler

SA703

DESCRIPTION

The SA703 triple modulus (Divide By 128/129/144) low power ECL prescaler is used in synthesizer systems to achieve low phase lock time, broad operating range, high reference frequency and small frequency step sizes. The minimum supply voltage is 2.7V and is compatible with the UMA1005 synthesizer from Philips and other logic circuits. The low supply current allows application in battery operated low-power equipment. Maximum input signal frequency is 1.1GHz for cellular and other land mobile applications. There is no lower frequency limit due to a fully static design. The circuit is implemented in ECL technology on the QUBiC process. The circuit will be available in an 8-pin SO package with 150 mil package width and in 8-pin dual in-line plastic package.


FEATURES

- Low voltage operation
- Low current consumption
- Operation up to 1.1GHz
- ESD hardened

APPLICATIONS

- Cellular phones
- Cordless phones
- RF LANs
- Test and measurement
- Military radio
- VHF/UHF mobile radio
- VHF/UHF hand-held radio

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
8-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA703N	0404B
8-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA703D	0174C

ABSOLUTE MAXIMUM RATINGS


SYMBOL	PARAMI	ETER	RATING	
Vcc	Supply voltage		-0.3 to +7.0	V
V _{IN}	Voltage applied to any otl	her pin	-0.3 to (V _{CC} + 0.3)	٧
Io	Output current		10	mA
T _{STG}	Storage temperature range		-65 to +125	ပ္
T _A	Operating ambient tempe	erature range	-55 to +125	°C
θJA	Thermal impedance	D package N package	158 108	°C/W

Divide by: 128/129/144 triple modulus low power

ECL prescaler

SA703

BLOCK DIAGRAM



SA703

DC ELECTRICAL CHARACTERISTICS

The following DC specifications are valid for $T_A = 25^{\circ}$ C and $V_{CC} = 3.0$ V; unless otherwise stated. Test circuit Figure 1.

SYMBOL	PARAMETER	TEST CONDITIONS	1	LIMITS		UNITS
			MIN	TYP	MAX	1
Vcc	Power supply voltage range	f _{IN} = 1GHz, input level = 0dBm	2.7		6.0	V
Icc	Supply current	No load		4.5		mA.
V _{OH}	Output high level	I _{OUT} = 1.2mA	V _{CC} -1.4			V
VoL	Output low level			V _{CC} -2.6		V
V _{IH}	MC1 input high threshold		2.0		Vcc	V
V _{IL}	MC1 input low threshold		-0.3		0.8	٧
V _{IH}	MC2 input high threshold		2.0		Vcc	V
V _{IL}	MC2 input low threshold		-0.3		0.8	V
Iн	MC1 input high current	V _{MC1} = V _{CC} = 6V		0.1	50	μА
I _{IL}	MC1 input low current	V _{MC1} = 0V, V _{CC} = 6V	-100	-30		μΑ
1 _{IH}	MC2 input high current	V _{MC2} = V _{CC} = 6V		0.1	50	μА
Iμ	MC2 input low current	V _{MC2} = 0V, V _{CC} = 6V	-100	-30		μΑ

AC ELECTRICAL CHARACTERISTICS

These AC specifications are valid for V_{CC} = 3.0V, f_{IN} = 1GHz, input level = 0dBm, T_A = 25°C; unless otherwise stated. Test circuit Fig. 1.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNITS
	2.5		MIN	TYP	MAX	1
V _{IN}	Input signal amplitude ¹	1000pF input coupling	0.05		2.0	V _{P-P}
f _{IN}	Input signal frequency	Direct coupled input ²	0		1.1	GHz
	·	1000pF input coupling			1.1	GHz
R _{ID}	Differential input resistance	DC measurement		5		kΩ
Vo	Output voltage	V _{CC} = 5.0V		1.6		V _{P-P}
		V _{CC} = 3.0V		1.2		V _{P-P}
ts	Modulus set-up time ¹				5	ns
t _H	Modulus hold time ¹				0	ns
t _{PD}	Propagation time			10		ns

NOTES:

1. Maximum limit is not tested, however, it is guaranteed by design and characterization.

For f_{IN} < 50MHz, minimum input slew rate of 32V/μs is required.

DESCRIPTION OF OPERATION

The SA703 comprises a frequency divider circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage synchronous counter, see BLOCK DIAGRAM. The normal operating mode is for MC1 (Modulus Control) to be set high and MC2 input to be set low in which case the circuit comprises a divide by 128. For divide by 129 the MC1 singal is forced low, causing the prescaler circuit to switch into divide by 5 operation for the last cycle of the synchronous counter. For divide by 144, MC2 is set high configuring the prescaler to divide by 4 and the counter to divide by 36. A

truth table for the modulus values is given below:

Table 1.

Modulus	MC1	MC2
128	1 .	0
129	0	0
144	0	1
144	1	1

For minimization of propagation delay effects, the second divider circuit is synchronous to the divide by 4/5 stage output.

The prescaler input is positive edge sensitive, and the output at the final count is a falling edge with propagation delay t_{PD} relative to the input. The rising edge of the output occurs at the count 64 with delay t_{PD}.

The MC1 and MC2 inputs are TTL compatible threshold inputs operating at a reduced input current. CMOS and low voltage interface capability are allowed.


The prescaler input is differential and ECL compatible. The output is differential ECL compatible.


Divide by: 128/129/144 triple modulus low power


ECL prescaler


SA703


AC TIMING CHARACTERISTICS

















SA7025

DESCRIPTION

The SA7025 is a monolithic low power, high performance dual frequency synthesizer fabricated in QUBIC BICMOS technology. Featuring Fractional-N division with selectable modulo 5 or 8 implemented in the Main synthesizer to allow the phase detector comparison frequency to be five or eight times the channel spacing. This feature reduces the overall division ratio yielding a lower noise floor and lightning fast channel switching. The phase detectors and charge pumps are designed to achieve 10 to 5000kHz channel spacing. A triple modulus prescaler (divide by 64/65/72) is integrated on chip with a maximum input frequency of 1.0GHz. Programming and channel selection are realized by a high speed 3-wire serial interface.


FEATURES

- Operation up to 1.0GHz
- · Fast locking by "Fractional-N" divider
- Auxiliary synthesizer
- Digital phase comparator with proportional and integral charge pump output
- High speed serial input
- Low power consumption
- Programmable charge pump currents
- Supply voltage range 2.7 to 5.5V
- Excellent input sensitivity: V_{RF_IN} = -20dBm

APPLICATIONS

- ADC (American Digital Cellular)
- Cellular radio
- Spread-spectrum receivers
- Portable communication systems

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	SA7025DK	1563

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
٧	Supply voltage, V _{DD} , V _{DDA} , V _{CCP}	-0.3 to +6.0	V
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{DD} + 0.3)	V
ı	DC current into any input or output	-10 to +10	mA
T _{STG}	Storage temperature range	-65 to +150	°C
TA	Operating ambient temperature range	-40 to +85	°C

NOTE: Thermal impedance $(\theta_{JA}) = 117^{\circ}C/W$.


SA7025

PIN DESCRIPTIONS

Symbol	Pin	Description
CLOCK	1	Serial clock input line
DATA	2	Serial data input line
STROBE	3	Serial strobe input line
V _{SS}	4	Digital ground
RFIN	5	Prescaler positive input
RFIN	6	Prescaler negative input
V _{CCP}	7	Prescaler positive supply voltage
REFIN	8	Reference divider input
RA	9	Auxiliary current setting; resistor to V _{SSA}
AUX _{IN}	10	Auxiliary divider input
PHA	11	Auxiliary phase detector output
V _{SSA}	12	Analog ground
PHI	13	Integral phase detector output
PHP	14	Proportional phase detector output
V_{DDA}	15	Analog supply voltage
RN	16	Main current setting; resistor to V _{SSA}
RF	17	Fractional compensation current setting; resistor to V _{SSA}
LOCK	18	Lock detector output
TEST	19	Test pin; connect to V _{DD}
V _{DD}	20	Digital supply voltage

SA7025

BLOCK DIAGRAM



SA7025

DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{DDA} = V_{CCP} = 3V$; $T_A = 25$ °C, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
		William Control of the Control of th	MIN	TYP	MAX	1.
ISTANDBY	Standby supply currents	$V_{RA} = V_{RF} = V_{RN} = V_{DDA}$, $EM = EA = 0$		100		μА
I _{TOTAL}	Operational supply currents ⁵	EM = 0, EA = 1		3.5		mA
I _{MAIN}	Operational supply currents ⁵	EM = 1, EA = 0	7.54	3.5		mA
I _{AUX}	Operational supply currents ⁵	EM = EA = 1		7		mA
	Is CLK, DATA, STROBE					
V _{IH}	High level input voltage range		0.7xV _{DD}		V _{DD}	l v
V _{IL}	Low level input voltage range		0		0.3xV _{DD}	V
Digital outp	uts LOCK		<u></u>			
V _{OL}	Output voltage LOW	I _O = 2mA			0.4	V
V _{OH}	Output voltage HIGH	I _O = -2mA	V _{DD} -0.4			V
Charge pun	np PHA	teriori, and a superiori and a superiori and a superiori and a superiori and a superiori and a superiori and a The superiori and a superiori and a superiori and a superiori and a superiori and a superiori and a superiori a			1	
I _{PHA}	Output current PHA	$I_{RA} = -62.5 \mu A; V_{PHA} = V_{DDA}/2^{13}$	400	500	600	μА
IlPHA	Output current PHA	$I_{BA} = -25\mu A; V_{PHA} = V_{DDA}/2$	160	200	240	μA
ΔΙ _{ΡΗΑ} / Ι _{ΡΗΑ}	Relative output current variation PHA	I _{RA} = -62.5μA ^{2, 13}		2	6	%
Δl _{PHA} M	Output current matching	I _{RA} = -62.5μA; V _{PHA} = V _{DDA} /2 ^{12, 13}	1	i	±50	μА
	np PHP, normal mode ^{1, 4, 6} , V _{RF} = V _{DDA}			L		<u> </u>
I _{PHP_N}	Output current PHP	$I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$	440	550	660	μА
IPHP N	Output current PHP	I _{RN} = -25μA; V _{PHP} = V _{DDA} /2	175	220	265	μA
Δl _{PHP} N	Relative output current variation PHP	$I_{RN} = -62.5 \mu A^{2, 13}$		2	6	1 %
Δl _{PHP N M}	Output current matching	$I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{12, 13}$	1		±50	μΑ
	np PHP, speed-up mode ^{1, 4, 7} , V _{RF} = V _{DDA}	I THE CLICK OF THE TODA'	<u> </u>	L	1	1
I _{PHP} s	Output current PHP	$I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{13}$	2.20	2.75	3.30	l mA
IPHP S	Output current PHP	I _{RN} = -25μA; V _{PHP} = V _{DDA} /2	0.85	1.1	1.35	mA
ΔI _{PHP} S	Relative output current variation PHP	$I_{BN} = -62.5 \mu A;^{2, 13}$	1 0.00	2	6	%
Δl _{PHP_S_M}	Output current matching	$I_{RM} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{12, 13}$	<u> </u>		±250	μA
	np PHI, speed-up mode ^{1, 4, 8} , V _{RF} = V _{DDA}	IAM - SEISPIT, PAP - TODAL		L	1 ====	<u> </u>
l _{PHI}	Output current PHI	$I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2^{13}$	4.4	5.5	T 6.6	l mA
PHI	Output current PHI	$I_{RN} = -25\mu A; V_{PHI} = V_{DDA}/2$	1.75	2.2	2,65	mA
Δl _{PHI}	Relative output current variation PHI	$I_{RN} = -62.5\mu A;^{2, 13}$	1.75	2	8	1 %
	Output current matching	$I_{RN} = -62.5 \mu A$, $V_{PHI} = V_{DDA}/2^{12, 13}$	 		±500	μA
ΔI _{PHI_M}	compensation PHP, normal mode ^{1, 9, 14} , V _I			L	1 300	1 μλ
Fractional		RN = VDDA, VPHP = VDDA/Z	T			
IPHP_F_N	Fractional compensation output current PHP vs F _{RD} ³	$I_{RF} = -62.5\mu A; F_{RD} = 1 \text{ to } 7^{13}$	-675	-500	-325	nA
I _{PHP_F_N}	Fractional compensation output current PHP vs F _{RD} ³	$I_{RF} = -25\mu A; F_{RD} = 1 \text{ to } 7$	-270	-200	-130	nA
Fractional o	compensation PHP, speed up mode ^{1, 10, 14}	, $V_{PHP} = V_{DDA}$, $V_{RN} = V_{DDA}$	The special section is	-27		
I _{PHP_F_S}	Fractional compensation output current PHP vs F _{RD} ³	$I_{RF} = -62.5\mu A; F_{RD} = 1 \text{ to } 7^{13}$	-3.35	-2.5	-1.65	μА
I _{PHP_F_S}	Fractional compensation output current PHP vs F _{RD} ³	I _{RF} = -25μA;F _{RD} = 1 to 7	-1.35	-1.0	-0.65	μА
Fractional o	compensation PHI, speed up mode ^{1, 11, 14} ,	V _{PHP} = V _{DDA} /2, V _{RN} = V _{DDA}				
I _{PHI_F}	Fractional compensation output current PHI vs F _{RD} ³	$I_{RF} = -62.5 \mu A; F_{RD} = 1 \text{ to } 7^{13}$	-5.4	-4.0	-2.6	μА
I _{PHI_F}	Fractional compensation output current PHI vs F _{BD} ³	$I_{RF} = -25\mu A; F_{RD} = 1 \text{ to } 7$	-2.15	-1.6	-1.05	μА

SA7025

DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	1.0	LIMITS		UNITS
			MIN	TYP	MAX	1
Charge pun	np leakage currents, charge pump not ac	tive				_
I _{PHP_L}	Output leakage current PHP; normal mode ¹	$V_{PHP} = 0.7 \text{ to } V_{DDA} - 0.8$	en de la companie de	10		'nΑ
I _{PHL_L}	Output leakage current PHI; normal mode ¹	$V_{PHI} = 0.7 \text{ to } V_{DDA} - 0.8$		10		nA
I _{PHA} L	Output leakage current PHA	$V_{PHA} = 0.7 \text{ to } V_{DDA} - 0.8$	* * * * * * * * * * * * * * * * * * * *	10		nA

AC ELECTRICAL CHARACTERISTICS

V_{DD} = V_{DDA} = V_{CCP} = 3V; T_A = 25°C; f_{BF IN} = 1GHz, input level = -10dBm; unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNITS
		the state of the s	MIN	TYP	MAX	
Main divid	er					
f _{RF_IN}	Input signal frequency	Direct coupled input ¹⁵	0		1.0	GHz
		1000pF input coupling			1.0	GHz
V _{RF_IN}	Input sensitivity		-20		+5	dBm
Reference	divider	· · · · · · · · · · · · · · · · · · ·				
f _{REF_IN}	Input signal frequency		0	1.5	20	MHz
		$4.5V \le V_{DDA} \le 5.5V$	0		40	MHz
V _{REF_IN}	Input signal range, AC coupled		300		V _{DDA} -0.8	mV _{P-P}
Z _{REF_IN}	Reference divider input impedance			100		kΩ
					3	pF
Auxiliary	divider		*			
faux_in	Input signal frequency		0		50	MHz
	PA = "0", prescaler enabled	$4.5V \le V_{DDA} \le 5.5V$	0	V	150	MHz
	Input signal frequency		0	1	20	MHz
	PA = "1", prescaler disabled	4.5V ≤ V _{DDA} ≤ 5.5V	0		40	MHz
V _{AUX_IN}	Input signal range, AC coupled		200		V _{DDA} -0.8	mV _{P-P}
Z _{AUX_IN}	Auxiliary divider input impedance			100		kΩ
	and the second s	land the second of the second			3	pF
Serial inte	rface					
fcLock	Clock frequency				10	MHz
tHIGH	Clock high time		_ 30			ns
tLOW	Clock low time		30			ns
tsuda	DATA set up time		30			ns
tHDDA	DATA hold time		30		T	ns
tsust	STROBE set up time		30			ns
tHDST	STROBE hold time		30			ns

SA7025

NOTES:

- When a serial input "A" word is programmed, the main charge pumps on PHP and PHI are in the "speed up mode" as long as STROBE = H. When this is not the case, the main charge pumps are in the "normal mode".
- The relative output current variation is defined thus:

$$\frac{\Delta I_{OUT}}{I_{OUT}} = 2 \cdot \frac{(I_2 - I_1)}{|(I_2 + I_1)|} \; \; \text{; with V}_1 = 0.7 \text{V, V}_2 = \text{V}_{DDA} - 0.8 \text{V (see Figure 6)}.$$

- 3. F_{RD} is the value of the 3 bit fractional accumulator.
- Monotonicity is guaranteed with $C_N = 0$ to 255.
- Power supply current measured with f_{RF IN} = 953.19MHz, NM1 = 48, NM2 = 3, NM3 = 7, NF = 5, FMOD = 8, N = 3791+5/8, main phase detector frequency = 240kHz, f_{REF IN} = 21.36MHz, NR = 89, SM = 1, f_{AUX IN} = 82.56MHz, NA = 86, SA = 2, PA = 0, auxiliary phase detector frequency = 120kHz, IRN = IRA = IRF = 25μA, CN = 160, CL = 1, CK = 2, lock condition, normal mode, V_{DDA} = 5V, V_{DD} = V_{CCP} = 3V. Operational supply current = $|_{DDA} + |_{DD} + |_{CCP}$.

 Typical output current: $|_{PHP_N}| = -|_{RN} \times CN/32$; specification condition: CN = 255Typical output current: $|_{PHP_N}| = -|_{RN} \times CN/32$; specification condition: CN = 255Typical output current: $|_{PHP_N}| = -|_{RN} \times CN/32$; specifications 1) CN = 255; CL = 1, or 2) CN = 75; CL = 3Typical output current: $|_{PHP_N}| = -|_{RN} \times CN/32$:


 1) CN = 160; CL = 3; CK = 1, or

- - 2) CN = 160; CL = 2; CK = 2, or
 - 3) CN = 160; CL = 1; CK = 4, or
 - 4) CN = 160; CL = 0; CK = 8

- 9. Typical fractional compensation output current: |pHP_F_N = | RF x FRD/128. Specification conditions: FRD = 1 to 7.

 10. Typical fractional compensation output current: |pHP_F_S = | RF x FRD x (2^(CL+1) + 1) / 128. Specification conditions: FRD = 1 to 7; CL = 1.

 11. Typical fractional compensation output current: |pHL_F = | RF x FRD x (2^(CL+1) x CK) / 128. Specification conditions: 1) FRD = 1 to 7; CL = 1; CK = 2, or 2) FRD = 1 to 7; CL = 2; CK = 1.
- 12. The output current matching is measured when both (positive current and negative current) sections of the output charge pumps are on.
- 13. Limited analog supply voltage range 4.5 to 5.5V.
- 14. The compensation current specified does not include the leakage current of this output.
- 15. For f_{IN} < 50MHz, minimum input slew rate of 32V/μs is required.



FUNCTIONAL DESCRIPTION

Serial Input Programming

The serial input is a 3-wire input (CLOCK, STROBE, DATA) to program all counter

ratios, DACs, selection and enable bits. The programming data is structured into 24 or 32 bit words; each word includes 1 or 4 address bits. Figure 1 shows the timing diagram of the serial input. When the STROBE = L, the

clock driver is enabled and on the positive edges of the CLOCK the signal on DATA input is clocked into a shift register. When the STROBE = H, the clock is disabled and the data in the shift register remains stable.

SA7025

Depending on the 1 or 4 address bits the data is latched into different working registers or temporary registers. In order to fully program the synthesizer, 4 words must be sent; D. C. B and A. Figure 2 shows the format and the contents of each word. The E word is for testing purposes only. The E (test) word is reset when programming the D word. The data for CN and PR is stored by the B word in temporary registers. When the A word is loaded, the data of these temporary registers is loaded together with the A word into the work registers which avoids false temporary main divider input. CN is only loaded from the temporary registers when a short 24 bit A0 word is used. CN will be directly loaded by programming a long 32 bit A1 word. The flag LONG in the D word determines whether A0 (LONG = "0") or A1 (LONG = "1") format

is applicable. The A word contains new data for the main divider.

Main Divider Synchronization

The A word is loaded only when a main divider synchronization signal is also active in order to avoid phase jumps when reporgramming the main divider. The synchronization signal is generated by the main divider. The signal is active while the NM1 divider is counting down from the programmed value. The new A word will be loaded after the NM1 divider has reached its terminal count; also, at this time a main divider output pulse will be sent to the main phase detector. The loading of the A word is disabled while the NM2 or NM3 dividers are counting up to their programmed values. Therefore, the new A word will be correctly

loaded provided that the STROBE signal has been at an active high value for at least a minimum number of VCO input cycles at RFIN or RFIN.


$$t_strobe_min = \frac{1}{fvco} (NM_2 \cdot 65)$$
for PR = '01'


$$t_strobe_min = \frac{1}{f_{VCO}} [NM_2 \cdot 65 + (NM_3 + 1) \cdot 72]$$

for PR = '10'

Programming the A word means also that the main charge pumps on output PHP and PHI are set into the speed-up mode as long as the STROBE is H.

AC TIMING CHARACTERISTICS





SA7025

Table 1. Function Table

Symbol	Bits	Function
NM1	12	Number of main divider cycles when prescaler modulus = 64
NM2	8 if PR = "01" 4 if PR = "10"	Number of main divider cycles when prescaler modulus = 65
NM3	4 if PR = "10"	Number of main divider cycles when prescaler modulus = 72
PR	2	Prescaler type in use PR = "01": modulus 2 prescaler (64/65) PR = "10": modulus 3 prescaler (64/65/72)
FB	2	Prescaler division ratio [see Table 2]
NF	3	Fractional-N increment
FMOD	1 **	Fractional-N modulus selection flag "1": modulo 8 "0": modulo 5
LONG	1	A word format selection flag "0": 24 bit A0 format "1": 32 bit A1 format
CN	8	Binary current setting factor for main charge pumps
CL	2	Binary acceleration factor for proportional charge pump current
CK	4	Binary acceleration factor for integral charge pump current
EM	1	Main divider enable flag
EA	1	Auxiliary divider enable flag
SM	2	Reference select for main phase detector
SA	2	Reference select for auxiliary phase detector
NR	12	Reference divider ratio
NA	12	Auxiliary divider ratio
PA	1	Auxiliary prescaler mode: PA = "0": divide by 4 PA = "1": divide by 1
*Not including	g reset cycles and	Fractional-N effects.


Auxiliary Divider

The input signal on AUX_IN is amplified to logic level by a single-ended CMOS input buffer, which accepts low level AC coupled input signals. This input stage is enabled if the serial control bit EA = "1". Disabling means that all currents in the input stage are switched off. A fixed divide by 4 is enabled if PA = "0". This divider has been optimized to accept a high frequency (90MHz at supply voltage range 4.5 to 5.5V) input signal. If PA = "1", this divider is disabled and the input signal is fed directly to the second stage, which is a 12-bit programmable divider with standard input frequency (30MHz). The division ratio can be expressed as:

if PA = "0":
$$N = 4 \times NA$$

if PA = "1": $N = NA$; with $N = 4$ to 4095

Reference Divider (Figure 3)



SA7025

Reference Divider

The input signal on REF_IN is amplified to logic level by a single-ended CMOS input buffer, which accepts low level AC coupled input signals. This input stage is enabled by the OR function of the serial input bits EA and EM. Disabling means that all currents in the input stage are switched off. The reference divider consists of a programmable divider by NR (NR = 4 to 4095) followed by a three bit binary counter. The 2 bit SM determines which of the 4 output pulses is selected as main phase detector input. The 2 bit SA determines the selection of the auxiliary phase detector signal. To obtain the best time spacing for the main and auxiliary

reference signals, the opposite phase of the output will be used for the auxiliary phase detector, reducing the possibility of unwanted interactions. For this reason the programmable divider produces a symmetric output pulse for even ratios and a 1 input cycle asymmetric pulse for odd ratios.

Main Divider

The differential inputs are amplified (to internal ECL logic levels) and provide excellent sensitivity (-20dBm at 1GHz) making the prescaler ideally suited to directly interface to a VCO as integrated on the SA620 RF gain stage, VCO and mixer device. The internal triple modulus prescaler

feedback loop FB controls the selection of the divide by ratios 64/65/72, and reduces the minimum system division ratio below the typical value required by standard dual modulus devices.

This input stage is enabled when serial control bit EM = "1". Disabling means that all currents in the prescaler are switched off.

The main divider is built up by a 12 bit counter plus a sign bit. Depending on the serial input values NM1, NM2, NM3, and the prescaler select PR, the counter will select a prescaler ratio during a number of input cycles according to Table 3.

Table 2. Prescaler Ratio

Counter Status	FB	Prescaler Ratio	
(-NM1 - 1) to 0	10	R1 = 64	
(-NM1 - 1) to -1	10	R1*	
1 to NM2	00	R2 = 65	
0 to NM2	00	R2*	
0 to NM3	01	R3 = 72	
The total division ratio fro	m prescaler	to the phase detector may be expressed as:	
if PR = "01"	N = (NM1	+ 2) x 64 + NM2 x 65	
	N' = (NM1	I + 1) x 64 + (NM2 + 1) x 65 (*)	
if PR = "10"	N = (NM1	+ 2) x 64 + NM2 x 65 + (NM3 + 1) x 72	
	N' = (NM1	I + 1) x 64 + (NM2 + 1) x 65 + (NM3 + 1) x 72 (*)	
(*) When the fractional a	ccumulator o	overflows the prescaler ratio 65 (64 + 1) and the total division ratio N' = N + 1	

Table 3. PR Modulus

PR	Modulus Prescaler	Bi	t Capac	ity
	1	NM1	NM2	NM3
01	2	12	8	_
10	3	12	4	4

The loading of the work registers NM1, NM2, NM3 and PR is synchronized with the state of the main counter, to avoid extra phase disturbance when switching over to another main divider ratio as is explained in the Serial Programming Input section.

At the completion of a main divider cycle, a main divider output pulse is generated which will drive the main phase comparator. Also, the fractional accumulator is incremented with NF. The accumulator works modulo Q. Q is preset by the serial control bit FMOD to 8 when FMOD = "1". Each time the accumulator overflows, the feedback to the prescaler will select one cycle using prescaler ratio R2 instead of R1.

As shown above, this will increase the overall division ratio by 1 if R2 = R1 + 1. The mean division ratio over Q main divider will then be

$$NQ = N + \frac{NF}{Q}$$

Programming a fraction means the prescaler with main divider will divide by N or N + 1. The output of the main divider will be modulated with a fractional phase ripple. This phase ripple is proportional to the contents of the fractional accumulator FRD, which is used for fractional current compensation.

Phase Detectors (Figure 4)

The auxiliary and main phase detectors are a two D-type flip-flop phase and frequency detector. The flip-flops are set by the negative edges of output signals of the dividers. The reset inputs are activated when both flop-flops have been set and when the reset enable signal is active (L). Around zero

phase error this has the effect of delaying the reset for 1 reference input cycle. This avoids non-linearity or deadband around zero phase error. The flip-flops drive on-chip charge pumps. A pull-up current from the charge pump indicates the VCO frequency will be increased; a pull-down pulse indicates the VCO frequency will be decreased.


Current Settings

The SA7025 has 3 current setting pins: RA, RN and RF. The active charge pump currents and the fractional compensation currents are linearly dependent on the current connected between the current setting pin and V_{SS}. The typical value R (current setting resistor) can be calculated with the formula:

$$R = \frac{V_{DDA} - 0.9 - 150 \ I_R^{1/2}}{I_R}$$

The current can be set to zero by connecting the corresponding pin to V_{DDA}.

SA7025



Auxiliary Output Charge Pumps

The auxiliary charge pumps on pin PHA are driven by the auxiliary phase detector and the current value is determined by the external resistor RA at pin RA. The active charge pump current is typically:

$$|I_{PHA}| = 8 \cdot I_{RA}$$

Main Output Charge Pumps and Fractional Compensation Currents

The main charge pumps on pin PHP and PHI are driven by the main phase detector and the current value is determined by the current at pin RN and via a number of DACs which are driven by registers of the serial input. The fractional compensation current is determined by the current at pin RF, the

contents of the fractional accumulator FRD and a number of DACs driven by registers from the serial input. The timing for the fractional compensation is derived from the reference divider. The current is on during 1 input reference cycle before and 1 cycle after the output signal to the phase comparator. Figure 5 shows the waveforms for a typical

When the serial input A word is loaded, the output circuits are in the "speed-up mode" as long as the STROBE is H, else the "normal mode" is active. In the "normal mode" the current output PHP is:

where:

$$|I_{PHP_M}| = \frac{CN \cdot I_{RN}}{32}$$
 :charge pump current

$$|I_{PHP_comp}| = FRD \cdot \frac{I_{RF}}{128}$$
 :fractional comp.

The current in PHI is zero in "normal mode".


In "speed-up mode" the current in output PHP is:

$$|I_{PHP_S}| = |I_{PHP}| + |I_{PHP_comp}|$$

$$|I_{PHP}| = \left(\frac{CN \cdot I_{RN}}{32}\right) (2^{CL+1} + 1)$$

$$|I_{PHP_comp}| = \left(\frac{F_{RD} \cdot I_{RF}}{128}\right) (2^{CL+1} + 1)$$

SA7025



In "speed-up mode" the current in output PHI is:

where:

$$\begin{aligned} |I_{PHI}| &= \left(\frac{I_{RN}CN}{32}\right) (2^{CL+1}) \ CK \\ |I_{PHI_comp}| &= \left(\frac{I_{RF}F_{RD}}{128}\right) (2^{CL+1}) \ CK \end{aligned}$$

Figure 5 shows that for a proper fractional compensation the area of the fractional compensation current pulse must be equal to the area of the charge pump ripple output. This means that the current setting on the input RN, RF must have the following ratio:

$$\frac{I_{RN}}{I_{RF}} \approx \frac{(32 \cdot Q \cdot f_{VCO})}{(64 \cdot CN \cdot F_{REF_IN})}$$

where:

:fractional-N modulus

 $f_{VCO} = f_{RF_IN} \times N$ input frequency of the prescaler

f_{REF_IN} :input frequency of the reference divider

Lock Detect

The output LOCK is H when the auxiliary phase detector AND the main phase detector indicates a lock condition. The lock condition is defined as a phase difference of less than +1 cycle on the reference input REF_IN. The lock condition is also fulfilled when the relative counter is disabled (EM = "0" or respectively EA = "0") for the main, respectively auxiliary counter.

Test Modes

The lock output is selectable as f_{REF} , f_{AUX} , f_{MAIN} and lock. Bits T1 and T0 of the E word control the selection (see Figures 3 and 7.

If T1 = T0 = Low, or if the E-word is not sent, the lock output is configured as the normal lock output described in the Lock Detect section.

If T1 = Low and T0 = High, the lock output is configured as $f_{\rm REF}$. The signal is the buffered output of the reference divider NR and the 3-bit binary counter SM. The $f_{\rm REF}$ signal appears as normally low and pulses high whenever the divider reaches terminal count from the value programmed into the NR and SM registers. The $f_{\rm REF}$ signal can be used to verify the divide ratio of the Reference divider.

If T1 = High and T0 = Low, the lock output is configured as f_{AUX} . The signal is normally high and pulses low whenever the divider reaches terminal count from the value programmed into the NA register. The f_{AUX}

SA7025

signal can be used to verify the divide ratio of the Auxiliary divider.


If T1 = High and T0 = High, the lock output is configured as f_{MAIN}. The signal is the buffered output of the MAIN divider. The fMAIN signal appears as normally high and pulses low whenever the divider reaches terminal count from the value programmed

into the NM1, NM2 or NM3 registers. The f_{MAIN} signal can be used to verify the divide ratio of the MAIN divider and the prescaler.

Test Pir

The Test pin, Pin 19, is a buffered logic input which is exclusively ORed with the output of the prescaler. The output of the XOR gate is the input to the MAIN divider. The Test pin

must be connected to V_{DD} during normal operation as a synthesizer. This pin can be used as an inut for verifying the divide ratio of the MAIN divider; while in this condition the input to the prescaler, RFIN, may be connected to V_{CCP} through a $10k\Omega$ resistor in order to place prescaler output into a known state



MAIN DIVIDER

REF DIVIDER SM

AUX DIVIDER

OMAIN SELECT TO LOGIC

LOCK

Figure 7. Test Mode Diagram

SA7025

PIN FUNCTIONS

PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT	PIN No.	PIN MNEMONIC	DC V	EQUIVALENT CIRCUIT
1	CLOCK	_	V _{DD}	9	RA	1.35	V _{DDA} = 3V
2	DATA			16	RN	1.35	
3	STROBE	_	1			1.00	
19	TEST	_	Vss	17	RF	1.35	\$ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
5	RF _{IN}	2.1	V _{CCP} = 3V	11	PHA	_	V _{DDA}
-			5 + + + + - + 6	13	PHI		
6	RF _{IN}	2.1	0 2.5k 0 0 V _{SS}	14	PHP	_	V _{SSA}
8	REF _{IN}	1.8	V _{DDA} = 3V ENABLE	18	LOCK		VDD
10	AUX _{IN}	1.8	V _{SS}				vss

SA8025

DESCRIPTION

The SA8025 is a monolithic low power, high performance dual frequency synthesizer fabricated in QUBiC BiCMOS technology. Featuring Fractional-N division with selectable modulo 5 or 8 implemented in the Main synthesizer to allow the phase detector comparison frequency to be five or eight times the channel spacing. This feature reduces the overall division ratio vielding a lower noise floor and lightning fast channel switching. The phase detectors and charge pumps are designed to achieve 10 to 5000kHz channel spacing. A four modulus prescaler (divide by 64/65/68/73) is integrated on chip with a maximum input frequency of 2.0GHz. Programming and channel selection are realized by a high speed 3-wire serial interface.

FEATURES

- Operation up to 2.0GHz
- Fast locking by "Fractional-N" divider
- Auxiliary synthesizer
- Digital phase comparator with proportional and integral charge pump output
- High speed serial input
- Low power consumption
- Programmable charge pump currents
- Supply voltage range 2.7 to 5.5V
- Excellent input sensitivity:
 V_{RF_IN} = -20dBm

APPLICATIONS

- ADC (American Digital Cellular)
- Cellular radio
- Spread-spectrum receivers
- Portable communication systems

PIN CONFIGURATION

	DK Package		
CLOCK 1 DATA 2 STROBE 3 VSS 4 RFIN 5 RFIN 6 VCCP 7 REFIN 8 RA 9	DK Package	20 VDD 19 TEST 16 LOCK 17 RF 16 RN 15 VDDA 14 PHP 13 PHI 12 VSSA	
	:	12 V _{SSA} 11 PHA	

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	SA8025DK	1563

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
٧	Supply voltage, V _{DD} , V _{DDA} , V _{CCP}	-0.3 to +6.0	٧
V _{IN}	Voltage applied to any other pin	-0.3 to (V _{DD} + 0.3)	٧
I	DC current into any input or output	-10 to +10	mA
Ртот	Total power dissipation ^{NO TAG}	50	mW
T _{STG}	Storage temperature range	-65 to +150	°C
T _A	Operating ambient temperature range	-40 to +85	°C
θ _{JA}	Thermal impedance DK package	158	°C/W

SA8025


PIN DESCRIPTIONS

Symbol	Pin	Description				
CLOCK	1	Serial clock input line				
DATA	2	Serial data input line				
STROBE	3	Serial strobe input line				
V _{SS}	4	Digital ground				
RFIN	5	Prescaler positive input				
RFIN	6	Prescaler negative input				
V _{CCP}	7	Prescaler positive supply voltage				
REFIN	8	Reference divider input				
RA	9	Auxiliary current setting; resistor to V _{SSA}				
AUX _{IN}	10	Auxiliary divider input				
PHA	11	Auxiliary phase detector output				
V _{SSA}	12	Analog ground				
PHI	13	Integral phase detector output				
PHP	14	Proportional phase detector output				
V_{DDA}	15	Analog supply voltage				
RN	16	Main current setting; resistor to V _{SSA}				
RF	17	Fractional compensation current setting; resistor to V _{SSA}				
LOCK	18	Lock detector output				
TEST	19	Test pin; connect to V _{DD}				
V _{DD}	20	Digital supply voltage				

April 7, 1993 883

SA8025

BLOCK DIAGRAM



SA8025

DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{DDA} = V_{CCP} = 3V$; $T_A = 25$ °C, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
I _{DD}	Operational supply currentNO TAG			12		mA
	Standby digital supply current	EM = EA = "0"			5	μΑ
	Standby analog supply currents	$V_{RA} = V_{RF} = V_{RN} = V_{DDA}$	0.5	11.5	10	μΑ
Digital inpu	ts CLK, DATA, STROBE					
V _{IH}	High level input voltage range		0.7xV _{DD}	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	V _{DD}	V
V _{IL}	Low level input voltage range		0		0.3xV _{DD}	V
Digital outp	uts LOCK					*
V _{OL}	Output voltage LOW	I _O = 2mA			0.4	٧
V _{OH}	Output voltage HIGH	I _O = -2mA	V _{DD} -0.4			V
Charge pun	np PHA	···				
l _{PHA}	Output current PHA	$I_{RA} = -62.5 \mu A; V_{PHA} = V_{DDA}/2^{13}$	400	500	600	μА
[PHA]	Output current PHA	I _{RA} = -25μA; V _{PHA} = V _{DDA} /2	160	200	240	μA
ΔΙ _{ΡΗΑ} /	Relative output current variation PHA	I _{RA} = -62.5μA ^{2, 13}		2	6	%
ДІРНА М	Output current matching	$I_{RA} = -62.5\mu A; V_{PHA} = V_{DDA}/2^{12, 13}$			±50	μA
	np PHP, normal mode ^{1, 4, 6} , V _{RF} = V _{DDA}					<u> </u>
I _{PHP_N}	Output current PHP	$I_{RN} = -62.5 \mu A$; $V_{PHP} = V_{DDA}/2^{13}$	440	550	660	μA
I _{PHP N}	Output current PHP	$I_{RN} = -25\mu A$; $V_{PHP} = V_{DDA}/2$	175	220	265	μА
Δl _{PHP} N	Relative output current variation PHP	$I_{BN} = -62.5 \mu A^{2, 13}$		2	6	%
ΔI _{PHP_N_M}	Output current matching	$I_{RN} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{12, 13}$	-		±50	uА
	np PHP, speed-up mode 1, 4, 7, V _{RF} = V _{DDA}	1 11 950	<u> </u>			<u></u>
I _{PHP} sl	Output current PHP	I _{RN} = -62.5μ A ; V _{PHP} = V _{DDA} /2 ¹³	2.20	2.75	3.30	mA
l _{PHP_S}	Output current PHP	$I_{RN} = -25\mu A; V_{PHP} = V_{DDA}/2$	0.85	1.1	1.35	mA
Δl _{PHP} s	Relative output current variation PHP	$I_{RN} = -62.5 \mu A_{r}^{2, 13}$		2	6	%
ΔI _{PHP} S M	Output current matching	$I_{RM} = -62.5\mu A; V_{PHP} = V_{DDA}/2^{12, 13}$	<u> </u>		±250	μА
Charge pun	np PHI, speed-up mode ^{1, 4, 8} , V _{RF} = V _{DDA}					-
l _{PHI}	Output current PHI	$I_{RN} = -62.5\mu A; V_{PHI} = V_{DDA}/2^{13}$	4.4	5.5	6.6	m/
l _{PHI}	Output current PHI	$I_{RN} = -25\mu A; V_{PHI} = V_{DDA}/2$	1.75	2.2	2.65	m/A
Δl _{PHI}	Relative output current variation PHI	I _{BN} = -62.5μA; ^{2, 13}		2	8	%
Δl _{PHI M}	Output current matching	I _{RN} = -62.5μA; V _{PHI} = V _{DDA} /2 ^{12, 13}	1		±500	μА
	compensation PHP, normal mode ^{1, 9, 14} , V					<u></u>
I _{PHP_F_N}	Fractional compensation output current PHP vs F _{RD} ³	$I_{RF} = -62.5\mu A; F_{RD} = 1 \text{ to } 7^{13}$	-675	-500	-325	nA
I _{PHP_F_N}	Fractional compensation output current PHP vs F _{BD} ³	$I_{RF} = -25\mu A; F_{RD} = 1 \text{ to } 7$	-270	-200	-130	nA
Fractional c	compensation PHP, speed up mode ^{1, 10, 14}	VPUP = VDDA, VPN = VDDA		<u> </u>		
I _{PHP_F_S}	Fractional compensation output current PHP vs F _{BD} ³	$I_{RF} = -62.5\mu A; F_{RD} = 1 \text{ to } 7^{13}$	-3.35	-2.5	-1.65	μA
I _{PHP_F_S}	Fractional compensation output current PHP vs F _{RD} ³	I _{RF} = -25μA;F _{RD} = 1 to 7	-1.35	-1.0	-0.65	μА
Fractional o	compensation PHI, speed up mode ^{1, 11, 14} ,	VPHP = VDDA/2, VPN = VDDA		1		٠
I _{PHL} F	Fractional compensation output current PHI vs F _{RD} ³	$I_{RF} = -62.5 \mu A; F_{RD} = 1 \text{ to } 7^{13}$	-5.4	-4.0	-2.6	μΔ
I _{PHL} F	Fractional compensation output current PHI vs F _{RD} ³	$I_{RF} = -25\mu A; F_{RD} = 1 \text{ to } 7$	-2.15	-1.6	-1.05	μА

April 7, 1993 885

SA8025

DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	B 10 10 10 10 10 10 10 10 10 10 10 10 10	UNITS			
			MIN	TYP	MAX	7	
Charge pur	p leakage currents, charge pump not acti	ve					
l _{PHP_L}	Output leakage current PHP; normal mode ¹	V _{PHP} = 0.7 to V _{DDA} - 0.8		10		nA	
I _{PHI_L}	Output leakage current PHI; normal mode ¹	$V_{PHI} = 0.7$ to $V_{DDA} - 0.8$		10	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	nA	
I _{PHA} L	Output leakage current PHA	$V_{PHA} = 0.7 \text{ to } V_{DDA} - 0.8$		10		nA	

AC ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{DDA} = V_{CCP} = 3V$; $T_A = 25$ °C; $f_{IN} = 2GHz$, input level = -10dBm; unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS		UNITS		
	and the second of the second o		MIN	TYP	MAX	
Main divid	er	the second second				
f _{RF_IN}	Input signal frequency	Direct coupled input ¹⁵	0		2.0	GHz
f _{RF_IN}	Input signal frequency	1000pF input coupling			2.0	GHz
V _{RF_IN}	Input sensitivity	Million and the control	-20		+5	dBm
Reference	divider		e distrib	444 L	are in a	
f _{REF_IN}	Input signal frequency		0		15	MHz
		4.5V ≤ V _{DDA} ≤ 5.5V	0	*	30	MHz
V _{REF_IN}	Input signal range, AC coupled	• •	300	1	V _{DD} -0.8	mV _{P-P}
Z _{REF_IN}	Reference divider input impedance: Resistive		5			kΩ
	Capacitive		4 1 1 1		5	pF
Auxiliary (divider	e de la companya de la companya de la companya de la companya de la companya de la companya de la companya de	1			
faux_in	Input signal frequency	F. C. C. C. C. C. C. C. C. C. C. C. C. C.	0		35	MHz
	PA = "0" prescaler enabled	4.5V ≤ V _{DDA} ≤ 5.5V	0		90	MHz
	Input signal frequency		0		15	MHz
	PA = "1" prescaler disabled	4.5V ≤ V _{DDA} ≤ 5.5V	0		30	MHz
V _{AUX_IN}	Input signal range, AC coupled	The second secon	300		V _{DD} -0.8	mV _{P-F}
Z _{AUX_IN}	Auxiliary divider input impedance: Resistive		5			kΩ
	Capacitive				. 5	pF
Serial inte	rface					
fcLock	Clock frequency				10	MHz
t _{HIGH}	Clock high time	A Marie Mari	30	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ns
t _{LOW}	Clock low time		30			ns
t _{SUDA}	DATA set up time	and the second s	30	2 1 1 E	1 1	ns
t _{HDDA}	DATA hold time		30			ns
t _{SUST}	STROBE set up time		30	77		ns
tHDST	STROBE hold time	1.	30		T.	ns

SA8025

NOTES:

- When a serial input "A" word is programmed, the main charge pumps on PHP and PHI are in the "speed up mode" as long as STROBE = H. When this is not the case, the main charge pumps are in the "normal mode".
- The relative output current variation is defined thus:

$$\frac{\Delta I_{OUT}}{I_{OUT}} = 2 \cdot \frac{(I_2 - I_1)}{|(I_2 + I_1)|}$$
; with V₁ = 0.7V, V₂ = V_{DD} - 0.8V (see Figure 6).

- 3. FRD is the value of the 3 bit fractional accumulator.
- Monotonicity is guaranteed with $C_N = 0$ to 255.
- Power supply current measured with f_{RF IN} = 1951.66MHz, f_{REF_IN} = 19.44MHz. f_{AUX_IN} = 71.0MHz, main phase detector frequency = 120kHz, auxiliary phase detector frequency = 240kHz, LOCK condition; normal mode; I_{RN} = I_{RF} = I_{RA} = 25µA, C_N = 255, P_A = 0, V_{DDA} = 5V. 1. Σγιτι 2, auxiliar y prisase detector inequency = 240 kHz, LOCN condition; normal mode; $I_{RN} = I_{RF} = I_{RA} = 25\mu$ A, $C_N = 255$, 6. Typical output current: $|I_{PHP_N}| = -I_{RN} \times CN \times (2^{(CL+1)} + 1)/29$; specifications 1) CN = 255; CL = 1, or 2) CN = 75; CL = 3. Typical output current: $|I_{PHI}| = -I_{RN} \times CN \times 2^{(CL+1)} \times CK/29$:

 1) CN = 160; CL = 3; CK = 1, or 2) CN = 255; CL = 1, or 2) CN = 75; CL = 3 CN = 160; CL = 3; CK = 1, or 2) CN = 75; CL = 3 CN = 75; CL = 10; CN = 75; CN =

- - 2) CN = 160; CL = 2; CK = 2, or 3) CN = 160; CL = 1, CK = 4, or
 - 4) CN = 160; CL = 0; CK = 8

- 9. Typical fractional compensation output current: |PHP_F_N = |RF x F_{RD}/128. Specification conditions: F_{RD} = 1 to 7.

 10. Typical fractional compensation output current: |PHP_F_S = |RF x F_{RD} x (2^(CL+1) + 1) / 128. Specification conditions: F_{RD} = 1 to 7; CL = 1.

 11. Typical fractional compensation output current: |PHL_F = |RF x F_{RD} x (2^(CL+1) x CK) / 128. Specification conditions: 1) F_{RD} = 1 to 7; CL = 1; CK = 2, or 2) F_{RD} = 1 to 7; CL = 2; CK = 1.
- 12. The output current matching is measured when both (positive current and negative current) sections of the output charge pumps are on.
- 13. Limited analog supply voltage range 4.5 to 5.5V.
- 14. The compensation current specified does not include the leakage current of this output.
- 15. For f_{IN} < 50MHz, minimum input slew rate of 32V/μs is required.

FUNCTIONAL DESCRIPTION

Serial Input Programming


The serial input is a 3-wire input (CLOCK, STROBE, DATA) to program all counter ratios, DACs, selection and enable bits. The programming data is structured into 24 or 32 bit words; each word includes 1 or 4 address bits. Figure 1 shows the timing diagram of the serial input. When the STROBE = L. the clock driver is enabled and on the positive edges of the CLOCK the signal on DATA input is clocked into a shift register. When the STROBE = H, the clock is disabled and the data in the shift register remains stable. Depending on the 1 or 4 address bits the data is latched into different working registers or


temporary registers. In order to fully program the synthesizer, 4 words must be sent: D, C, B and A. Figure 2 shows the format and the contents of each word. The E word is for testing purposes only. The E (test) word is reset when programming the D word. The data for CN, NM4 and PR is stored by the B word in temporary registers. When the A word is loaded, the data of these temporary registers is loaded together with the A word into the work registers which avoids false temporary main divider input. CN is only loaded from the temporary registers when a short 24 bit A0 word is used. CN will be directly loaded by programming a long 32 bit A1 word. The flag LONG in the D word determines whether A0 (LONG = "0") or A1

(LONG = "1") format is applicable. The A word contains new data for the main divider. The A word is loaded only when a main divider synchronization signal is also active. to avoid phase jumps when reprogramming the main divider. The synchronization signal is generated by the main divider. It disables the loading of the A word each main divider cycle during maximum 300 main divider input cycles. To be sure that the A word will be correctly loaded the STROBE signal must be H for at least 300 main divider input cycles. Programming the A word means also that the main charge pumps on output PHP and PHI are set into the speed-up mode as long as the STROBE is H.

SA8025

AC TIMING CHARACTERISTICS





SA8025

Table 4. Function Table

Symbol	Bits	Function				
NM1	12	Number of main divider cycles when prescaler modulus = 64				
NM2	8 if PR = "01" 4 if PR ≠ "01"	Number of main divider cycles when prescaler modulus = 65				
NM3	4 if PR = "1x"	Number of main divider cycles when prescaler modulus = 68				
NM4	4 if PR = "11" or "00"	Number of main divider cycles when prescaler modulus = 73				
PR	2	Prescaler type in use PR = "01": modulus 2 prescaler (64/65) PR = "10": modulus 3 prescaler (64/65/68) PR = "11": modulus 4 prescaler (64/65/68/73) PR = "00": modulus 4 prescaler (64/65/73)				
FB	2	Prescaler division ratio (see Table 5)				
NF	3	Fractional-N increment				
FMOD	1 .	Fractional-N modulus selection flag "1": modulo 8 "0": modulo 5				
LONG	1	A word format selection flag "0": 24 bit A0 format "1": 32 bit A1 format				
CN	8	Binary current setting factor for main charge pumps				
CL	2	Binary acceleration factor for proportional charge pump current				
CK	4	Binary acceleration factor for integral charge pump current				
EM	1 .	Main divider enable flag				
EA	1	Auxiliary divider enable flag				
SM	2	Reference select for main phase detector				
SA	2	Reference select for auxiliary phase detector				
NR	12	Reference divider ratio				
NA	12	Auxiliary divider ratio				
PA ·	1	Auxiliary prescaler mode: PA = "0": divide by 4 PA = "1": divide by 1				
*Not includir	Not including reset cycles and Fractional-N effects.					

Auxiliary Divider

The input signal on AUX_IN is amplified to an internal logic level by a single-ended CMOS input buffer, which accepts low level AC coupled input signals. This input stage is enabled if the serial control bit EA = "1". Disabling means that all currents in the input stage are switched off. A fixed divide by 4 is enabled if PA = "0". This divider has been optimized to accept a high frequency (90MHz at supply voltage range 4.5 to 5.5V) input signal. If PA = "1", this divider is disabled and the input signal is fed directly to the second stage, which is a 9-bit programmable divider with standard input frequency (30MHz). The division ratio can be expressed as:

if PA = "0": N = 4 x NA if PA = "1": N = NA; with N = 4 to 4095

Reference Divider (Figure

3) MAIN SELECT SM = "00" MAIN SM = "01" PHASE DETECTOR SM - "10" SM = "11" REFERENCE DIVIDE BY NR +2 +2 INPUT **AUXILIARY SELECT** AUXILIARY SA = "10" PHASE DETECTOR SA = "01" SA = "00"

Figure 3. Reference Divider

SA8025

Reference Divider

The input signal on REF_IN is amplified to logic level by a single-ended input buffer, which accepts low level AC coupled input signals. This input stage is enabled by the OR function of the serial input bits EA and EM. Disabling means that all currents in the input stage are switched off. The reference divider consists of a programmable divider by NR (NR = 4 to 4095) followed by a three bit binary counter. The 2 bit SM determines which of the 4 output pulses is selected as main phase detector input. The 2 bit SA determines the selection of the auxiliary phase detector signal. To obtain the best

time spacing for the main and auxiliary reference signals, the opposite output will be used for the auxiliary phase detector, reducing the possibility of unwanted interactions. For this reason the programmable divider produces a symmetric output pulse for even ratios and a 1 input cycle asymmetric pulse for odd ratios.

Main Divider

The differential inputs are amplified and provide excellent sensitivity (-20dBm at 2GHz) making the prescaler ideally sitted to directly interface to a VCO. The internal four modulus prescaler feedback loop FB controls

the selection of the divide by ratios 64/65/68/73, and reduces the minimum system division ratio below the typical value required by standard dual modulus devices.

This input stage is enabled when serial control bit EM = "1". Disabling means that all currents in the comparator are switched off.

The main divider is built up by a 12 bit counter plus a sign bit. Depending on the serial input values NM1, NM2, NM3, NM4 and the prescaler select PR, the counter will select a prescaler ratio during a number of input cycles according to Table 3.

Table 5. Prescaler Ratio

Counter Status	FB	Prescaler Ratio	
(-NM1 - 1) to 0	10	R1 = 64	
(–NM1 – 1) to −1	10	R1*	
1 to NM2	00	R2 = 65	
0 to NM2	- 00	R2*	
0 to NM3	01	R3 = 68	
0 to NM4	11	R4 = 73	
if PR = "01"	$N = (NM1 + 2) \times 64 + NM2 \times 65$ $N' = (NM1 + 1) \times 64 + (NM2 + 1) \times 65 (*)$		
if PR = "01"			
if PR = "10"	1 '	+ 2) x 64 + NM2 x 65 + (NM3 + 1) x 72 + 1) x 64 + (NM2 + 1) x 65 + (NM3 + 1) x 72 (*)	
if PR = "11"	1 '	+ 2) x 64 + NM2 x 65 + (NM3 + 1) x 68 + (NM4 + 1) x 73 + 1) x 64 + (NM2 + 1) x 65 + (NM3 + 1) x 68 + (NM4 + 1) x 73 (*)	
if PR = "00"	,	+ 2) x 64 + NM2 x 65 + (NM4 + 1) x 73 + 1) x 64 + (NM2 + 1) x 65 + (NM4 + 1) x 73 (*)	
*) When the fractional a	accumulator o	verflows the prescaler ratio 65 = 64 + 1, the total division ratio N' = N + 1	

Table 6. PR Modulus

PR	Modulus Prescaler		Bit Ca	pacity	
		NM1	NM2	NM3	NM4
01	2	12	8	_	T -
10	3	12	4	4	4
11	4	12	4	4	4
00	4	12	4	-	4

The loading of the work registers NM1, NM2, NM3, NM4 PR is synchronized with the state of the main counter, to avoid extra phase disturbance when switching over to another main divider ratio as is explained in the Serial Programming Input section.

At the completion of a main divider cycle, a main divider output pulse is generated which will drive the main phase comparator. Also, the fractional accumulator is incremented with NF. The accumulator works modulo Q. Q is preset by the serial control bit FMOD to

8 when FMOD = "1". Each time the accumulator overflows, the feedback to the prescaler will select one cycle using prescaler ratio R2 instead of R1.

As shown above, this will increase the overall division ratio by 1 if R2 = R1 + 1. The mean division ratio over Q main divider will then be

$$NQ = N + \frac{NF}{Q}$$

Programming a fraction means the prescaler with main divider will divide by N or N + 1.

The output of the main divider will be modulated with a fractional phase ripple. This phase ripple is proportional to the contents of the fractional accumulator FRD, which is used for fractional current compensation.

Phase Detectors (Figure 4)

The auxiliary and main phase detectors are a two D-type flip-flop phase and frequency detector. The flip-flops are set by the negative edges of output signals of the dividers. The reset inputs are activated when

SA8025

both flop-flops have been set and when the reset enable signal is active (L). Around zero phase error this has the effect of delaying the reset for 1 reference input cycle. This avoids non-linearity or deadband around zero phase error. The flip-flops drive on-chip charge pumps. A pull-up current from the charge pump indicates the VCO frequency shall be

increased while a pull-down pulse indicates the VCO frequency shall be decreased.


Current Settings

The SA8025 has 3 current setting pins; RA, RN and RF. The active charge pump currents and the fractional compensation currents are linearly dependent on the current

connected between the current setting pin and V_{SS}. The typical value R (current setting resistor) can be calculated with the formula:

$$R = \frac{V_{DDA} - 0.5 - 237(I_R^{1/2})}{I_R}$$

The current can be set to zero by connecting the corresponding pin to V_{DDA}.



Auxiliary Output Charge Pumps

The auxiliary charge pumps on pin PHA are driven by the auxiliary phase detector and the current value is determined by the external resistor RA at pin RA. The active charge pump current is typically:

$$|I_{PHA}| = 8 \cdot I_{RA}$$

Main Output Charge Pumps and Fractional Compensation Currents

The main charge pumps on pin PHP and PHI are driven by the main phase detector and the current value is determined by the current at pin RN and via a number of DACs which

are driven by registers of the serial input. The fractional compensation current is determined by the current at pin RF, the contents of the fractional accumulator FRD and a number of DACs driven by registers from the serial input. The timing for the fractional compensation is derived from the reference divider. The current is on during 1 input reference cycle before and 1 cycle after the output signal to the phase comparator. Figure 5 shows the waveforms for a typical case.

When the serial input A word is loaded, the output circuits are in the "speed-up mode" as long as the STROBE is H, else the "normal

mode" is active. In the "normal mode" the current output PHP is:

$$I_{PHP\ N} = I_{pump10} + I_{comp10}$$

where:

$$|I_{pump10}| = CN \cdot \frac{I_{RN}}{29}$$
 :charge pump current


$$|I_{comp10}| = FRD \cdot \frac{I_{RF}}{128}$$
 :fractional comp.

The current in PHI is in "normal mode" zero.

In "speed-up mode" the current in output PHP is:

$$I_{PHP}s = I_{PHP}N + I_{pump11} + I_{comp11}$$

SA8025



where:

$$|I_{pump11}| = I_{pump10} \cdot 2^{(CL+1)}$$

:charge pump current

$$I_{comp11} = I_{comp10} \cdot 2^{(CL+1)}$$

:fractional compensation current

In "speed-up mode" the current in output PHI

$$I_{PHLS} = I_{pump21} + I_{comp21}$$

where:

$$I_{pump21} = I_{pump11} \cdot CK$$

charge pump current

$$I_{comp21} = I_{comp11} \cdot CK$$

:fractional compensation current

Figure 5 shows that for a proper fractional compensation the area of the fractional compensation current pulse must be equal to the area of the charge pump ripple output. This means that the current setting on the input RN, RF must have the following ratio:

$$\frac{I_{RN}}{I_{RF}} = \frac{(29 \cdot Q \cdot f_{VCO})}{(64 \cdot CN \cdot F_{REF_IN})}$$

where:

Q

:fractional-N modulus


f_{VCO} = f_{RF_IN} x N input frequency of the prescaler

input frequency of the fREF_IN

reference divider

Lock Detect

The output LOCK is H when the auxiliary phase detector AND the main phase detector indicates a lock condition. The lock condition is defined as a phase difference of less than +1 cycle on the reference input REF IN. The lock condition is also fulfilled when the relative counter is disabled (EM = "0" or respectively EA = "0") for the main, respectively auxiliary counter.



POCSAG paging decoder with EEPROM storage

PCF5001T

DESCRIPTION

The PCF5001T is a very low power Decoder and Pager Controller specially designed for use in Radiopagers. The architecture of the PCF5001T allows for flexible application in a wide variety of Radiopager designs.

The PCF5001T is fully compatible with CCIR Radiopaging Code Number 1 (also known as the POCSAG code) operating at the 512 bps data rate, and 1200 bps data rate. 2400 bps operation is also possible. The PCF5001T also offers features which extend the basic flexibility and efficiency of this code standard.

On-chip non-volatile 114 bit EEPROM storage is provided to hold up to four user addresses, two frame numbers and the programmed decoder condifuration.

FEATURES

- Wide operating supply voltage range (1.5 to 6.0V)
- Extended temperature range: -40 to +85°C
- Very low supply current (60μA typ. with 76.8kHz crystal)
- Programmable call termination conditions
- Eight different alert cadences
- Directly drives magnetic or piezoelectric beeper
- Silent call storage, up to eight different calls
- Repeat alarm facility
- Programmable duplicate call suppression
- Interfaces directly to UAA2050T and UAA2080T digital paging receivers
- Programmable receiver power control for battery economy
- On-chip voltage converter with improved drive capability
- Serial microcontroller interface for display pager applications
- Optional visual indication of received call data using a modified RS-232 format
- Level shifted microcontroller interface signals
- Alert on low battery
- Optional out-of-range indication


APPLICATIONS

- Alert-only pagers, display pagers
- Telepoint
- Telemetry/data receivers

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
28-Pin Plastic SO	0 to +70°C	SOT-136A


PIN CONFIGURATION



POCSAG paging decoder with EEPROM storage

PCF5001T

BLOCK DIAGRAM,



CMOS frequency synthesizer

TDD1742T

GENERAL DESCRIPTION

The TDD1742T is a low power, high-performance frequency synthesizer in local oxidation CMOS (LOCMOS) technology. The device is designed for use in channelized VHF/UHF applications especially portable and mobile radios.

The circuit incorporates many of the features of the HEF4750V (frequency synthesizer) and HEF4751 (universal divider), including a high-gain phase comparator together with an on-chip sample-and-hold capacitor and phase modulator.

A multiplexed or bus-structured programming sequence allows interface to a microcontroller or external memory (ROM/PROM); power is applied to the memory only when it is required for programming via additional on-chip circuitry.

Operation is possible with a minimum supply voltage of 7 V and a maximum input frequency of 8,5 MHz.

Encapsulation in a 28-lead mini-pack enables the construction of small, low power consumption synthesizers with low noise performance and high side-band attenuation.

Features

- On-chip sample-and-hold capacitor
- Low power consumption
- High-gain phase comparator with low levels of noise and spurious outputs
- Auxiliary digital phase comparator for fast locking
- On-chip phase modulator
- · Simple interfacing to external memory
- Microcontroller compatible
- Power-on reset circuitry

QUICK REFERENCE DATA

Supply voltage ranges pin 14 pin 8 pin 1	V _{DD1} = V ₁₄₋₆ V _{DD2} = V ₈₋₆ V _{DD3} = V ₁₋₆	7 to 10 V 4,5 to 5 V 7 to 10 V
Supply current (at T _{amb} = 25 °C; V _{DD1} = V _{DD3} = 7,4 V; V _{DD2} = 5 V) pin 14 (phase modulator OFF) pin 8	I _{DD1} = I ₁₄ I _{DD2} = I ₈	max. 1,5 mA max. 100 μA

Philips Semiconductors RF Communications Products




Fig. 1 Block diagram.

TDD1742T

PINNING




Fig. 2 Pinning diagram.

Pin functi	ons	
pin no.	mnemonic	description
1	V _{DD3}	Power Supply 3: analogue supply voltage (7 to 10 V).
2	PC1	Phase Comparator 1: high-gain analogue phase comparator output which is used when the system is in-lock to give low levels of noise and spurious outputs.
3	PC2	Phase Comparator 2: low-gain digital phase comparator 3-state output which enables the achievement of fast lock times when the system is initially out-of-lock. Phase comparator 2 is inhibited when the phase is within the locking range of phase comparator 1.
4	i.c.	internally connected (must be left floating).
5	CLK	Clock: clock output.
6	V_{SS}	Ground: circuit earth potential.
7	DIV(M)	Divider: input to the main programmable divider (8,5 MHz max.), usually from prescaler.
8	V_{DD2}	Power Supply 2: supply voltage for TTL-compatible stages (+ 5 V \pm 10%).
9	FB	Feedback: feedback output to control the modulus of the external prescaler.
10	OL	Out-of-lock: out-of-lock indication flag output. This output is HIGH when phase comparator 2 is in operation (when the system is out-of-lock).
11	RESET	Power-on-Reset: Following power up an initial pulse is applied to this input pin to set the internal counters.

TDD1742T

Pin funct	ions (continued)					
pin no.	mnemonic	description				
12	XTAL	Crystal: output to external crystal to form the oscillator circuit in combination with the OSC input. Alternatively this pin may be used as a buffer output.				
13	OSC	Oscillator: input to reference oscillator which together with the XTAL output and an external crystal is used to generate the reference frequency. Alternatively to OSC input may be used as a buffer amplifier for an external reference oscillator.				
14	v_{DD1}	Power Supply 1: digital supply voltage (7 to 10 V).				
15-18	DB3-DB0	Data Bus: Data Bus inputs (TTL compatible).				
19-21	AB0-AB2	Address Bus: TTL compatible bidirectional address bus. Provides address output to an external memory or input from microcontroller. The outputs are 3-state with internal pull-downs.				
22	PE2 PE1	Program Enable 2: TTL compatible inputs to initiate the programming cycle or strobe the internal data latches.				
24	MOD	Modulator: high impedance linear phase modulator input, which applies a voltage controlled delay to the programmable divider output to the phase comparator.				
25	MEMÉN	Memory Enable: mode control and memory enable bidirectional pin. If pin 25 is LOW at general reset the TDD1742T is set to the microcontroller mode; if pin 25 is HIGH at general reset the TDD1742T is set to the memory mode and the ROM/PROM is enabled.				
26	BRB	Bias Resistor B: current mirror which acts as gain control for the phase modulator.				
27	BRC	Bias Resistor C: current mirror pin which provides analogue biassing.				
28	BRA	Bias Resistor A: current mirror pin which acts as gain control for phase comparator 1.				

TDD1742T

FUNCTIONAL DESCRIPTION

Reference oscillator chain

The reference oscillator chain comprises a crystal oscillator and dividers to give the required frequency to drive the phase comparators.

The oscillator stage is a single inverter connected between pin 12 (XTAL) and pin 13 (OSC). Satisfactory operation is achieved with crystals up to 9 MHz. Alternatively, the OSC input may be used as a buffer amplifier for an external reference oscillator.

The reference divider chain comprises a fixed divide by 4-stage followed by three cascaded programmable dividers of ratios \div 12/13/14/15, \div 5/6/7/9 and \div 1/2/4/8. The output of the last stage is applied as one input (R) to the two phase comparators. Thus a number of division ratios between 240 and 4320 are possible which provides all the required VHF and UHF channel spacings with reference crystals in a 1 to 9 MHz range.

Main programmable divider

The main programmable divider is a rate feedback binary divider. As shown in figure 1 it comprises a fixed 7-bit binary divider (\div 128) and two rate selectors (n_1 and n_0). One rate selector controls a 7-bit fully programmable dual modulus divider (\div $n_2/n_2 + 1$) and the other controls the external dual modulus prescaler (\div A/A + 1).

The overall division rate (N) is given by:

$$N = (128 n_2 + n_1) A + n_0$$

Where:

 $0 \le n_0 \le 127$

 $0 \le n_1 \le 127$

 $1 \le n_2 \le 127$.

The output from the programmable divider is fed to the phase comparators via the phase modulator and the multiplexer. The phase modulator is bypassed if not selected.

Phase comparison

The TDD1742T contains 2 phase comparators which act in close co-operation. Phase comparator 1 is the main comparator. It is designed to have a high-gain analogue output, 4500 volts/cycle at 10 kHz (typ.). This enables a low noise performance to be achieved. However, the output of phase comparator 1 will saturate at high or low levels for very small phase excursions.

Phase comparator 2 is an auxiliary comparator with a wide range, which enables faster lock times to be achieved than otherwise would be possible. This digital phase comparator has a linear \pm 2 π radians phase

range, which corresponds to a gain of $\frac{VDD}{2}$ volts/cycle.

To avoid degrading the noise performance of the system by the relatively low gain of phase comparator 2, once a small phase error has been achieved an internal switch disconnects phase comparator 2, leaving only phase comparator 1 connected. Thus the low noise properties of phase comparator 1 are obtained once phase-lock has been achieved.

TDD1742T

FUNCTIONAL DESCRIPTION (continued)

Phase comparator 1 (see Fig. 3)

Phase comparator 1 is comprised of a linear ramp generator and a sample and hold circuit.




Fig. 3 Simplified block diagram of phase comparator 1.

A negative-going transition at the V_{MUX} input causes the hold capacitor C_A to be discharged via switch S1 and constant current source I_1 .

A positive-going transition at the V_{MUX} input causes the hold capacitor C_A to be charged via switch S2 and constant current source I_2 , which produces a linear ramp.

A negative-going transition at the R input terminates the linear ramp.

Capacitor C_A holds the voltage that the ramp has attained, and is buffered by the voltage follower VF1. After the output of VF1 is stable (2 μ s), the sample switch S3 is closed for approximately 1 μ s by the one-shot oscillator. This enables the capacitor C_C to charge to the voltage level of VF1 and in turn buffered by voltage follower VF2 made available at output PC1.

The construction and small duty cycle of the sample switch S3 provides a low hold step, resulting in a minimum side-band level.

If the linear ramp terminates before a negative-going transition at the R input is present, an end of ramp (EOR) signal is produced, generating in turn an out-of-lock (OL) signal. OL enables phase comparator 2 via the out-of-lock detector.

These actions are illustrated in the waveforms of Fig. 4 and Fig. 5.

The gain of phase comparator 1 as measured at PC1 is given by:

$$PC gain \simeq \frac{446 I_{BRA}}{F_{R}}$$

Where:

 I_{BRA} is in μA

F_R is the phase comparator reference frequency in kHz

TDD1742T




Fig. 4 Waveforms of phase comparator 1; in-lock condition.




Fig. 5 Waveforms of phase comparator 1; out-of-lock condition.

When $V_{\mbox{MUX}}$ leads R the output signal at pin 2 (PC1) is proportional to the phase difference (in-lock condition) or HIGH (out-of-lock condition).

When R leads $V_{\mbox{MUX}}$ the output signal at pin 2 (PC1) remains LOW.




Fig. 6 Phase characteristic of output PC1.

TDD1742T

FUNCTIONAL DESCRIPTION (continued)

Phase comparator 2 (see Fig. 7)




Fig. 7 Simplified block diagram of phase comparator 2.

The digital phase comparator (PC2) has three stable states:

- Recet
- V_{MUX} leads R
- R leads V_{MUX}

Table 1 Phase comparator 2: stable states and corresponding output levels

state	V _{MUX} leads R	R leads V _{MUX}
reset	0	0
V _{MUX} leads R	1	0
R leads V _{MUX}	0	1

Transition from one state to another takes place on command of either an active V_{MUX} -edge or an active R-edge as shown in Fig. 8.




Fig. 8 Transition of state; phase comparator 2.

TDD1742T

The output of phase comparator 2 produces positive or negative going pulses with variable width, dependent on the phase relationship of R and V_{MUX} .

The average output voltage is a linear function of the phase difference. Output at pin 3 (PC2) remains in the high impedance OFF-state in the region in which phase comparator 1 operates




Fig. 9 Phase characteristic of output PC2.

To reach the reset state of phase comparator 2 it is necessary to apply:

- 2V_{MUX} + R*
- 2R + V_{MUX}

Thus to achieve the R leads V_{MUX} state 2R must be applied; to achieve the V_{MUX1} leads R state $2V_{MUX}$ must be applied.

Out-of-lock function

There are several situations when the system goes from the locked to the out-of-lock state (OL output goes HIGH):

- VMIIX leads R, however out of the range of phase comparator 1
- R leads V_{MUX}
- R-pulse is missing
- V_{MUX}-pulse is missing

In the first three situations the locked state can be reset by applying two successive cycles within the range of phase comparator 1.

In the fourth situation the locked state can be reset by applying a V_{MUX} pulse followed by two successive cycles within the range of phase comparator 1.

Phase modulator (see Fig. 10)

The linear phase modulator applies a voltage controlled delay to the signal from the programmable divider to the phase comparator input. The gain of the phase modulator is adjustable via an external bias resistor (BRB) which is connected between pin 26 and ground.

The time delay introduced into the V path to the phase modulator is:

When a positive-going transition appears at the V-input, the D type flip-flop produces a HIGH $\,\mathrm{V}'$ level and causes capacitor C_{B} to produce a positive-going ramp via switch S1 and constant current source I_{1} starting at the V_{SS} potential. When the ramp has reached a value equal to the modulation input voltage (at MOD), the comparator resets the D type flip-flop, which terminates the V pulse. C_{B} now discharges to V_{SS} via switch S1 and constant current source I_{2} and the circuit returns to the start position. Because the trailing edge of the V' pulse is the active edge for the phase comparators, a linear phase modulation is achieved. The associated waveforms are shown in Fig. 11. The phase modulator can be switched OFF, via the programming logic, to avoid superfluous dissipation. To achieve, this the M signal must be programmed to logic 0. The V pulse will then be connected via switch S2 to $\mathrm{V}_{\mathrm{MUX}}$.

 $^{^{\}star}$ This means apply two successive active $V_{\mbox{MUX}}$ edges followed by one active R edge.

TDD1742T

FUNCTIONAL DESCRIPTION (continued)




Fig. 10 Simplified block diagram of the phase modulator.




Fig. 11 Phase modulator waveforms; M = 1.

TDD1742T

Program control

A multiplexed or bus structured sequence allows the TDD1742T to be interfaced to a microcontroller or a PROM.


The device is fully programmable in terms of:

- 6 bits to define the reference divider ratio
- 21 bits to define the main divider ratio
- 1 bit to switch the modulator
- 4 bits to determine the test status

Thus the TDD1742T is programmed with a total of 32 bits which are organized as eight 4-bit words. The address bus is 3 bits wide and the data bus is 4 bits wide. Both buses are TTL compatible. The data words are described in detail in Tables 3 to 7.

Microcontroller mode

If pin 25 (MEMEN) is LOW at general reset, the device is set to the micro-controller mode. In this mode a 7-bit word, comprised of 3 address bits (AB0 to AB2) and 4 data bits (DB0 to DB3), may be strobed into the TDD1742T when the program enable pins PE1 and PE2 are set to opposite state (EXCLUSIVE -OR condition; see Fig. 12 and Table 2). One frame of 8 words is necessary to completely program the TDD1742T. Incoming data is not clocked into the internal counter latches until after the receipt of data corresponding to address 111. Upon subsequent reprogramming it is not necessary to change all eight words but a reprogramming sequence must always finish with the data corresponding to address 111.



- (1) Address and data valid.
- (2) Address and data not valid.

Fig. 12 Waveforms for program enable function; microcontroller mode.

Table 2 Truth table for program enable function; microcontroller mode

PE1	PE2	load
0	0	NO
1	0	YES
0	1	YES
1	1	NO

Program control (continued)


Memory mode (PROM)

If pin 25 (MEMEN) is HIGH at general reset, TDD1742T is set to the memory mode and a programming cycle is initiated. Subsequent reprogramming is performed by applying a pulse to program enable PE1 (pin 23) or PE2 (pin 22). If PE1 is LOW, programming will occur on the LOW-to-HIGH transition of PE2. If PE1 is HIGH, programming will occur on the HIGH-to-LOW transition of PE2. PE1 and PE2 are interchangeable. Reprogramming will also occur by applying a pulse to RESET (pin 11).

At the start of a programming sequence pin 25 goes LOW and may be used to apply power to the memory via an external driver. After a settling time the address bus outputs 000 followed by the remaining seven addresses. During the second half of each address period data, from the memory is latched into the TDD1742T so that the access time of the PROM is not critical.

Note

The program clock is derived from the reference divider chain and its frequency equals $f_{OSC}/4R_0$. After the full 32 bits have been read the address returns to address 000 before going 3-state. This step transfers data from the internal data latches to the appropriate divider latches. Pin 25 now returns to a high impedance state and power is removed from the memory. Fig. 13 shows the timing for a reset initiated programming sequence; the timing is similar for program enable initiated sequence.



- (1) Delay time for PROM settling.
- (2) The program clock is derived from the reference divider chain.
- (3) Data is valid during the shaded period.

Fig. 13 Timing diagram for TDD1742T PROM control.

TDD1742T

Data memory maps

Table 3 Bit programming of the eight 4-bit words

	address			da	ata	
AB2	AB1	AB0	DB3	DB2	DB1	DB0
0	0	0		see Ta	ble 4	
0	0	1	n ₀ 3	n ₀ 2	n ₀ 1	n ₀ 0
0	1	0	R ₀ 0	n ₀ 6	n ₀ 5	n ₀ 4
0	1	1	n ₁ 3	n ₁ 2	n ₁ 1	n ₁ 0
1	0	0	R ₀ 1	n ₁ 6	n ₁ 5	n ₁ 4
1	0	1	n ₂ 3	n ₂ 2	n ₂ 1	n ₂ 0
1	1	0	М	n ₂ 6	n ₂ 5	n ₂ 4
1	1	1	R ₂ 1	R ₂ 0	R ₁ 1	R ₁ 0

In Table 3

n₀, n₁ and n₂ comprises the main programmable divider.

 n_00 is the LSB of n_0 , n_06 the MSB and so forth.

If M is 1 the modular is ON.

Table 4 Memory map for address 000

DB3	DB2	DB1	DB0	program clock to output CLK	mode
0	0	X	X	yes	idle
0	1	0	0	no	idle
al	all other combinations			not defined	not defined

Where

X = don't care.

For optimum performance (minimum crosstalk) 0100 should be programmed into address 000.

TDD1742T

Memory maps (continued)

Table 5 Reference divider control; part 1

	R ₀ 1	R ₀ 0	division ratio
	0	0	12
	0	1	13
	1	0	14
i	1	1	15

In Table 5:

 R_00 and R_01 control the \div 12/13/14/15 portion of the reference divider.

Table 6 Reference divider control; part 2

R ₁ 1	R ₁ 0	division ratio
0	0	9
0	1	5
1	0	6
1	1	7

In Table 6:

 R_10 and R_11 control the $\div 5/6/7/9$ portion of the reference divider.

Table 7 Reference divider control; part 3

R ₂ 1	R ₂ 0	division ratio
0	0	1
0	1	2
1	0	4
1	1	8

In Table 7

 R_20 and R_21 control the \div 1/2/4/8 portion of the reference divider.

Current biassing

Current biassing is provided by 3 external bias resistors A, B and C.

Bias Resistor A: is connected between pin 28 (BRA) and ground. The value of the resistor must be such that $I_{BRA} = 20 \,\mu\text{A}$, which acts as gain control for analogue phase comparator 1.

Bias Resistor B: is connected between pin 26 (BRB) and ground. The value of the resistor must be such that $I_{BRB} = 3$ to 25 μ A, which acts as gain control for the phase modulator.

Bias Resistor C: is connected between pin 27 (BRC) and ground. The value of the resistor must be such that $I_{BRC} = 5$ to 30 μ A, which provides biassing for the remainder of the analogue circuitry.

TDD1742T

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges			
pin 14	v_{DD1}	-0	,5 to + 15 V
pin 8	V_{DD2}	0	,5 to + 15 V
pin 1	V _{DD3}	-0	,5 to + 15 V
Voltage on any input	v_{l}	−0,5 to V	_{DD1} + 0,5 V
Relative supply voltage	$V_{DD2}-V_{DD1}$	max.	0,5 V
Relative supply voltage	$V_{DD3}-V_{DD1}$	max.	0,5 V
D.C. current into any input or output	± 1	max.	10 mA
Power dissipation per package			
for T _{amb} = 0 to + 85 °C	P _{tot}	max.	400 mW
Power dissipation per output			
for T _{amb} = 0 to + 85 °C	PO	max.	100 mW
Storage temperature range	T_{stg}	_	65 to 150 °C
Operating ambient temperature range	Tamb		–40 to 85 °C

TDD1742T

D.C. CHARACTERISTICS

 V_{DD1} = V_{DD3} = 7,4 V; V_{DD2} = 5 V; V_{SS} = 0 V; T_{amb} = 25 °C unless otherwise specified; for definitions see note 1.

parameter	symbol	min.	typ.	max.	unit
Supply	44.	i d			
Supply voltage pin 14 pin 8 pin 1	V _{DD1} V _{DD2} V _{DD3}	7 4,5 7	_ _ _	10 5 10	V V V
Supply current pin 14 (phase modulator OFF) pin 8 pin 1 (phase modulator OFF)	IDD1 IDD2 IDD3	. -	_ _ _	1,5 100 1,5	mΑ μΑ mΑ
Input leakage current (notes 2 and 3) logic inputs, MOD	± ILI		_	300	nA .
Output leakage current (notes 2 and 3) at ½ V _{DD} PC2 high impedance OFF state MEMEN high impedance state	± LO ± LO	_ _ _	_ _	50 1,6	nΑ μΑ
I/O current AB0 to AB2 high impedance state	1/0	5	_	30	μΑ
Logic input voltage LOW CMOS inputs; CMOS I/Os TTL inputs; TTL I/Os	V _{IL}		<u>-</u>	0,3V _{DD1} 0,8	V V
Logic input voltage HIGH CMOS inputs; CMOS I/Os TTL inputs; TTL I/Os	V _{IH} V _{IH}	0,7V _{DD1}	_ _	_ _	V V
Logic output voltage LOW (note 2) at $ I_O < 1 \mu A$	V _{OL}	_	_	50	mV
Logic output voltage HIGH (note 2) at $ I_O < 1 \mu A$	V _{OH}	V _{DD1} -50	_	· _	mV

TDD1742T

parameter	symbol	min.	typ.	max.	unit
Logic output voltage LOW (note 2)					
MEMEN at IOL = 4 mA	VOL	<u> </u>	· <u> </u>	1	V
PC2 at I _{OL} = 1,5 mA	VOL			0,5	V
CLK; OL at IOL = 1 mA	VOL	-	_	0,5	V
XTAL at IOL = 3 mA	VOL	_ '	-	0,5	V
FB at IOL = 1 mA	VOL	_	_	0,5	V
AB0; AB1; AB2 at $I_{OL} = 0.2 \text{ mA}$	VOL	_		0,4	V
Logic output voltage HIGH (notes 2 and 3)				Ì	
PC2 at $-I_{OH}$ = 1,5 mA	Vон	V _{DD1} -0,5	_	_	V
CLK; OL at -I _{OH} = 1 mA	Voн	V _{DD1} -0,5	- -	-	V
XTAL at $-I_{OH} = 3 \text{ mA}$	VOH	V _{DD1} -1	_	-	V
FB at $-I_{OH} = 1 \text{ mA}$	Voн	V _{DD2} –1	_	 -	V -
AB0; AB1 at $I_{OH} = 0.2 \text{ mA}$	Vон	2,4	_	_	V
AB2 at I _{OH} = 0,8 mA	Voн	2,4	_	_	V
Output PC1	j				1 444
sink current (notes 2, 3 and Fig. 15)	lo	1	_	_	mA
source current (notes 2, 3 and Fig. 16)	-lo	1			mA
Internal resistance of					21.
phase comparator 1 (notes 2 and 3)				1 1	
locked state output swing < 200 mV					
specified output range:					
0,5 V _{DD} –0,5 V to 0,5 V _{DD} + 0,5 V	Ri	- ,	2,0		Ω

TDD1742T

A.C. CHARACTERISTICS

A dynamic specification is given for the circuit, built-up with external components as shown in Fig. 14, under the following conditions; for definitions see note 1; $V_{DD} = 7.4 \pm 0.4 \text{ V}$; $T_{amb} = 25 \,^{O}\text{C}$; input transition times $\leq 40 \, \text{ns}$; $C_A = C_B = C_C = 10 \, \text{nF}$; R_A chosen so that $I_{RA} = 20 \, \mu\text{A} \pm 1 \, \mu\text{A}$; R_B chosen so that $I_{RB} = 3 \, \text{to} \, 25 \, \mu\text{A}$; R_C chosen so that $I_{RC} = 5 \, \text{to} \, 30 \, \mu\text{A}$; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
Main programmable divider (DIV(M); pin 7) input frequency all divider ratios (square wave input)	^f DI∨(M)	8,5	_	2	MHz
Reference divider input frequency all divider ratios (square wave input)	fDIV(R)	9	_	_	MHz
Oscillator frequency (OSC; pin 13)	fosc	9	12	_	MHz
Input capacitance DIV(M); OSC DB0 to DB3; PE1; PE2; AB0 to AB2	C _I	- -	<u>-</u> -	3 5	pF pF
Propagation delay (see Fig. 17)			114		
Feedback output to external prescaler DIV (M) → FB at C _L = 10 pF HIGH to LOW* LOW to HIGH*	^t PHL ^t PLH	- -	35 35	70 70	ns ns
Average power supply current (notes 3 and 4) in-lock state	IDD1 IDD2 IDD3	_ _ _	2 0,15 0,45	——————————————————————————————————————	mA mA mA

TDD1742T




Fig. 14 Test circuit for measuring a.c. characteristics.

Notes to the characteristics

1. Definitions:

RA = external biassing resistor between pins BRA and VSS.

RB = external biassing resistor between pins BRB and VSS.

R_C = external biassing resistor between pins BRC and V_{SS}.

CA = decoupling capacitor between pins BRA and VDD.

C_B = decoupling capacitor between pins BRB and V_{DD}.

 C_C = decoupling capacitor between pins BRC and V_{DD} .

CMOS logic inputs: RESET, OSC.

CMOS logic outputs: PC2, CLK, OL, XTAL.

CMOS logic I/O: MEMEN.

TTL logic inputs: DB0 to DB3, PE2, PE1.

TTL logic output: FB.

TTL logic I/O: AB0 to AB2.

Analogue inputs: DIV(M), MOD.

Analogue output: PC1.

Analogue biassing pins: BRA, BRB, BRC.

- 2. All logic inputs at VSS or VDD.
- 3. R_A connected; its value chosen such that I_{BRA} = 20 μA . R_B connected; its value chosen such that I_{BRB} = 20 μA .

 R_C connected; its value chosen such that $I_{BRC} = 20 \,\mu\text{A}$.

4. Average power supply current measured at:

fOSC = 5 MHz, external clock, divider ratio 420;

 $f_{DIV(M)} = 2 MHz$, divider ratio 168.

TDD1742T




Fig. 15 Equivalent circuit for output PC1 sink current.




Fig. 16 Equivalent circuit for output PC1 source current.




Fig. 17 Waveforms showing propagation delay; DIV (M) \rightarrow FB.

TDD1742T

APPLICATION INFORMATION

Fig. 18 shows a typical application circuit using the TDD1742T in the memory mode with the following design parameters:

Frequency range	150 to 155 MHz
VCO sensitivity	1 MHz/V
Reference frequency	12,5 kHz
Prescaler	÷ 80/81
Reference crystal frequency	5,25 MHz
Reference divider chain	÷ 15; ÷ 7; ÷ 1
Total division ratio	12000 to 12400
Loop bandwidth	300 Hz




Fig. 18 Typical application circuit using the TDD1742T in memory mode.

TSA6057/T

GENERAL DESCRIPTION

The TSA6057/6057T is a bipolar single chip frequency synthesizer manufactured in SUBILO-N technology (components laterally separated by oxide). It performs all the tuning functions of a PLL radio tuning system. The IC is designed for application in all types of radio receivers.

Features

- On-chip AM and FM prescalers with high input sensitivity
- On-chip high performance one input (two output) tuning voltage amplifier for the AM and FM loop filters
- On-chip 2-level current amplifier (charge pump) to adjust the loop gain
- Only one reference oscillator (4 MHz) for both AM and FM
- High speed tuning due to a powerful digital memory phase detector
- 40 kHz output reference frequency for co-operation with the FM/IF system and microcomputerbased tuning interface IC (TEA6100)
- Oscillator frequency ranges of: 512 kHz to 30 MHz and 30 MHz to 150 MHz
- Three selectable reference frequencies of 1 kHz, 10 kHz or 25 kHz for both tuning ranges
- Serial 2-wire I²C-bus interface to a microcomputer and one programmable address input
- Software controlled bandswitch output

QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage pin 3 pin 16		V _{CC1} = V ₃₋₄ V _{CC2} = V ₁₆₋₄	4.5 V _{CC1}	5.0 8.5	5.5 12	> >
Supply current pin 3 pin 16	no outputs loaded	1 ₃ 1 ₁₆	12 0.7	20 1.0	28 1.3	mA mA
Max. input frequency on AM _I		fiAM	30	-	-	MHz
Min, input frequency on AM		fiAM	-	- '	0.512	MHz
Max. input frequency on FM		fiFM	150	-	-	MHz
Min. input frequency on FM		fiFM	-	-	30	MHz
Input voltage on AM _I (RMS value)	V _{iFM} = 0 V	ViAM(rms)	30	_	500	m∨
Input voltage on FM _I (RMS value)	V _{iAM} = 0 V	V _{iFM(rms)}	20	-	300	mV
Total power dissipation	:	Ptot	-	0.14	-	W
Operating ambient temperature range		T _{amb}	-30	_	+ 85	°C

PACKAGE OUTLINES

TSA6057: 16-lead DIL; plastic (SOT38).

TSA6057T: 16-lead minipack; plastic (SO16L; SOT162A).

Philips Semiconductors RF Communications Products




Fig.1 Block diagram.

DEVELOPMENT DATA




Fig.2 Pinning diagram.

1 XTAL1 reference oscillator output XTAL2 2 reference oscillator input 3 V_{CC1} positive supply voltage 4 VFF ground 5 FM_I FM VCO input 6 DEC prescaler decoupling 7 AM₁ AM VCO input 8 BS bandswitch output 9 40 kHz reference output fref 10 SDA serial data input I2C-bus SCL 11 serial clock input AS 12 address select input

FM output for external loop filter tuning voltage amplifier input

AM output for external loop filter

positive supply voltage

FUNCTIONAL DESCRIPTION

The TSA6057/6057T contains the following parts and facilities:

- Separate input amplifiers for the AM and FM VCO-signals.
- A prescaler with the divisors 3:4 on AM and 15:16 on FM, a multiplexer to select AM or FM and a 4-bit programmable swallow counter.

13

14

15

16

FM_O

LOOP

AMO

V_{CC2}

PINNING

- A 13-bit programmable counter.
- A digital memory phase detector.
- A reference frequency channel comprised of a 4 MHz crystal oscillator followed by a reference counter. The reference frequency can be 1 kHz, 10 kHz or 25 kHz and is applied to the digital memory phase detector. The reference counter also outputs a 40 kHz reference frequency to pin 9 for co-operation with the FM/IF system and microcomputer-based tuning interface IC (TEA6100).
- A programmable current amplifier (charge pump) which consists of a 5 µA and a 450 µA current source. This allows adjustment of loop gain, thus providing high current-high speed tuning and low current-stable tuning.
- A one input two output tuning voltage amplifier. One output is connected to the external AM loop filter and the other output to the external FM loop filter. Under software control, the AM output is switched to a high impedance state by the FM/AM switch in the FM position and the FM output is switched to a high impedance state by the AM/FM switch in the AM position. The outputs can deliver a tuning voltage of up to 10.5 V.
- An I²C-bus interface with data latches and control logic. The I²C-bus is intended for communication between microcontrollers and different ICs or modules. Detailed information on the I²C-bus specification is available on request.
- A software-controlled bandswitch output.

FUNCTIONAL DESCRIPTION (continued)

Controls

The TSA6057/6057T is controlled via the 2-wire I²C-bus. For programming there is one module address, a logic 0 R/W bit, a subaddress byte and four data bytes. The subaddress determines which one of the four data bytes is transmitted first. The module address contains a programmable address bit (D1) which with address select input AS (pin 12) makes it possible to operate two TSA6057s in one system.

The auto increment facility of the I²C-bus allows programming of the TSA6057/6057T within one transmission (address + subaddress + 4 data bytes).

 The TSA6057/6057T can also be partially programmed. Transmission must then be ended by a stop condition.

The bit organization of the 4 data bytes is shown in Fig.3 and are described in sections (a) to (f).

(a) The bits S0 to S16 (DB0: D7-D1; DB1: D7-D0; DB2: D1-D0) together with bit FM/AM (DB2: D5) are used to set the divisor of the input frequency at inputs AM_I (pin 7) or FM_I (pin 5). If the system is in lock the following is valid:

FM/AM	input frequency (f _i)	input
0	(S0 x 2° + S1 x 2¹ + S13 x 2¹³ + S14 x 2¹⁴) x fref	AM ₁
1	(S0 x 2° + S1 x 21 + S15 x 215 + S16 x 216) x fref	FMI

Where

The minimum dividing ratio for AM mode is $2^6 = 64$ The minimum dividing ratio for FM mode is $2^8 = 256$

(b) The bit CP is used to control the charge pump current (DB0: D0).

СР	current
0	low
1	high

(c) The bits REF1 and REF2 are used to set the reference frequency applied to the phase detector (DB2: D7-D6).

REF1	REF2	frequency (kHz)
0	0	1
0	1	10
1 45	.0	25
1	1	none

(d) The bit FM/AM OPAMP controls the switch AM/FM; FM/AM in the tuning voltage amplifier output circuitry (DB2: D4).

FM/AM OPAMP	switch FM/AM	switch AM/FM
. 1	closed	open
0	open	closed

TSA6057/T

(e) The bit BS controls the open collector bandswitch output (DB2: D2).

BS	bandswitch output
1	sink current
0	floating

(f) The data byte DB3 must be set to 0 0. It is also used for test purposes.




Fig.3 Bit organization.

TSA6057/T

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage (pin 3)	V _{CC1} = V ₃₋₄	-0.3	5.5	V
Supply voltage (pin 16)	V _{CC2} = V ₁₆₋₄	V _{CC1}	12.5	V
Total power dissipation	P _{tot}	_	0.85	w
Operating ambient temperature	T _{amb}	-30	+ 85	o _C
Storage temperature range	T _{stg}	-65	+ 150	°C

CHARACTERISTICS

V_{CC1} = 5 V; V_{CC2} = 8.5 V; T_{amb} = 25 °C; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pin 3)		V _{CC1}	4.5	5.0	5.5	٧
Supply voltage (pin 16)		V _{CC2}	V _{CC1}	8.5	12	v
Supply current pin 3 pin 16	no outputs loaded	ICC1	12 0.7	20	28 1.3	mA mA
I ² C-bus inputs (SDA; SCL)						
Input voltage HIGH		V _{IH} .	3.0	_	5.0	V
Input voltage LOW		VIL	-0.3	_	1.5	V
Input current HIGH	was the second	ПН	_	_	10	μА
Input current LOW		IIL.	- <u></u>	_	10	μА
SDA output	open collector					
Output voltage LOW	I _{OL} = 3.0 mA	VOL	_	_	0.4	v
AS input	,)				
Input voltage HIGH		VIH	3.0	_	5.0	V
Input voltage LOW		VIL	-0.3	_	1.0	V
Input current HIGH	er journe of the Ari	ин	_	_	10	μА
Input current LOW		111	_	_	10	μA
RF input (AM; FM)						
Max. input frequency on AM _I		fiAM	30		-	MHz
Min. input frequency on AML		fiAM	-	_	0.512	MHz
Max. input frequency on FM	and the second second	fiFM	150	_		MHz
Min. input frequency on FM ₁		fiFM	_		30	MHz
Input voltage on AM _I (RMS value)	V _{iFM} = 0 V measured in Fig.4	ViAM(rms)	30	_	500	mV
Input impedance AM _I resistance capacitance	in the following state of	R _{AM}	_	5.9 2	_	kΩ pF

TSA6057/T

parameter	conditions	symbol	min.	typ.	max.	unit
RF input (continued)						
Input voltage on FM _I (RMS value)	V _{iAM} = 0 V measured in Fig.4	V _{iFM(rms)}	20	_	300	m∨
Input impedance FM ₁ resistance capacitance	V	R _{FM}	_	3.6	_	kΩ pF
Oscillator (XTAL1; XTAL2)		1 100		ļ -		-
Crystal resonance resistance (4 MHz)	see Fig.5	RXTAL		_	150	Ω
Programmable charge pump			l			
Output current to loop filter bit CP = logic 0 bit CP = logic 1		I _{chp}	3 400	5 500	7 600	μΑ μΑ
Ripple rejection	f _{ripple} = 100 Hz				1	
20 log ΔV _{CC1} /ΔV _O 20 log ΔV _{CC2} /ΔV _O		RR RR	40 40	50 50	_	dB dB
Bandswitch output (pin 8)	1					
Output voltage HIGH		VOH	-	_	12	V
Output voltage LOW	IOL = 3 mA	VOL	-	_	0.8	V
Output leakage current	V _{OH} = 12 V	ILO	-	_	10	μΑ
Reference frequency output (pin 9)						
Output frequency	4 MHz crystal	fref	_	40	_	kHz
Output voltage HIGH	I _{source} = 5 μA	VOH	1.2	1.4	1.7	V
Output voltage LOW		VOL	_	0.1	0.2	V
Tuning voltage amplifier outputs					i	
AM output (pin 15) max. output voltage	I _{source} = 0.5 mA	V _{O(max)}	V _{CC2}	_		v
min, output voltage max, output source current max, output sink current	I _{sink} = 1 mA	VO(min) Isource Isink	-1.5 - 0.5 1.0	-	0.8 _ _	V mA mA
FM output (pin 13) max. output voltage	I _{source} = 0.5 mA	V _{O(max)}	Vçç2	_	_	v
min. output voltage max. output source current max. output sink current	I _{sink} = 1 mA	VO(min) Isource Isink	-1.5 - 0.5 1.0	- - -	0.8 - -	V mA mA
Impedance of switched off output		Z _{O(off)}	5	_	_	мΩ
Input bias current (absolute value)		Ibias	_	1	5	nA

TSA6057/T

SENSITIVITY MEASUREMENT




Fig.4 Prescaler input sensitivity.

APPLICATION INFORMATION




Fig.5 Crystal connection (4 MHz).

TSA6057/T




Fig.6 Application diagram

DEVELOPMENT DATA

TSA5511

FEATURES

- Complete 1.3 GHz single chip system
- Low power 5 V, 35 mA
- I2C-bus programming
- In-lock flag
- · Varicap drive disable
- Low radiation
- Address selection for Picture-In-Picture (PIP), DBS tuner
- · Analog-to-digital converter
- 8 bus controlled ports (5 for TSA5511T), 4 open collector outputs (bi-directional)
- · Power-down flag

APPLICATIONS

- TV tuners
- VCR Tuners

DESCRIPTION

The TSA5511 is a single chip PLL frequency synthesizer designed for TV tuning systems. Control data is entered via the I2C-bus; five serial bytes are required to address the device, select the oscillator frequency, programme the eight output ports and set the charge-pump current. Four of these ports can also be used as input ports (three general purpose I/O ports, one ADC). Digital information concerning those ports can be read out of the TSA5511 on the SDA line (one status byte) during a READ operation. A flag is set when the loop is "in-lock" and is read during a READ operation. The device has one fixed I2C-bus address and 3 programmable addresses, programmed by applying a specific voltage on Port 3. The phase comparator operates at 7.8125 kHz when a 4 MHz crystal is used.





QUICK REFERENCE DATA


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{cc}	supply voltage	_	5	_	٧
Icc	supply current	-	35	_	mA
Δf	frequency range	64	_	1300	MHz
V _i	input voltage level				
	80 MHz to 150 MHz	12	-	300	mV
	150 MHz to 1 GHz	9	-	300	mV
	1 GHz to 1.3 GHz	40	-	300	mV
f _{XTAL}	crystal oscillator	3.2	4	4.48	MHz
Io	open-collector output current	10	_	-	mA
lo	current-limited output current	_	1	_	mA
T _{amb}	operating ambient temperature range	-10	-	80	°C
T _{stg}	storage temperature range (IC)	-40	-	150	°C


ORDERING INFORMATION

EXTENDED	PACKAGE							
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE				
TSA5511	18	DIL	plastic	SOT102				
TSA5511T	16	so	plastic	SOT109				
TSA5511AT	20	so	plastic	SOT163				









PINNING

SYMBOL	YMBOL PIN PIN PIN DIL 18 SO16 SO20			DESCRIPTION				
PD	1	1	1	charge-pump output				
Q1	2	2	2	crystal oscillator input 1				
Q2	3	3	3	crystal oscillator input 2				
n.c.			4	not connected				
SDA	4	4	5	serial data input/output				
SCL	5	5	6	serial clock input				
P7	6	6	7	port output/input (general purpose)				
n.c.			. 8	not connected				
P6	7	7	9	port output/input for general purpose ADC				
P5	8	8	10	port output/input (general purpose)				
P4	. 9	9	. 11	port output/input (general purpose)				
P3	10	10	12	port output/input for address selection				
P2	11		13	port output				
n.c.		11		not connected				
P1	12		14	port output				
P0	13		15	port output				
V _{cc}	14	12	16	voltage supply				
RF _{IN1}	15	13	17	UHF/VHF signal input 1				
RF _{IN2}	16	14	18	UHF/VHF signal input 2 (decoupled)				
V _{EE}	17	15	19	GND				
UD	18	16	20	drive output				

TSA5511

FUNCTIONAL DESCRIPTION

The TSA5511 is controlled via the two-wire I²C-bus. For programming, there is one module address (7 bits) and the R/W bit for selecting READ or WRITE mode.

WRITE mode : $R/\overline{W} = 0$ (see Table 1)

After the address transmission (first byte), data bytes can be sent to the device. Four data bytes are needed to fully program the TSA5511. The bus transceiver has an

auto-increment facility which permits the programming of the TSA5511 within one single transmission (address + 4 data bytes).

The TSA5511 can also be partially programmed on the condition that the first data byte following the address is byte 2 or byte 4. The meaning of the bits in the data bytes is given in Table 1. The first bit of the first data byte transmitted indicates whether frequency data (first bit = 0) or charge pump and port information (first bit = 1) will follow. Until an I²C-bus STOP condition is sent by

the controller, additional data bytes can be entered without the need to re-address the device. This allows a smooth frequency sweep for fine tuning or AFC purpose. At power-on the ports are set to the high impedance state.

The 7.8125 kHz reference frequency is obtained by dividing the output of the 4 MHz crystal oscillator by 512. Because the input of UHF/VHF signal is first divided by 8 the step size is 62.5 kHz. A 3.2 MHz crystal can offer step sizes of 50 kHz.

Table 1 Write data format

	MSB							LSB	·	· · · · · · · · · · · · · · · · · · ·
Address	1	1	0	0	0	MA1	MAO	0	Α	byte 1
Programmable divider	0	N14	N13	N12	N11	N10	N9	N8	Α	byte 2
Programmable divider	N7	N6	N5	N4	N3	N2	N1	N0	Α	byte 3
Charge-pump and test bits	1	СР	T1	ТО	1	1	1	os	Α	byte 4
Output ports control bits	P7	P6	P5	P4	P3	P2*	P1*	P0*	А	byte 5

note

MA1, MA0 programmable address bits (see Table 4)

A acknowledge bit

 $N = N14 \times 2^{14} + N13 \times 2^{13} + ... + N1 \times 2^{1} + N0$

CP charge-pump current

CP = 0 50 μ A

CP = 1 220 μA

P3 to P0 = 1 limited-current output is active

P7 to P4 = 1 open-collector output is active

P7 to P0 = 0 output are in high impedance state

 $T1 = 1 P6 = f_{ref}, P7 = f_{DIV}$

T0 = 1 3-state charge-pump

OS = 1 operational amplifier output is switched off (varicap drive disable)

^{*} not valid for TSA5511T.

TSA5511

FUNCTIONAL DESCRIPTION (continued)

READ mode : $R/\overline{W} = 1$ (see Table 2)

Data can be read out of the TSA5511 by setting the R/W bit to 1. After the slave address has been recognized, the TSA5511 generates an acknowledge pulse and the first data byte (status word) is transferred on the SDA line (MSB first). Data is valid on the SDA line during a high position of the SCL clock signal.

A second data byte can be read out of the TSA5511 if the processor generates an acknowledge on the SDA line. End of transmission will occur if no acknowledge from the processor occurs.

The TSA5511 will then release the data line to allow the processor to generate a STOP condition. When ports P3 to P7 are used as inputs, they must be programmed in their high-impedance state.

The POR flag (power-on-reset) is set to 1 when $V_{\rm CC}$ goes below 3 V and at power-on. It is reset when an end of data is detected by the TSA5511 (end of a READ sequence).

Control of the loop is made possible with the in-lock flag FL which indicates (FL = 1) when the loop is

phase-locked. The bits I2, I1 and I0 represent the status of the I/O ports P7, P5 and P4 respectively. A logic 0 indicates a LOW level and a logic 1 a HIGH level (TTL levels). A built-in 5-level ADC is available on I/O port P6. This converter can be used to feed AFC information to the controller from the IF section of the television as illustrated in the typical application circuit in Fig. 5. The relationship between bits A2, A1 and A0 and the input voltage on port P6 is given in Table 3.

Table 2 Read data format

	MSB	ISB					LSB			
Address	1	1	0	0	0	MA1	MAO	1	A	byte 1
Status byte	POR	FL	12	11	10	A2	A1	A0		byte 2

POR	power-on-reset flag. (POR = 1 on power-on)
FL	in-lock flag (FL = 1 when the loop is phase-locked)
12, 11, 10	digital information for I/O ports P7, P5 and P4 respectively
A2, A1, A0	digital outputs of the 5-level ADC.

Accuracy is 1/2 LSB (see Table 3)

MSB is transmitted first.

Address selection

The module address contains programmable address bits (MA1 and MA0) which together with the I/O port P3 offers the possibility of having several synthesizers (up to 3) in one system.

The relationship between MA1 and MA0 and the input voltage I/O port P3 is given in Table 4.

TSA5511

Table 3 A/D converter levels

Voltage applied on the port P6	A2	A1	A0
0.6 V _{cc} to 13.5 V	1	0	0
0.45 V _{cc} to 0.6 V _{cc}	0	1	1
0.3 V _{cc} to 0.45 V _{cc}	0	1	0
0.15 V _{cc} to 0.3 V _{cc}	0	0	1
0 to 0.15 V	0	9000 - 0	0

Table 4 Address selection

MA1	MA0	Voltage applied on port P3
0	0	0 to 0.1 V _{cc}
0	1	always valid
1	0	0.4 to 0.6 V _{CC}
1	1	0.9 V _{CC} to 13.5 V

LIMITING VALUES

In accordance with Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{cc}	supply voltage	-0.3	6	V
V ₁	charge-pump output voltage	-0.3	V _{cc}	V
V_2	crystal (Q1) input voltage	-0.3	V _{cc}	٧
V ₄	serial data input/output	-0.3	6	V
V ₅	serial clock input	-0.3	6	V
V ₆₋₁₃	P7 to P1 I/O voltage	-0.3	+16	V
V ₁₅	prescaler input	-0.3	V _{cc}	٧
V ₁₈	drive output voltage	-0.3	V _{cc}	V
I ₆	P7 to P0 output current (open collector)	-1	15	mA
14	SDA output current (open collector)	-1	5	mA
T _{stg}	storage temperature range (IC)	-40	+150	°C
T _i	maximum junction temperature		150	°C

THERMAL RESISTANCE

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
R _{th j-a}	from junction to ambient in free air (DIL18)	•	80	K/W
,	from junction to ambient in free air (SO16)	•	110	K/W
	from junction to ambient in free air (SO20)	-	80	K/W

TSA5511

CHARACTERISTICS

 V_{CC} = 5 V; T_{amb} = 25 °C; unless otherwise specified All pin numbers refer to DIL 18 version

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Functiona	l range				Y	
V _{cc}	supply voltage range		4.5	_	5.5	V
T _{amb}	operating ambient temperature range		-10	-	80	°C
f _{CLK}	clock input frequency		64	-	1300	MHz
N	divider		256	-	32767	. N. J. 1984
Icc	supply current	***	25	35	50	mA
f _{XTAL}	crystal oscillator		3.2	4	4.48	MHz
Z _I	input impedance (pin 2)		-480	-400	-320	Ω
	input level	$V_{\rm CC}$ = 4.5 V to 5.5 V; $T_{\rm amb}$ = -10 to 80 °C; see typical sensitivity curve in Fig. 6				
	f = 80 to 150 MHz		12/–25	_	300/2.6	mV/dBm
	f = 150 to 1000 MHz	e Njordania	9/–28	-	300/2.6	mV/dBm
	f = 1000 to 1300 MHz		40/–15	- ,	300/2.6	mV/dBm
R _I	prescaler input resistance see SMITH chart in Fig. 7			50		Ω
Cı	input capacitance		-	2	-	pF
Output po	rts (current-limited) P0-P3	tions and				
I _{LO}	leakage current	V ₁₃ = 13.5 V	-	Ī-	10	μА
Isink	output sink current	V ₁₃ = 12 V	0.7	1.0	1.5	mA
Output po	rts (open collector) P4-P7 (see note 1)				e
ILO	leakage current	V ₉ = 13.5 V	_	1	10	μА
V _{OL}	output voltage LOW	l ₉ = 10 mA; note 2	7		0.7	٧
Input P3						
Гон	input current HIGH	V _{OH} = 13.5 V	-	-	10	μА
loL	input current LOW	$V_{OL} = 0 V$	-10	-	-	μА
Input ports	s P4-5, P7			-		
V _{IL}	input voltage LOW		[-		0,8	V
V _{IH}	input voltage HIGH	The state of the s	2.7	-	1-	V
I _{IH}	input current HIGH	V ₆ = 13.5 V		-	10	μА
I _{IL}	input current LOW	V ₆ = 0 V	-10	-	-	μА
Input port	P6					
l _{iH}	input current HIGH	V ₇ = 13.5 V	T-		10	μА
I _{IL} .	input current LOW	V ₇ = 0 V	-10	-	1-	μА

1.3GHz bi-directional I²C bus controlled synthesizer


TSA5511

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SCL and S	SDA inputs					
V _{IH}	input voltage HIGH		3.0	—	5.5	V
V _{IL}	input voltage LOW		_	1-	1.5	V
I _{IH}	input current HIGH	$V_5 = 5 \text{ V}, V_{CC} = 0 \text{ V};$ $V_5 = 5 \text{ V}, V_{CC} = 5 \text{ V}$	-	_	10 10	μ Α μ Α
· I _{IL}	input current LOW	$V_5 = 0 \text{ V}, V_{CC} = 0 \text{ V};$ $V_5 = 0 \text{ V}, V_{CC} = 5 \text{ V}$	-10 -10	-	_ _	μ Α μ Α
Output SD	A (open collector)					
I _{LO}	leakage current	V ₄ = 5.5 V	-	-	10	μА
V ₄	output voltage	I ₄ = 3 mA	_	-	0.4	V
Charge-pu	ımp output PD					
1,11	input current HIGH (absolute value)	CP = 1	90	220	300	μА
I _{IL}	input current LOW (absolute value)	CP = 0	22	50	75	μА
Vo	output voltage	in-lock	1.5	_	2.5	٧
I _{1Leak}	off-state leakage current	T0 = 1	-5]-	5	nA
Operation	al amplifier output UD (test mode : T	0 = 1)				
V ₁₈	output voltage	V _{IL} = 0 V	-	T-	100	mV
V ₁₈	output voltage when switched-off	OS = 1; V _{IL} = 2 V	-	-	200	mV
G	operational amplifier current gain; I ₁₈ /(I ₁ - I _{1leak})	OS = 0; V_{1L} = 2 V; I_{18} = 10 μ A	2000	<u>:</u> -	-	

Notes to the characteristics


- 1. When a port is active, the collector voltage must not exceed 6 V.
- 2. Measured with a single open-collector port active.


Philips Semiconductors RF Communications Products



1.3GHz bi-directional I²C bus controlled synthesizer

TSA5511





1.3GHz bi-directional I²C bus controlled synthesizer

TSA5511

FLOCK FLAG DEFINITION (FL)

When the FL flag is 1, the maximum frequency deviation (Δf) from stable frequency can be expressed as follows:


$$\Delta f = \pm (K_{VCO}/K_O) \times I_{CP} \times (C1 + C2)/(C1 \times C2)$$



 K_{VCO} = oscillator slope (Hz/V) I_{CP} = charge-pump current (A)

 $K_0 = 4 \times 10E6$

C1 and C2 = loop filter capacitors



FLOCK FLAG APPLICATION

- K_{VCO} = 16 MHz/V (UHF band)
- I_{CP} = 220 μA
- C1 = 180 nF
- C2 = 39 nF
- $\Delta f = \pm 27.5 \text{ kHz}.$

Table 5 Flock flag settings

	MIN.	MAX.	UNIT
Time span between actual phase lock and FL-flag setting	1024	1152	μs
Time span between the loop losing lock and FL-flag resetting	0	128	μs



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 358 10011.

UAA2080T

FEATURES

- Wide frequency range up to 512 MHz
- · High sensitivity
- · High dynamic range
- Electronically adjustable filters on chip
- Wide frequency offset range and wide deviation range
- Fully POCSAG compatible
- Power on/off mode selectable by the chip enable input
- Low supply voltage; low power consumption
- High integration level

GENERAL DESCRIPTION

The UAA2080T is a high performance low power radio receiver circuit primarily intended for VHF and UHF (25 to 512 MHz) pager receivers for wide area digital paging systems, employing direct FM non-return-to-zero (NRZ) frequency shift keying (FSK). The receiver design is based on the "direct conversion" principle where the input signal is mixed directly down to the base band by a local oscillator on the signal frequency. Two complete signal paths with signals of 90° phase difference are

required to demodulate the signal. The circuit makes extensive use of on-chip capacitors to minimize the number of external components.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 9)		1.9	2.05	3.5	V
l _p	supply current (pin 9)		2.3	2.7	3.2	mA
I _{P off}	stand-by current (pin 9)		-		3	μА
P _{i ref}	RF input sensitivity (pin 3)	BER <3/100; f _i = 470 MHz; ± 4.0 kHz deviation; data rate 1200 bits/s		-124.5	-121.5	dBm
V _{P det}	supply voltage threshold for battery LOW indicator		1.95	2.05	2.15	V
T _{amb}	operating ambient temperature range		-10	-	55	°C

ORDERING INFORMATION

EXTENDED TYPE		PAC	KAGE	Name of the state
NUMBER	PINS	PIN POSITION	MATERIAL	CODE
UAA2080T	28	mini-pack	plastic	SOT136A

UAA2080T



UAA2080T

N	lote to	the	components	shown	in	Fig.1	
---	---------	-----	------------	-------	----	-------	--

Inductances:	L1	12.5 nH	± 5 %	(Q _{min} = 145 at 470 MHz)
	L2, L3, L6, L7	8 nH	± 10 %	$(Q_{min} = 50 \text{ at } 470 \text{ MHz; TC} = +25 \text{ to} + 125 \text{ ppm/K})$
	L4, L5	40 nH	± 10 %	$(Q_{min} = 40 \text{ at } 470 \text{ MHz}; TC = +25 \text{ to} + 125 \text{ ppm/K})$
	L8	100 nH	± 10 %	$(Q_{min} = 30 \text{ at } 156 \text{ MHz}; TC = +25 \text{ to} + 125 \text{ ppm/K})$
	L9	560 nH	± 10 %	$(Q_{min} = 40 \text{ at } 78 \text{ MHz}; TC = +25 \text{ to} + 125 \text{ ppm/K})$
Resistors:	R1 to R5		tolerance ± 2 %	(TC = + 50 ppm/K)
Capacitors:	C1, C2, C7, C8, C9		tolerance ± 5 %	(TC = 0 ± 30 ppm/K; tan $\delta \le 30$ x 10^{-4} at 1 MHz)
	C3, C6, C12			(TC = 0 \pm 200 ppm/K; tan $\delta \le$ 20 x 10 ⁻⁴ at 1 MHz)
	C4, C5, C14, C18, C19		tolerance ± 10 %	(TC = 0 ± 30 ppm/K; tan $\delta \le 10 \times 10^{-4}$ at 1 MHz)
	C10, C11		tolerance ± 5 %	(TC = 0 ± 30 ppm/K; $\tan \delta \le 21 \times 10^{-4}$ at 1 MHz)
	C13		tolerance ± 20 %	
	C15		=	(TC = 0 \pm 300 ppm/K; tan $\delta \le$ 20 x 10 ⁻⁴ at 1 MHz)
	C16		tolerance ± 30 %	(TC = 0 ± 30 ppm/K; $\tan \delta \le 26 \times 10^{-4}$ at 1 MHz)
	C17			(TC = +1700 \pm 500 ppm/K; tan δ ≤ 50 x 10-4 at 1 MHz)


Crystal XTAL:

f = 78.325 MHz (crystal with 8 pF load), 3rd overtone, pullability > 2.75 ppm/pF (change in frequency between series resonance and resonance with 8 pF series capacitor at 25 °C), dynamic resistance R1 < 30 Ω , Δ f = \pm 5 ppm for - 10 to 60 °C with 25 °C reference, calibration plus aging tolerance: –5 to +15 ppm.

UAA2080T


PINNING

SYMBOL	PIN	DESCRIPTION
TPI	1	IF test point (I-channel)
TPQ	2	IF test point (Q-channel)
VI1RF	3	pre-amplifier RF input 1
VI2RF	.4	pre-amplifier RF input 2
RRFA	5	external emitter resistor of pre-amplifier
GND1	6	ground 1 (0 V)
VO2RF	7	pre-amplifier RF output 2
VO1RF	8	pre-amplifier RF output 1
V _P	9	positive supply voltage
VI2MI	10	I-channel mixer input 2
VI1MI	11	I-channel mixer input 1
VI1MQ	12	Q-channel mixer input 1
VI2MQ	13	Q-channel mixer input 2
GND2	14	ground 2 (0 V)
СОМ	15	gyrator filter resistor (common line)
RGYR	16	gyrator filter resistor
VO1MUL	17	frequency multiplier output 1
VO2MUL	18	frequency multiplier output 2
RMUL	19	external emitter resistor for frequency multiplier
TDC	20	DC test point (no external connection at normal operation)
osc	21	oscillator collector
GND3	22	ground 3 (0 V)
OSB	23	oscillator base (crystal input)
OSE	24	oscillator emitter
TS	25	test switch (no external connection at normal operation)
BLI	26	battery LOW indicator output
DO	27	DATA output
RE	28	receiver enable input



942

UAA2080T



FUNCTIONAL DESCRIPTION

The complete circuit consists of the following functional blocks as shown in Fig.1:

Radio Frequency Amplifier

The RF amplifier is an emitter-coupled pair driving a balanced cascode stage, which drives an external balanced tuned circuit. Its bias current is set by an external resistor R1 (330 Ω) to

typically 770 μ A. With this bias current and at UHF (470 MHz) the optimum source resistance is 1 k Ω . The capacitors C1 and C2 transform a 50 Ω source resistance to this optimum value. The output drives a tuned circuit with capacitive divider (C7, C8 and C9) to provide maximum power transfer to the phase-splitting network and the mixers.

Mixers

The double balanced mixers consist of common base input stages and upper switching stages driven from the frequency multiplier. The input impedance (300 Ω) of each mixer acts together with external components (C10, C11; L4, L5 respectively) as phase shifter/power splitter to provide a differential phase shift of 90 degrees between the I-channel and the Q-channel.

UAA2080T

Oscillator

The oscillator is based on a transistor in common collector configuration. It is followed by a cascode stage driving a tuned circuit which provides the signal for the frequency multiplier. The oscillator bias current (typically 250 µA) is determind by the external resistor R5 (1.8 k Ω). The oscillator frequency is controlled by an external 3rd overtone crystal in parallel resonance mode. External capacitors between base and emitter (C16) and from emitter to ground (C17) make the oscillator transistor appear as having a negative resistance for small signals; this causes the oscillator to start. A parallel resonant circuit (L9 and C18) connected to the emitter of the oscillator transistor prevents oscillation at the fundamental frequency of the crystal. The resonant circuit at output pin 21 selects the second harmonic of the oscillator frequency. In other applications a different multiplication factor may be chosen.

Frequency Multiplier

The frequency multiplier is an emitter-coupled pair driving an external balanced tuned circuit. Its bias current is set by an external resistor R4 (1.2 k Ω) to typically 350 μ A. The oscillator signal is internally AC-coupled to one input of the emitter-coupled pair while the other input is internally grounded via a capacitor. The frequency multiplier output signal between pins 18 and 19 drives the upper switching stages of the mixers. The bias voltage on pins 18 and 19 is set by an external resistor R3 (820 Ω) to allow sufficient voltage swing at the mixer outputs.

Low Noise Amplifiers, Active Filters and Gyrator Filters

The low noise amplifiers ensure that the noise of the following stages does not affect the overall noise figure. The following active filters before the gyrator filters reduce the levels of large signals from adjacent channels. Internal AC-couplings block DC-offsets from the gyrator filter inputs.

The gyrator filters implement the transfer function of a 7th-order elliptic filter. Their cut-off frequencies are determind by the external resistor R2 (47 k Ω). The gyrator filter output signals are available on IF test points TPI and TPQ (pins 1 and 2).

Limiters

The gyrator filter output signals are amplified in the limiter amplifiers to get IF signals with removed amplitude information.

Demodulator

The limiter amplifier output signals are fed to the demodulator. The demodulator output DO (on pin 27) is going LOW or HIGH depending upon which of the input signals leads the other one.

Battery LOW Indicator

The battery LOW indicator senses the supply voltage and sets its output to HIGH when the supply voltage is less than V_{P det} (typically 2.05 V). Low battery warning is available at pin 26.

Band Gap Reference

The whole chip can be powered-up and powered-down by enabling and disabling the band gap reference via the receiver enable pin 28.

UAA2080T

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134). Ground pins 6, 14 and 22 connected together.

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _p	positive supply voltage (pin 9)	-0.3	8	V
T _{stg}	storage temperature range	-55	125	°C
T _{amb}	operating ambient temperature range	-10	70	°C
-	Electrostatic handling (note 1)			
V _{ESD}	pins 3 and 4		+2000 -1500	V
	pin 5	_	+2000 -500	V
	pins 7 and 8	_	+250 -2000	V
	pin 9	-	+500 -1000	V
	pins 23 and 24	-	+1500 -500	٧
	other pins	-	±2000	V

Note to the Limiting Values

1. Equivalent to discharging a 100 pF capacitor through a 1.5 $k\Omega$ resistor.

UAA2080T

DC CHARACTERISTICS

 $V_p = 2.05 \text{ V}$; $T_{amb} = -10 \text{ to } 55 \text{ °C}$ (typical values at $T_{amb} = 25 \text{ °C}$); measurements taken in test circuit Fig.1 with XTAL at pin 23 disconnected unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage range (pin 9)	a Miller Challenger	1.9	2.05	3.5	V
l _p	supply current (pin 9)	V _{RE} = HIGH	2.3	2.7	3.2	mA
I _{P off}	stand-by current (pin 9)	V _{RE} = LOW	=		3	μА :
Receiver er	nable input (pin 28)	1. The	17 11 12		1	
V _{RE}	HIGH level input voltage(receiver active)		1.4	<u>-</u>	V _P	٧
	LOW level input voltage (receiver inactive)		0	= 	0.3	V
I _{RE}	HIGH level input current	$V_{RE} = V_P = 3.5 \text{ V}$	-	-	20	μА
	LOW level input current	V _{RE} = 0	0	-	-1.0	μА
Battery LO	W indicator output (pin 26)					
V _{BLI}	HIGH level output voltage	$V_P < V_{P \text{ det}}$; $I_{BLI} = -10.0 \mu A$	V _P - 0.5	-	-	٧
	LOW level output voltage	$V_P < V_{P \text{ det}};$ $I_{BLI} = +10 \mu A$	-	-	0.5	V
V _{P det}	low battery warning threshold		1.95	2.05	2.15	ν
Demodulate	or output (pin 27)			45.3	agran it Nill	
V _{DO}	HIGH level output voltage	l _{DO} = -10 μA	V _P - 0.5	T- , ,		V
	LOW level output voltage	I _{DO} = +10 μA	_	-	0.5	V

UAA2080T

AC CHARACTERISTICS

 $V_P = 2.05 \text{ V}$; $T_{amb} = 25 ^{\circ}\text{C}$; test circuit Fig.1; $f_{i,BF} = 469.95 \text{ MHz}$ with $\pm 4.0 \text{ kHz}$ deviation; 1200 baud pseudo random bit sequence modulation ($t_r = 250 \pm 25 \, \mu\text{s}$ measured between 10% and 90% of voltage amplitude) and 20 kHz channel spacing; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Radio freq	uency input					
P _{i ref}	input sensitivity (P _{i ref} is the	BER < 3/100; note 1	-	-124.5	-121.5	dBm
	maximum available power at the input of the test board)	T _{amb} = -10 to 55 °C; note 2	-	-	-118.5	dBm
		V _p = 1.9 V	-]-	-115.5	dBm
Mixers to	demodulator					
α_a	adjacent channel selectivity	T _{amb} = 25 °C	67	70	T-	dB
		$T_{amb} = -10 \text{ to } 55 ^{\circ}\text{C}$	65	-	-	dB
α_{ci}	IF filter channel imbalance		-	-	2	dB
α_{c}	co-channel rejection		-	4	7	dB
α_{sp}	spurious immunity		50	60	-	dB
α_{im}	intermodulation immunity		55	60	-	dB
α _{bl}	blocking immunity	$\Delta f > \pm 1$ MHz; note 3	75	82	-	dB
f _{offset}	frequency offset range (3dB	deviation $f = \pm 4.0 \text{ kHz}$	±2	-	-	kHz
	degradation in sensitivity)	deviation $f = \pm 4.5 \text{ kHz}$	±2.5	T-	-	kHz .
Δf_{dev}	deviation range (3 dB degradation in sensitivity)		2.5	-	7.0	kHz
t _{on}	receiver turn-on time	data valid after setting RE input HIGH; note 4	_	_	5	ms

Notes to the AC Characteristics

- 1. The bit error rate BER is measured using the test facility shown in Fig.5.
- 2. Capacitor C17 requires re-adjustment to compensate temperature drift.
- 3. Δf is the frequency offset between the wanted signal and the interfering signal.
- 4. Turn-on time is defined as the time from RE (pin 28) going HIGH to the reception of valid data on DO output (pin 27). Turn-on time is measured using an external oscillator (turn-on time using the internal oscillator is dependent upon the oscillator circuitry).

UAA2080T

TEST INFORMATION

Tuning procedure for AC tests

Turn on the signal generator:
 f = 469.954 MHz, no modulation,
 V_{IRF} = 1 mV RMS.

2. Measure the IF with a counter

- connected to test point TPI (pin 1). Tune C17 to set the crystal oscillator to achieve IF = 4 kHz. Change the generator frequency to f = 469.946 MHz and check that IF is also 4 kHz. For a received input frequency $f_{\rm i}$ $_{\rm NF} = 469.950$ MHz the crystal frequency is $f_{\rm osc} = 78.325$ MHz (for definition of crystal frequency, see remarks to the components in Fig.1).
- Set the signal generator to nominal frequency and turn on the modulation (f = 469.950 MHz, deviation ±4.0 kHz, 600 Hz square wave modulation, V_{I RF} = 1 mV RMS). Note that the RF signal should be reduced in the following tests, as the receiver is tuned, to ensure V_{O IF} = 10 to 50 mV (p-p) on test point pins 1 or 2 (TPI or TPQ).
- Tune C15 (oscillator output circuit) and C12 (frequency multiplier output) to obtain a peak audio voltage on TPI (pin 1).
- Tune C3 and C6 (RF input and mixer input) to obtain a peak audio voltage on TPI (pin 1).

- Check that the output signal on TPQ (pin 2) is within 3 dB in amplitude and at 90 (±20) degrees relative phase of the signal on TPI (pin 1).
- Check that data signal appears on output DO (pin 27) and proceed with the AC test.

AC Test Conditions

The reference signal level for the following tests is defined as the input level in dBm to give a Bit Error Rate BER \leq 3/100 (corresponding with 36 bit errors per second for 1200 bit/s). The following tests are executed without load on test points TPQ and TPI.

Definitions:

modulated test signal 1 469.950 MHz deviation +4.0 kHz modulation 1200 baud pseudo random bit sequence rise time 250 ±25 μs (between 10% and 90% of final value) modulated test signal 2 deviation +2.4 kHz modulation 400 Hz sine wave f1 frequency of signal generator 1 12 frequency of signal generator 2 f3 frequency of signal generator 3 channel spacing (20 kHz) P1 maximum available power from signal generator 1 at the test board input P2 maximum available power from signal generator 2 at the test board input P3 maximum available power from signal generator 3 at the test board input previously defined in the AC Characteristics

UAA2080T

Adjacent channel selectivity, Fig.4(b) (f2 = f1 ±∆f_{cs})

generator 1: modulated test signal 1; P1 = P_{i ref} + 3dB

generator 2: modulated test signal 2; $P2 = P1 + 67 dB (\alpha_{a min})$

2. Co-channel selectivity, Fig.4(b) ($f2 = f1 \pm up \text{ to } 3 \text{ kHz}$)

generator 1: modulated test signal 1; P1 = P_{i ref} + 3dB

generator 3: modulated test signal 2; $P2 = P1 - 7 dB (\alpha_{c max})$

3. Spurious immunity, Fig.4(b) (f2 = 100 kHz to 2 GHz)

generator 1: modulated test signal 1; $P1 = P_{i ref} + 3 dB$

generator 2: modulated test signal 2; P2 = P1 + 50 dB ($\alpha_{sp min}$)

1. Intermodulation immunity, Fig.4(c) (f2 = f1 $\pm \Delta f_{CS}$; f3 = f1 $\pm 2^* \alpha f_{CS}$)

generator 1: modulated test signal 1; P1 = P_{i ref} + 3 dB

generator 2: unmodulated; P2 = P1 + 55 dB ($\alpha_{im min}$)

generator 3: modulated test signal 2; P3 = P2

5. Blocking, Fig.4(b) $(f2 = f1 \pm 1MHz)^{-1}$

generator 1: modulated test signal 1; $P1 = P_{i ref} + 3 dB$

generator 2: modulated test signal 2; $P2 = P1 + 75 dB (\alpha_{bl min})$

6. Frequency offset range, Fig.4(a) (deviation = ± 4.0 kHz, f1 = 469.950 MHz ± 2 kHz; $f_{\text{offset min}}$)

generator 1: modulated test signal 1; P1 = P_{i ref} + 3 dB

7. Deviation range, Fig. 4(a) (deviation = ± 2.5 to ± 7 kHz; $\Delta f_{\text{dev min}}$ to $\Delta f_{\text{dev max}}$)

generator 1: modulated test signal 1; P1 = P_{i ref} + 3dB


8. Receiver turn-on time, Fig.4(a)


generator 1: modulated test signal 1; P1 = P_{i ref} + 10 dB.

The BER measurement is started 5 ms ($t_{on\ max}$) after RE to HIGH (pin

28); BER is then measured for 100 bits (BER \leq 3/100).

UAA2080T





UAA2080T

PCB LAYOUT OF TEST CIRCUIT (Fig.1)





Fig.6 Test circuit; top layout.

UAA2080T



UAA2080T




Fig.8 Test circuit; top layout with components (VEE = GND; VCC = V_P; BI = BLI).

953

UAA2080T




Fig.9 Test circuit; bottom layout with components.

UMA1005T

Dual Low-power Frequency Synthesizer

DESCRIPTION

The UMA1005 is a low power, high performance dual frequency synthesizer fabricated in CMOS technology. Fractional-N division with selectable modulo 5 or 8 is implemented in the Main synthesizer. The detectors and charge pumps are designed to achieve 10 to 50000 kHz channel spacing and using fractional-N decreases the channel spacing by a factor of 5 or 8. Together with an external standard 2, 3 or 4 ratio prescaler the Main sysnthesizer can operate in the GHz frequency range. Channel selection and programming is realized by a high speed 3-wire serial interface.

FEATURES

- Fast locking by "Fractional-N" divider
- Auxiliary synthesizer.
- Digital phase comparator with proportional and integral charge pump output.
- High speed serial input.
- Low power consumption.
- Programmable charge pump currents
- Supply voltage range 2.9 to 5.5 V

Applications

- Mobile telephony
- Portable battery-powered radio equipment

Package outlines

UMA1005T: 20-lead plastic mini-pack; (SSOP20, SOT266)

October 1991 955




Fig. 1: Block diagram UMA1005T

UMA1005T




Fig. 2: Pinning UMA1005T

PINNING

Symbol	Pin	Description
V _{DD} INM1 INM2 DATA CLOCK STROBE INR INA RA PHA PHI V _{SSA} PHP V _{DDA} RN RF LOCK FB1 FB2 V _{SS}	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	digital supply voltage main divider positive input, rising edge active main divider negative input, falling edge active serial data input line serial clock input line serial strobe input line reference divider input line, rising edge active auxiliary divider input line, rising edge active auxiliary current setting; resistor to V _{SS} auxiliary phase detector output integral phase detector output analog ground; internally connected to V _{SS} proportional phase detector output analog supply voltage main current setting; resistor to V _{SS} frac. comp. current setting; resistor to V _{SS} lock detector output feedback output for prescaler modulus control feedback output for prescaler modulus control common ground connection

957

October 1991

UMA1005T

Serial programming input

The serial input is a 3 wire input (CLOCK, STROBE, DATA) to program all counter ratios, DAC's, selection and enable bits. The programming data is structured into 24 or 32 bit words: each word includes 1 or 4 address bits. Figure 3 shows the timing diagram of the serial input. When the STROBE = L, the clock driver is enabled and on the positive edges of the CLOCK the signal on DATA input is clocked into a shift register. When the STROBE = H, the clock is disabled and the data in the shift register remains stable. Depending on the 1 or 4 address bits the data is latched into different working registers or temporary registers. In order to fully program the synthesizer, 4 words must be sent: D, C, B and A. Figure 4 shows the format and the contents of each word. The E word is for testing purposes only. The E (test) word is reset when programming the D word. The data for NM4, CN, and PR is stored by the B word in temporary registers. When the A word is loaded, the data of these temporary registers is loaded together with the A word into the work registers which avoids false temporary main divider input. CN is only loaded from the temporary registers when a short 24 bit A0 word is used. CN will be directly loaded by programming a long 32 bit A1 word. The flag LONG in the D word determines whether A0 (LONG = "0") or A1 (LONG = "1") format is applicable. The A word contains new data for the main divider. The A word is loaded only when a main divider synchronization signal is also active, to avoid phase jumps when reprogramming the main divider. The synchronisation signal is generated by the main divider. It disables the loading of the A word each main divider cycle during maximum 300 main divider input cycles. To be sure that the A word will be correctly loaded the STROBE signal must be H for at least 300 main divider input cycles. Programming the A word means also that the main charge pumps on output PHP and PHI are set into the speed-up mode as long as the STROBE is H.




Fig. 3 Serial Input timing sequence




Fig. 4 Serial input word format

Dual low-power frequency synthesizer UMA1005T

Symbol	Bits	Function
NM1	12	number of main divider cycles when prescaler is programmed in ratio R1 (FB1 = "1", FB2 = "0")*
NM2	8 if PR = "01" 4 if PR ≠ "01"	number of main divider cycles when prescaler is programmed in ratio R2 (FB1 = "0", FB2 = "0")*
NM3	4 if PR = "1x"	number of main divider cycles when prescaler is programmed in ratio R3 (FB1 = "0", FB2 = "1")*
NM4	4 if PR = "11" or PR = "00"	number of main divider cycles when prescaler is programmed in ratio R4 (FB1 = "1", FB2 = "1") *
PR	2	prescaler type in use PR = "01": modulus 2 prescaler PR = "10": modulus 3 prescaler PR = "11": modulus 4 prescaler PR = "00": modulus 4 prescaler (inhibit ratio 3)
NF FMOD	3	fractional - N increment fractional - N modulus selection flag "1" : modulo 5
LONG	1	"0" : modulo 5 A word format selection flag "0": 24 bit A0 format "1": 32 bit A1 format
CN CL	8 2	binary current setting factor for main charge pumps binary acceleration factor for proportional charge
CK	4	pump current binary acceleration factor for integral charge
EM EA SM SA NR NA PA	1 1 2 2 12 12	pump current main divider enable flag auxiliary divider enable flag reference select for main phase detector reference select for aux. phase detector reference divider ratio auxiliary divider ratio auxiliary prescaler mode: PA = "0": divide by 4 PA = "1": divide by 1

^{*} not including reset cycles and fractional - N effects.

UMA1005T

The input signal on INA is amplified to logic level by a single ended input buffer, which accepts low level AC coupled input signals. This input stage is enabled if the serial control bit EA = "1". Disabling means that all currents in the input stage are switched off. A fixed divide by 4 is enabled if EA = "0". This divider has been optimised to accept a high frequency (70 MHz) input signal. If PA = "1" this divider is disabled and the input signal is fed directly to the second stage, which is a 12-bit programmable divider with standard input frequency (30 MHz). The division ratio can be expressed as:

if $PA = "0" : N = 4 \times NA$

If PA = "1" : N = NA; with NA = 4 to 4095

Reference variable divider (fig. 5)

The input signal on INR is amplified to logic level by a single ended input buffer, which accepts low level AC coupled input signals. This input stage is enabled by the OR function of the serial intput bits EA and EM. Disabling means that all currents in the input stage are switched off. The reference divider consists of a programmable divider by NR (NR = 4 to 4095) followed by a three bit binary counter. The 2 bit SM determines which of the 4 output pulses is selected as main phase detector input. The 2 bit SA determines the selection of the auxiliary phase detector signal. To obtain the best time spacing for the main and auxiliary reference signals, the opposite output will be used for the auxiliary phase detector, reducing the possibility of unwanted interactions. For this reason the programmable divider produces a symmetric output pulse for even ratios and a 1 input cycle asymmetric pulse for odd ratios.

UMA1005T




Fig. 5 Reference variable divider

Main variable divider

The input signals on INM1, INM2 are amplified to a logic level by a balanced input comparator giving a common mode rejection. This input stage is enabled when serial control bit EM = "1". Disabling means that all currents in the comparator are switched off. The main divider is built up by a 12 bit counter plus a sign bit. Depending on the serial input values NM1, NM2, NM3, NM4 and the prescaler select PR, the counter will select a prescaler ratio during a number of input cycles according to the following table:

962

UMA1005T

Counter Status	FB1	FB2	Prescaler ratio
(-NM1 - 1) to 0	1	0	R1
(-NM1 - 1) to -1	1	Ō	R1*
i to NM2	0	0	R2
0 to NM2	0	0	R2*
0 to NM3	Ó	1	R3 if PR = "1X"
0 to NM4	1	1	R4 if PR = "11" or if PR = "00"

The total division ratio from prescaler to the phase detector may be expressed as:

```
if PR = "01" : N = (NM1 + 2) x R1 + NM2 x R2

: N'= (NM1 + 1) x R1+ (NM2 + 1) x R2 (*)

if PR = "10" : N = (NM1 + 2) x R1 + NM2 x R2 + (NM3 + 1) x R3

: N'= (NM1 + 1) x R1 + (NM2 + 1) x R2 + (NM3 + 1) x R3 (*)

if PR = "11" : N = (NM1 + 2) x R1 + NM2 x R2+ (NM3 + 1) x R3 + (NM4 + 1) x R4

: N'= (NM1 + 1) x R1 + (NM2 + 1) x R2 + (NM3 + 1) x R3 + (NM4 + 1) x R4 (*)

if PR = "00" : N = (NM1 + 2) x R1 + NM2 x R2 + (NM4 + 1) x R4

: N'= (NM1 + 1) x R1 + (NM2 + 1) x R2 + (NM4 + 1) x R4 (*)
```

(*) when the fractional accumulator overflows

When the prescaler ratio R2 = R1 + 1 the total division ratio N' = N + 1

PR	Modulus prescaler	Bit capacity					
	•	<u>NM1</u>	<u>NM2</u>	<u>NM3</u>	<u>NM4</u>		
00	4	12	4	-	4		
01	, · · · · 2	12	8	-	-		
10	3	12	4	4	-		
11		12	4	4	4		

The loading of the work registers NM1, NM2, NM3, NM4, PR is synchronized with the state of the main counter, to avoid extra phase disturbance when switching over to another main divider ratio as is explained in the Serial Programming Input chapter.

At the completion of a main divider cycle, a main divider output pulse is generated which will drive the main phase comparator. Also the fractional accumulator is incremented with NF. The accumulator works modulo Q. Q is preset by the serial control bit FMOD to 8 when FMOD = "1". Each time the accumulator overflows, the feedback to the prescaler will select one cycle using prescaler ratio R2 instead of R1.

As shown above, this will increase the overall division ratio by 1 if R2 = R1 + 1. The mean division ratio over Q main divider cycles will then be:

$$NQ = N + NF/Q$$

Programming a fraction means the prescaler with main divider will divide by N or N + 1. The output of the main divider will be modulated with a fractional phase ripple. This phase ripple is proportional to the contents of the fractional accumulator FRD, which is used for fractional current compensation.

UMA1005T

The auxiliary and main phase detectors are a 2 D-type flipflop phase and frequency detector. The flipflops are set by the negative edges of output signals of the dividers. The reset inputs are activated when both flipflops have been set and when the reset enable signal is active (L). Around zero phase error this has the effect of delaying the reset for 1 reference input cycle. This avoids non-linearity or deadband around zero phase error. The flipflops drive on-chip charge pumps. A pull-up current from the charge pump indicates the VCO frequency shall be increased while a pull-down pulse indicates the VCO frequency shall be decreased.




Fig. 6 Phase detector structure with timing

UMA1005T

The UMA1005 has 3 current setting pins RA, RN, and RF. The active charge pump currents and the fractional compensation currents are linearly dependent on the current in the current setting pins. This current I_R can be set by an external resistor to be connected between the current setting pin and V_{SS} . The typical value R (current setting resistor) can be calculated with the formula:

$$R = \{V_{DDA} - 0.5 - 237 (I_{R}^{1/2})\} / I_{R}$$

The current can be set to zero by connecting the corresponding pin to V_{DDA}.

Auxiliary output charge pumps

The auxiliary charge pumps on pin PHA are driven by the auxiliary phase detector and the current value is determined by the external resistor RA at pin RA. The active charge pump current is typically:

 $|I_{PHA}| = 8 \times I_{RA}$

Main output charge pumps and fractional compensation currents

The main charge pumps on pin PHP and PHI are driven by the main phase detector and the current value is determined by the current at pin RN and via a number of DACs which are driver by registers of the serial input. The fractional compensation current is determined by the current at pin RF, the contents of the fractional accumulator FRD and a number of DACs driven by registers from the serial input. The timing for the fractional compensation is derived from the reference divider. The current is on during 1 input reference cycle before and 1 cycle after the output signal to the phase comparator. Figure 7 shows the waveforms for a typical case.

When the serial input A word is loaded, the output circuits are in the "speed-up mode" as long as the STROBE is H, else the "normal mode" is active. In the "normal mode" the current output PHP is:

 $I_{PHP_N} = I_{pump10} + I_{comp10}$

where:

 $|I_{pump10}| = CN \times I_{RN} / 29$ $I_{comp10} = FRD \times I_{RF} / 128$:charge pump current

:fractional compensation current

The current in PHI is in "normal mode" zero.

UMA1005T

In "speed-up mode" the current in output PHP is:

$$I_{PHP}$$
 S = I_{PHP} + I_{pump11} + I_{comp11}

where:

 $I_{pump11} = I_{pump10} \times 2^{(CL+1)}$

:charge pump current

 $I_{comp11} = I_{comp10} \times 2^{(CL+1)}$

:fractional compensation current

In "speed-up mode" the current in output PHI is:

$$I_{PHI S} = I_{pump21} + I_{comp21}$$

where:

 $I_{pump21} = I_{pump11} \times CK$

:charge pump current

 $I_{comp21} = I_{comp11} \times CK$

:fractional compensation current

Figure 7 shows that for a proper fractional compensation the area of the fractional compensation current pulse must be equal to the area of the charge pump ripple output. This means that the current setting on the input RN, RF must have the following ratio:

$$I_{RN} / I_{RF} = (Q \times f_{VCO}) / (2 \times CN \times f_{INR})$$

where:

 \circ

: fractional-N modulus

 $f_{VCO} = f_{INM} \times N$

: input frequency of the prescaler

fine

: input frequency of the reference divider

Lock detect

The output LOCK is H when the auxiliary phase detector AND the main phase detector indicates a lock condition. The lock condition is defined as a phase difference of less than ± 1 cycle on the reference input INR. The lock condition is also fullfilled when the relative counter is disabled (EM = "0" or respectively EA = "0") for the main, respectively auxiliary counter.

UMA1005T




Fig. 7 Waveforms for NF=2, Fraction=0.4

Pulse-level modulation

UMA1005T

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

Symbol	Parameter	Min	Max	Unit
V_{DD}	supply voltage	-0.5 -0.5	6.5 V _{DD} + 0.5	V
V _I	voltage on any input DC current into any	-10	10	mΑ
P _{tot}	input or output total power dissipation (note 5)		25	mW
T _{stg}	storage temperature range	-65	150	°C
T_{amb}	operating ambient temperature range	-40	70	°C

UMA1005T

DC CHARACTERISTICS

 $V_{DD} = V_{DDA} = 2.9$ to 5.5 V; $T_{amb} = -40$ to + 70° C; unless otherwise specified

Symbol	Parameter Standby digital supply	Conditions EM=EA="0";	Min	Тур	Max	Unit
IDDO	current	inputs on V _{DD} or 0	-	-	5	$\mu \textbf{A}$
IDDOP	Operational supply currer	nt note 5	_	_	5	mΑ
I _{DDA0}	Standby analog supply currents	$V_{RA} = V_{DDA}; V_{RF} = V_{DDA}; V_{RN} = V_{DDA}$	· <u>-</u> .	-	10	μА
IDDAOP	Operational analog supply current	note 5	-	_	0.6	mΑ
Digital inputs V _{IH}	CLK, DATA, STROBE High level input voltage range		0.7xV _{DD}) -	V_{DD}	٧
V_{IL}	Low level input voltage		0	· -	$0.3xV_{DC}$) V
Digital outputs	range s FB1, FB2, LOCK					
V _{OL}	Output voltage LOW	l _O = 2 mA; note 14	. - ,	-	0.4	V
V _{OH}	Output voltage HIGH	I _O = -2 mA; note 14	V _{DD} -0.4	-		V
Charge pump	PHA					
I _{PHA}	output current PHA	$I_{RA} = -62.5 \mu A;$ $V_{PHA} = V_{DD} / 2$ note 14	400	500	600	μА
I _{PHA}	output current PHA	$I_{RA} = -25 \mu A;$ $V_{PHA} = V_{DD} / 2$	160	200	240	μΑ
Δ l _{PHA} / $ $ l _{PHA} $ $	relative output current variation PHA	$I_{RA} = -62.5 \mu\text{A};$ note 2, 14	-	2	6	%
Δ I _{PHA_M}	output current matching	$I_{RA} = -62.5 \mu A$ $V_{PHA} = V_{DD} / 2$ note 12, 14	. -	-	±50	μA
Charge pump	PHP, normal mode (not		ח			
IPHP_N	output current PHP	$I_{RN} = -62.5 \mu A;$ $V_{PHP} = V_{DD} / 2$	440	550	660	μA
IPHP_N	output current PHP	note 14 I _{RN} = -25 μA; V _{PHP} = V _{DD} / 2	175	220	265	μА
ΔI_{PHP_N}	relative output current variation PHP	I _{RN} = -62.5 μA; note 2	-	2	6	%
$\Delta I_{PHP_N_M}$	output current matching	$I_{RN} = -62.5 \mu A$ $V_{PHP} = V_{DD} / 2$ note 12, 14	-	-	±50	μA

October 1991 969

UMA1005T

Charge pump	PHP, speed up mode (no	ote 1, 4, 7), V _{RF} =	V _{DD}			
IPHP S	output current PHP	$I_{RN} = -62.5 \mu A;$	2.20	2.75	3.30	mΑ
11111 _01		$V_{PHP} = V_{DD} / 2;$			er altera	
		note 14				
I _{PHP_S}	output current PHP	$I_{RN} = -25 \mu A;$	0.85	1.1	1.35	mΑ
		$V_{PHP} = V_{DD} / 2$				
Δ I _{PHP} s	relative output current	$I_{RN} = -62.5 \mu A;$				
,	variation PHP	note 2, 14	-	2	6	%
$\Delta I_{PHP_S_M}$	output current matching	$I_{RM} = -62.5 \mu A;$	- "	-	±250	μΑ
		$V_{PHP} = V_{DD} / 2;$	ar to the contract of the cont			
		note 12,14				
	PHI, speed up mode (no					
I _{PHI}	output current PHI	$I_{RN} = -62.5 \mu\text{A};$	4.4	5.5	6.6	mΑ
		$V_{PHI} = V_{DD}/2$;				
		note 14	4 75		0.05	
I _{PHI}	output current PHI	$I_{RN} = -25 \mu\text{A};$	1.75	2.2	2.65	mΑ
		$V_{PHI} = V_{DD}/2$				
Δl_{PHI}	relative output current	$I_{RN} = -62.5 \mu\text{A};$		2	8	%
	variation PHI	note 2, 14	- -		. 0	70
Alson M	output current matching	$I_{RN} = -62.5 \mu A;$	/	_	±500	μA
Δ I _{PHI_M}	output current matching	$V_{PHI} = V_{DD}/2;$			±000	μπ
		note 12.14				
		11010 12,14				
Fractional con	npensation PHP, norma	l mode (note 1. 9	9. 15).			
$V_{RN} = V_{DD}, V_{PH}$	$_{\rm IP} = V_{\rm DD} / 2$		-,,,			
I _{PHP_F_N}	fractional comp. output	$I_{RF} = -62.5 \mu A;$	Section Section			
	current PHP versus FRD	FRD = 1 to 7	-675	-500	-325	nΑ
	note 3	note 14				
I _{PHP_F_N}	fractional comp. output	$I_{RF} = -25 \mu A;$				
	current PHP versus FRD	FRD = 1 to 7	-270	-200	-130	nΑ
	note 3					

Fractional compensation PHP, speed up mode (note 1, 10, 15),

UMA1005T

10

750

nΑ

$V_{PHP} = V_{DD} / 2,$	$V_{RN} = V_{DD}$					
I _{PHP_F_S}	fractional compensation output current PHP versus FRD; note 3	I _{RN} = -62.5 μ A ; SFRD = 1 to 7; note 14	-3.35	-2.5	-1.65	μΑ
I _{PHP_F_S}	fractional compensation output current PHP versus FRD; note 3	I _{RN} = -25 μA; FRD = 1 to 7	-1.35	-1.0	-0.65	μΑ
	pensation PHI speed up	p mode (note 1, 1	1, 15),			
$V_{PHP} = V_{DD} / 2$, I_{PHI_F}	fractional compensation output current PHI versus FRD; note 3	$I_{RN} = -62.5 \mu\text{A};$ FRD = 1 to 7; note 14	-5.4	-4.0	-2.6	μΑ
I _{PHI_F}	fractional compensation output current PHI versus FRD; note 3		-2.15	-1.6	-1.05	μΑ
Charge Pump	Leakage Currents, Char		/e			
I _{PHP_L}	output leakage current PHP; normal mode; note 1	$V_{PHP} = 0.7 \text{ to}$ $V_{DDA} - 0.8$	-	10	750	nA
I _{PHI_L}	output leakage current PHI; normal mode;	V _{PHI} = 0.7 to V _{DDA} - 0.8	- - -	10	100	nΑ

note 1: When a serial input "A" word is programmed, the main charge pumps on PHP and PHI are in the "speed up mode" as long as STROBE = H. When this is not the case, the main charge pumps are in the "normal mode".

 $V_{PHA} = 0.7 \text{ to}$

 $V_{DDA} - 0.8$

note 2: The relative output current variation is defined thus:

output leakage current

 $\Delta I_{OUT} / I_{OUT} = 2 \times (I_2 - I_1) / |(I_2 + I_1)|$; with $V_1 = 0.7 \text{ V}$, $V_2 = V_{DD} - 0.8 \text{ V}$ (see fig. 8).

note 3: FRD is the value of the 3 bit fractional accumulator.

note 4: Monotonicity is guaranteed with CN = 0 to 255.

note 5: Operational conditions: main and auxiliary divider enabled (EM = EA = "1"); NA = 125; NR = 125; NM1 = 60; NM2 = 63; $f_{INM} = f_{INR} = 15$ MHz; $f_{INA} = 60$ MHz; LOCK condition; normal mode (note 1); $I_{RN} = I_{RF} = I_{RA} = 25$ μ A; CN = 255; PA = "0".

note 6: Typical output current: $|I_{PHP_N}| = -I_{RN} \times CN/29$; specification condition: CN = 255

note 7: Typical output current $|I_{PHP_S}| = -I_{RN} \times CN \times (2^{(CL+1)} + 1)/29$; specification conditions:

1: CN = 255; CL = 1, or 2: CN = 75; CL = 3

note 1

PHA

note 8: Typical output current $|I_{PHI}| = -I_{RN} \times CN \times 2^{(CL+1)} \times CK/29$: specification conditions:

PHA L

UMA1005T

```
1: CN = 160; CL = 3; CK = 1, or
       2: CN = 160; CL = 2; CK = 2, or
       3: CN = 160; CL = 1; CK = 4, or
4: CN = 160; CL = 0; CK = 8.
note 9: Typical fractional compensation output current:
       ירחר ה = יRF ג רהט/128
specification conditions:
FRD = 1 to 7
        I_{PHP} = N = I_{RF} \times FRD/128
        FRD = 1 \text{ to } 7
note 10: Typical fractional compensation output current:
        I_{PHP} = S = I_{RF} \times FRD \times (2(CL+1) + 1)/128
        specification condition:
        FRD = 1 \text{ to } 7: CL = 1
note 11: Typical fractional compensation output current:
        I<sub>PHI</sub> F = I<sub>RF</sub> x FRD x 2(CL+1) x CK / 128
        specification conditions:
       1: FRD = 1 to 7; CL = 1; CK = 2, or
        2: FRD = 1 to 7; CL = 2; CK = 1
note 12: The output current matching is measured when both (positive current and
        negative current) sections of the output charge pumps are on.
note 13: Periodically sampled; not 100% tested.
note 14: Limited supply voltage range 4.5 to 5.5 V
note 15: The compensation current specified does not include the leakage current of this
        output.
```

UMA1005T




Fig. 8 Relative output current variation

UMA1005T

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Resistive; note 13 5 - $k\Omega$ Capacitive; note 13 - 5 pF
Rataranca dividar
f _{INR} Max. input frequency 15 MHz f _{INR_L} Max. input frequency note 14 30 MHz
V _{INR} Input signal amplitude; 300 mV _{pp} AC coupled
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Auxiliary divider fina pe Max, input frequency when 35 MHz
prescaler enabled; PA = "0"
f _{INA_PE_L} Max. input frequency note 14 70 MHz when prescaler disabled PA = "0"
f _{INA_PD} Max. input frequency 15 MHz when prescaler disabled PA = "1"
f _{INA_PD_L} Max. input frequency note 14 30 MHz when prescaler disabled PA = "1"
V _{INA} Input signal amplitude; 300 mV _{pp} AC coupled
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

UMA1005T

AC CHARACTERISTICS (con't) $V_{DD} = V_{DDA} = 2.9$ to 5.5 V; $T_{amb} = -40$ to +70 °C; unless otherwise specified.

Symbol	Parameter	Conditions	min.	typ.	max.	unit
Serial In	terface					
fcLock	Clock frequency		-	•	. 10	MHz
tHIGH	Clock high time		30	-	-	ns
tLOW	Clock low time		30	-	-	ns
tsuda	DATA set up time		30		-	ns
t _{HDDA}	DATA hold time		30	- 1 - 1 - 1 - 1		ns
_	STROBE set up time		30	1	-	ns
tsust t⊬nst	STROBE hold time		30	-	-	ns

October 1991 975

UMA1014T

FEATURES

- Single chip synthesizer solution;
 Compatible with Philips Cellular Radio chipset;
- Fully programmable RF divider;
- IIC two-line serial bus interface;
- On chip crystal oscillator \TCXO buffer from 3 to 16 MHz;
- 16 reference division ratios allowing 5 to 100 kHz channel spacing;
- Crystal frequency divide-by-8 output;On chip out-of-lock indication;
- On only out-of-lock indication - Two VCO control outputs:
- Latched synthesizer alarm output;
- Status register including out-of-lock indication and power failure;
- Power down mode.

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC & VCP	Supply voltage range	4.5	5.0	5.5	V.
ICC + ICP	Supply current	. 100	13		mA
ICCpd	ICC in power down	. •,	2.5	•	mA
FREF	Phase comparator reference frequency	5 .	-	100	KHz
RFin	RF frequency input	50		1100	MHz
Tamb	Operating temperature range	-40	•	85	۰C

APPLICATIONS

- Cellular mobile radio (NMT, AMPS, TACS)
- Private Mobile Radio (PMR)
- Cordless telephones

GENERAL DESCRIPTION

The UMA1014T is a low power universal synthesizer which has been designed for use in channelized radio communications. The IC is manufactured in bipolar technology and is designed to operate from 5 to 100 kHz channel spacing with an RF input of 50 to 1100 MHz. The channel is programmed via the standard IIC bus. A low power sensitive RF divider is integrated as well as a dead zone eliminated tri-state phase comparator. A low noise charge pump delivers 1 mA or 1/2 mA output current enabling better compromise between fast switching and loop bandwidth. A power down circuit allows the synthesizer to be idled.

ORDERING AND PACKAGE INFORMATION

Extended	Package						
Type number	Pins	Pin Position	Material	Code			
UMA1014T UMA1014M	16 20	SO16 SSOP20	plastic plastic	SOT109A SOT266A			




FIG. 1 Block diagram

UMA1014T

FIG 2 PIN CONFIGURATION

PINNING

					r.	T
			Symbol	Symbol Pin		Description
		7	Symbol	SO16	SSOP20	Description
OSCIA I	UMR181ST	15 PX	Josem	1	1	Oscillator input or TCXO input
VCP 3	(SD18)	15 37/	OSCout	2	3	Oscillator output
vcc 🗖		13 461		3	4	Charge pump 5 Volts supply
PCD 3		12 SAI	VCC	4	- 5	5 Volts supply
60 6 VCDA 7		19 88	מיאם	5	6	Charge pump output
nr 🔳		⑨ ≈	GD	6	7	Ground
_		_	VCOA	7	8	VCO buffer switch output A (including out-of-lock)
			RF	8	10	RF input
-		_	SCL	9	11	Serial clock line input
escin [LUMR1 814H	20 rx	SUA	10	13	Serial data line input/output
M.C. 2	(\$30P28)	19 H.	LIDIN	11	14	Hardware power down (low active)
VCP		17 1. 18 YC	c. SAA	12	15	Slave address select input A
VCC 5		16 VC	IVCOB	13	16	VCO buffer switch output B
B 7		15 S#		14	17	Internally connected (for test purpose only)
VCOA 0		12 %	SIA	15	18	Synthesizer alarm output
N.C. 9		12 H.	TVO	16	20	1/8 crystal frequency output
			N.C.	= not connected	<u> </u>	

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

Symbol	Parameter	Min	Max	Unit
vcc	Supply voltage range	-0.3	7	v
Vi	Voltage range at pin i to ground	0	Vcc	v
Tstg	Storage temperature range	-55	+125	°C
Tamb	Operating ambient temperature range	-40	85	۰c

HANDLING

Every pin withstands the ESD test in accordance with MIL-STD-883C class A (method 3015-2). Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling Integrated Circuits.

UMA1014T

FUNCTIONAL DESCRIPTION

The UMA1014T is a low power frequency synthesizer for radio communications which operates in the 50 to 1100 MHz range. The device includes an oscillator buffer circuit, a reference divider, an RF main divider, a tri-state phase comparator, a charge pump and a control circuit which transfers the serial data into the four internal 8 bit-registers. The VCC supply feeds the logic part while VCP feeds the charge-pump only. Both supplies are +5 Volts (+/-10%). The power down facility puts the synthesizer in the idle mode (all current supplies are switched off except in the control part). Any IIC transfer is permitted during this mode and all information in the registers is retained allowing fast power-up.

MAIN DIVIDER.

The main divider is a fully programmable pulse swallow type counter. After a sensitive input amplifier (50 mV, -13 dBm), the RF signal is applied to a 31/32 dual-modulus counter. The output is then used as the clock for the 5-bit swallow counter R= (MD4,..., MD0) and the 13 bit main counter N= (MD17, ..., MD5). The ratio is sent via the IIC bus into the registers B, C and D. It is then buffered in a 18-bit latch. The ratio in the divider chain is updated with this new information only after the least significant bit (D0) is received. This update is synchronized to the output of the divider in order to limit the phase error during small jumps of the synthesized frequency.

			MAIN C	OUNTER			SWALI	.ow.co	UNTER
N :						: R			
MD17	MD16	MD15		MD8	MD7	MD5	MD4		MD0
B1	В0	C 7	•••	C0	D7	 D5	D4		D0
MSB									LSB

Division ratio in the main divider

The main divider can be programmed to any value between 2048 and 262143 (i.e. 2¹⁸-1). If a ratio X, which is less than 2048, is sent to the divider, the ratio (X+2048) will be programmed. For switching between adjacent channels it is possible to program only register D allowing shorter IIC programming time.

OSCILLATOR.

The oscillator is a common collector Colpitts type with external capacitive feedback. It has been designed to function also as a buffer when a TCXO or any clock is used. The oscillator has very small temperature drift and high voltage supply rejection. When acting as a buffer, no additional external components will be necessary.

REFERENCE DIVIDER.

The reference divider is semi-programmable with 16 division ratios which are selected via the IIC bus. The programming uses bits A3 to A0 of register A as shown below. These ratios can be used with crystal frequencies from 3 to 16 MHz. All popular channel spacings can be obtained from a single crystal / TCXO frequency of 9.6 MHz.

A3	A2	A1	A0 reference		Channel spacing for
RD3	RD2	RD1	RD0	division ratio	9.6 MHz at OSCin
0	0	0	0	128	75 kHz
0	0	0	1	160	60 kHz
0	0	1	0	192	50 kHz
0	. 0	1	. 1	240	40 kHz
0	1	0	0	256	37.5 kHz
0	1	0	1	320	30 kHz
0	1	1	0	384	25 kHz
0	1	1	1	480	20 kHz
1	0	0	0	512	18.75 kHz
1	0	0	1	640	15 kHz
1	0	1	0	768	12.5 kHz
1	0	1	1	960	10 kHz
1	- 1	0	0	1024	9.375 kHz
1	1	0	1	-1280	7.5 kHz
1	1	1	0	1536	6.25 kHz
1	1	1	1	1920	5 kHz

reference divider programming

UMA1014T

PHASE COMPARATOR AND CHARGE PUMP.

The block diagram of the phase comparator and charge pump is shown below. The phase comparator is both a phase and frequency detector. It comprises dual flip-flops together with logic circuitry which eliminates the dead zone. When a phase error is detected, the UP or DOWN signal becomes high. It switches on the corresponding current generator which sources or sinks current as appropriate into the loop filter. When no phase error is detected, PCD goes tristate. The final tuning voltage of the VCO is provided by the loop filter. The charge pump current is programmable via the IIC bus. When bit IPCD (bit A5) is set to logic 1, the charge pump will deliver 1 mA. When IPCD is logic 0, the charge pump will deliver 0.5 mA.

The phase comparator has a phase inverter logic input (PHI). This allows the use of inverted or non-inverted loop filter configurations. It is thus possible to use a passive loop filter which can offer high performance without an operational amplifier. The function of the phase comparator and charge pump is given in the table below and a typical transfer curve is shown overleaf.




FIG. 3 Phase comparator and charge pump

	PHI = 0	(Passive lo	oop filter)	PHI = 1 (Active loop filter)			
	Fref <fvar< td=""><td>Fref>Fvar</td><td>Fref=Fvar</td><td>Fref<fvar< td=""><td>Fref>Fvar</td><td>Fref=Fvar</td></fvar<></td></fvar<>	Fref>Fvar	Fref=Fvar	Fref <fvar< td=""><td>Fref>Fvar</td><td>Fref=Fvar</td></fvar<>	Fref>Fvar	Fref=Fvar	
UP	0	1	0	1	0	. 0	
DOWN	1	0	0	0	1	0	
Ipcd	- 1 mA	1 mA	< +/- 5 nA	1 mA	- 1 mA	< +/- 5 nA	

Operation of the phase comparator




FIG. 4 Gain of phase detector and charge pump OUT-OF-LOCK DETECTOR.

An out-of-lock detector using the UP and DOWN signals from the phase comparator is included on chip. Pin VCOA is an open collector output which is forced low during out-of-lock. This information is also available via the IIC bus in the status register. When the phase error (measured at the phase comparator) is greater than approximately 200 ns, an out-of-lock condition is immediately flagged. The flag is only released after 6 reference cycles of phase error less than 200 ns.




FIG. 5 Out-of-lock function

UMA1014T

MAIN CONTROL

The control part consists mainly of the IIC control interface and a set of four registers, A, B, C and D. The serial input data (SDA) is converted to 8 bit parallel words and stored in the appropriate registers. The data transmission to the synthesizer is executed in the burst mode with the following format:

//slave addr./subaddr./data1/data2/.../datan//; n up to 4.

Data byte 1 is written in the register indicated by the subaddress. An auto-increment circuit if enabled (AVI=1) then provides the correct addressing for the following data bytes. Since the length of the data burst is not fixed, it is possible to program the whole set of registers or just one. The registers are structured in such a way so that the burst, for normal operation, is kept as short as possible. The bits that are only programmed during the set-up (reference division ratio, power down, phase inversion and current on PCD) are stored in registers A and B.

In the slave address, six bits are fixed. The remaining two bits depend on the application.

1 1	0 0	e 0 · .	SAAN	R/WN
-----	-----	----------------	------	------

Slave address

SAAN is the slave address select not. When SAA (pin 12) is high, then SAAN = 0, and when pin 12 goes low SAAN = 1. This allows the use of two UMA1014Ts on the same IIC bus with a different address. R/WN (read/write not) should be set to 0 when writing to the synthesizer or set to 1 when reading the status register.

The subaddress includes the register pointer, and sets the flags related to the auto-increment (AVI) and the alarm disable (DI):

Subaddress

DI (Disable Interrupt);

DI=1 disables SYA alarm
DI=0 allows SYA alarm

AVI (Auto Value Increment):

AVI=1 enables auto-increment AVI=0 disables auto-increment

SB1/SB0 point to the register where DATA1 will be written. (see table attached)

x means not used.

SB1	SB0	register pointed
0	0	A
0	1	В
1	0	С
1	1	D

Pointer of the registers

UMA1014T

MAIN CONTROL (continued)

When the auto-increment is disabled (AVI=0), the subaddress pointer will maintain the same value during the IIC bus transfer. All the databytes will then be written consecutively in the same register pointed to by the subaddress.

STATUS REGISTER and synthesizer alarm.

When an out-of-lock condition or a power dip occurs, open collector output SYA (pin 15) is forced low and latched. The pin SYA will be only released after the status register is read via the IIC bus.

The status register contains information as shown below:

	0		0	0	OOL	0	LOOL	LPD	DI	
--	---	--	---	---	-----	---	------	-----	----	--

where:

OOL momentary out-of-lock

LOOL latched out-of-lock

LPD latched power dip

DI disable interrupt (of the last write cycle)

The IIC bus protocol to read this internal register is a single byte without subaddressing:

//slave address (R/WN=1)/status register (read)//

UMA1014T

MAIN CONTROL (continued)

BIT ALLOCATION:

				BIT	ALLOC	ATION				
register.	pointer.	7	6	5	4	3	2	1	0	preset
A	00	PD	Х	IPCD	х	RD3	RD2	RD1	RD0	00001110
В	01	1	0	1	PHI	VCOB	VCOA	MD17	MD16	10100101
С	10	MD15	MD14	MD13	MD12	MD11	MD10	MD9	MD8	00111000
D	11	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0	10000000

X means not used

register name	bit name	func	function				
A	PD	power down	PD=0 normal operation	0			
	IPCD	programmable current in PCD	IPCD=1:1mA IPCD=0:1/2mA	0			
	RD3RD0	reference ratio	see table	1110; r=1536			
В	РНІ	phase inverter	PHI=0 passive loop filter	0			
	VCOA	VCO switch A	set the pin 7	1			
	VCOB	VCO switch B	set the pin 13	0			
	MD17 MD16	bits 17 and 16	MSB of main divider ratio	1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0			
C	MD15 MD8	bits 15 8	main divider ratio	00111000			
	MD7 MD0	bits 7 0	main divider ratio	10000000 r=80000			

Registers in UMA1014T

UMA1014T

CHARACTERISTICS


Vcc = 4.5 to 5.5V; 25 deg; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур.	Max.	Unit.
Supply (pins VC	CC & VCP).					
VCC	Supply voltage range	na sana ayan karan da maran d Maran da maran .5	•	5.5	v	
ICC	Supply current		•	11.5	. •	mA
ICCpd	Supply current	power down	-	2.5	-	mA
VCP	Supply voltage of the charge pump		4.5	-	5.5	V
ICP	Supply current C-P	IPCD=0.5mA		1.4	•	mA
ICPpd	Supply current C-P	power down	•	0.01	•	mA
RF dividers (p	in RF)					
F _{RF}	Frequency range		50	•	1100	MHz
VRFrms	input voltage level	50 to 100 MHz	150	-	200	mV
		100 to 1100 MHz	50	-	150	mV
Rin	a e de la companyo	at 1 GHz		200	-	Ω
KIN	Input resistance	at 100 MHz	•	600		Ω
Cin	Input Capacitance*		•	2	-	pF
R _{RF}	Division ratios		2048		262143	-
	*]	Note: Cin in parallel wit	th Rin		-	
Oscillator and re	ference divider (pins OS	Cin, OSCout)				
FOSC	Oscillator frequency range		3		16	MHz
VOSC (rms)	Input level sine wave		0.1	-	VCC + 2.8	Vrms
VOSC (p-p)	Input level square wave		0.3	-	vcc	Vpp
Zoscout	output impedance at OSCout pin	14 - 1	•		2	ΚΩ
R _{REF}	Reference division ratio	see table	128	-	1920	-
F.	Output frequency range		5	-	100	KHz

UMA1014T

CHARACTERISTICS (continued)

Symbol	Parameter	Conditions	Min	Тур.	Max.	Unit.			
1/8 crystal fi	requency open collector	output (pin FX8)							
I _{O L}	Current output low	V _{0 L} ≥ 0.6 V	1	•	•	mA			
Phase comparator (pin PCD)									
F _{PCD}	Frequency range		5		100	KHz			
T	Output current	Bit IPCD = 1	0.8	1	1.3	mA			
I _{PCD}	V _{PCD} = 2.5 V	Bit IPCD = 0	0.4	0.5	0.7	mA			
I _{PCD1k}	Output leakage current		-5	+/- 1	5	nA			
V _{PCD}	Output voltage		0.4		V _{CP} -0.5	v			
Serial clock	input, serial data input	(pins SDA, SCL)							
Fclk	clock frequency		0	-	100	KHz			
VIH	input voltage high		3		•	v			
VIL	input voltage low		-	-	1.5	v			
пн	input current high		-	3	10	μА			
IIL	input current low		-10	-5		μА			
CI	input capacitance		-	-	10	pF			
IOL	SDA sink current	VOL = 0.4 V		•	3	mA			
Slave addre	ss select input (pin SAA	A) hardware power down	input (pin I	IPDN)					
VIH	input voltage high		3	•	-	v			
VIL	input voltage low	e'	•	٠.	0.4	V			
пн	input current high		-	-	0.1	μА			
ΠL	input current low		-10	-	•	μА			
VCO output	switches (pins VCOA	, VCOB), synthesizer al	arm (pin SY	(A)					
VOL	output voltage low	note 1	•		0.4	v			
IOL	sink current low		400	-	•	μА			
Note: 1. T	he pin VCOA is forced	to zero state during out-	of-lock						







FIG. 6 RF Input Sensitivity



SCO/AN91004

1. INTRODUCTION

This application note is intended as a guide to designing a phase locked loop based on the Philips UMA1014T frequency synthesizer integrated circuit. The UMA1014T is a low power single chip solution to frequency synthesis in the range 100 MHz to 1100 MHz and is primarily intended for use in analogue cellular radio applications.

The device comprises of the following functional blocks:

- RF dual-modulus prescaler.
- RF programmable divider.
- Reference oscillator.
- Reference programmable divider.
- Digital phase comparator.
- In-lock detection circuitry.
- I2C serial programming interface.

In addition, the device features a power down mode for battery conservation and a XTAL/8 output for use with the Philips cellular radio chipset. The only major external component required is a voltage controlled oscillator (VCO).

This application report presents a design for a frequency synthesizer based on the UMA1014T suitable for the local oscillator for analogue cellular radio applications in the 900 MHz band. A PCB layout is suggested. For detailed device specifications of the UMA1014T refer to the data sheet (Reference 1).

2. FUNCTIONAL DESCRIPTION OF THE UMA1014T

The main functions are illustrated in a Phase Lock Loop (PLL) block diagram (Fig 1). A temperature controlled crystal oscillator (TCXO) provides a reference frequency to the PLL. A phase comparator uses a charge pump to send correction current pulses to a low pass filter. The filter integrates the pulses giving a voltage which controls a VCO. VCO and TCXO o/ps are divided down to a common comparison frequency to control the phase comparator. When the VCO o/p is on frequency the current pulses need only be large enough to cancel leakage currents thus maintaining the required voltage on the VCO.

2.1 Main Divider Chain

The UMA1014T contains a fully programmable main divider chain with an on-chip RF prescaler. The range of the main divider is from 2048 to 262143, thus permitting all useful phase detector comparison frequencies over the full range of input frequencies.

2.2 Reference Divider Chain

Since current analogue systems have only a few different channel spacings, and in any system there is a restricted choice of reference crystal frequencies, the UMA1014T implements a reference divider with limited programmability. A total of 16 different division ratios can be selected which enables all the required phase detector comparison frequencies to be generated. These ratios are 128, 160, 192, 240, 256, 320, 384, 480, 512, 640, 768, 960, 1024, 1280, 1536 and 1920.

In addition, there is one eighth of the crystal frequency available on an output for use with the Philips cellular radio chipset. This chipset uses a 1.2 MHz clock for the analogue and digital baseband circuits which is provided by the frequency synthesizer; the synthesizer thus requires the use of a 9.6 MHz crystal in this application.

SCO/AN91004

2.3 Phase Detector

There are three requirements for the phase detector; firstly it should cover the full 360 degree phase range, secondly it should have good noise performance, and thirdly it should have good comparison frequency suppression. In order to meet these requirements, the use of a high gain digital phase comparator is beneficial. The comparator covers the complete phase range while introducing little noise owing to the high proportion of time that is spent in a high impedance state. Good reference rejection is achieved due to low leakage currents.

2.3.1 Digital Phase Comparator

The Digital Phase Comparator (PCD) has three states, sinking current, sourcing current and a high impedance tristate. The design is based on D type flip-flops and responds to the full 360 degree range of phase inputs. The D type flip-flops control two current sources arranged in a push pull configuration. PCD delivers a constant current while the main and reference dividers are out of phase, either sinking or sourcing (Fig 2). The current IPCD is programmed via the I2C interface to be either 1 mA or 0.5 mA. The phase comparator gain is hence:

$$PCD gain = \frac{IPCD}{2 \times n} A / rad$$
 (1)

The phase comparator circuit incorporates a delay which eliminates a dead band that would otherwise be present in digital phase comparators. Dead bands are due to the finite time the current sources take to switch on. The design of the UMA1014T takes this into account by introducing the delay into the D type reset line. This gives the current sources enough time to respond. Both current sources are switched on for the duration of the delay thus cancelling each other at PCD.

SCO/AN91004

3. INTERFACING TO THE UMA1014T

The UMA1014T provides two way communication to a controller, power down facility, programmable o/p ports, oscillator circuitry and PLL control. The UMA1014T is designed to have the minimum of external components to enable low cost, compact and reliable circuits.

3.1 Programming the UMA1014T

The UMA1014T is programmed via the Philips Standard I²C bus. To program information into the device registers, it is necessary to transmit first the device address, then the sub-address, and finally the data bytes for the register(s) (Reference 2). To read the status register, it is only necessary to transmit the address before reading back the value of the status register. When writing to the UMA1014T the sub-address allows writing to any single register, or a burst mode where all registers can be written in one I²C transfer. The formats are thus:

Write to one register:

START - add	ress - sub-address - data - STOP
	contains register number to be accessed
	R/WN (read/write not) bit set to 0 (write)
Vrite to several regi	sters:
START - ad	dress - sub-address - data 1 data n - STOP
	contains first register number to be
	accessed in the sequence and auto-
	increment enabled
	R/WN bit set to 0 (write)

Read from status register:


START - address - status - STOP

R/WN bit set to 1 (read)


SCO/AN91004

The address byte, in addition to containing the R/WN bit as shown above, has one bit that reflects the inverse of the SAA pin logic level. This allows the addressing of up to two synthesizer circuits on the same I²C bus.

The format for the address bus is as follows:



The sub-address has the following format: (X means not used)



The status register relates to the alarm of the ciruit as follows:

0	0	0	00L	0	LOOL	LPD	DI	Each bit is active high.
---	---	---	-----	---	------	-----	----	--------------------------

 $00 L \qquad \text{Momentarily out of lock,} \qquad L00 L \qquad \text{Latched out of lock (†),}$

LPD Latched power dip (†), DI Interupt disabled on SYA,

(†) Reading status register clears these if the error condition has been removed.

Data is formatted as a series of registers as follows:

Reg/	58 85		Bit Allocation								
ister	0	7	6	5	4	3	2	1	0	Preset	
Α	00	PD	0	IPCD	X	RD3	RD2	RD1	RD0	00001110	
В	01	1	0	1	PHI	VCOB	VCOA	MD17	MD16	10101001	
С	10	MD15	MD14	MD13	MD12	MD11	MD10	MD9	MD8	00111000	
D	11	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0	10000000	

SCO/AN91004

Register map bit polarities:

0 1 PDNormal operation Power down **IPCD** Current in PCD = 0.5 mAPCD = 1 mARD3..0 Reference divider ratio MSB = RD3PHIPassive loop (no inversion) Active loop (Phase inversion) VCOA Set pin 7 high Set pin 7 low **VCOB** Set pin 13 low Set pin 13 high MD17..0 Main divider ratio MSB = MD17

RD3..RD0 reference divider programming:

RD3	RD2	RD1	RD0	Reference Division Ratio
0	0	0	0	128
0	0	0	1	160
0	0	1	0	192
0	0	1	1	240
0	1	0	0	256
0	1	0	1	320
0	1	1	0	384
0	1	1	1	480
1	0	0	0	512
1	0	0	1	640
1	0	1	0	768
1	. 0	1	1	960
1	1	0	0	1024
1	1	0	1	1280
1	1	1	0	1536
1	1	1	1	1920

MD17..MD0 main divider value 2048 to 262143 (hex \$800 to \$3ffff).

SCO/AN91004

3.2 Hardware Control Inputs and Outputs

There are a number of status and control signals generated by the UMA1014T and also a hardware control input.

3.2.1 HPD Input

This input is used to disable the divider chains in order to save power when the synthesizer is not required to be operational. The power down state can be activated either by taking this pin low or by setting the power down bit in the I²C register to a '1'. The input has an internal pull-up resistor so that normal operation will be obtained if the pin is left open circuit.

The power down state does not have any effect on the I²C circuitry, so that the device may still be addressed, and new information programmed into the registers even in the power down mode.

3.2.2 FX8 Output

This is an open collector output of one eighth of the crystal or TCXO input frequency. It is required for use with the Philips cellular radio chipset for AMPS and TACS systems; in this application the synthesizer should be used with a 9.6 MHz TCXO. The recommended pull-up load is 27 k Ohm.

3.2.3 SYA (Synthesizer Alarm) Output

This is an open collector output which is normally held high by an external 27 k Ohm load. Under error conditions, the synthesizer latches SYA low. The error conditions that set SYA low are a power dip or an out-of-lock condition. A power dip occurs when VCC supply falls below about 3.5 V. SYA is reset again by reading the status register, which contains the relevant alarm information. The SYA output can also be enabled and disabled via I²C as required.

The typical use of SYA would be to interrupt a microcontroller to warn of the error condition. As the output is open collector, it is possible to connect more than one device together directly; in this case the microcontroller would poll the relevant devices to locate the source of the error condition.

SCO/AN91004

3.2.4 VCO0 and VCO1 Outputs

These are open collector outputs and are intended for enabling the power supply to VCOs or buffer stages so that these parts of the set can be powered down when not required to be operational. The outputs are controlled via I²C. In addition, the VCO0 output is forced low during an out-of-lock condition; this output could therefore be used to disable the transmitter when this condition occurs to prevent causing interference. In this case, there may well be other parts of the circuitry also controlling the transmitter in the same way; as the VCO0 and VCO1 lines are open collector, they may be directly connected to other such controlling signals.

The VCO1 output is not affected by the hardware power down input or power down via I²C. The VCO0 output will of course be forced low due to the out-of-lock condition resulting from a power down.

3.3 Crystal Oscillator

For analogue cellular radio applications, the UMA1014T will almost certainly be used with an external oscillator in order to provide the stability necessary to ensure operation within the specification. However, in case some other applications do not require such accuracy, provision has been made to form a crystal oscillator using the OSCIN and OSCOUT inputs (pins 1 and 2 respectively). The oscillator circuit should be of the Colpitts type and requires the addition of four capacitors to function. This is shown in Fig 3, with capacitor values suitable for operation at 9.6 MHz.

The internal biasing provides possible operation over the range 3 MHz to 16 MHz with the addition of a suitable crystal. It may be necessary to adjust the values of the capacitors slightly to guarantee oscillation under all conditions for frequencies significantly different to 9.6 MHz.

The crystal used in this circuit is parallel resonant, fundamental mode, with a load capacitance of 30 pF which is approximately the series combination of the three fixed capacitors in parallel with the trimmer capacitor.

SCO/AN91004

3.4 External Oscillator

When using an external oscillator such as a TCXO module, the output from the oscillator should be connected directly to the OSCin pin (pin 1). The OSCout pin (pin 2) should either be left open circuit, or could be used as a buffered version of the signal applied to OSCin.

3.5 RF Connection to Main Divider

The output from the VCO needs to be split between the synthesizer RF o/p and the UMA1014T main divider input. A matched splitter is used as shown in Fig 4. Ideally, the splitter should provide maximum isolation to the VCO to prevent pulling or modulation due to changes in the load impedance at the RF o/p and main divider input. The amount of isolation is limited by the required RF output power and the main divider input sensitivity. Emphasis is placed on the importance of providing sufficient isolation between the VCO and the main divider to keep spurious modulations at a minimum level.

3.6 <u>Loop Filter Design</u>

The correct design of the loop filter is of considerable importance to the optimum performance of the synthesizer. The filter should be designed so as to achieve the required compromise between noise performance and switching time. The actual circuit will therefore depend on the particular application. A procedure has been established to ensure quick and simple loop filter design. The method, based on first order approximations, provides a working solution without a need for computer simulation and modelling.

Design Procedure

For typical applications a passive loop is used thus removing the need for an operational amplifier. The following design is based on a second order low pass filter (Reference 3). Then, for applications requiring further reference breakthrough rejection, a third order is incorporated. The third order loop filter is used for circuits and measurements in this report.

SCO/AN91004

Loop parameters are first chosen, these are:

•	Radio frequency	\mathbf{RF}
•	Comparison frequency	\mathbf{CF}
•	Switching time	St
•	Minimum modulating frequency	\mathbf{MF}
•	VCO gain rad/Volt	Ko
•	Phase comparator gain Amps/rad	Kd
•	Phase margin	ф

Determine the loop bandwidth Fn from

$$\frac{3}{switching\ time} = Fn\tag{2}$$

Determine main divider ratio N from
$$N = RF/CF$$
 (3)
Determine angular velocity wn rads/s from wn = $2 \times \pi \times Fn$

The loop filter circuit (Fig 5) has three time constants, these are:

$$\bullet \qquad T1 = C3 \times R2 \tag{4}$$

•
$$T2 = R2 \times C1 \times C3 / (C3 + C4)$$
 (5)

$$\bullet \qquad T3 = C2 \times R1 \tag{6}$$

The second order loop is designed by omitting R1 and C2 (T3) and uses the equations below:

$$T2 = \frac{1}{\frac{COS \, \phi}{mn}} - Tan \, \phi \tag{7}$$

$$T1 = 1/(wn^2 x T2) (8)$$

$$C3 + C1 = K \sqrt{\frac{1 + (wn \ x \ T1)^2}{1 + (wn \ x \ T2)^2}}$$
(9)

SCO/AN91004

$$where K = \frac{KdxKo}{Nxwn^2}$$
 (10)

$$C1 = \frac{T2 x (C3 + C1)}{T1} \tag{11}$$

$$C3 = (C3 + C1) - C1 \tag{12}$$

$$R2 = T1/C3 \tag{13}$$

Measuring the reference spurs and comparing with a particular specification establishes if a third order is necessary.

If a further 'A' dB of breakthrough suppression is needed to meet specification, then T3 is included to make a third order filter. Note 'A' should not be so large that $T3 \times 10 > T1$. A good starting value for 'A' is 20 dB.

$$T3 = \sqrt{\left(\frac{10^{(A/20)} - 1}{(2 \times \pi \times Fc)^2}\right)}$$
 (14)

T2 determines the loop stability and remains the same as for 2nd order loop.

A calculated value of closed loop bandwidth wnc is used. This is usually slightly less than wn so the switching time will be slightly longer than originally specified.

$$wnc = \frac{(T2 + T3)}{T2^{2}} x \tan \phi x \left(\sqrt{1 + \frac{4 x T2^{2}}{(2 x \tan \phi x (T2 + T3))^{2}}} - 1 \right)$$
 (15)

$$T1 = \frac{1}{wnc^2 x (T2 + T3)} \tag{16}$$

$$C3 + C1 = K \sqrt{\frac{1 + (wnc x T1)^2}{(1 - wnc^2 x T2 x T3)^2 + \frac{T3 + T2}{T1}}}$$
(17)

SCO/AN91004

where
$$K = \frac{KoxKd}{Nxwnc^2}$$
 (18)

$$C1 = \frac{(C3 + C1)xT2}{T1} \tag{19}$$

$$C3 = (C3 + C1) - C1 \tag{20}$$

$$C2 = C1 / 16$$
 (21)

$$R2 = T1/C3 \tag{22}$$

$$R1 = T3/C2 \tag{23}$$

For a successful filter it is important that C3 >> C1 and C1 >> C2.

3.6.1 Worked Example

As an example the design of the third order loop filter for the UMA1014T under the following conditions is shown below. This design on the PCAL1143-1 board suitable for ETACS transmit application. Switching time is set sightly shorter than expected to compensate for the reduction in the final loop bandwidth Fnc.

 $VCO ext{ frequency} = 888 ext{ MHz}$ $VCO ext{ gain} ext{ Ko} = 13 ext{ MHz} / ext{ V}$

Channel spacing = 25 kHz (with half channel offset)

Reference oscillator = 9.6 MHz

Switching time = 12 ms (for a requirement < 14 ms)

Min mod frequency = 300 Hz Phase margin(degrees) = 45

Additional reference

Rejection A = 20 dB

SCO/AN91004

In this example the phase comparator gain Kd chosen is 1 mA/cycle as opposed to $0.5 \, \text{mA/cycle}$. In open environments a loop based on this is less susceptible to interference as capacitor values are higher. A comparison frequency of $12.5 \, \text{kHz}$ is chosen to allow for the half channel offset specified in ETACS.

The first order loop bandwidth Fn:

$$\frac{3}{12 \times 10^{3}} = 250 \, Hz \quad wn = 2 \times \pi \times Fn = 1570 \, rads/s \qquad Use (2)$$

The main divider ratio N:

$$\frac{888 \times 10^{6}}{12.5 \times 10^{3}} = 71040$$
 Use (3)

$$T2 = \frac{1}{\frac{\cos 45}{1570}} - \tan 45 = 2.64 \times 10^{-4}$$
Use (7)

$$T3 = \sqrt{\left(\frac{10^{20/20} - 1}{(2 \times \pi \times 12500)^2}\right)} = 3.82 \times 10^{-5}$$
 Use (14)

$$wnc = \frac{(2.64 \times 10^{-4} + 3.82 \times 10^{-5}) \times \tan 45}{(2.64 \times 10^{-4})^2} x$$

$$\left(\sqrt{1 + \frac{4x(2.64x10^{-4})^2}{(2x\tan 45x(2.64x10^{-4} + 3.82x10^{-5}))^2}} - 1\right) = 1421 \qquad Use (15)$$

$$T1 \frac{1}{1421^{2} x (2.64 x 10^{-4} + 3.82 x 10^{-5})} = 1.64 x 10^{-3}$$
 (Use (16)

SCO/AN91004

$$K = \frac{13 \times 10^{6} \times 10^{-3}}{71040 \times 1421^{2}} = 9.04 \times 10^{-8}$$
 Use (18)

$$C1 + C3 = K\sqrt{\frac{1 + (1421 \times 1.64 \times 10^{-3})^2}{(1 - 1421^2 \times 2.64 \times 10^{-4} \times 3.82^{-5})^2 + \frac{3.82 \times 10^{-5} + 2.64^{-4}}{1.64 \times 10^{-3}}}$$

$$= 2.14 \times 10^{-7}$$
 Use (17)

$$C1 = \frac{2.14 \times 10^{-7} \times 2.64 \times 10^{-4}}{1.64 \times 10^{-3}} = 3.45 \times 10^{-8}$$
 Use (19)

$$C3 = 2.14 \times 10^{-7} - 3.45 \times 10^{-8} = 1.8 \times 10^{-7}$$
 Use (20)

$$C2 = 3.45 \times 10^{-8} / 16 = 2.15 \times 10^{-9}$$
 Use (21)

$$R2 = 1.64 \times 10^{-3} / 1.8 \times 10^{-7} = 9111$$
 Use (22)

$$R1 = 3.82 \times 10^{-5} / 2.15 \times 10^{-9} = 17767$$
 Use (23)

Check $C2 \ll C1 \ll C3$.

Values chosen for filter components are:

$$C1 = 33$$
 nF $R1 = 18$ k Ohms $C2 = 2.2$ nF $R2 = 10$ k Ohms $C3 = 180$ nF

3.7 PCB Layout Considerations

The circuit of the UMA1014T demonstration board (PCAL1143-1) is shown in Fig 6, with the layout shown in Fig 7. This PCB has a solid ground plane on one side (apart from isolated pads for non-grounded connections to leaded components). In addition, there are areas of ground plane on the surface mount side of the board to ensure satisfactory grounding of important components. There are a good number of plated-through holes connecting the two layers of ground plane. Normal RF design practices should of course be taken into account when laying out the circuit.

There are a number of particular points that should be borne in mind when considering the circuit and layout.

- The non-surface mount side of the board (if a 2 sided board is used) should be virtually solid ground plane to give good RF performance.
- The 5 V digital supply (VCC) should be well decoupled as close to the pin as possible, preferably with a large value capacitor (eg: 47 uF) and in series with a small value resistor (eg: 12 Ohms) from the 5 V line.
- The 5 V charge pump supply (VCP) should be decoupled separately from VCC but in a similar manner. Routing the 5 V supply under the IC is to be avoided.
- Incorporating a ground plane on the surface mount side of the PCB underneath the synthesizer helps isolate digital noise from the charge pump parts. This ground plane should be well connected with vias to the full ground plane.

SCO/AN91004

4. TYPICAL PERFORMANCE

This section describes the typical performance obtainable with the UMA1014T with the circuit shown in Fig 6 and parameters listed in 3.6.1. The relevant performance criteria for a synthesizer are usually:

Close-in phase noise (ie: noise within the loop bandwidth).

Noise floor at an offset from the carrier.

Comparison breakthrough components.

Switching time.

It should be noted of course that these criteria can be traded off against each other to some extent to tailor the overall performance, and that the performance described here is only one compromise between the various criteria. In general, the choice of a low loop bandwidth will improve the comparison frequency breakthrough and will filter out more of the close-in phase noise, but will result in a longer switching time. The use of a higher order filter can improve comparison frequency breakthrough with little effect on the noise or switching time. The noise floor at offsets significantly higher than the loop bandwidth are determined completely by the VCO itself.

Plots of the close-in spectrum (span of 2 kHz) and also a span of 50 kHz are shown in Figs 8 and 9 respectively for a carrier frequency of 888 MHz and a comparison frequency of 12.5 kHz. From Fig 8 we can see from the noise plateau that the loop bandwidth is around 270 Hz, and Fig 9 shows the spectrum analyser noise floor at offsets greater than about 15 kHz from the carrier with the first and second comparison frequency breakthrough component being visible at 12.5 kHz and 25 kHz from the carrier respectively.

SCO/AN91004

Figure 10 shows switching waveforms for a frequency jump of 10 MHz. The top trace (labelled CH1) is the I²C transfer to the UMA1014T; the second (CH2) is the VCO control line. The third trace (CH3) is the VCOA output showing the out-of-lock condition. The fourth trace (CH4) is the RF output of the VCO mixed down to 0 Hz with a signal generator at the destination frequency. The VCO output is coupled to the mixer via an amplifier with 17 dB gain followed by a 10 dB attenuator. This is to provide isolation to the VCO from the mixer.

The mixer output trace shows that the switching time is 13 m seconds, which is a little longer than the VCO control line trace appears to show. This is because observation of the VCO control line is not accurate due to the very high VCO gain $(13\ MHz/V)$.

From Fig 10, we can see that the VCO control line has a single overshoot during switching; this shows that the loop is properly damped, so the phase margin is correct.

To summarise the performance of the circuit in Fig 6:

loop bandwidth 270 Hz

close-in noise - 55 dBc / Hz at 200 Hz from carrier

VCO noise floor - 113 dBc / Hz at 25 kHz from carrier

residual fm < 18 Hz rms, CCITT weighted

comparison frequency breakthrough - 65 dBc at 12.5 kHz

- 82 dBc at 25 kHz

typical switching time < 13 m seconds for 10 MHz jump to

within 1 kHz of the destination

frequency

5. CONCLUSIONS

Information regarding the use of the UMA1014T in a frequency synthesizer application has been presented. A methodology for determining the loop filter components has been described since the switching and noise performance of the complete circuit depends on a good filter design. The layout of the PCAL1143-1 demonstration board has been shown as an example PCB layout.

6. <u>REFERENCES</u>

- 1. UMA1014T, Initial Specification Data Sheet, September 1990.
- 2. NMW Oatley;

Application Information for the UMA1010T/UMA1012T, Philips Components Application Report MC090001.

3. Ulriche, L Rhode;

Digital PLL Frequency Synthesizers Theory and Design. 28/3/91.




Fig 1 PLL Circuit Block Diagram




Fig 2 Digital Phase Comparator Operation




Fig 3 Crystal Oscillator Circuit Diagram




Fig 4 RF Power Splitter Circuit Diagram




Fig 5 Loop Filter Circuit Diagram

Application note

Philips Semiconductors RF Communications Products







Fig 6 Frequency Synthesizer Circuit using the UMA1014T







 $Fig~7 \qquad Board~Layout~for~UMA1014T~Frequency~Synthesizer\\$




Fig 8 Typical Carrier Spectrum - 2 kHz Spar




Fig 9 Typical Carrier Spectrum - 50 kHz Span




Fig 10 Typical Switching Waveforms

UMA1015M

FEATURES

- Two fully programmable RF dividers up to 1.1 GHz
- Fully programmable reference divider up to 35 MHz
- 2:1 or 1:1 ratio of selectable reference frequencies
- · Fast three-line serial bus interface
- Phase comparator gain adjustable via external resistor and/or software
- Programmable out-of-lock indication for both synthesizers
- · On-chip voltage double
- · Low current from 3 V supply
- · Separate power-down mode for each synthesizer
- · Up to 4 open-drain output ports.

APPLICATIONS

- · Cordless telephone
- · Hand-held mobile radio.

GENERAL DESCRIPTION

The UMA1015M is a low-power dual frequency synthesizer for radio communications which operates in the 400 to 1100 MHz frequency range. Each synthesizer consists of a fully programmable main divider, a phase and frequency detector and a charge pump. There is a fully programmable reference divider common to both synthesizers which operates up to 35 MHz. The device is programmed via a 3-wire serial bus which operates up to 10 MHz. The charge pump currents (gains) are fixed by an external resistance at pin 20 (I_{SFT}). The BiCMOS device is designed to operate from 2.6 (3 Ni-Cd cells) to 5.5 V at low current. The charge pump supply can be provided by external source or on-chip voltage doubler. Each synthesizer can be powered-down independently via the serial bus to save current. It is also possible to power-down the device via the HPD input (pin 5).


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD1} , V _{DD2}	digital supply voltage		2.6	- "	5.5	V
V _{cc}	charge pump supply voltage	external supply; doubler disabled	2.6	-	5.5	V
V _{CCvd}	charge pump supply from voltage doubler	doubler enabled	- 1	2V _{DD1} – 0.6	6.0	V
I _{DDO1} + I _{DDO2} + I _{CCO}	operating supply current	both synthesizers ON; doubler disabled; V _{DD1} = 5.5 V	<u>-</u> 1 1.1 1.1	9.6	-	mA
I _{DD1pd} + I _{DD2pd} + I _{CCpd}	current in power-down mode per supply	doubler disabled; V _{DD1} = 5.5 V	_	0.01	_	mA
I _{DD1pd}	current in power-down mode from supply V _{DD}	doubler enabled; V _{DD1} = 3V		0.15	-	mA
f _{RFA} , f _{RFB}	RF input frequency for each synthesizer	Att.	400	_	1100	MHz
f _{XTALIN}	crystal input frequency		3	1-	35	MHz
f _{ref}	phase comparator frequency	RF = 400 to 1100 MHz; f_{XTAL} = 3 to 35 MHz	8.5		375	kHz
T _{amb}	operating ambient temperature	·	-20		+70	°C
T _{amb(ext)}	extended operating ambient temperature	$V_{DD1} = V_{DD2} < 4.5 \text{ V}$	-30	-	+85	°C

UMA1015M

ORDERING INFORMATION


EXTENDED TYPE	PACKAGE						
NUMBER	PINS	PINS PIN POSITION MATERI		CODE			
UMA1015M	20	SSOP20	plastic	SOT266A			



UMA1015M

PINNING

SYMBOL	PIN	DESCRIPTION					
P1	1	output Port 1					
P2	2	output Port 2					
CPA	3	charge-pump output synthesizer A					
V_{DD1}	4	digital supply voltage 1 (2.7 to 5.5 V)					
HPD	5	hardware power-down (input LOW = power-down)					
RFA	6	RF input synthesizer A					
DGND	7	digital ground					
f _{XTALIN}	8	common reference frequency input from TCXO					
P3	9	output Port 3					
f _{XTALO}	10	buffered output of f _{XTAL} signal					
CLK	11	programming bus clock input					
DATA	12	programming bus data input					
Ē	13	programming bus enable input (active LOW)					
V_{DD2}	14	digital supply voltage 2 (2.7 to 5.5 V)					
RFB	15	RF input synthesizer B					
AGND	16	analog ground to charge pumps					
СРВ	17	charge pump output synthesizer B					
V _{CC}	18	analog supply to charge pump; external or voltage doubler output (2.7 to 5.5 V)					
P0/OOL	19	Port output 0 / out-of-lock output					
I _{SET}	20	regulator pin to set charge-pump currents					



FUNCTIONAL DESCRIPTION

Main dividers

Each synthesizer has a fully programmable 17-bit main divider. The RF input drives a pre-amplifier to provide the clock to the first divider bit. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from below 50 mV (RMS) up to 250 mV (RMS), and at frequencies greater than 1.1 GHz. The high frequency sections of the divider are implemented using bipolar transistors, while the slower section uses CMOS technology. The range of division ratios (512 to 131071) allows from 8.4 kHz phase comparison for 1.1 GHz RF, to 780 kHz phase comparison for 400 MHz RF.

Reference divider

There is a common fully programmable 12-bit reference divider for the two synthesizers. The input f_{XTALIN} drives a pre-amplifier to provide the clock input for the reference divider. This clock signal is also buffered and output on pin f_{XTALO} (open drain). An extra divide-by-2 block allows a reference frequency from synthesizer B to be half that of synthesizer A. This feature is selectable using the program bit SR. If the programmed reference divider ratio is R then the ratio for each synthesizer is as given in Table 1.

The range for the division ratio R is 8 to 4095. Opposite edges of the divider output are used to drive the phase detectors to ensure that active edges arrive at the phase detectors of each synthesizer at different times. This minimizes the potential for interference between the

UMA1015M

charge pumps of each loop. The reference divider consists of CMOS devices operating beyond 35 MHz.

Table 1 Synthesizer ratio.

SR	SYNTHESIZER A	SYNTHESIZER B		
0	R	R		
1	R	2R		

Phase comparators

For each synthesizer, the outputs of the main and reference dividers drive a phase comparator where a charge pump produces phase error current pulses for integration in an external loop filter. The charge pump current is set by an external resistance RSET at pin I_{SET}, where a temperature-independent voltage of 1.2 V is generated. RSET should be between 12 k Ω and 60 k Ω (to give an I_{SET} of 100 µA and 20 µA respectively). The charge-pump current, ICP, can be programmed to be either (12 \times I_{SET}) or (24 \times I_{SET}) with the maximum being 2.4 mA. The dead zone, caused by finite switching of current pulses, is cancelled by an internal delay in the phase detector thus giving improved linearity. The charge pump has a separate supply, V_{CC}, which helps to reduce the interference on the charge pump output from other parts of the circuit. Also, V_{CC} can be higher than V_{DD1} if a wider range on the VCO input is required.

Voltage doubler

If required, there is a voltage doubler on-chip to supply the charge pumps at a higher level than the nominal available supply. The doubler operates from the digital supply V_{DDD1}, and has a maximum output of 6 V (internally limited). An external capacitor is required on pin V_{CC} for smoothing, the capacitor required to develop the extra voltage is integrated on-chip. To minimize the noise being introduced to the charge pump output from the voltage doubler, the doubler clock is suppressed (provided both loops are in-lock) for the short time that the charge pumps are active. The doubler clock (RF/64) is derived from whichever main divider is operating (synthesizer A has priority). While both synthesizers are powered down (and the doubler is enabled), the doubler clock is supplied by a low-current internal oscillator. The doubler can be disabled by programming the bit VDON to logic 0, in order to allow an external charge pump supply to be used.

Out-of-lock indication/output ports

There is a lock detector on-chip for each synthesizer. The lock condition of each, or both loops, is output via an open-drain transistor which drives the pin P0/OOL (when out-of-lock, the transistor is turned on and therefore the output is forced LOW). The lock condition output is software selectable (see Table 4). An out-of-lock condition is flagged when the phase error is greater than T_{00L} , the value of which is approximately equal to 80 cycles of the relevant RF input. The out-of-lock flag is only released after 8 consecutive reference cycles where the phase error is less than T_{00L} . The out-of-lock function can be disabled, via the serial bus, and the pin P0/OOL can be used as an output port. Three other port outputs P1, P2 and P3 (open-drain transistors) are also available.

Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and \overline{E} (enable). The data sent to the device is loaded in bursts framed by \overline{E} . Programming clock edges are ignored until \overline{E} goes active LOW. The programmed information is loaded into the addressed latch when \overline{E} returns inactive HIGH. This is allowed when CLK is in either state without causing any consequences to the register data. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programming data even during power-down of both synthesizers.

Data format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The address bits are decoded on the rising edge of \overline{E} . This produces an internal load pulse to store the data in the addressed latch. To avoid erroneous divider ratios, the pulse is inhibited during the period when data is read by the frequency dividers. This condition is guaranteed by respecting a minimum \overline{E} pulse width after data transfer. The data format and register bit allocations are shown in Table 2.

Table 2 Bit allocation

FIRST								RE	GISTE	R BIT A	LLOCA	TION	٠.			:	- 1	Ė		LAST
p1	p2	р3	p4	p5	p6	p7	p8	p9	p10	p11	p12	p13	p14	p15	p16	p17	p18	p19	p20	p21
dt16	dt15	dt14	dt13	dt12	dt12 DATA FIELD dt4 dt3 dt2 dt1					dt0		ADD	RESS							
X	Х	VDON	PO	OLA	OLB	CRA	CRB	X	Х	sPDA	sPDB	P3	P2	P1	X	Х	0	0	0	1
MA16				7	SYNT	HESIZ	ERAN	IAIN D	IVIDEF	COEF	FICIENT	Γ				MA0	0	1	0	0
0	0	0	.0	SR	R11			REF	EREN	CE DIVII	DER CO	DEFFI	CIENT			R0	0	1	0	1
MB16		SYNTHESIZER B MAIN DIVIDER COEFFICIENT MB0 0 1 1 0							0											
						F	RESER	VED F	OR TE	ST							0	0	.0	0

Table 3 Bit allocation description.

SYMBOL	DESCRIPTION	
sPDA, sPDB	software power-down for synthesizers A and B (0 = power-down)	
P3, P2, P1 and P0	bits output to pins 1, 2, 9 and 19 (1 = high impedance)	
VDON	voltage doubler enable (1 = doubler enabled)	
OLA, OLB	out-of-lock select; Selects signal output to pin 19 (see Table 4)	
CRA, CRB	charge pump A/B current to I _{SET} ratio select (see Table 5)	
SR	reference frequency ratio select (see Table 6)	

Table 4 Out-of-lock select.

OLA	OLB	OUTPUT AT PIN 19		
0	0 /	P0		
0	1	lock status of loop B; OOLB	21.4	
1	0	lock status of loop A; OOLA		
1	1	logic OR function of loops A and B	 	

UMA1015M

Table 5 Charge pump current ratio.

CRA/CRB	CURRENT AT PUMP
0	I _{CP} = 12 × I _{SET}
1	I _{CP} = 24 × I _{SET}

Table 6 Reference division ratio.

SR	RATIO A	RATIO B		
0	R	R		
1	R	2R		

Power-down modes

The device can be powered down via pin HPD (active LOW = power-down) or via the serial bus (bits SPDA and SPDB, logic 0 = power-down). When only one synthesizer is powered down, the functions common to both will be maintained. When both synthesizers are switched off, only the voltage doubler (if enabled) will remain active drawing a reduced current. An internal oscillator will drive the doubler in this situation. If both synthesizers have been in a power-down condition, then when one or both synthesizers are reactivated, the reference and main dividers restart in such a way as to avoid large random phase errors at the phase comparator.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD1}, V_{DD2}	DC range of digital power supply voltage with respect to DGND	-0.3	+6.0	V
V _{CC}	DC charge pump supply voltage with respect to AGND	-0.3	+6.0	V
ΔV_{CC-DDD}	difference in voltage between V _{CC} and V _{DDD1} , V _{DDD2}	-0.3	+6.0	V
V _n	DC voltage at pins 1, 2, 5, 6, 8 to 15, 19 and 20 with respect to DGND	-0.3	V _{DD1} + 0.3	V
V _{3, 17}	DC voltage at pins 3 and 17 with respect to AGND	-0.3	V _{CC} + 0.3	V
ΔV _{GND}	difference in voltage between AGND and DGND (these pins should be connected together)	-0.3	+0.3	V
T _{stg}	storage temperature	-55	+125	°C
T _{amb}	operating ambient temperature	-20	+70	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

UMA1015M

CHARACTERISTICS

 $V_{DD1} = V_{DD2} = V_{CC} = 2.7$ to 5.5 V; $T_{amb} = 25$ °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply; (V	_{DD1} , V _{DD2} and V _{CC}) voltage do	ubler disabled, external sup	ply on V _{CC}		**************************************	
V _{DD1} , V _{DD2}	digital supply voltage		2.6	_ `	5.5	V
I _{DD1} + I _{DD2}	total digital supply current from V _{DD1} and V _{DD2}	f _{XTAL} = 12.8 MHz; both synthesizers on; V _{DD1} = V _{DD2} = 3 V	-	8.5	-	mA
	The suffering engineering as well as the first of the suffering engineering that the suffering engineering	f _{XTAL} = 12.8 MHz; both synthesizers on; V _{DD1} = V _{DD2} = 5.5 V			12.5	mA
I _{DDpda} , I _{DDpdb}	total digital supply current from V _{DD1} and V _{DD2} with one synthesizer in	$f_{XTAL} = 12.8 \text{ MHz}$; one synthesizer powered down; $V_{DD1} = V_{DD2} = 3 \text{ V}$		5.5	-	mA
	power-down mode	f_{XTAL} = 12.8 MHz; one synthesizer powered down; $V_{DD1} = V_{DD2} = 5.5 \text{ V}$	-	-	7.5	mA
I _{DDpd}	digital supply current in power-down mode	both synthesizers powered down; V _{HPD} = 0 V	_	-	60	μΑ
V _{CC}	charge pump supply voltage		2.6		5.5	V
loc	charge pump supply current	both synthesizers on and in lock; f _{ref} = 12.5 kHz	-	-	25	μА
I _{CCpd}	charge pump supply current in power-down mode	both synthesizers powered down	-	-	25	μА
Voltage do	ubler enabled					
I _{DD}	total digital supply current from V _{DD1} and V _{DD2}	f _{XTAL} = 12.8 MHz; both synthesizers on and in lock; V _{DD1} = 3 V; f _{doubler} = 16 MHz	_	8.5	12	mA
I _{DDpd}	total digital supply current in power-down mode from V _{DD1} and V _{DD2}	both synthesizers powered down; V _{DD1} = 3 V; V _{HPD} = 0 V	_	0.15	0.3	mA
V _{CC}	charge pump supply voltage	DC current drawn from V _{CC} = 50 μA	2V _{DD1} -1.2	2V _{DD1} -0.6	6.0	٧
V _{DD(max)}	maximum digital supply voltage before internal voltage doubler limitation	DC current drawn from $V_{CC} = 50 \mu A$	2.9	_	_	V
RF main di	vider input; RFA and RFB					
f _{RF}	RF input frequency		400	_	1100	MHz
V _{RF(rms)}	RF input signal level (RMS value) (AC coupled)	$R_s = 50 \Omega;$ $V_{DD1} = V_{DD2} = 2.6 \text{ to } 3.5 \text{ V}$	50	-	250	mV
		$R_s = 50 \Omega;$ $V_{DD1} = V_{DD2} = 3.5 \text{ to } 5.5 \text{ V}$	100	-	250	mV
Z _I	input impedance (real part)	f _{RF} = 1 GHz; indicative, not tested		300	_	Ω

UMA1015M


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Cı	typical pin input capacitance	indicative, not tested	1-	1	_	pF
R _{pm}	principle main divider ratio		512		131071	
Reference	divider input; f _{XTALIN}					
f _{ref}	reference input frequency from crystal		3	-	35	MHz
V _{XTALIN(rms)}	sinusoidal input signal level (RMS value)		50	-	500	mV
Z _I	Input Impedance (real part)	f _{XTALIN} = 12.8 MHz; indicative, not tested	_	10	_	kΩ
Cı	typical pin input capacitance	indicative, not tested	-	1	_	pF
R _{rd}	reference divider ratio		8	 -	4 095	
Charge pur	np current setting resistor in	put; I _{SET}				
V _{SET}	voltage output on pin I _{SET}	RSET = $12 \text{ k}\Omega$ to $60 \text{ k}\Omega$	T-	1.2	_	V
Charge pur	np outputs; CPA and CPB					
I _{CP}	charge pump sink or source current	RSET = 15 kΩ; CRA/CRB = 1; $I_{cp} = I_{SET} \times 24$; $V_{cp} = 0.4$ V to $V_{CC} - 0.5$ V	1.4	1.9	2.4	mA
		RSET = 15 kΩ; CRA/CRB = 0; $I_{cp} = I_{SET} \times 12;$ $V_{cp} = 0.4 \text{ V to V}_{CC} - 0.5 \text{ V}$	0.7	0.96	1.2	mA
lu	charge pump off leakage current	$V_{cp} = \frac{1}{2}V_{CC}$	-5	_	+5	nA
Logic input	signal levels; DATA, CLK, E	and HPD				
V _{IH}	HIGH level input voltage	at logic 1	0.7V _{DD1}	T-	V _{DD1} + 0.3	V
V _{IL}	LOW level input voltage	at logic 0	-0.3	_	0.3V _{DD1}	V
I _{bias}	input bias currents	at logic 1 or 0	- 5	-	+5	μА
Cı	input capacitance	indicative, not tested	_	1	_	pF
Port output	ts / Out-of-lock; P0/OOL, P1,	P2, P3 and f _{XTALO} - open dr	ain outputs			
V _{OL}	LOW level output voltage	$I_{sink} = 0.4 \text{ mA}$	T-	_	0.4	Īv

UMA1015M

SERIAL BUS TIMING CHARACTERISTICS


V_{DDD1} = 3 V; T_{amb} = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Serial progra	amming clock; CLK				
t _r , t _f	input rise and fall times	<u> -</u>	10	40	ns
t _{cy}	clock period	100	_	_	ns
Enable prog	ramming; Ē				
t _{dr}	delay to rising clock edge	40	T-	-	ns
t _{df}	delay from last falling clock edge	20	-	_	ns
t _W	minimum inactive pulse width	2000	-	 -	ns
t _{SU;Ē}	enable set-up time to next clock edge	20	-	_	ns
Register ser	ial input data; DATA	2	The second second		
t _{SU;CLK}	input data to clock set-up time	20	_	-	ns
t _{HD;CLK}	input data to clock hold time	20	_	_	ns




UMA1015M

APPLICATION INFORMATION



UMA1015M



FEATURES

- · RF input frequencies to 1 GHz
- Fully programmable RF divider
- · Three-line serial bus interface
- On-chip 3 to 16 MHz crystal oscillator
- Mask programmable +2 to +31 reference divider ratio
- Up to 1 MHz channel spacing
- · Crystal frequency buffered output
- Dual register architecture for fast Tx/Rx switching in TDD single synthesizer systems
- Phase detector compensated for supply and temperature variations
- Power-down mode

APPLICATIONS

- 900 MHz cordless telephones
- Portable battery-powered radio equipment

GENERAL DESCRIPTION

The UMA1016xT is a low power synthesizer for radio communications. Manufactured in bipolar technology, it is designed for a 70 to 1000 kHz channel spacing in the 500 to 1000 MHz band. The channel is programmed via a 3-wire serial bus. The internal dual register architecture allows a single synthesizer to be used in TDD systems. Fast switching between transmit and receive frequencies is achieved without the need for bus overhead. It also incorporates a sensitive, low power RF divider and a dead-zone-eliminated 3-state phase comparator. A power-down mode enables the circuit to be idled.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V _{cc}	supply voltage		4.5	-	5.5	٧
V _{DD}	supply voltage		4.5	-	5.5	٧
I _{cc} + I _{DD}	supply current		-	10	-	mA
I _{∞-pd}	I _{cc} in power-down		-	0.8	-	mA
f _{ref}	reference frequency		70	250	1000	kHz
RF,	RF input frequency		500	-	1000	MHz
T _{amb}	operating ambient temperature range	·	-20	-	+70	°C


ORDERING INFORMATION

EXTENDED	PACKAGE						
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE			
UMA1016AT	16	so	plastic	SOT109A			
UMA1016xT	16	SO	plastic	SOT109A			

Notes to the Ordering Information

- 1 UMA1016AT has a Reference Division Factor of 27.
- 2 UMA1016xT is a customized version.

UMA1016xT



UMA1016xT

FUNCTIONAL DESCRIPTION

General

The UMA1016xT is a low power synthesizer for radio communications in the range 500 to 1000 MHz. It includes an oscillator circuit, reference divider, RF divider, 3-state phase and frequency comparator, charge pump and main control circuit for the transfer of serial data into two internal registers.

 V_{DD} supplies power to the digital circuits while V_{CC} powers the charge pump. V_{DD} and V_{CC} are nominally 5 V but will operate in the range 4.5 V to 5.5 V.

Reduced noise coupling is facilitated by separate digital and analog ground pins which must always be externally connected to the same DC potential to prevent the flow of large currents across the die.

The synthesizer is placed in idle mode during power-down but the oscillator and buffer remain operative and may be used as a clock for system timing.

Main Divider

The main divider is a fully programmable pulse-swallow type. Following a sensitive (50 mV, -13 dBm) input amplifier, the RF signal is applied to a 13-bit divider (MD13....MD1). The division ratio is provided via the serial bus to two 13-bit latches, corresponding to transmit and receive frequencies. The serial programming register is written to under processor control. independently of divider operation. This removes difficulty if using a low data bus transmission speed. The new ratio is transferred to the appropriate latch when the programming enable signal (EN) returns HIGH.

The last register bit (PB0) is used to determine whether the new value is loaded into the transmit (PB0 = 1) or receive (PB0 = 0) frequency latch. To avoid spurious phase changes, the divider incorporates the new ratio only at the end of the on-going reference period. The minimum division ratio is 512. One reference cycle is required to update a new ratio. Internal power-on occurs rapidly.

Oscillator

External capacitive feedback is applied to the common collector Colpitts oscillator which has high voltage supply rejection and negligible temperature drift. It is designed to function as an input buffer without the need for external components when a TCXO or other clock is used. A separate output buffer, which remains active during power-down (HPDN taken LOW), provides a TTL-compatible signal to drive external logic circuits (REFCK).

Reference Divider

The reference divider has a fixed divider ratio set by metal masking between 2 and 31. For example, a 4 MHz crystal connected to the oscillator and a +16 ratio allows a channel spacing of 250 kHz. Other frequencies and ratios are possible.

Phase Comparator

The phase comparator combines a phase and frequency detector and charge pump (Fig. 3). The charge pump current is internally fixed and determined for fast switching. It is compensated against power supply and temperature variation.

The detector is assembled from dual D-type flipflops which, together with feedback, remove the "dead" zone. Upon the detection of a phase error, either UP or DO go HIGH. This

gates the appropriate current generator to source or sink 1.75 mA at the output pin. When no phase error is detected, CP becomes 3-state. The tuning voltage of the VCO is established from the sum of the current pulses into the loop filter.

A simple passive loop filter may be used to offer high performance without requiring an operational-amp. The phase comparator function is summarized in Table 2.

Main Control Interface


The programming control interface permits access to two internal latches, denoted Tx and Rx. The serial input bits on DATA, entered MSB first, are converted to a parallel word and stored in the appropriate latch under the control of the last entered register bit (PB0). When this is set HIGH, data serially fed to the register is loaded into the transmit (Tx) latch; when PB0 is LOW, the data is transferred to the receive latch (Rx).

The data sent to the synthesizer is loaded in bursts framed by the signal EN. Programming clock edges, together with their appropriate data bits, are ignored until EN becomes active (LOW). The internal latches are updated with the latest programming data when EN returns inactive (HIGH). Only the last 15 bits serially clocked into the device are retained within the programming register. One extra shift register bit (PB7) can be internally added via metal masking to allow direct software compatibility with a 7-bit swallow counter and a 64/65 dual-modulus prescaler. No check is made on the number of clock pulses received during the time that programming is enabled. EN going HIGH while CLOCK is still

UMA1016xT

PINNING

PIN	DESIGNATION	DESCRIPTION
1	RO1	oscillator input or TCXO input
2	RO2	oscillator output to crystal circuit
3	V _{DD}	5 V supply to digital section
4	REFCK	reference crystal frequency buffered output
5	HPDN	Hardware Power-Down Not; IC operates when pin is HIGH
6	DGND	digital ground
7	RFI	1 GHz RF signal input
8	i.c.	internally connected
9	DATA	serial data line input
10	СК	serial clock line input
11	EN	programming bus enable input (active LOW)
12	TX/RX	transmit (high)/receive (low) mode select input
13	i.c.	internally connected
14	AGND	analog ground
15	V _{cc}	5 V supply to charge pump circuit
16	CP	charge pump output



UMA1016xT

LOW generates an active clock edge causing a shift of the data bits.

Data programmed into the register is lost during power-down (HPDN taken LOW). The maximum serial bus clock speed is specified as 5 MHz. Minimum speed is limited by the clock edge rise and fall times to ensure that no data transparency condition can exist.

Independent of any serial programming activity, the RF divider chain uses the data previously

stored within the selected latch to determine the synthesized channel frequency. The Tx/Rx signal controls which latch is read to preload the counter bits at each division cycle. When new data is updated into the device, it is used during the cycle following latch selection by the Tx/Rx control line.

If the Tx/Rx line is tied LOW, only data loaded into the Rx latch is used. In this event the serial data stream clocked into the synthesizer

must terminate with an "0". The logic diagram for the first bits of the programming interface is shown below. The other bits are processed in a similar manner by a further 9 stages of the shift register-latches-multiplexer.

The signals supplied to the circuit are described by the timing diagram. The table of values has been specified for maximum bus speed. Under slow clocking conditions, rise and fall times must not be excessively slow.

Table 1 Main divider division ratio

MAIN COUNTER								
MD1	MD2	/	MD7	MD8	/	MD12	MD13	
LSB							MSB	

Table 2 Operation of phase comparator

SYMBOL	F _{ref} < F _{var}	F _{ref} > F _{var}	F _{ref} = F _{var}
UP	0	1	0
DO	1 1	• 0	0
l _{ped}	–1.75 mA	+1.75 mA	< ± 5 nA


Table 3 Register and latch bit allocations

FIRST		REGISTER AND LATCH BIT ALLOCATIONS							LAST IN					
pb14	pb13	pb12	pb11	pb10	pb9	pb8	pb7	pb6	pb5	pb4	pb3	pb2	pb1	pb0
md13	md12	md11	md10	md9	md8	md7	Х	md6	md5	md4	md3	md2	md1	address

Note


pb7; see section MAIN CONTROL INTERFACE.

UMA1016xT




Philips Semiconductors Integrated Circuits

Frequency synthesizer for radio communication equipment



UMA1016xT



UMA1016xT

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DDD}	digital supply voltage range		-0.2	-	7	٧
V _{CCA}	analog supply voltage range		-0.2		7	٧
Vi	input voltage range	to ground	0	-	V _{DD}	٧
T _{stg}	storage temperature range		-55	-	125	°C
T _{amb}	operating ambient temperature range		-10	_	70	°C

Handling

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

TIMING CHARACTERISTICS

 $V_{DD},\,V_{CC}$ = 5 V; T_{amb} = –20 to 70 °C unless otherwise specified. Typical values measured at $V_{CC},\,V_{DD}$ = 5 V, T_{amb} = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Serial prog	ramming clock (pin 10)					
f _{ck}	clock frequency		0.01	4	5	MHz
ţ	rise time		-	5	50	ns
ţ	fall time		-	5	50	ns
t _{cyc}	clock period		0.2	-	-	ns
Enable prog	gramming (pin 11)					
t _{start}	delay to rising clock edge		30	-	-	ns
t _{end}	delay from last clock edge		0	-	-	ns
t _{width}	minimum inactive pulse width		200	-	-	ns
t _{new}	delay from EN inactive to new data		300	-	-	ns
Register se	rial input data (pin 9)					1
t _{su}	input data to CK set-up time		10	-	-	ns
t _{HD}	input data to CK hold time		10	-	-	ns

Note to the Timing Characteristics

Minimum and maximum values are for maximum clock speed.

June 1992 1037

UMA1016xT

CHARACTERISTICS


 V_{DD} and V_{CC} = 5 V; T_{amb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power sup	ply					
V _{DDD}	digital voltage supply range		4.5	5	5.5	٧
V _{CCA}	analog voltage supply range		4.5	5	5.5	V
l _d	digital supply current	V _{DD} = 5.5 V; REFCK off	-	-	10.8	mA
l _c	analog supply current	V _{cc} = 5.5 V; pump off	-	-	2.1	mA
l _{pd}	digital idle supply current	power-down mode		0.8	1.5	mA
RF divider	input (RFI)					
f _{v∞}	VCO frequency range	1	500	T-	1000	MHz
V _{rf}	input signal voltage level (RMS)		50	1-	300	mV .
R _{rf}	input resistance	RF = 1 GHz	-	350	-	Ω
C ⁴	input capacitance	indicative; not tested	-	1.5	- 1	pF
N .	main divider division ratio		512	-	8191	
Oscillator	and reference divider (RO1, RO2)					
f _{ref}	oscillator frequency range	R _{efck} used	3	T-	16	MHz
V _{oec}	sinusoidal input level at pin 1 (RMS value)		0.1	-	0.5	V
C _{o1}	parasitic capacitance at pin 1	indicative; not tested		5	-	pF
Z _{os}	output impedance at pin 2	indicative; not tested		2	-	kΩ
C₀₂	output capacitance	indicative; not tested	-	5	=	pF
Phase con	parator and charge pump output (CP)	1.34			
F _{op}	phase detector frequency range		70	250	1000	kHz
-l _{op}	charge pump source current	$V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$	-2.2	-1.75	-1.3	mA
+l _{ap}	charge pump sink current	$V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$	1.3	1.75	2.2	mA
l _{ieak}	charge pump off leakage current		-10	-	+10	nA
V _{op}	charge pump voltage compliance range	I _φ within specified range	0.5	-	V _{cc} - 0.5	٧

UMA1016xT

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Interface lo	gic input signal levels (HPDN, EN	I, DATA, CK, Tx/Rx)				*
V _{IH}	input logic HIGH level	all inputs	3	T-	$V_{DD} + 0.3$	V
V _{IPD}	input logic LOW level	HPDN	3-0.3	_	0.6	V
V _{IL}	input logic LOW level	except HPDN	-0.3	-	1	٧
I _{BIAS}	input bias current	logic 1	-	T-	2	μА
I _{IL}	input bias current	logic 0	-2	-	-	μА
Cı	pin input capacitance	indicative; not tested	-	3	-	pF
Oscillator b	ouffered logic output signal (REFC	CK)				
V _{oh}	driven output voltage; HIGH	V _{DD} = 5 V	3.5	T	V _{DD} - 0.5	V
V _{ol}	driven output voltage; LOW		0	-	0.4	V
I _{OL}	output sink current	V _{CL} = 0.4 V	-0.4	-	-	mA
ţ,	ref clock output rising edge	C ₁ = 25 pF	-	50	_	ns
ţ,	ref clock output falling edge	C _L = 25 pF	-	50	_	ns

UMA1016xT



APPLICATION INFORMATION

In a typical single-synthesizer application, the circuit is connected as shown in Fig. 6. Both analog and digital supplies are decoupled to ground with HF and LF filter capacitors. Correct oscillator operation requires capacitors both to ground and to provide feedback across the amplifier. Five signals are shown fed from a microcontroller to provide serial programming, control TDD frequency selection and initiate the power-down mode. Other system logic may also be clocked by a crystal frequency output from the synthesizer.

A passive 2nd-order loop filter giving a 3rd-order system response is shown in Fig. 6. Indicated values are intended for rapid frequency switching (500 µs), 200 kHz channel spacing (reference +27) and breakthrough levels below -60 dB. The VCO output shows a power splitter supplying both the synthesizer RF input and drive buffer for other system components (RF amplifier in transmit mode, input mixer in receive mode). The minimizing of loop filter node leakage currents requires careful board layout.

Application note: UMA1016XT frequency synthesizer

JCS/ML 92150

TABLE OF CONTENTS

- 0 SUMMARY
- 1 INTRODUCTION

2 - <u>FUNCTIONAL DESCRIPTION OF THE UMA1016XT</u> SYNTHESIZER

- 2.1 RF main divider
- 2.2 Crystal oscillator/buffer
- 2.3 Reference divider
- 2.4 Phase comparator
- 2.5 Main control interface/serial bus

3 - DEMONSTRATION BOARD

- 3.1 Description
- 3.2 Application hints

4 - APPLICATION EXAMPLE - TYPICAL RESULTS

- 4.1 Loop filter design
- 4.2 Measurements

Application note: UMA1016XT frequency synthesizer JCS/ML 92150

TABLE OF FIGURES

- Figure 1 P.L.L. circuit block diagram
- Figure 2 Phase comparator
- Figure 3 UMA1016XT circuit block diagram
- Figure 4 Demonstration board circuit
- Figure 5 Demonstration board SMD side
- Figure 6 UMA1016XT measurement set-up
- Figure 7 Loop filter circuit diagram
- Figure 8 Reference frequency breakthrough
- Figure 9 Closed loop bandwidth
- Figure 10 Closed loop bandwidth (VIDEO AVERAGE acquisition)
- Figure 11 Noise level close to the carrier
- Figure 12 Switching time for a 895 to 905 MHz jump
- Figure 13 Switching time for a 905 to 895 MHz jump

JCS/ML 92150

SUMMARY

UMA1016XT is a single chip FREQUENCY SYNTHESIZER made in BIPOLAR technology.

It is intended for use in cordless telephones or in portable radio systems.

A brief functional description is given, followed by information and measurements covering the application circuit design and typical performance.

JCS/ML 92150

1. INTRODUCTION:

This application note is intended to describe the PHASE LOCKED LOOP (P.L.L.) based on the UMA1016XT frequency synthesizer integrated circuit. It is a low power single chip solution to generate frequencies between 500 and 1000 MHz for use in portable radiomobile applications.

The device comprises the following functional blocks: a RF PROGRAMMABLE DIVIDER, a reference BUFFER-OSCILLATOR, a variable REFERENCE DIVIDER, a digital PHASE COMPARATOR, a 3 WIRE SERIAL BUS programming INTERFACE, and a DUAL-LATCH architecture (for Transmit-Receive frequencies or for any two F_1 and F_2 frequencies).

In addition, the device features a power down mode useful in some cases. The major external component required is a VOLTAGE CONTROLLED OSCILLATOR (VCO).

The main user-defined parameters for a given application are REFERENCE and RF FREQUENCIES.

This IC is designed to give fast SWITCHING TIMES (100 to 200 μ s) between Transmit and Receive frequencies when used with a LOOP FILTER matched to the application.

JCS/ML 92150

2. FUNCTIONAL DESCRIPTION OF THE UMA1016XT SYNTHESIZER :

The main blocks are illustrated in the Phase Locked Loop diagram given in figure 1.




Figure 1
P.L.L. CIRCUIT BLOCK DIAGRAM

A CRYSTAL OSCILLATOR provides a reference frequency to the P.L.L. reference divider chain (pins 1, RO1, and 2, RO2). The PHASE COMPARATOR uses a CHARGE PUMP to send correction pulses to a LOW PASS FILTER. This latter integrates the pulses giving a steady voltage which controls the VCO. The VCO's RF output and the crystal oscillator output are divided down to a COMMON COMPARISON FREQUENCY (in the locked state, these two frequencies will be equal) to drive the phase comparator. The current pulses cancel any leakage current thus maintaining the required voltage on the VCO.

JCS/ML 92150

2.1) RF main divider :

The UMA1016XT synthesizer contains a fully programmable MAIN DIVIDER. The division ratios are provided via the serial bus to two 13 bit latches corresponding to Tx and Rx registers.

The range of the main divider ratio is from 512 to 8191.

2.2) Crystal oscillator/buffer:

A common collector Colpitts type oscillator has been designed to function also as an input buffer. From a 100 mV peak to peak input signal (pin 1, RO1), the buffer output (pin 4, RefCk) provides a TTL compatible signal intended to control external logic circuits.


2.3) Reference divider:

The reference divider has a fixed divider ratio set by metal masking between 2 and 31. For example, the version with ratio: 27 (the UMA1016AT), when connected to a 5.4 MHz crystal in the oscillator will generate at the phase comparator a comparison frequency equal to 200 kHz, which is also, normally, the channel spacing.

JCS/ML 92150

2.4) Phase comparator :

The phase comparator combines a PHASE AND FREQUENCY DETECTOR and a CHARGE PUMP as shown in figure 2.



The detector is built from dual D-type flip flops together with feedback to remove the dead zone. When a PHASE ERROR is detected, either UP or DOWN signal goes high. This turns on the corresponding current generator which sources or sinks 1.8 mA at CPout (pin 16). When no phase error is detected, the charge pump goes tristate. The tuning voltage of the VCO is established from the sum of the current pulses into the loop filter.

2.5) Control interface/serial bus :

The programming CONTROL INTERFACE permits access to the two internal latches storing two values for the main divider ratio denoted Tx and Rx, but they could be for any two frequencies F_1 and F_2 .

The serial input data bits (pin 9) are converted to a parallel word and stored in the appropriate LATCH under the control of the last entered register bit. When this is set low, Rx is loaded. When it is high, the data goes into the Tx latch.

The DATA sent to the synthesizer is loaded in bursts framed by the ENABLE signal (pin 11). Programming CLOCK edges (pin 10) and their appropriate data bits, are ignored until ENABLE becomes active (low). Only the last 15 serially clocked bits are retained within the programming register.

Data programmed in the registers is lost during power down (pin 5, HPDN taken low).

The maximum serial bus clock speed is specified as 5 MHz.

May 1992 1047

JCS/ML 92150





Figure 3 Circuit Block Diagram

PIN CONFIGURATION



Symbol	Pin	Description Description
RO1	1	Oscillator input or TCXO input
RO2	2	Oscillator output to crystal circuit
VDD	3	Digital section 5 Volt supply
REFCK	4	Reference crystal frequency buffered output
HPDN	5 .	Hardware power down: IC active when pin is high
DGND	6	Digital ground
RFI	7	1GHz RF signal input
DATA	9	Serial data line input
CK	10	Serial clock line input
EN	11	Programming bus enable input (active low)
TX/RX	12	Transmit (hi) / receive (lo) mode select input
I.C.	8, 13	Internally connected (for test purposes only)
AGND	14	Analog ground
VCC	15	5 Volt supply to charge pump circuit
СР	16	Charge pump output

JCS/ML 92150

3. APPLICATION BOARD :

3.1) Description:

In a typical synthesizer application, the circuit is connected as shown in figure 4.


Both analogue and digital supplies are decoupled to ground with HF and LF filter capacitors.

Correct operation of the oscillator requires capacitors to ground to provide feedback across the amplifier.

A passive second-order LOOP FILTER giving a third-order system response, is shown in figure 4 (elements C_1 , C_2 , R_2). Values indicated are intended for rapid frequency SWITCHING TIMES (100/200 μ s) with a reasonable BREAKTHROUGH level estimated at least 55 dBc in this particular application.

Attention is needed in layout of the synthesizer BOARD to minimise leakage currents at the loop filter node and coupling due to parasitic radiation.

The VCO output shows a power splitter which supplies both the synthesizer RF input (pin 7) and provides an output for driving other system components (RF amplifier in Transmit mode, input mixer in Receive mode).



JCS/ML 92150




Figure 5
Demonstration board SMD side

May 1992 1051

JCS/ML 92150

3.2) Application hints:

A UMA1016AT synthesizer is supplied on the demonstration board powered by 8 Volts DC. We assume that the Transmit and Receive frequency ratios can be introduced via the 3 wire serial bus, respectively in the Tx and Rx latches.

Power down mode not being solicited, pin 5, HPDN should be polarised to 5 volts for normal operation.

VCO output is available from a SMA connector (socket X3). It can be observed on a spectrum analyser to check the programmed frequencies.




Figure 6
UMA1016XT measurement set-up

3.2.1. If the RF signal is absent

- Check that the power supply (V_{cc}) is connected and that it sends out the required value (8 volts on X1-1). If this is fine, check the voltages on the pins 3 (V_{DD}) and 15 (V_{cc}) which should be equal to 5 volts.
- Check the RF cable is connected correctly.

JCS/ML 92150

3.2.2. If the signal is present

a) A signal is present not at the programmed frequency but perhaps at the limit of the VCO operating range.

As the VCO gives a RF output, this indicates that the board is powered on.

- Validate that the synthesizer has been sent the programmed configuration
- Check that the 3 wire serial bus is properly connected to the demonstration board and its interface card.
- b) If during Tx-Rx switching, only one of the two programmed frequencies is achieved, the other remaining unlocked.

The programmation has been well sent, but all the information does not reach the synthesizer.

- Resend programming information concerning the frequency which is unobtainable, paying particular attention to the destination latch (Rx or Tx, as the case dictates).
- c) If the RF signal does not correspond to programmed frequency, but varies sometimes wildly in the operating range of the VCO.
 - The loop filter design is inappropriate. Redesign of the loop filter elements is necessary.
 - Check that pin 5 (HPDN) is connected to 5 volts for normal synthesizer operation.

3.2.3. Remarks

- To carry out MEASUREMENTS with maximum accuracy (noise level, reference frequency breakthrough ...), one can remove parasitic noise generated by the serial bus as follows:

Maintain ENABLE signal (pin 11) in the high state biasing its output to Vcc and then, disconnect the bus.

The programmed configuration remains unaffected as long as the ENABLE signal is held in one state.

JCS/ML 92150

Often, it is practical and useful to see the signal at the output of the charge pump or at the output of the loop filter on an oscilloscope (for example during frequency hops). The board allows probing the relevant nodes as wished, however the probe capacitance cannot always be ignored. Note also that if the probe is DC connected to the loop filter, its current drain will need to be replenished by the charge pump causing increased reference frequency breakthrough.

JCS/ML 92150

4. APPLICATION EXAMPLE - TYPICAL RESULTS :

To illustrate this note we have chosen a typical application. The main system parametres for the application are given below:

 $f_{REF} = 200 \text{ kHz}$ $f_{OUT} = 900 \text{ MHz}$ $t_{e} < 150 \mu s.$

4.1) Loop filter design :

The VCO in the loop has a gain of 11 MHz/V.

The basic performance of the P.L.L. is determined by only two elements of the loop filter: the resistor/capacitor series combination of R_2 and C_2 .

As a target, we will try and calculate loop filter values for C_1 , R_2 , C_2 in order to obtain switching times of approximately 100 to 200 μ s.

As the starting point, we use the following equations derived from control theory for the closed loop P.L.L.:

$$W_n = 2*PI*f_n = \left(\frac{K_v K_p}{-C_2 N}\right)^{1/2}$$
 $R_2 = 2*p*\left(\frac{N}{K_v K_p C_2}\right)^{1/2}$

with

 f_n , NATURAL FREQUENCY of the loop

 K_{ν} , VCO GAIN : 11 MHz/V K_{ρ} , CHARGE PUMP GAIN : here $K_{\rho} \approx 1$ mA/cycle

N, MAIN DIVIDER RATIO : N = 900 MHz/200 kHz = 4 500

p, DAMPING RATIO : p = 0.9

* C, Calculation

The chosen value for C_2 needs to be as large as possible. However it has to be small enough for w_n to meet the requirements for the switching time, which is given roughly by the reciprocal of the natural loop frequency $(t_n \gg 1/f_n)$.

Taking $t_s = 100 \mu s$, we can deduce :

$$C_2 = \frac{-K_v K_p}{-----} \approx 620 \text{ pF}$$

$$N w_n^2$$

JCS/ML 92150

Select --> C, = 560 pF (nearest preferred value)

* R, Calculation

To work out R_2 , the DAMPING RATIO p is empirically chosen to equal 9/10.

$$R_2 = 2 * 0.9 * \left(\frac{4 \cdot 500}{11.10^6.10^{-3}.560.10^{-12}}\right)^{1/2} = 49 \text{ k}.$$

--> so use $R_2 = 47 \text{ k.s.}$

* C, Calculation

The value of C_1 can be chosen to be somewhere between 1/10 and 1/20 that of C_2 . The inclusion of C_1 greatly improves rejection of reference frequency breakthrough.

Here $C_2/10$ gives --> $C_1 = 56$ pF

(in fact, we used $C_1 = 47 pF + 10 pF = 57 pF$).




Figure 7
Loop filter circuit diagram

JCS/ML 92150

4.2) Measurements:


- COMPARISON FREQUENCY BREAKTHROUGH ($f_{\rm REF}$) Breakthrough is better than 60 dBc (figure 8).
- CLOSED LOOP BANDWIDTH About 17 kHz (figures 9 and 10).
- NOISE LEVEL CLOSE TO THE CARRIER
 1 kHz away from the carrier, this level is down by at
 least about 47 dB/10 Hz, which corresponds to 57 dBc/Hz
 (figure 11).
- SWITCHING TIMES
 For a jump of 10 MHz (50 channels) between Transmit and
 Receive frequencies, the measured switching times are
 about 140 µs, a value which agrees with the calculation.


The measurement has been carried out on a spectrum analyser with a resolution bandwidth of 100 kHz on ZERO SPAN (figures 12 and 13).














Application note

Philips Semiconductors RF Communications Products

Application note: UMA1016XT frequency synthesizer

JCS/ML 92150

Philips Semiconductors RF Communications Products

Application note: UMA1016XT frequency synthesizer

JCS/ML 92150

Application note

UMA1017M

GENERAL DESCRIPTION

The BiCMOS device integrates prescaler, programmable divider, and a phase comparator to implement a phase locked loop. It is designed to operate from 3 Ni-Cd cells in pocket phones with low current as well as nominal 5V supplies. The synthesizer works to VCO input frequencies above 1.2GHz. It has a fully programmable reference divider. All divider ratios are supplied via a 3-wire serial programming bus. Separate power and ground pins are provided to the analog and digital circuits. The ground leads should be externally shorted together otherwise large currents may flow across the die and damage it. VDD and VDD2 must be shorted as well. VCC may be higher than V_{DD}.

The phase detector uses two charge pumps; one provides normal low feedback, the other is only active during a *fast* mode to speed-up switching. All charge pump currents (gain) are fixed by an external resistance at pin I_{SET}. Only passive loop filters are used; the charge pumps function within a wide voltage compliance range to improve the overall system performance.


FEATURES

- Low current from 3V supply
- Fully programmable dividers
- Three-line serial bus interface
- Dual phase detector outputs to allow fast frequency switching

APPLICATIONS

- 900MHz mobile telephones
- Portable battery-powered radio equipment

PIN CONFIGURATION




QUICK REFERENCE DATA

Symbol	Parameter	Min	Тур	Max	Units
V _{CC} & V _{DD}	CC & VDD Supply voltage range			5.5	V
Icc + I _{DD}	Supply current		6.5		mA
ICCPD	Current in power-down per supply		10		μА
RFIN	Principal input frequency	500		1200	MHz
FXTL	FXTL Crystal ref input frequency			40	MHz
fREF	f _{REF} Phase comparator frequency		200	2000	kHz
T _{amb}	T _{amb} Operating temperature range			70	°C

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
20-Pin Plastic Shrink Small Outline Package (SSOP)	-40 to +85°C	UMA1017M	SOT266A

UMA1017M



PIN DESCRIPTIONS

SYMBOL	PIN#	DESCRIPTION				
FAST	1	Control input to speed-up charge pump				
CPF	2	Speed-up charge pump output				
CP	3	ormal charge pump output				
V_{DD}	4	Digital section power supply				
V _{DD2}	5	Bipolar section power supply				
RF	6	RF divider input				
D _{GND}	7	Bipolar section ground				
FXTL	8	Reference frequency input from xtal oscillator				
ON	9	Synthesizer power-ON input				
nc	10	not connected				
СК	11	Serial clock line input	-			
DATA	12	Serial data line input				
EN	13	Programming bus enable input (active low)				
I _{SET}	14	Regulator pin to set the charge pump currents				
nc	15	not connected				
A _{GND}	16	Analog ground				
nc	17	not connected				
Vcc	18	Supply to charge pump				
D _{GND2}	19	Digital section ground				
LOCK	20	In-lock detect output				

Dividers

Programmable reference and main dividers drive the phase detector. Two charge pumps produce phase error current pulses for integration in an external loop filter. A

hardwire power-down input, PON, allows disabling of the dividers and phase comparator circuits.

The RF input pin drives a preamplifier to provide the clock to the first divider stage. the preamp has a high input impedance,

UMA1017M

dominated by pin and pad capacitance. The circuit works with signal levels below 50mV, up to 250mV_{RMS}, and at frequencies beyond 1.2GHz. High frequency divider circuits use bipolar transistors, slower bits are CMOS. Divide ratios (512 to 131071) allow 1MHz phase comparison with 500MHz inputs, as well as 10kHz at 1.2GHz RF.

The divider outputs connect to a phase/frequency detector that controls two charge pumps. The two pumps have a common bias-setting current fixed by an external resistance. The ratio between currents in fast and normal operating modes can be programmed via the bus. The lower current pump remains active except in power-down. The high current pump is also enabled with the control input FAST. By appropriate connection to the loop filter, this provides dual bandwidth loops: short time

constant during frequency switching (FAST mode) to speed up channel changes; low bandwidth in the settled state (on frequency) to improve noise and breakthrough levels.

An open drain transistor drives the output pin Lock. The output will be a current pulse with the duration of the phase error. By appropriate external filtering and threshold comparison, this generates an out-of-lock or an in-lock flag.

Serial Programming Bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 wires are: Data, Clock, and Enable (EN). The data sent to the device are loaded in bursts framed by EN. Programming clock edges and their appropriate data bits are ignored until EN goes active low. The programmed information is loaded into the addressed latch when EN

returns inactive high.

Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down of main and auxiliary loops.

Data Format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1017M uses 6 of the 16 available addresses and these are chosen to allow direct compatibility with the UAA2072M integrated front-end. The format is shown below; the first entered bit is p1, the last one 21.

Table 1. Format of Programmed Data

	PROGRAMMING REGISTER BIT USAGE							
p21	p20	p19	p18	p17	p16	/	p2	p1
add0	add1	add2	add3	data0	data1	/	data15	data16
	latch address			LSB		data coefficient		MSB

The trailing address bits are decoded upon the inactive EN edge. This produces an internal load pulse to store the data in one of the addressed latches. To avoid erroneous

divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum EN pulse width after data transfer. The correspondence between data fields and addresses is provided within the following table:

Table 2. Bit Allocation

first								REGI	STER	BIT AL	LOCA	rions								Last
р1	p2	рЗ	p4	р5	p6	p7	р8	р9	p10	p11	p12	p13	p14	p15	p16	p17	p18	p19	p20	p21
dt16	dt15	dt14	dt13	dt12			d	ata fiel	d	·	·	dt4	dt3	dt2	dt1	dt0		add	ress	•
							7	est Bit	8				•				0	0	0	0
×	×	×	×	OOL	×	CR1	CR0	х	х	sON	×	, x.	х	×	X.	х	0	0	0	1
PM16		·	·			M	lain Div	ider C	oefficie	nt		• • • • • • • • • • • • • • • • • • • •				PM0	0	1	0	0
×	×	×	×	×	х	PR10				Ref Div	ider Co	efficier	nt			PR0	0	1	0	1
sON	Sc	oftware	Power	-up	1=0	N														
OOL	0	ut-of-Lo	ock ena	ble	1 = 0	N	***************************************													

Table 3. Bit Allocation [continued]

CR1, CR0	CR1	CR0	I _{CP}	I _{CPF}	I _{CPF} : I _{CP}
Fast Normal Current Ratio	0	0	4 * I _{SP}	16 * I _{SP}	4:1
	0	1	4 * I _{SP}	32 * I _{SP}	8:1
	1	. 0	2 * I _{SP}	24 * I _{SP}	12:1
	1	1	2 * I _{SP}	32 * I _{SP}	16 : 1


Power Down Modes

The Synthesizer is ON when both soft and hardwired signals are ON.

When the synthesizer is reactivated after power-down, the main and reference dividers

are synchronized to avoid the possibility of random phase errors on power-up.

UMA1017M



Symbol	Parameter	Min	Тур	Max	Units
Serial progr	amming clock (pin CK)	······································	·		
T _R , T _F	Input Rise and Fall times		10	40	ns
T _{CYC}	Clock period	100			ns
Enable prog	gramming (pin EN)		·		
TSTART	Delay to rising clock edge	40			ns
T _{END}	Delay from last clock edge	100		T	ns
T _{WIDTH}	Minimum inactive pulse width	2			μs
T _{NEW}	Delay from EN inactive to new data	150			ns
Register se	rial input data (pin DATA)				
T _{SU}	Input data to CK set-up time	20			ns
T _{HL}	Input data to CK hold time	20	1		ns

July 1993 1067


UMA1017M

ELECTRICAL CHARACTERISTICS


All values refer to the typical measurement circuit conditions, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power sup	plies (pins: V _{CC} , V _{DD})					· · · · · · · · · · · · · · · · · · ·
V _{DD}	Digital positive voltage supply range		2.7		5.5	V
Vcc	Analog circuits voltage supply range		2.7		5.5	V
I _{DD MAIN}	Principal synthesizer digital supply current	V _{DD} = 5.5V		4.5	5	mA
Icc	Charge pumps analog supply current	V _{CC} = 5.5V, R _{SET} = 12k		2	2.2	mA
I _{PD}	Idle supply current per supply pin	Logic levels to 0 or V _{DD}			25	μΑ
RF divider	Input (pin RF)					
F _{VCO}	VCO input frequency range		500		1200	MHz
V _{RF}	Input signal level (AC-coupled)	$R_S = 50\Omega$	50		500	mV _{RMS}
R _{IN}	Input impedance (real part)	F _{RF} = 1GHz		300		Ω
C _{IN}	Typical pin input capacitance	Indicative, not tested		2		pF
N	Principal Main divider ratio		512		131071	
Reference	divider input (pin FXTL)					
FXTL	Input frequency range from xtal		3		40	MHz
VXTL	Sinusoidal input signal level		50		500	mV _{RMS}
RINR	Input impedance (real part)	FXTL = 30MHz		2000		Ω
Cinr	Typical pin input capacitance	Indicative, not tested		2		pF
Lр	Reference division ratio		8		2047	
Charge pur	mp current setting resistor input (pin I _{SP})					-
R _{SP}	External resistor from pin to ground		12		60	kΩ
V _{SP}	Regulated voltage at pin I _{SP}	R _{SET} = 12k		1.2		V
Charge pu	mp outputs (pins CP, CPF): R _{SET} = 12k					
F _{CP}	Phase detector frequency range		T I	200	1.	kHz
IOUTCP	Charge pump current error			±20		%
I _{MATCH}	Sink-to-Source current matching	V _{CP} in range		±5 tbf		%
ILEAKCP	Charge pump off leakage current	V _{CP} = V _{CC} /2	-5		+5	nA:
V _{CP}	CP voltage compliance range		0.4		V _{CC} - 0.4	V
Interface id	ogic input signal levels (pins EN, DATA, CK, FA	AST, ON)	A			
V _{IH}	Input logic HIGH level ('1')		0.7 * V _{DD}		V _{DD} + 0.3	T V
V _{IL}	Input logic LOW level ('0')		-0.3		0.3 * V _{DD}	V
I _{IN}	Input bias currents	logic 1 or 0	-5		5	μА
Cı	Pin input capacitance	Indicative, not tested		2	1	pF
Lock detec	et output signal (pin LOCK)					······································
V _{OUTL}	Output voltage compliance range		0.4		5.5	l v
loc	Active sink output current	V _{OUTL} = 0.4V	0.4			mA
ILOCM	Maximum sink current	Externally limited	1		5	mA

UMA1017M



UMA1017M



UMA1018M

FEATURES

- · Low current from 3 V supply
- · Fully programmable RF divider
- · 3-line serial interface bus
- Second synthesizer to control first IF or offset loop frequency
- Independent fully programmable reference dividers for each loop, driven from external crystal
- Dual phase detector outputs to allow fast frequency switching
- · Integrated digital-to-analog converter
- · Dual power-down modes.

APPLICATIONS

- 900 MHz mobile telephones
- · Portable battery-powered radio equipment.

GENERAL DESCRIPTION

The UMA1018M BICMOS device integrates prescalers, programmable dividers, and phase comparators to implement two phase-locked loops.

The device is designed to operate from 3 NiCd cells, in pocket phones, with low current as well as nominal 5 V

supplies. The principal synthesizer operates at VCO input frequencies above 1.2 GHz, the auxiliary synthesizer operates at 300 MHz. The auxiliary loop is intended for the first IF or to transmit offset loop-frequency settings. Each synthesizer has a fully programmable reference divider. All divider ratios are supplied via a 3-wire serial programming bus.

Separate power and ground pins are provided to the analog and digital circuits. The ground leads should be externally short-circuited to prevent large currents flowing across the die and thus causing damage. V_{DD1} and V_{DD2} must also be short-circuited.

The principal synthesizer phase detector uses two charge pumps, one provides normal loop feedback, while the other is only active during fast mode to speed-up switching. The auxiliary loop has a separate phase detector. All charge pump currents (gain) are fixed by an external resistance at pin I_{SET} (pin 14). Only passive loop filters are used; the charge-pumps function within a wide voltage compliance range to improve the overall system performance. An on-chip 8-bit DAC enables adjustment of an external function, such as the temperature compensation of a crystal oscillator in GSM systems (Global systems for Mobile communications).


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC} , V _{DD}	supply voltage		2.7	-	5.5	V
I _{CC} , I _{DD}	supply current	auxiliary synthesizer in power-down mode	-	6.5	_	mA
Icco, Iddo	operating supply current	principle and auxiliary synthesizer ON	-	8.5	_	mA
I _{CCpd}	current in power-down mode per supply		_	10		μА
f _{Pl}	principle input frequency		500	_	1200	MHz
f _{Al}	auxiliary input frequency		20	-	300	MHz
f _{XTAL}	crystal reference input frequency		3	-	40	MHz
f _{PPC}	principle phase comparator frequency		10	200	2000	kHz
f _{APC}	auxiliary phase comparator frequency		10	-	1000	kHz
T _{amb}	operating ambient temperature		-20	-	+70	°C

UMA1018M

ORDERING INFORMATION


EXTENDED TYPE NUMBER	Aleksar Sa	P/	ACKAGE	ed e e o grip e espécie
EXTENDED TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE
UMA1018M	20	SSOP20	plastic	SOT266A



UMA1018M

PINNING

SYMBOL	PIN	DESCRIPTION
FAST	1	control input to speed-up main
ODDE		synthesizer
CPPF	2	principle synthesizer speed-up charge-pump output
CPP	3	principle synthesizer normal charge-pump output
V_{DD1}	4	digital power supply
V _{DD2}	5	bipolar power supply
PRI	6	1 GHz principle synthesizer RF divider input
DGND	- 7	digital ground
f _{XTAL}	8	common reference frequency input from crystal oscillator
PON	9	principle synthesizer power-on input
DOUT	10	8-bit digital-to-analog output
CLK	11.	serial clock input
DATA	12	serial data input
Ē	13	programming bus enable input (active LOW)
I _{SET}	14	regulator pin to set the charge-pump currents
AUX	15	auxiliary synthesizer frequency input
AGND	16	analog ground
CPA	17	auxiliary synthesizer charge-pump output
V _{CC}	18	supply for charge-pump and DAC circuits
AON	19	auxiliary synthesizer power-on input
LOCK	20	in-lock detect output (main PLL); test mode output



UMA1018M

FUNCTIONAL DESCRIPTION

Principal synthesizer

Programmable reference and main dividers drive the principal PLL phase detector. Two charge pumps produce phase error current pulses for integration in an external loop filter. A hardwired power-down input PON (pin 9) ensures that the dividers and phase comparator circuits are disabled.

The PRI input (pin 6) drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from below 50 mV up to 250 mV (RMS), and at frequencies greater than 1.2 GHz. The high frequency divider circuits use bipolar transistors, slower bits are CMOS. Divide ratios (512 to 131 071) allow a 1 MHz phase comparison with the 500 MHz inputs, and a 10 kHz phase comparison at 1.2 GHz RF.

The reference and main divider outputs are connected to a phase/frequency detector that controls two charge pumps. The two pumps have a common bias-setting current that is set by an external resistance. The ratio between currents in fast and normal operating modes can be programmed via the 3-wire serial bus. The low current pump remains active except in power-down. The high current pump is enabled via the control input FAST (pin 1). By appropriate connection to the loop filter, dual bandwidth loops are provided: short time constant during frequency switching (FAST mode) to speed-up channel changes and low bandwidth in the settled state (on frequency) to improve noise and breakthrough levels.

An open drain transistor drives the output pin LOCK (pin 20). The circuit can be programmed to output either the phase error in the principle or auxiliary phase detectors or the combination from both detectors (OR function). The resultant output will be a current pulse with the duration of the selected phase error. By appropriate external filtering and threshold comparison an out-of-lock or an in-lock flag is generated.

Auxiliary synthesizer

The auxiliary synthesizer has a 14-bit main divider and an 11-bit reference divider. A separate power-down input AON (pin 19), disables currents in the auxiliary dividers, phase detector, and charge pump. The auxiliary input signal is amplified and fed to the main divider. The input buffer presents a high impedance, dominated by pin and pad capacitance. First divider stages use bipolar technology operating at input frequencies above 300 MHz;

the slower bits are CMOS. The auxiliary loop phase detector and charge pump use similar circuits to the main loop low-current phase comparator, including dead-zone compensation feedback.

The auxiliary reference divider is clocked on the opposite edge of the main reference divider to ensure that active edges arrive at the auxiliary and principal phase detectors at different times. This minimizes the potential for interference between the charge pumps of each loop.

Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and \overline{E} (enable). The data sent to the device is loaded in bursts framed by \overline{E} . Programming clock edges and their appropriate data bits are ignored until \overline{E} goes active LOW. The programmed information is loaded into the addressed latch when \overline{E} returns inactive HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down of main and auxiliary loops.

Data format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1018M uses 6 of the 16 available addresses. These are chosen to allow direct compatibility with the UAA2072M integrated front-end. The data format is shown in Table 1. The first entered bit is p1, the last bit is p21.

The trailing address bits are decoded on the inactive edge of \overline{E} . This produces an internal load pulse to store the data in one of the addressed latches. To avoid erroneous divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum \overline{E} pulse width after data transfer. The corresponding relationship between data fields and addresses is given in Table 2.

Table 1 Format of programmed data.

PROGRAMMING REGISTER BIT USAGE									
p21	p20	p19	p18	p17	p16	/	p2	p1	
ADD0	ADD1	ADD2	ADD3	DATA0	DATA1	/	DATA15	DATA16	
LATCH ADDRESS				LSB	DA	MSB			

Table 2 Bit allocation (note 1).

FT								REGIS	STER E	BIT ALLO	CATION									LT
p1	p2	р3	p4	p5	p6	p7	p8	p9	p10	p11	p12	p13	p14	p15	p16	p17	p18	p19	p20	p21
dt16	dt15	dt14	dt13	dt12		DATA FIELD dt4 dt3 dt2 dt1								dt 0		ADD	RESS			
	TEST BITS								0	0	0	0								
X	X	X	Х	OLP	OLA	CR1	CR0	Х	Х	sPON	sAON	Х	Х	Х	Х	Х	0	0	0	1
PM16					PR	NCIPLE	MAIN	DIVID	ER CO	EFFICIEN	1T					PM0	0	. 1	0	0
X	Х	Х	Х	Х	Х	PR10	ı	PRINC	IPLE R	EFEREN	CE DIVID	ER C	OEFF	ICIENT		PR 0	0	1	0	1
X	Х	Х	AM13				AUXILI	ARY M	AIN DI	VIDER C	DEFFICI	ENT				AM0	0	1	1	0
X	Х	Х	Х	Х	Х	AR10 AUXILIARY REFERENCE DIVIDER COEFFICIENT AR 0 0 1 1							1	1						
X	Х	Х	Х	X	X	Х	Х	Х		DA	7 8-BIT D	AC FC	R EX	TERNA	\L		1	0	0	0

Note to Table 2

1. FT = first, LT = last; sPON = software power-up for principle synthesizer (1 = ON); sAON = software power-up for auxiliary synthesizer (1 = ON).

Table 3 Out-of-lock select.

OLP	OLA	OUT-OF-LOCK ON PIN 20	
0	0	output disabled	
0	1	auxiliary phase error	
1	0	principle phase error	
1	1	both auxiliary and principle	

UMA1018M

Table 4 Fast normal current ratio (note 1).

CR1	CR0		I _{CPA}		I _{CPP}	I _{CPPF}	I _{CPPF} ; I _{CPP}
0	0		4×I _{sp}	200	4×I _{sp}	16 × I _{sp}	4:1
0	1	:	4× I _{sp}	13.	$4 \times I_{sp}$	$32 \times I_{sp}$	8:1
1	0		$4 \times I_{sp}$		$2 \times I_{sp}$	$24 \times I_{sp}$	12 : 1
1	1		$4 \times I_{sp}$		2×I _{sp}	$32 \times I_{sp}$	16:1

Note to Table 4

1. I_{sp} = software power-down current..

The test register is not to be programmed or to be set to zeros.

Power-down modes.

AON	PON	FAST	PRINCIPLE DIVIDERS	AUXILIARY DIVIDERS	PUMP CPA	PUMP CPP	PUMP CPPF	DAC, REFERENCE BUFFER AND BIAS
0	0	Х	OFF	OFF	OFF	OFF	OFF	OFF
0	1	0	ON	OFF	OFF	ON	OFF	ON
0	· 1	1	ON	OFF	OFF	ON	ON	ON
1	0	X	OFF	ON	ON	OFF	OFF	ON
1	1	0	ON	ON	ON	ON	OFF	ON
1	1	1	ON	ON	ON	ON	ON	ON

Digital-to-analog converter

The byte loaded via the bus into the appropriate latch drives a digital-to-analog converter. The internal current is scaled by the external resistance at pin I_{SET} , similar to the charge pumps. The nominal full-scale current is $4\times I_{SET}$. The output current is mirrored to produce a full scale voltage into a user-defined ground referenced resistance, thereby allowing optimum swing from power supply rails within the 2.7 to 5.5 V limits. The bandgap reference voltage at pin I_{SET} is temperature and supply independent. The DAC signal is monotonic across the full range of digital input codes to enable fine adjustment of other system blocks. The typical settling time for full scale switching is 400 ns into a 12 k Ω // 20 pF load.

Power-down modes

The action of the control inputs on the state of internal blocks is defined by Table 5.

Note that in Table 5 PON and AON can be either the software or hardware power-down signals. The dividers are ON when both hardware and software power-down signals are at logic 1.

When either synthesizer is reactivated after power-down the main and reference dividers of that synthesizer are synchronized to avoid the possibility of random phase errors on power-up.

UMA1018M

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD} , V _{CC}	DC supply voltage	-0.3	+5.5	V
ΔV _{CC-DD}	difference in voltage between V _{CC} and V _{DD}	-0.3	+5.5	V
V _n	voltage at pins 1, 6, 8 to 15, 19 and 20	-0.3	$V_{DD} + 0.3$	V
V _{2, 3, 17}	voltage at pins 2, 3 and 17	-0.3	V _{CC} + 0.3	V
ΔV_{GND}	difference in voltage between AGND and DGND (these pins should be connected together).	-0.3	+0.3	V
P _{tot}	total power dissipation	_	150	mW
T _{stg}	storage temperature	–55	+125	°C
T _{amb}	operating ambient temperature	-20	+70	°C
Tj	maximum junction temperature	-	95	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	from junction to ambient in free air	120 K/W

UMA1018M

CHARACTERISTICS

All values refer to the typical measurement circuit of Fig.5; unless otherwise specified.

SYMBOL	PARAMETR	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Supply; pins	4, 5 and 18						
V _{DD}	digital supply voltage		2.7	[-	5.5	V	
V _{CC}	analog supply voltage		2.7	-	5.5	V	
I _{DD}	principal synthesizer digital supply current	V _{DD} = 5.5 V		4.5	5	mA	
i.	auxiliary synthesizer digital supply current	V _{DD} = 5.5 V		2	2.3	mA	
l _{cc}	charge pumps and DAC analog supply current (DAC setting FFH)	$V_{CC} = 5.5 \text{ V};$ RSET = 12 k Ω		2	2.2	mA	
l _{idle}	idle supply current per supply pin	logic levels 0 or V _{DD}	-	-	25	mA	
RF principle	main divider input; pin 6						
f _{VCO}	VCO input frequency		500	T	1200	MHz	
V _{6(rms)}	input signal level (AC coupled) (RMS value)	$R_s = 50 \Omega$	50	-	500	mV	
Z _I to a	input impedance (real part)	f _{RF} = 1 GHz	_	300		V	
Cı	typical pin input capacitance	indicative, not tested		2		pF	
R _{pm}	principal main divider ratio		512	-	131071		
Auxiliary loc	pp main divider input; pin 15			-	1.1		
f _{Al}	input frequency		20	_	300	MHz	
V _{15(rms)}	input signal level (AC coupled) (RMS value)	R _s = 50 V	50	_	500	mV	
Z _I	input impedance (real part)	f _i = 100 MHz	_	1000	-	Ω	
Cl	typical pin input capacitance	Indicative, not tested	-	2		pF	
R _{am}	auxiliary main divider ratio		64	_	16383		
Dual synthe	sizer reference divider input; pin	8					
f _{XTAL}	input frequency range from crystal		3	[-	40	MHz	
V _{8(rms)}	sinusoidal input signal level (RMS value)		50	-	500	mV	
Z _I	input impedance (real part)	f _{XTAL} = 30 MHz	-	2000	-	Ω	
Cı	typical pin input capacitance	indicative, not tested	_	2	-	pF	
R _{pr}	principal reference division ratio		8	-	2047		
Rar	auxiliary reference division ratio		8	-	2047		
Charge pum	p current setting resistor input;	oin 14	-				
R _{ext}	external resistor from pin 14 to ground		12	-	60	kΩ	
V ₁₄	regulated voltage at pin 14	RSET = 12 kΩ	-	1.2	_	V	

November 1993 1078

UMA1018M


SYMBOL	PARAMETR	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Charge pum	p outputs; pins 17, 3 and 2; RSE	「= 12 k Ω				
f _{PPC}	phase detector frequency		-	200	-	kHz
I _{Ocp}	charge pump current error	. 71	_	±20°	_	%
I _{match}	sink to source current matching	V _{cp} in range	-	±5		%
	charge pump off leakage current	$V_{cp} = \frac{1}{2}V_{CC}$	- 5	-	+5	nA
V _{cp}	charge pump voltage compliance		0.4	_	V _{CC} – 0.4	٧
Interface log	ic input signal levels; pins 13, 12	, 11 and 1				
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V _{DD} + 0.3	V
V _{IL}	LOW level input voltage		-0.3		0.3V _{DD}	V
I _{bias}	input bias currents	logic 1 or 0	-5	-: :0 Y a	+5	mA
Cı	input capacitance	indicative, not tested		2	-	pF
DAC output	signal levels; pin 10; RSET = 12 l	Ω unless specified				
IDAC	DAC full scale output current		3×I _{SET}	4 × I _{SET}	5×I _{SET}	mA
V ₁₀	output voltage compliance	all codes	0	-	V _{DD} -0.4	V
I _{matd}	DAC current / (I _{SET} × 4 × ratio/256)	code ≠ 00	-	±50		%
I _{10 min}	minimum DAC current	00 code	_	2	_	mA
I _{monod}	worst case monotonicity test: ΔI × 256/400 μA	7Fh/80h or 3Fh/40h	10	-	_	%
Lock detect	output signal; pin 20				v	
Vo	output voltage compliance		0.4	[-	5.5	V
I ₂₀	active sink output current	V _O = 0.4 V	0.4	-	-	mA
I _{20 max}	maximum sink current	externally limited	_	-	5	mA

UMA1018M

SERIAL BUS TIMING CHARACTERISTICS


 $V_{DD} = V_{CC} = 3 \text{ V; } T_{amb} = 25 \,^{\circ}\text{C; unless otherwise specified.}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	⊳UNIT
Serial prog	gramming clock; pin 11					
t _r , t _f	input rise and fall times		-	10	40	ns
t _{cy}	clock period		100	-	1-	ns .
Enable pro	ogamming; pin 13				1	
tSTART	delay to rising clock edge		40	 	I -	ns
t _{END}	delay from last clock edge		100		_	ns
t _W	minimum inactive pulse width	The second secon	2		-	μs
t _{NEW}	delay from E inactive to new data		150	-	-	ns
Register s	erial input data; pin 12			1 17.1		
t _{SU;DAT}	input data to clock set-up time		20	T	I -	ns
t _{HD;DAT}	input data to clock hold time		20	-	-	ns




UMA1018M

APPLICATION INFORMATION



UMA1018M



UMA1020M

FEATURES

- · Low current from 3 V supply
- · Fully programmable RF divider
- · 3-line serial interface bus
- Second synthesizer to control first IF or offset loop frequency
- Independent fully programmable reference dividers for each loop, driven from external crystal
- Dual phase detector outputs to allow fast frequency switching
- · Integrated digital-to-analog converter
- Dual power-down modes.

APPLICATIONS

- · 2 GHz mobile telephones
- Portable battery-powered radio equipment.

GENERAL DESCRIPTION

The UMA1018M BICMOS device integrates prescalers, programmable dividers, and phase comparators to implement two phase-locked loops.

The device is designed to operate from 3 NiCd cells, in

pocket phones, with low current as well as nominal 5 V supplies. The principal synthesizer operates at VCO input frequencies above 2 GHz, the auxiliary synthesizer operates at 300 MHz. The auxiliary loop is intended for the first IF or to transmit offset loop-frequency settings. Each synthesizer has a fully programmable reference divider. All divider ratios are supplied via a 3-wire serial programming bus.

Separate power and ground pins are provided to the analog and digital circuits. The ground leads should be externally short-circuited to prevent large currents flowing across the die and thus causing damage. V_{DD1} and V_{DD2} must also be short-circuited.

The principal synthesizer phase detector uses two charge pumps, one provides normal loop feedback, while the other is only active during fast mode to speed-up switching. The auxiliary loop has a separate phase detector. All charge pump currents (gain) are fixed by an external resistance at pin I_{SET} (pin 14). Only passive loop filters are used; the charge-pumps function within a wide voltage compliance range to improve the overall system performance. An on-chip 8-bit DAC enables adjustment of an external function, such as the temperature compensation of a crystal oscillator in GSM systems (Global Systems for Mobile communications).

QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC} , V _{DD}	supply voltage		2.7	-	5.5	V
I _{CC} , I _{DD}	supply current	auxiliary synthesizer in power-down mode	-	10	-	mA
I _{CCO} , I _{DDO}	operating supply current	principle and auxiliary synthesizer ON	_	12	_	mA
I _{CCpd}	current in power-down mode per supply		-	10	-	μА
f _{Pl}	principle input frequency		1000	-	2400	MHz
f _{Al}	auxiliary input frequency		20	-	300	MHz
f _{XTAL}	crystal reference input frequency		3	 -	40	MHz
f _{PPC}	principle phase comparator frequency		10	200	2000	kHz
f _{APC}	auxiliary phase comparator frequency		10	-	2000	kHz
T _{amb}	operating ambient temperature		-20	_	+70	°C

1083

UMA1020M

ORDERING INFORMATION


EXTENDED TYPE NUMBER	Live to the	Si telah Managan	PACKAGE	
EXTENDED THE NUMBER	PINS	PIN POSITION	MATERIAL	CODE
UMA1020M	20	SSOP20	plastic	SOT266A



UMA1020M

PINNING

SYMBOL	PIN	DESCRIPTION	
FAST	1	control input to speed-up main synthesizer	
CPPF	2	principle synthesizer speed-up charge-pump output	
CPP	3	principle synthesizer normal charge-pump output	
V_{DD1}	4	digital power supply	
V_{DD2}	5	bipolar power supply	
PRI	6	1 GHz principle synthesizer RF divider input	
DGND	7	digital ground	
f _{XTAL}	8	common reference frequency input from crystal oscillator	
PON	9	principle synthesizer power-on input	
DOUT	10	8-bit digital-to-analog output	
CLK	11	serial clock input	
DATA	12	serial data input	
Ē	13	programming bus enable input (active LOW)	
I _{SET}	14	regulator pin to set the charge-pump currents	
AUX	15	auxiliary synthesizer frequency input	
AGND	16	analog ground	
CPA	17	auxiliary synthesizer charge-pump output	
V _{CC}	18	analog supply for charge-pump and DAC circuits	
AON	19	auxiliary synthesizer power-on input	
LOCK	20	in-lock detect output (main PLL); test mode output	



UMA1020M

FUNCTIONAL DESCRIPTION

Principal synthesizer

Programmable reference and main dividers drive the principal PLL phase detector. Two charge pumps produce phase error current pulses for integration in an external loop filter. A hardwired power-down input PON (pin 9) ensures that the dividers and phase comparator circuits are disabled.

The PRI input (pin 6) drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from below 50 mV up to 250 mV (RMS), and at frequencies greater than 2 GHz. The high frequency divider circuits use bipolar transistors, slower bits are CMOS. Divide ratios (512 to 131071) allow a 2 MHz phase comparison.

The reference and main divider outputs are connected to a phase/frequency detector that controls two charge pumps. The two pumps have a common bias-setting current that is set by an external resistance. The ratio between currents in fast and normal operating modes can be programmed via the 3-wire serial bus. The low current pump remains active except in power-down. The high current pump is enabled via the control input FAST (pin 1). By appropriate connection to the loop filter, dual bandwidth loops are provided: short time constant during frequency switching (FAST mode) to speed-up channel changes and low bandwidth in the settled state (on frequency) to improve noise and breakthrough levels.

An open drain transistor drives the output pin LOCK (pin 20). The circuit can be programmed to output either the phase error in the principle or auxiliary phase detectors or the combination from both detectors (OR function). The resultant output will be a current pulse with the duration of the selected phase error. By appropriate external filtering and threshold comparison an out-of-lock or an in-lock flag is generated.

Auxiliary synthesizer

The auxiliary synthesizer has a 14-bit main divider and an 11-bit reference divider. A separate power-down input AON (pin 19), disables currents in the auxiliary dividers, phase detector, and charge pump. The auxiliary input signal is amplified and fed to the main divider.

The input buffer presents a high impedance, dominated by pin and pad capacitance. First divider stages use bipolar technology operating at input frequencies above 300 MHz; the slower bits are CMOS. The auxiliary loop phase detector and charge pump use similar circuits to the main loop low-current phase comparator, including dead-zone compensation feedback.

The auxiliary reference divider is clocked on the opposite edge of the main reference divider to ensure that active edges arrive at the auxiliary and principal phase detectors at different times. This minimizes the potential for interference between the charge pumps of each loop.

Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and \overline{E} (enable). The data sent to the device is loaded in bursts framed by \overline{E} . Programming clock edges and their appropriate data bits are ignored until \overline{E} goes active LOW. The programmed information is loaded into the addressed latch when \overline{E} returns inactive HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down of main and auxiliary loops.

Data format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1020M uses 6 of the 16 available addresses. These are chosen to allow direct compatibility with the UAA2072M integrated front-end. The data format is shown in Table 1. The first entered bit is p1, the last bit is p21.

The trailing address bits are decoded on the inactive edge of \overline{E} . This produces an internal load pulse to store the data in one of the addressed latches. To avoid erroneous divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum \overline{E} pulse width after data transfer. The corresponding relationship between data fields and addresses is given in Table 2.

Objective specification

Philips Semiconductors RF Communications Products

Table 1 Format of programmed data.

PROGRAMMING REGISTER BIT USAGE									
p21	p20	p19	p18	p17	p16	/	p2	p1	
ADD0	ADD1	ADD2	ADD3	DATA0	DATA1	/	DATA15	DATA16	
	LATCH A	DDRESS		LSB	DA	TA COEFFICIE	NT	MSB	

Table 2 Bit allocation (note 1).

FT				-			R	EGIS	TER BI	T ALLOCA	ATIONS									LT
p1	p2	р3	p4	p5	p6	p7	p8	p9	p10	p11	p12	p13	p14	p15	p16	p17	p18	p19	p20	p21
dt16	dt15	dt14	dt13	dt12			D	ATA I	FIELD			dt4	dt3	dt2	dt1	dt 0		ADD	RESS	
							TES	T BIT	S								0	0	0	0
X	Х	Х	Х	OLP	OLA	CR1	CR0	Х	Х	sPON	sAON	X	Х	Х	Х	Х	0	0	0	1
PM 16					PRIN	CIPLE	MAIN E	IVIDI	ER CO	FFICIEN	Ī					PM0	0	1	0	0
X	Х	Х	Х	Х	X	PR10	F	RINC	IPLE P	EFEREN	E DIVID	ER C	OEFF	ICIENT		PR 0	0	1	0	1
Х	Х	Х	AM 13			1	UXILIA	RY N	IAIN DI	VIDER CC	EFFICIE	NT				AM0	0	1	1	0
Х	Х	Х	Х	Х	Х	AR10	P	UXIL	IARY R	EFEREN	E DIVID	ER C	OEFF	ICIENT		AR 0	0	1	1	1
Х	Х	Х	Х	Х	Χ	Х	Х	Х		DA7	8-BIT DA	AC FC	REX	TERNA	L		1	0	0	0

Note to Table 2

1. FT = first, LT = last; sPON = software power-up for principle synthesizer (1 = ON); sAON = software power-up for auxiliary synthesizer (1 = ON).

Table 3 Out-of-lock select.

OLP	OLA	OUT-OF-LOCK ON PIN 20
0	0	output disabled
0	1	auxiliary phase error
1	0	principle phase error
1	1	both auxiliary and principle

UMA1020M

Table 4 Fast normal current ratio (note 1).

CR1	CR0	I _{CPA}	I _{CPP}	I _{CPPF}	I _{CPPF} ; I _{CPP}
0	0	4×I _{sp}	4×I _{sp}	16 × I _{sp}	4:1
0	1	4×I _{sp}	4×I _{sp}	$32 \times I_{sp}$	8:1
1	· O,	4×I _{sp}	2×I _{sp}	24 × I _{sp}	12:1
1	1	4×I _{sp}	2×I _{sp}	$32 \times I_{sp}$	16:1

Note to Table 4

The test register is not to be programmed or to be set to zeros.

Table 5 Power-down modes.

AON	PON	FAST	PRINCIPLE DIVIDERS	AUXILIARY DIVIDERS	PUMP CPA	PUMP CPP	PUMP CPPF	DAC, REFERENCE BUFFER AND BIAS
1	1	. X	OFF	OFF	OFF	OFF	OFF	OFF
1	0	0	ON	OFF	OFF	ON	OFF	ON
1	0	1	ON	OFF	OFF	ON	ON	ON
0	1	. X	OFF	ON	ON	OFF	OFF	ON
0	0	0	ON	ON	ON	ON	OFF	ON
0	0	1	ON	ON	ON	ON	ON	ON

Digital-to-analog converter

The byte loaded via the bus into the appropriate latch drives a digital-to-analog converter. The internal current is scaled by the external resistance at pin I_{SET} , similar to the charge pumps. The nominal full-scale current is $4\times I_{SET}$. The output current is mirrored to produce a full-scale voltage into a user-defined ground referenced resistance, thereby allowing optimum swing from power supply rails within the 2.7 to 5.5 V limits. The bandgap reference voltage at pin I_{SET} is temperature and supply independent. The DAC signal is monotonic across the full range of digital input codes to enable fine adjustment of other system blocks. The typical settling time for full scale switching is 400 ns into a 12 $k\Omega$ // 20 pF load.

Power-down modes

The action of the control inputs on the state of internal blocks is defined by Table 5.

Note that in Table 5 PON and AON can be either the software or hardware power-down signals. The dividers are ON when both hardware and software power-down signals are at logic 1.

When either synthesizer is reactivated after power-down the main and reference dividers of that synthesizer are synchronized to avoid the possibility of random phase errors on power-up.

^{1.} $I_{sp} = software power-down current.$

UMA1020M

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD} , V _{CC}	supply voltage	-0.3	+5.5	٧
ΔV _{CC-DD}	difference in voltage between V _{CC} and V _{DD}	-0.3	+5.5	V
V _n	voltage at pins 1, 6, 8 to 15, 19 and 20	-0.3	V _{DD} + 0.3	V
V _{2, 3, 17}	voltage at pins 2, 3 and 17	-0.3	V _{CC} + 0.3	V
ΔV_{GND}	difference in voltage between AGND and DGND (these pins should be connected together)	-0.3	+0.3	V
P _{tot}	total power dissipation	-	150	mW
T _{stg}	storage temperature	-55	+125	°C
T _{amb}	operating ambient temperature	-20	+70	°C
T _j .	maximum junction temperature	-	95	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	from junction to ambient in free air	120 K/W

UMA1020M

CHARACTERISTICS

All values refer to the typical measurement circuit of Fig.5; unless otherwise specified.

SYMBOL	PARAMETR	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply: pir	ns 4, 5 and 18	* 11			- 1	·.
V_{DD}	digital supply voltage		2.7	T-	5.5	V
V _{CC}	analog supply voltage		2.7	-	5.5	V
I _{DD}	principal synthesizer digital supply current	V _{DD} = 5.5 V	-	8	9	mA
	auxiliary synthesizer digital supply current	V _{DD} = 5.5 V	-	2	2.3	mA
Icc	charge pumps and DAC analog supply current (DAC setting FFH)	$V_{CC} = 5.5 \text{ V};$ RSET = 12 k Ω	_	2	2.2	mA
l _{idle}	idle supply current per supply pin	logic levels 0 or V _{DD}	_	-	25	mA
RF principl	e main divider input; pin 6					
f _{VCO}	VCO input frequency range		1 000	1-	2 400	MHz
V _{6(rms)}	input signal level (AC coupled) (RMS value)	$R_s = 50 \Omega$	50	-	500	mV
Zı	input impedance (real part)	f _{RF} = 2 GHz	-	300	-	V
Cı	typical pin input capacitance	indicative, not tested	-	2	1-	pF
R _{pm}	principal main divider ratio		512	-	131 071	
Auxiliary lo	oop main divider input; pin 15					
f _{Al}	input frequency		20	T-	300	MHz
V _{15(rms)}	input signal level (AC coupled) (RMS value)	R _s = 50 V	50		500	mV
Zı	input impedance (real part)	f _i = 100 MHz	_	1 000	_	Ω
Cı	typical pin input capacitance	indicative, not tested	_	2	_	pF
R _{am}	auxiliary main divider ratio		64	_	16383	
Dual synth	esizer reference divider input; pin	8				
f _{XTAL}	input frequency range from crystal		3	-	40	MHz
V _{8(rms)}	sinusoidal input signal level (RMS value)		50	_	500	mV .
Z _l	input impedance (real part)	f _{XTAL} = 30 MHz	_	2000	_	Ω
C _I	typical pin input capacitance	indicative, not tested	T	2	_	pF
R _{pr}	principal reference divider ratio		8		2 047	
Rar	auxiliary reference divider ratio		8	1-	2 047	

November 1993 1090

UMA1020M


SYMBOL	PARAMETR	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Charge pun	np current setting resistor input;	pin 14				
R _{ext}	external resistor from pin 14 to ground		12		60	kΩ
V ₁₄	regulated voltage at pin 14	RSET = 12 kΩ	-	1.2	_	٧
Charge pun	np outputs; pins 17, 3 and 2; RSE	T = 12 kΩ				
f _{PPC}	principle phase comparator frequency		-	200	2000	kHz
I _{Ocp}	charge pump current error		-	±20	_	%
I _{match}	sink to source current matching	V _{cp} in range	-	±5	-	%
lu	charge pump off leakage current	$V_{cp} = \frac{1}{2}V_{CC}$	-5	-	+5	nA
V _{cp}	charge pump voltage compliance		0.4	-	V _{CC} - 0.4	٧
Interface lo	gic input signal levels; pins 13, 1	2, 11 and 1				
V _{IH}	HIGH level input voltage		0.7 V _{DD}	-	V _{DD} + 0.3	٧
V _{IL}	LOW level input voltage		-0.3	_	0.3 V _{DD}	٧
I _{bias}	input bias currents	logic 1 or 0	- 5	-	+5	mA
Cı	input capacitance	indicative, not tested	-	2	_	pF
DAC output	t signal levels; pin 10; RSET = 12	k Ω unless specified				
I _{DAC}	DAC full scale output current	I	3×I _{SET}	4×I _{SET}	5 × I _{SET}	mA
V ₁₀	output voltage compliance	all codes	0	_	V _{DD} – 0.4	V
I _{matd}	DAC current / (I _{SET} × 4 × ratio/256)	code ≠ 00	-	±50	-	%
I _{10 min}	minimum DAC current	00 code	<u> </u>	2	_	mA
I _{monod}	worst case monotonicity test: ΔI × 256/400 μA	7Fh/80h or 3Fh/40h	10	_		%
Lock detect	t output signal; pin 20					
Vo	output voltage compliance range		0.4	-	5.5	٧
I ₂₀	active sink output current	V _O = 0.4 V	0.4	-	1-	mA
I _{20 max}	maximum sink current	externally limited	_	_	5	mA

UMA1020M

SERIAL BUS TIMING CHARACTERISTICS


 $V_{DD} = V_{CC} = 3 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; \text{ unless otherwise specified.}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Serial prog	ramming clock; pin 11			2		,
t _r , t _f	input rise and fall times		_	10	40	ns
t _{CY}	clock period		100	-	_	ns
Enable pro	gramming; pin 13				V - 19	-
tSTART	delay to rising clock edge		40	1-	_	ns
t _{END}	delay from last clock edge		100	_	-	ns
t _W	minimum inactive pulse width		2	_	_	μs
t _{NEW}	delay from E inactive to new data		150	-	-	ns
Register se	erial input data; pin 12					
t _{SU;DAT}	input data to clock set-up time		20	T-		ns
t _{HD;DAT}	input data to clock hold time		20	1-	_	ns




UMA1020M

APPLICATION INFORMATION



UMA1020M



RF/Wireless Communications

Section 8 Transmitters

INDEX

NE/SA630	Single pole double throw (SPDT) switch	109
SA900	I/Q transmit modulator	110



NE/SA630

DESCRIPTION

The NE630 is a wideband RF switch fabricated in BiCMOS technology and incorporating on-chip CMOS/TTL compatible drivers. Its primary function is to switch signals in the frequency range DC - 1GHz from one 50Ω channel to another. The switch is activated by a CMOS/TTL compatible signal applied to the enable channel 1 pin (ENCH1).


The extremely low current consumption makes the NE/SA630 ideal for portable applications. The excellent isolation and low loss makes this a suitable replacement for PIN diodes.

The NE/SA630 is available in an 8-pin dual in-line plastic package and an 8-pin SO (surface mounted miniature) package.

FEATURES

- ●Wideband (DC 1GHz)
- ●Low through loss (1dB typical at 200MHz)
- Unused input is terminated internally in 50Ω
- Excellent overload capability (1dB gain compression point +18dBm at 300MHz)
- ●Low DC power (170μA from 5V supply)
- Fast switching (20ns typical)
- Good isolation (off channel isolation 60dB at 100MHz)
- Low distortion (IP₃ intercept +33dBm)
- •Good 50Ω match (return loss 18dB at 400MHz)
- ●Full ESD protection
- Bidirectional operation

PIN CONFIGURATION




APPLICATIONS

- Digital transceiver front-end switch
- Antenna switch
- •Filter selection
- Video switch
- FSK transmitter

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
8-Pin Plastic Dual In-Line Package (DIP)	0 to 70°C	NE630N	0404B
8-Pin Plastic Small Outline (SO) package (Surface-mount)	0 to 70°C	NE630D	0174C
8-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA630N	0404B
8-Pin Plastic Small Outline (SO) package (Surface-mount)	-40 to +85°C	SA630D	0174C

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{DD}	Supply voltage	-0.5 to +5.5	V.
P _D	Power dissipation, T _A = 25°C (still air) ¹ 8-Pin Plastic DIP 8-Pin Plastic SO	1160 780	mW mW
T _{JMAX}	Maximum operating junction temperature	150	°C
P _{MAX}	Maximum power input/output	+20	dBm
T _{STG}	Storage temperature range	-65 to +150	°C


NOTES:

Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA}:

8-Pin DIP: θ_{JA} = 108°C/W 8-Pin SO: θ_{JA} = 158°C/W

NE/SA630

EQUIVALENT CIRCUIT



RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
V _{DD}	Supply voltage	3.0 to 5.5V	V
T _A	Operating ambient temperature range NE Grade SA Grade	0 to +70 -40 to +85	°C
Тл	Operating junction temperature range NE Grade SA Grade	0 to +90 -40 to +105	°C

DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = +5V$, $T_A = 25$ °C; unless otherwise stated.

	1			LIMITS	A630 /P MAX /O 300	,
SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA630			UNITS
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		MIN	TYP	MAX	1
I _{DD}	Supply current		40	170	300	μА
V _T	TTL/CMOS logic threshold voltage ¹		1.1	1.25	1.4	V.
V _{IH}	Logic 1 level	Enable channel 1	2.0		V _{DD}	V
V _{IL}	Logic 0 level	Enable channel 2	-0.3		0.8	V
I _{IL}	ENCH1 input current	ENCH1 = 0.4V	-1	0	1	μА
I _{IH}	ENCH1 input current	ENCH1 = 2.4V	-1	0	1	μА

NOTE:

^{1.} The ENCH1 input must be connected to a valid Logic Level for proper operation of the NE/SA630.

NE/SA630

AC ELECTRICAL CHARACTERISTICS1 - D PACKAGE

 $V_{DD} = +5V$, $T_A = 25$ °C; unless otherwise stated.

		· .	LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA630 MIN TYP MAX 1 1.4 2 2.8 70 80 60 50 24 30 20 12 17 13 RF 20	UNITS		
		· ·	MIN	TYP	MAX	1
S ₂₁ , S ₁₂	Insertion loss (ON channel)	DC - 100MHz 500MHz 900MHz			2.8	dB
S ₂₁ , S ₁₂	Isolation (OFF channel) ²	10MHz 100MHz 500MHz 900MHz		60 50		dB
S ₁₁ , S ₂₂	Return loss (ON channel)	DC - 400MHz 900MHz				dB
S ₁₁ , S ₂₂	Return loss (OFF channel)	DC - 400MHz 900MHz				dB
t _D	Switching speed (on-off delay)	50% TTL to 90/10% RF		20		ns
t _r , t _f	Switching speeds (on-off rise/fall time)	90%/10% to 10%/90% RF		5		ns
	Switching transients			165	<u> </u>	mV _{P-P}
P _{-1dB}	1dB gain compression	DC - 1GHz		+18		dBm
IP ₃	Third-order intermodulation intercept	100MHz		+33		dBm
IP ₂	Second-order intermodulation intercept	100MHz		+52		dBm
NF	Noise figure ($Z_0 = 50\Omega$)	100MHz 900MHz		1.0 2.0	í 1	dB

NOTE:

AC ELECTRICAL CHARACTERISTICS1 - N PACKAGE

V_{DD} = +5V, T_A = 25°C; all other characteristics similar to the D-Package, unless otherwise stated.

			LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA630				
			MIN	TYP	MAX	1	
S ₂₁ , S ₁₂	Insertion loss (ON channel)	DC - 100MHz 500MHz 900MHz		1 1.4 2.5		dB	
S ₂₁ , S ₁₂	Isolation (OFF channel)	10MHz 100MHz 500MHz 900MHz	58	68 50 37 15	1. 2.	dB	
NF	Noise figure ($Z_0 = 50\Omega$)	100MHz 900MHz		1.0 2.5		dB	

NOTE:

 All measurements include the effects of the N package NE/SA630 Evaluation Board (see Figure 1C). Measurement system impedance is 50Ω.

APPLICATIONS


The typical applications schematic and printed circuit board layout of the NE/SA630 evaluation board is shown in Figure 1. The layout of the board is simple, but a few cautions need to be observed. The input and output traces should be 50Ω . The placement of the AC bypass capacitor is extremely

critical if a symmetric isolation between the two channels is desired. The trace from Pin 7 should be drawn back towards the package and then be routed downwards. The capacitor should be placed straight down as close to the device as practical. For better isolation between the two channels at higher frequencies, it is also advisable to run the two


output/input traces at an angle. This also minimizes any inductive coupling between the two traces. The power supply bypass capacitor should be placed close to the device. Figure 7 shows the frequency response of the NE/SA630. The loss matching between the two channels is excellent to 1.2GHz as shown in Figure 10.


All measurements include the effects of the D package NE/SA630 Evaluation Board (see Figure 1B). Measurement system impedance is 50Ω.

^{2.} The placement of the AC bypass capacitor is critical to achieve these specifications. See the applications section for more details.





a. NE/SA Evaluation Board Schematic





b. NE/SA630 D-Package Board Layout





c. NE/SA630 N-Package Board Layout Figure 1.


NE/SA630


The isolation and matching of the two channels over frequency is shown in Figures 12 and 14, respectively.


The NE630 is a very versatile part and can be used in many applications. Figure 2 shows a block diagram of a typical Digital RF transceiver front-end. In this application the NE630 replaces the duplexer which is typically very bulky and lossy. Due to the low power consumption of the device, it is ideally suited for handheld applications such as in CT2 cordless telephones. The NE630 can also be used to generate Amplitude Shift Keying (ASK) or On-Off Keying (OOK) and Frequency Shift Keying (FSK) signals for digital RF communications systems. Block diagrams for these applications are shown in Figures 3 and 4, respectively.


For applications that require a higher isolation at 1GHz than obtained from a single NE630, several NE630s can be cascaded as shown in Figure 5. The cascaded configuration will have a higher loss but greater than 35dB of isolation at 1GHz and greater than 65dB @ 500MHz can be obtained from this configuration. By modifying the enable control, an RF multiplexer/de-multiplexer or antenna selector can be constructed. The simplicity of NE630 coupled with its ease of use and high performance lends itself to many innovative applications.


The NE/SA630 switch terminates the OFF channel in 50Ω . The 50Ω resistor is internal and is in series with the external AC bypass capacitor. Matching to impedances other than 50Ω can be achieved by adding a resistor in series with the AC bypass capacitor (e.g., 25Ω additional to match to a 75Ω environment).














-8 100 1000 2000 FREQUENCY (MHz)

Figure 7. Loss vs. Frequency and V_{DD} for D-Package







Figure 9. Loss Matching vs. Frequency for N-Package (DIP)










Figure 13. Isolation Matching vs. Frequency for N-Package (DIP)




Figure 14. Isolation Matching vs. Frequency; CH1 vs CH2 for D-Package






Figure 15. Input Match On-Channel vs. Frequency and V_{DD}









Figure 18. OFF Channel Match vs. Frequency and Temperature








Figure 19. P_{-1} dB vs. Frequency and V_{DD}





SA900


DESCRIPTION

The SA900 is a monolithic high performance, multi-function transmit modulator for use in cellular radio applications, fabricated in QUBIC BICMOS technology. The SA900 features both analog (AMPS) mode and complex, I/Q digital (NADC IS54) mode quadrature modulation functions, a PLL synthesizer with VCO, crystal oscillator, programmable prescalers and Gilbert cell multiplier phase detector with programmable charge pump output. The DUALTX output can be used in DUAL mode cellular phone applications with the AMPS and NADC modulation being applied to the I/Q baseband inputs. The DUALTX output also provides 6-bit power control with 40dB of gain control in 0.63dB steps. In addition, buffered crystal oscillator programmable prescaler outputs are provided to support system clock reference needs. Programming of the SA900 functions are realized by a high speed 3-wire serial interface. The SA900 can be programmed into a sleep mode (low current mode providing crystal oscillator and Master Clock functions), a standby mode (providing crystal oscillator, Master Clock, System Clock 1 and Transmit LO buffer functions), and the AMPS mode and the DUAL mode configurations.

APPLICATIONS

 North American Digital Cellular (NADC IS-54)

PIN CONFIGURATION



FEATURES


- V_{CC} = 4.8V
- Tx output frequency = 900MHz
- Direct modulation of RF
- DUAL mode, on-chip PA control
- I/Q modulator
- Single sideband quadrature LO generation with no external adjustments required
- On-chip crystal oscillator with 3 buffered outputs
- AMPS/TACS
- On-chip VCO
- Selective power-down
 - Low power AMPS/TACS mode
 - Low power dual mode NADC
- 48-Pin TQFP package

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG#
48-Pin Thin Quad Flat Pack (TQFP)	-40 to +85°C	SA900BE	1706A

SA900

BLOCK DIAGRAM



SA900

PIN DESCRIPTIONS

Pin	Description
ı	Non-inverting I Mod Signal
T	Inverting I Mod Signal
TXLO_1/2	Second LO Input (differential/single-ended input)
DUALTX	RF output (850MHz) digital (DUAL) mode, complex modulated output
Q	Non-inverting Q Mod Signal
٥	Inverting Q Mod Signal
CLK1	Buffered oscillator output (XO +3/+1)
MCLK	Buffered oscillator output (XO +4/+5/+1)
CLK2	Buffered oscillator output (XO +2/+1)
AMPSTX	RF output (850MHz) AMPS mode
Vcc	+5V _{DC} power supply
GND	Ground
Data	Serial data input
Clock	Serial clock input
Strobe	Data strobe input
TXEN	AMPS and Dual Mode transmit enable
CLKSET	Program control pin for MCLK prescaler
XTAL1	Crystal oscillator base input
XTAL2	Crystal oscillator emitter output
PHSOUT	Phase comparator charge pump output
TANK_1	VCO differential tank
TANK_2	VCO differential tank
LO_1/2	Buffered differential TXLO output
IPEAK	Phase comparator current programming

SA900

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	-0.3 to +6	٧
VIN	Voltage applied to any other pin	-0.3 to (V _{CC} + 0.3)	٧
P _D	Power dissipation, T _A = 25°C (still air)	600	mW
T _{JMAX}	Maximum operating junction temperature	150	•℃
P _{MAX}	Maximum power input/output	+10	dBm
T _{STG}	Storage temperature range	-65 to +150	•℃

NOTE:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	RATING	UNITS
Vcc	Supply voltage	4.5 to 5.1	V
TA	Operating ambient temperature range	-40 to +85	°C
TJ	Operating junction temperature	-40 to +105	°C

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +4.8V$, $T_A = 25$ °C; unless otherwise stated.

SYMBOL	PARAMETER	PARAMETER TEST CONDITIONS		LIMITS		UNITS
			MIN	TYP	MAX	
Vcc	Power supply range		4.5	* - * * * * * * * * * * * * * * * * * *	5.1	٧
Icc	Supply current	Sleep mode		3.4	1	mA
	l F	Standby mode		8.7	14.1	mA
	l F	AMPS mode	14	42		: mA
		DUAL mode	100	68	1000	mA
1/1	In-phase differential baseband input	P DC		0.5V _{CC}		V
Q/Q	Quadraphase differential baseband input	DC		0.5V _{CC}		V
CLKSET	Divide by 4/5/1	÷ 4		V _{CC}		٧
	l	÷ 5		0.5V _{CC}		V
		÷ 1		0		V
V _{IL}	Clock, data, strobe, TXEN	Input low	-0.3		0.3V _{CC}	V
V _{IH}	Clock, data, strobe, TXEN	Input high	0.7V _{CC}		V _{CC} +0.3	V

1110

^{1.} Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ_{JA} .

48-pin TQFP: $\theta_{JA} = 67^{\circ}\text{C/W}$

SA900

AC ELECTRICAL CHARACTERISTICS

V_{CC} = +4.8V, T_A = 25°C; unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	TEST CONDITIONS LIMITS			UNITS
	·		MIN	TYP	MAX	
TXLO_1/2	Transmit LO input (AC couple) (50Ω)	Input power	-13		-10	dBm
		VSWR (50Ω)		2:1		
		Frequency range	900		1040	MHz
TANK_1/2	VCO tank differential inputs	Frequency range	90		140	MHz
PHSOUT	Phase detector charge pump output	Output level	0.5		V _{CC} -0.5	V
IPEAK	PHSOUT programming	R _{SET} = 75kΩ, AD=0		100		μА
		$R_{SET} = 4.7k\Omega$, AD=1		6.4		mA
XTAL_1	XO transistor base	XO frequency	10		45	MHz
		External drive	150		500	mV _{P-P}
CLK1	XO divide 3/1, power down SM1=0, 50% duty cycle	Frequency range	3.33		45	MHz
	+3, X=1, +1, X=0	Output level, 5kΩ 7pF		1		V _{P-P}
CLK2	XO divide 2/1, power down SM2=0	Frequency range	5		45	MHz
	+2, Y=1, +1, Y=0	Output level, 5kΩ 7pF		1		V _{P-P}
MCLK	XO divide 4/5/1, 50% duty cycle	Frequency range	2		45	MHz
	+4, CLKSET = V _{CC} , +5, CLKSET = 0.5V _{CC} , +1, CLKSET = 0V	Output level, 5kΩ 7pF		1	* * .	V _{P-P}
	Serial data clock input, 33% duty cycle	Max clock rate			10	MHz
CLOCK	Serial interface (CMOS levels)	Logic LOW			0.3V _{CC}	V
	DATA, CLOCK, STROBE, TXEN	Logic HIGH	0.7V _{CC}			V
AMPSTX	AMPS output, SE=1, AD=0, TXEN=1 (AC couple)	Frequency range	820		860	MHz
		VSWR		2:1		
		Output level	0	+2		dBm
	Spurious output	869 to 894MHz		-104		dBm
		824 to 849MHz		-47		dBc
		2 to 824MHz		-41		dBc
		849 to 869MHz		-41		dBc
		894MHz to 8.49GHz		-41		dBc
	TXLO and harmonics			-21		dBc
	Adjacent channel noise power	@30kHz		-95		dBc/Hz
	Alternate channel noise power	@60kHz		-101		dBc/Hz
	Broadband noise power	869 to 894MHz		-136		dBm/H
DUALTX	DUAL output, SE=1, AD=1, TXEN=1 (with external matching Figure 5)	Frequency range	820		920	MHz
	±	VSWR		2:1		
		Output level (avg min) (I and Q quad, 0dB VGA)	0	+2		dBm
		Gain flatness		1	11 51	dB

SA900

AC ELECTRICAL CHARACTERISTICS (continued)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	1.15 (4.15)
DUALTX	Linearity (0dB VGA, I and Q inphase)	3rd order		-42		dBc
(cont.)		5th order		-55	1.1	dBc
		7th order		-65		dBc
	Carrier suppression (I and Q quadrature)	VGA = 0dB	-35	-45		dBc
	Carrier suppression (I and Q quadrature)	VGA = -40dB		-33		dBc
	Sideband suppression	I and Q quadrature	-35	-45		dBc
	Spurious output	869 to 894MHz		-104		dBm
		824 to 849MHz		-47		dBc
100		2 to 824MHz		-41	100	dBc
		849 to 869MHz		-41		dBc
		894MHz to 8.49GHz	7 75	-41	20 11	dBc
	TXLO and harmonics	and the second s		-21		dBc
	Broadband noise (0dB VGA)	869 to 894MHz		-136		dBm/Hz
		935 to 960MHz		-136		dBm/Hz
	Adjacent channel noise power	@30kHz		-95		dBc/Hz
	Alternate channel noise power	@60kHz		-101		dBc/Hz
Q/Q	Baseband quadrature differential input	Max frequency			2	MHz
	and the second of the second o	Differential modulation level	0.6	0.8	1.0	V _{P-P}
	A CONTRACTOR OF THE STATE OF TH	Differential input impedance	10			kΩ
1/1	Baseband inphase differential input	Max frequency			2	MHz
	a salaha salah garaga da Palam	Differential modulation level	0.6	0.8	1.0	V _{P-P}
		Differential input impedance	10			kΩ
LO_1/2	Buffered TXLO differential outputs (AC coupled)	Frequency range	900		1040	MHz
		VSWR (single-ended)		2:1		
	Output impedance	single-ended		50		Ω
	and the state of t	differential		100		Ω
	Output level	single-ended, 50Ω		90	1	mV _{P-P}
		differential, 100Ω	1	180		mV _{P-P}

FUNCTIONAL DESCRIPTION

Dual Mode Operation

The SA900 transmit modulator provides direct single sideband quadrature modulation of the difference of the TXLO and VCO frequencies, while providing quadrature LO signals for the I/Q modulator. The quadrature LO signals are modulated with high linearity by the baseband inphase (I) and quadrature (Q) signals. The summed modulator output produces the lower sideband, while rejecting the upper sideband. The I and Q inputs also provide DC biasing for the modulator inputs. The summed output of the modulator goes to a variable gain amplifier (VGA) to control the output level, it has 40.0dB of attenuation control range, with 0.63dB steps. The power control function is programmed by means of a 6-bit word (see Table 3). The VGA output drives the power amp output stage to provide

+2dBm average minimum power level (at 0dB power control) into 50Ω , in conjunction with external matching components on DUALTX. The AD (AMPS/DUAL) and the SE (synthesizer enable) bit control the power up/down of the DUAL mode function. The transition of the TXEN, from low to high turns on the modulator. The falling edge of the TXEN signal disables the synthesizer and modulator. The TXLO is a system supplied LO signal. The SA900 buffers the TXLO signal (LO_1/2) for use with the system synthesizer (such as the SA7025) to form the system LO synthesizer loop. The DUAL mode can also be used for AMPS operation. The AMPS and DUAL mode modulation is generated by the system DSP IC to provide the required I/Q baseband modulation for the SA900. The DUAL output provides low broadband noise output power (so that the receiver sensitivity is not degraded) and high

linearity to meet cellular phone system needs. Table 1 provides the VGA power control limits.

The SA900 DUALTX output is externally matched with either a shunt inductor to V_{CC} and a series capacitor or a shunt inductor to V_{CC} and a series inductor. This matches the DUALTX output to 50Ω . Values of the matching components are dependent on PCB layout, typical values are shown in Figure 5.

Table 1. VGA Power Control Limits

Attenuation (dB)	Tolerance ¹
0.0 to 21.4	±0.4dB
22.0 to 27.7	±1.0dB
28.4 to 40.0	±2.0dB

1. Guaranteed to be monotonic.

SA900

AMPS Mode Operation

The SA900 can be configured to operate in the AMPS mode, where FM modulation is applied to the SA900's VCO. For the AMPS mode, the VCO is configured with the proper synthesizer bandwidth to allow the application of the AMPS modulation to the VCO varactor tuned tank circuit. The modulated VCO signal is input into an image reject mixer along with the TXLO signal, where the upper sideband is rejected. This single sideband modulated signal then drives the AMPS output power amplifier. The PA provides +2dBm power level into 50Ω, with no external matching components required. The AD (AMPS/DUAL) and the SE (synthesizer enable) bit control the power up/down of the AMPS mode function. The transition of the TXEN signal from low to high turns on the modulator. The falling edge of TXEN signal disables the synthesizer and the modulator.

Synthesizer Operation

The SA900 synthesizer is comprised of the differential VCO circuit, with external tank components, the Gilbert cell multiplier phase detector with programmable charge pump current, crystal oscillator and programmable prescalers. The charge pump output drives an external second order loop filter. The output of the loop filter is used to provide the control voltage to the VCO tuning varactor to complete the PLL synthesizer. The synthesized VCO output frequency is mixed with the TXLO signal to generate the transmit LO from the lower sideband (the difference of the VCO and TXLO frequencies). The output of VCO is fed to a programmable /N prescaler with user selectable divides of 6, 7, 8 and 9 (all divides configured to provide 50% duty cycle). The output of the /N divider drives the A8/1 prescaler. The A8/1 divide is selected by the AD control bit (AD=1 for /1, and AD=0 for /8). The output of the divide A8/1 is fed into one input of the phase detector. The reference input for the phase comparator is generated from the crystal oscillator (XO) output from the B8/1 prescaler. The B8/1 divide is selected by the AD control bit (AD=0 for /8, and AD=1 for /1). The phase detector compares the prescaled XO reference phase to the VCO prescaled phase, to generate a charge pump output current proportional to the phase error. The phase detector, a Gilbert cell multiplier type, having a linear output from 0 to π ($\pi/2 \pm \pi/2$). The charge pump peak output current is programmable from 100µA for the AMPS mode (AD=0) to a maximum of 6.4mA for the DUAL mode (AD=1) by way of an external current setting resistor placed from IPFAK to circuit ground. The typical loop filter network

Table 2. Data Word Format

Mnemonics	Bits	Function
A0	1 (MSB)	Address bit 0 (1)
A1	2	Address bit 1 (0)
A2	3	Address bit 2 (1)
A3	4	Address bit 4 (1)
PC0	5	Power control bit 0
PC1	6	Power control bit 1
PC2	7	Power control bit 2
PC3	8	Power control bit 3
PC4	9	Power control bit 4
PC5	10	Power control bit 5
N0	11	Divide N bit 0
N1	12	Divide N bit 1
AD	13	AMPS/DUAL mode select bit
SE	14	Synthesizer enable bit
NA	15	NA NA NA NA NA NA NA NA NA NA NA NA NA N
SM1	16	Sleep mode 1 control bit
SM2	17	Sleep mode 2 control bit
X	18	Divide 3/1 control bit
Y	19	Divide 2/1 control bit
NA	20	NA
NA	21	NA
NA	22	NA
NA	23	NA
NA	24 (LSB)	NA

is shown in Figure 1. The charge pump current output is programmed by

$$AD = 0 I_{OUT} = 6 \cdot \left(\frac{1.25V}{R_{SET}}\right)$$

$$AD = 1 I_{OUT} = 24 \cdot \left(\frac{1.25V}{R_{SET}}\right)$$

where R_{SET} is placed between I_{PEAK} and GROUND.

The PLL frequency is determined by

$$VCO = XO \cdot N \cdot \frac{\left(\frac{A8}{1}\right)}{\left(\frac{B8}{1}\right)}$$

where N=6, 7, 8, 9 and A8/1 and B8/1 are controlled by the AD bit (AD=1 A8/1 and B8/1 are divide by 1, AD=0 A8/1 and B8/1 are divide 8).

VCO Operation

The VCO is designed to operate from 90MHz to 140MHz. The VCO tank is configured using a parallel inductor and a dual common cathode tuning varactor diodes. DC blocking capacitors are used to isolate the varactor

control voltage from the VCO tank DC bias voltages. The VCO tuning voltage is generated from the output of the PLL loop filter. The VCO tank configuration is shown in Figure 2.

Crystal Oscillator (XO) Operation

For cellular radio applications, the SA900 will most likely utilize an external reference TCXO in order to provide the frequency stability necessary to operate to system requirements. The output of the system TCXO can be AC coupled to the XTAL_1 input. However, for applications that do not require such accuracy the XO circuit can be configured as a Colpitts type oscillator with the addition of two external capacitors along with the reference crystal and a trim capacitor as shown in Figure 3.

Programmable Clock Outputs

The SA900 generates three buffered XO outputs used for external reference signals. The XO feeds three sets of programmable prescalers, the prescaler outputs are buffered to provide the CLK1, CLK2 and MCLK signals. The CLK1 signal is a selectable divide 3/1 (X=1 divide 3, X=0 divide 1), 50%

SA900

duty cycle, of the XO reference signal. The CLK2 signal is a selectable divide 2/1 (Y=1 divide 2, Y=0 divide 1), 50% duty cycle, of the XO reference signal. The MCLK signal is a selectable divide 4/5/1 (CLKSET = $V_{\rm CC}$ /2 divide 5, and CLKSET = 0V divide 1), 50% duty cycle, of the XO reference signal. MCLK is externally set by means of the tri-level CLKSET input to provide a default master system clock prior to programming the SA900.

Programming Operation

The SA900 is configured by means of a 3-wire input (CLOCK, STROBE, DATA) to program the AMPS and DUAL modes, in addition there are two power saving modes of operation, SLEEP and STANDBY. The control logic section of the SA900 is designed using low power CMOS logic. During SLEEP mode only the circuitry required to provide a master clock (MCLK) to the digital portion of the system is enabled. During the STANDBY mode of operation MCLK, CLK1 and the TXLO and buffered LO outputs are powered on, which may be the case when the system is in the receive only mode. In the AMPS or DUAL operational modes all functions of the SA900 are powered on to support receive, transmit and system clock functions. The programming of the SA900 is identical to the programming format of the SA7025 low-voltage 1GHz fractional-N synthesizer. that can be used in conjunction with the SA900 to provide the cellular radio channel selection.

The programming data is structured as a 24 bit long serial data word; the word includes 4 address bits (dedicated 1 0 1 1) for chip select. Data bits are shifted in on the leading edge of the clock, with the least significant bit (LSB) first and the most significant bit (MSB) last. Table 2 shows data word format, the 15th and last 5 bits are not used. Figure 4 shows the chip timing diagram.

Address

<u>A0</u>	A1	A2	A3
1	0	1	1

Divide By N

NO.	N1	Divide
0	0	6
1	0	7
0 .	1	8
. 1	1	9

AMPS/DUAL Mode

The A/D mode select enables or disables that portion of the circuitry used for either the AMPS or DUAL mode of operation.

AD	Mode
0	AMPS
. 1	DUAL

Synthesizer Enable

The SE bit turns on and off the synthesizer circuitry.

SE	Operation
0	Disabled
1	Enabled

Sleep Mode 1

The SM1 bit is used to power down the TXLO buffer, the divide 3/1 prescaler and the CLK1 output buffer.

SM1	Operation
0	Power down
1 '	Power up (STANDBY

Sleep Mode 2

The SM2 bit is used to power down the divide 2/1 prescaler and the CLK2.


Di probabi ana mo ozna.						
	SM2 0 1	Operation Power down Power up (with SM1=1 normal operation)				
Divide 3	2.71 22.71	<u>_</u>				
	X	<u>Operation</u> Divide 1				
	1	Divide 3				
Divide 2						
	<u>ү</u> о 1	Operation Divide 1 Divide 2				


Table 3. Power Control


Atten (dB)	PC0 (0.6dB)	PC1 (1.3dB)	PC2 (2.5dB)	PC3 (5.0dB)	PC4 (10.0dB)	PC5 (20.0dB)	
0	0	0	0	0	0	0	
0.6	1	0	0	0	· 0	0	
1.3	0	1	0	0 .	0	0	
1.9	1	1	0	0	0	. 0	
2.5	0	0	1	0	0	0	
3.2	1	0	1	0	0	0	
3.8	0	1	1	0	0	0	
4.4	1	1	1	0	0	0,	
5.0	0	0	0	1	0	0	
5.7	1	0	0	1	0	0	
6.3	0	1	0	1	0	0	
23.3	1	0	1	0	0	1	
39.7	1	1	1	1	1	1	

SA900


1	Component	Value		
	Designator	DUAL Mode	AMPS Mode	
	R1	560Ω	560Ω	
Ī	R2	1kΩ	5.6kΩ	
	C1	2.2nF	2.7μF	
	C2	No Load	.27μF	
	C3	33pF	6.8nF	
	R _{SET}	15kΩ	75kΩ	
		Typical Filter Netwo	rk	
	PHSOUT	R1	VCTRL VCTRL	
		c₁	<u>=</u> □	









SA900



SA900




PERFORMANCE CHARACTERISTICS




SA900


PERFORMANCE CHARACTERISTICS



SA900

PERFORMANCE CHARACTERISTICS





DUALTX VGA Attenuation Profile vs. V_{CC} (27°C, f = 836MHz, TXLO = -10dBm)





RF/Wireless Communications

Section 9 Package Outlines

INDEX

0005D	16-Pin (157 mils wide) Plastic SO (Small Outline) Dual In-Line (D) Package	1124
0006C	28-Pin (300 mils wide) Plastic SOL (Small Outline Large) Dual In-Line (D) Package	1125
0172D	20-Pin (300 mils wide) Plastic SOL (Small Outline Large) Dual In-Line (D) Package	1126
0173D	24-Pin (300 mils wide) Plastic SOL (Small Outline Large) Dual In-Line (D) Package	1127
0174C	8-Pin (157 mils wide) Plastic SO (Small Outline) Dual In-Line (D) Package	1128
0175D	14-Pin (157 mils wide) Plastic SO (Small Outline) Dual In-Line (D) Package	1129
0404B	8-Pin (300 mils wide) Plastic Dual In-Line (N) Package	1130
0405B	14-Pln (300 mils wide) Plastic Dual In-Line (N) Package	1131
0406C	16-Pin (300 mils wide) Plastic Dual In-Line (N) Package	1132
0408B	20-Pin (300 mils wide) Plastic Dual In-Line (N) Package	1133
0412A	24-Pin (600 mils wide) Plastic Dual In-Line Package	1134
0413B	28-Pin (600 mils wide) Plastic Dual In-Line (N) Package	1135
1563	20-Pin (170 mils wide) Plastic SSOP (Shrink Small Outline Package) (D_)Package	1136
1706A	48-Pin Plastic Thin Quad Flat Pack (B) Package	1137
SOT38	16-Pin Plastic Dual In-Line (N/P) Package	1138
SOT97	8-Pin Plastic Dual In-Line (N/P) Package	1139
SOT102	18-Pin Plastic Dual In-Line (N/P) Package with Internal Heatspreader	1140
SOT108A	14-Lead Mini-Pack Plastic (SO14)	1141
SOT109A	16-Pin Plastic SO (Small Outline) Dual In-Line (D/T) Package	1142
SOT110B	9-Pin Plastic Single In-Line (U) Package	1143
SOT117	28-Pin Plastic Dual In-Line (N/P) Package	1144
SOT136A	28-Pin Plastic SO (Small Outline) Dual In-Line (D) Package	1145
SOT162A	16-Pin Plastic SOL (Small Outline Large) Dual In-Line (D/T) Package	1146
SOT163A	20-Pin Plastic SO (Small Outline) Dual In-Line (D/T) Package	1147
SOT208A	64-Lead Plastic Quad Flat Pack Package	1148
SOT266A	20-Lead Shrink Small Outline Package (SSOP20)	1149
SOT287	32-Pin Plastic SOL (Small Outline Large) Dual In-Line (D/T) Package	1150
SOT307	44-Pin Plastic Quad Flat Pack (B) Package	1151


0005D


16-PIN (157 mils wide) PLASTIC


SO (SMALL OUTLINE) DUAL IN-LINE

(D) PACKAGE

- Package dimensions conform to JEDEC Specification MS-012-AC for standard Small Outline (SO) package, 14 leads, 3.75mm (0.150") body width (Issue A, June 1985).
- 2. Controlling dimensions are mm. Inch dimensions in parentheses.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- "D" and "E" are reference datums on the molded body and do not include mold flash/protrusions. Mold flash/protrusions at "D" shall not exceed 0.15mm (0.006") per side. Inter-lead flash/protrusions at "E" shall not exceed 0.25mm (0.010") per side.
- The lead width above the seating plane shall not exceed a maximum value of 0.61mm (0.024").
- Pin numbers start with Pin #1 and continue counterclockwise to Pin #16 when viewed from top.
- Signetics ordering code for a product packages in a plastic Small Outline (SO) package is the suffix D after the product number.







0006C 853-0006C 04697 D (S) 0.10 (0.004) NOTES Package dimensions conform to JEDEC Specification MS-013-AE for standard Small Outline (SO) package, 28 leads, 7.50mm (0.300") body width (Issue A, June 1985). 10.65 (0.419) 7.60 (0.299) 10.26 (0.404) 2. Controlling dimensions are mm. Inch dimensions in 7.40 (0.291) parentheses. ⊕ E ⑤ 0.25 (0.010)⑤ 3. Dimensioning and tolerancing per ANSI Y14.5M-1982. -E-4. "D" and "E" are reference datums on the molded body and do not include mold flash/protrusions. Mold flash/protrusions at "D" shall not exceed 0.15mm (0.006") per side. Inter-lead flash/protrusions at "E" shall not exceed 0.25mm (0.010") per side. The lead width above the seating plane shall not exceed a maximum value of 0.61mm (0.024"). PIN # 1 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #28 when viewed from top. .27 (0.050) BSC Signetics ordering code for a product packaged in a plastic Small Outline (SO) package is the suffix D after the product number. 18.10 (0.713) -D-17.70 (0.697) 0.75 (0.030) 0.50 (0.020) X 45° 2.65 (0.104) 2.35 (0.093) Т 0.10 (0.004) 0.32 (0.013) 0,30 (0.012) 1.07 (0.042) T E D (\$) 0.25 (0.010) (9) 0.86 (0.034) 0.23 (0.009) 0.10 (0.004)

Package outlines

Philips Semiconductors RF Communications Products

28-PIN (300 mils wide) PLASTIC SOL (SMALL OUTLINE LARGE) DUAL IN-LINE (D) PACKAGE


0172D 853-0172D 04697 → D ⑤ 0.10 (0.004) NOTES Package dimensions conform to JEDEC Specification MS-013-AC for standard Small Outline (SO) package, 20 leads, 7.50mm (0.300") 10.65 (0.419) 7.60 (0.299) 10.26 (0.404) 7.40 (0.291) ⊕ E ⑤ 0.25 (0.010)⑤ body width (Issue A, June 1985). 2. Controlling dimensions are mm. Inch dimensions in parentheses. -E-3. Dimensioning and tolerancing per ANSI Y14.5M-1982. "D" and "E" are reference datums on the molded body and do not include mold flash/protrusions. Mold flash/protrusions at "D" shall not exceed 0.15mm (0.006") per side. Inter-lead flash/protrusions at "E" shall not exceed 0.25mm (0.010") per side. PIN # 1 5. The lead width above the seating plane shall not exceed a maximum value of 0.61mm (0.024"). 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #20 when viewed from top. -1.27 (0.050) BSC Signetics ordering code for a product packaged in a plastic Small Outline (SO) package is the suffix D after the product number. 13.00 (0.512) -D-12.60 (0.496) 0.75 (0.030) 0.50 (0.020) 2.65 (0.104) 2.35 (0.093) T 0.10 (0.004) 1.07 (0.042) 0.32 (0.013) 0.30 (0.012) T E D (\$) 0.25 (0.010) (9) 0.23 (0.009) 0.86 (0.034) 0.35 (0.014) 0.10 (0.004)

Package outlines

Philips Semiconductors RF Communications Products

20-PIN (300 mils wide) PLASTIC SOL (SMALL OUTLINE LARGE) DUAL IN-LINE (D) PACKAGE


Philips Semiconductors RF Communications Products




0174C

8-PIN (157 mils wide) PLASTIC SO (SMALL OUTLINE) DUAL IN-LINE (D) PACKAGE






- Package dimensions conform to JEDEC Specification MS-012-AA for standard Small Outline (SO) package, 8 leads, 3.75mm (0.150") body width (Issue A, June 1985).
- 2. Controlling dimensions are mm. Inch dimensions in parentheses.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- "D" and "E" are reference datums on the molded body and do not include mold flash/protrusions. Mold flash/protrusions at "D" shall not exceed 0.15mm (0.006") per side. Inter-lead flash/protrusions at "E" shall not exceed 0.25mm (0.010") per side.
- 5. The lead width above the seating plane shall not exceed a maximum value of 0.61mm (0.024").
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #8 when viewed from top.
- Signetics ordering code for a product packages in a plastic Small Outline (SO) package is the suffix D after the product number.




0175D


14-PIN (157 mils wide) PLASTIC SO (SMALL OUTLINE) DUAL IN-LINE (D) PACKAGE







- Package dimensions conform to JEDEC Specification MS-012-AB for standard Small Outline (SO) package, 14 leads, 3.75mm (0.150") body width (Issue A, June 1985).
- 2. Controlling dimensions are mm. Inch dimensions in parentheses.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- "D" and "E" are reference datums on the molded body and do not include mold flash/protrusions. Mold flash/protrusions at "D" shall not exceed 0.15mm (0.006") per side. Inter-lead flash/protrusions at "E" shall not exceed 0.25mm (0.010") per side.
- 5. The lead width above the seating plane shall not exceed a maximum value of 0.61mm (0.024").
- Pin numbers start with Pin #1 and continue counterclockwise to Pin #14 when viewed from the top.
- Signetics ordering code for a product packages in a plastic Small Outline (SO) package is the suffix D after the product number.




853-0404B 07236


Package outlines


0404B

8-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-001-AB for standard Dual In-Line (DIP) package 0.300 inch row spacing (plastic) 8 leads (Issue B, 7/85).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #8 when viewed from the top.










0405B

14-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-001-AC for standard Dual In-Line (DIP) package 0.300 inch row spacing (plastic) 14 leads (Issue B, 7/85).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #14 when viewed from the top.










0406C

16-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE





- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-001-AA for standard Dual In-Line (DIP) package 0.300 inch row spacing (plastic) 16 leads (Issue B, 7/85).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #16 when viewed from the top.



-T-SEATING PLANE

0.022 (0.56)

Philips Semiconductors RF Communications Products

0408B

20-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE


NOTES


0.160 (4.06) 0.135 (3.43)

0.138 (3.51)

0.120 (3.05)

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-001-AE for standard Dual In-Line (DIP) package 0.300 inch row spacing (plastic) 20 leads (Issue B, 7/85).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- 4. "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #20 when viewed from the top.





T E D (\$) 0.010 (0.25) (9)


853-0412A 02880


Package outlines


24-PIN (600 mils wide) PLASTIC DUAL IN-LINE PACKAGE

0412A

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-011-AA for standard Dual In-Line (DIP) package 0.600 inch row spacing (plastic) 24 leads (Issue B, 7/85).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- These dimensions measured with the leads constrained to be perpendicular to plane T.
- Pin numbers start with Pin #1 and continue counterclockwise to Pin #24 when viewed from the top.









853-0413B 01988

D S 0.004 (0.10) 0.560 (14.22) -E-0.545 (13.84) PIN # 1 0.100 (2.54) BSC 1.460 (37.08) -D-1.415 (35.94)



NOTES:

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-011-AB for standard Dual In-Line (DIP) package 0.600 inch row spacing (plastic) 28 leads (Issue B, 7/84).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #28 when viewed from the top.



28-PIN (600 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE

0413B

853-1563 03360

4.50 (0.177)

4.30 (0.169)

-E-

-D-

PIN ORIENTATION PIN#1

Package outlines

1563

20-PIN (170 mils wide) PLASTIC SSOP

(SHRINK SMALL OUTLINE PACKAGE) (D_)PACKAGE


NOTES

6.60 (0.260)

6.20 (0.244)

⊕ E ⑤ 0.2 (0.008) ⑤

- Package dimensions conform to Philips Envelope Specification SOT-266/EIAJ TYPE I for Shrink Small Outline Package (SSOP), 20 leads, 4,3mm (0.170 inch) body width (Issue April 1990).
- 2. Controlling dimensions are mm. Inch dimensions in parentheses.
- 3. "T". "D", and "E" are reference datums on the molded body.
- 4. Pin numbers start with Pin #1 and continue counterclockwise to Pin #20 when viewed from top.
- Signetics ordering code for a product packaged in a plastic Shrink Small Outline Package (SSOP) is the suffix D after the product number.




6.75 (0.266)

6.40 (0.252)

0.6 (0.024) MAX

0.65 (0.026)



Package


outlines

0.20 (0.008) C A-B D 0.20 (0.008) H A-B D *∕*6\ 9.0 (0.354) NOTES: Package dimensions conform to JEDEC registration MO-136-BE-1992 (This is equivalent to Philips Euro. SQFP48 outline, SQT313-1.) O.20 (0.008) C A-B D 2. Controlling dimensions: millimeters. Dimensions in inches are shown in parentheses. 3. Dimension and tolerancing per ANSI Y14.5M-1982. (1.00 (0.039)) A Datum plane "H" is located at the mold parting line and is coincident with the lead where the lead exits the plastic body at the bottom of the parting line. \neg Datums "A-B" and "D" to be determined at datum plane "H". -A--B-To be determined at seating plane "C". 1 (5.5 (0.217)) Details of Pin 1 identifier are optional but must be located within **□** the zone indicated. 1.75 (0.069) PIN #1 ID ZONE 7.0 (0.276) 9.0 (0.354) Package body dimensions do not include mold protrusion. Allowable protrusion is 0.25mm per side, but it includes mold mismatch. \blacksquare Lead width does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm / 0.003" total in excess of this 1.75 (0.069) 48 dimension at maximum material condition. Dambar cannot be BEVEL located on the lower radius or the foot. (OPTIONAL) 0.27 (0.011) (1.00 (0.039))-O° MIN. 0.17 (0.007) 7.0 (0.276) .08 (0.003) MIN. 0.08 (0.003) (O A S -B S D S 0.20 (0.008) -H-0.13 (0.005) 0.20 (0.008) H A-B D 0.08 (0.003) DATUM PLANE - 1.60 (0.063) MAX. 0.15 (0.006) 0.20 (0.088) MIN: 0.05 (0.002) (\$) 0.05 (0.002) 0.75 (0.030) 110 - 139 DETAIL "A" 1.45 (0.057) 0.5 (0.020) ALL SIDES (1.0 (0.039)) 1.35 (0.053) -H-BASE PLANE DATUM PLANE 0.08 (0.003) SEE DETAIL "A" 0.20 (0.008 -c-0.13 (0.005) 0.50 (0.020) SEATING PLANE AFTER PLATING


48-PIN PLASTIC THIN QUAD FLAT PACK (B) PACKAGE

1706A


SOT38 16-PIN PLASTIC DUAL IN-LINE (N/P) PACKAGE









SOT102 18-PIN PLASTIC DUAL IN-LINE (N/P) PACKAGE WITH INTERNAL HEATSPREADER




SOT108A 14-LEAD MINI-PACK PLASTIC (SO14)




January 1994 1141



SOT110B 9-PIN PLASTIC SINGLE IN-LINE (U) PACKAGE




SOT117 28-PIN PLASTIC DUAL IN-LINE (N/P) PACKAGE SOT117




SOT136A


SOT162A 16-PIN PLASTIC SOL (SMALL OUTLINE LARGE) DUAL IN-LINE (D/T) PACKAGE




SOT163A 20-PIN PLASTIC SO (SMALL OUTLINE) DUAL IN-LINE (D/T) PACKAGE




SOT208A 64-LEAD PLASTIC QUAD FLAT PACK PACKAGE




SOT266A 20-LEAD SHRINK SMALL OUTLINE PACKAGE (SSOP20)



SOT287 32-PIN PLASTIC SOL (SMALL OUTLINE LARGE) DUAL IN-LINE (D/T) PACKAGE





RF/Wireless Communications

Section 10
Sales Offices, Representatives and Distributors



North American Sales Offices, Representatives and Distributors

PHILIPS SEMICONDUCTORS

811 East Argues Avenue P.O. Box 3409 Sunnvvale, CA 94088-3409

ALABAMA Huntsville

> Philips Semiconductors Phone: (205) 464-0111

Elcom, Inc. Phone: (205) 830-4001

ARIZONA Scottsdale

> Thom Luke Sales, Inc. Phone: (602) 451-5400

CALIFORNIA

Calabasas

Philips Semiconductors Phone: (818) 880-6304

Irvine

Philips Semiconductors Phone: (714) 833-8980 (714) 752-2780

Orangevale

Webster Associates Phone: (916) 989-0843

San Diego

Philips Semiconductors Phone: (619) 560-0242

San Jose B.A.E. Sales, Inc. Phone: (408) 452-8133

Philips Semiconductors Phone: (408) 991-3737

COLORADO Englewood

Philips Semiconductors Phone: (303) 792-9011

Thom Luke Sales, Inc. Phone: (303) 649-9717

CONNECTICUT Wallingford JEBCO

Phone: (203) 265-1318

FLORIDA Oviedo

Conley and Assoc., Inc. Phone: (407) 365-3283

GEORGIA Atlanta

> Philips Semiconductors Phone: (404) 594-1392

Elcom, Inc. Phone: (404) 447-8200

ILLINOIS **Hoffman Estates** Micro-Tex, Inc. Phone: (708) 765-3000 Itasca

Philips Semiconductors Phone: (708) 250-0050

INDIANA

Indianapolis Mohrfield Marketing, Inc. Phone: (317) 546-6969

Philips Semiconductors Phone: (317) 459-5355

MARYLAND Columbia

Third Wave Solutions, Inc. Phone: (410) 290-5990

MASSACHUSETTS

Chelmsford **JEBCO**

Phone: (508) 256-5800

Westford

Philips Semiconductors Phone: (508) 692-6211

MICHIGAN Monroe

S-J Associates Phone: (313) 242-0450

Philips Semiconductors Phone: (313) 347-1700

MINNESOTA Bloomington

High Technology Sales Phone: (612) 844-9933

MISSOURI Bridgeton

Centech, Inc. Phone: (314) 291-4230

Raytown

Centech, Inc. Phone: (816) 358-8100

NEW JERSEY Toms River

Philips Semiconductors Phone: (908) 505-1200

NEW YORK

Bob Dean, Inc. Phone: (607) 257-1111

Rockville Centre

S-J Associates Phone: (516) 536-4242

Wappingers Falls

Philips Semiconductors Phone: (914) 297-4074

Bob Dean, Inc. Phone: (914) 297-6406

NORTH CAROLINA

Greensboro ADI, Inc.

Phone: (919) 273-8887

Matthews ADI, Inc.

Phone: (704) 847-4323

Smithfield

ADI, Inc. Phone: (919) 934-8136

OHIO

Aurora

S-J Associates, Inc. Phone: (216) 562-2050

S-J Associates, Inc. Phone: (614) 885-6700

Kettering

S-J Associates, Inc. Phone: (513) 298-7322

S-J Associates. Inc. Phone: (216) 888-7004

S-J Associates, Inc. Phone: (313) 242-0450

West Carrollton

S-J Associates, Inc. Phone: (513) 438-1700

OREGON Beaverton

Philips Semiconductors Phone: (503) 627-0110

Western Technical Sales Phone: (503) 644-8860

PENNSYLVANIA

Erie S-J Associates, Inc. Phone: (216) 888-7004

Hatboro

Delta Technical Sales, Inc. Phone: (215) 957-0600

Pittsburgh

S-J Associates, Inc. Phone: (216) 888-7004

Plymouth Meeting

Philips Semiconductors Phone: (215) 825-4404

TENNESSEE Greeneville

Philips Semiconductors Phone: (615) 639-0251

TEXAS Austin

Philips Semiconductors Phone: (512) 339-9945

Synergistic Sales, Inc. Phone: (512) 346-2122

Synergistic Sales, Inc. Phone: (713) 937-1990

Richardson

Philips Semiconductors Phone: (214) 644-1610

Richardson

Synergistic Sales, Inc. Phone: (214) 644-3500

UTAH Salt Lake City Electrodyne

Phone: (801) 264-8050

WASHINGTON Bellevue

Western Technical Sales Phone: (206) 641-3900

Spokane

Western Technical Sales Phone: (509) 922-7600

WISCONSIN Waukesha

Micro-Tex, Inc. Phone: (414) 542-5352

CANADA **PHILIPS** SEMICONDUCTORS CANADA, LTD.

Calgary, Alberta Tech-Trek, Ltd. Phone: (403) 241-1719

Kanata, Ontario Philips Semiconductors Phone: (613) 599-8720

> Tech-Trek, Ltd. Phone: (613) 599-8787

Mississauga, Ontario Tech-Trek, Ltd. Phone: (416) 238-0366

Richmond, B.C.

Tech-Trék, Ltd Phone: (604) 276-8735

Ville St. Laurent, Quebec Tech-Trek, Ltd. Phone: (514) 337-7540

MEXICO

Anzures Section Philips Components Phone: 52-5-533-3858

El Paso, TX

Philips Components Phone: (915) 775-4020 **PUERTO RICO**

Santurce Mectron Group Phone: (809) 723-6165

DISTRIBUTORS

Zeus Electronics

Contact one of our local distributors:

Almac/Arrow Electronics Anthem Electronics Arrow/Schweber Electronics **Future Electronics** Gerber Electronics Hamilton Hallmark Marshall Industries Wyle Laboratories, EMG

Data handbook system

Appendix A

DATA HANDBOOK SYSTEM

Philips Semiconductors data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogs are available for selected product ranges (some catalogs are also on floppy discs).

Our data handbook titles are listed here.

Integrated Circuits

integrati	eu Circuits	
Book	Title	
IC01	Semiconductors for Radio and Audio Systems	
IC02	Semiconductors for Television and Video Systems	
IC03	Semiconductors for Telecom Systems	
IC04	CMOS HE4000B Logic Family	
IC05	Advanced Low-power Schottky (ALS) Logic Series	
IC06	High-speed CMOS Logic Family	
IC08	100K ECL Logic Families	
IC10	Memories	
IC11	General-purpose/Linear ICs	
IC12	Display Drivers and Microcontroller Peripherals (planned)	
IC13	Programmable Logic Devices (PLD)	
IC14	8048-based 8-bit Microcontrollers	
IC15	FAST TTL Logic Series	
IC16	ICs for Clocks and Watches	
IC18	Semiconductors for In-car Electronics and General Industrial Applications (planned)	
IC17	RF/Wireless Communications	
IC19	Semiconductors for Datacom: LANs, UARTs, Multi-protocol Controllers and Fibre Optics	
IC20	80C51-based 8-bit Microcontrollers	
IC21	68000-based 16-bit Microcontrollers (planned)	
IC22	ICs for Multi-media Systems (planned)	
IC23	QUBIC Advanced BICMOS Bus Interface Logic ABT, MULTIBYTE™	
IC24	Low Voltage CMOS & BiCMOS Logic	

Discrete Semiconductors

Book	Title
SC01	Diodes
SC02	Power Diodes
SC03	Thyristors and Triacs
SC04	Small-signal Transistors
SC05	Low-frequency Power Transistors and Hybrid IC Power Modules
SC06	High-voltage and Switching NPN Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC13	Power MOS Transistors including TOPFETs and IGBTs
SC14	RF Wideband Transistors, Video Transistors and Modules
SC15	Microwave Transistors
SC16	Wideband Hybrid IC Modules
SC17	Semiconductor Sensors

Professional Components

PC01	High-power Klystrons and	Accessories
PC06	Circulators and Isolators	

MORE INFORMATION FROM PHILIPS SEMICONDUCTORS?

For more information about Philips Semiconductors data handbooks, catalogs and subscriptions contact your nearest Philips Semiconductors national organization, select from the address list on the back cover of this handbook. Product specialists are at your service and inquiries are answered promptly.

Appendix A

Data handbook system

OVERVIEW OF PHILIPS COMPONENTS DATA HANDBOOKS

Our sister product division. Philips Components, also has a comprehensive data handbook system to support their products. Their data handbook titles are listed here.

Display Components

Book Title

DC01 Colour Display Components

Colour TV Picture Tubes and Assemblies

Colour Monitor Tube Assemblies

DC02 Monochrome Monitor Tubes and Deflection Units

DC03 Television Tuners, Coaxial Aerial Input

Assemblies

DC05 Flyback Transformers, Mains Transformers and

General-purpose FXC Assemblies

Magnetic Products

MA01 Soft Ferrites

MA03 Piezoelectric Ceramics

Specialty Ferrites

MA04 **Dry-reed Switches**

Passive Components

PA01 **Electrolytic Capacitors**

PA02 Varistors, Thermistors and Sensors

PA03 Potentiometers and Switches

PA04 Variable Capacitors

PA05 Film Capacitors

PA06 Ceramic Capacitors

PA07 Quartz Crystals for Special and Industrial

Applications

PA08 Fixed Resistors

PA10 Quartz Crystals for Automotive and Standard

Applications

PA11 Quartz Oscillaors

Professional Components

PC04 Photo Multipliers

PC05 Plumbicon Camera Tubes and Accessories

PC07 Vidicon and Newvicon Camera Tubes and

Deflection Units

PC08 Image Intensifiers

PC12 Electron Multipliers

MORE INFORMATION FROM PHILIPS COMPONENTS?

For more information contact your nearest Philips Components national organization shown in the following list.

Argentina: BUENOS AIRES, Tel. (541)541 4261, Fax. (541)786 9367.

Australia: NORTH RYDE, Tel. (02)805 4455, Fax. (02)805 4466.

Austria: WIEN, Tel (01)60101 1820, Fax. (01)60101 1210. Belgium: BRUXELLES, Tel. (02)741 8211, Fax. (02)735 8667.

Brazil: SÃO PAULO, Tel. (011)829 1166, Fax. (011)829 1849.

Canada: SCARBOROUGH, Tel. (416)292 5161, Fax. (416)754 6248.

Chile: SANTIAGO, Tel. (02)773 816, Fax. (02)5602 735 3594.

China (Peoples Republic of): SHANGHAI, Tel. (021)3264140, Fax. (021)3202160.

Columbia: BOGOTA, Tel. (01)249 7624, Fax. (01)261 0139.

Denmark: COPENHAGEN, Tel. (032)883 333, Fax. (031)571 949.

Finland: ESPOO. Tel. (9)0-50261, Fax. (9)0-520971.

France: SURESNES, Tel. (01)4099 6161, Fax. (01)4099 6431.

Germany: HAMBURG, Tel. (040)3296-0, Fax. (040)3296 216.

Greece: TAVROS, Tel. (01)489 4339/(01)489 4911, Fax. (01)481 5180.

Hong Kong: KWAI CHUNG, Tel. (852)724 5121, Fax. (852)480 6960.

India: BOMBAY, Tel. (022)4938 541, Fax. (022)4938 722.

Indonesia: JAKARTA, Tel. (021)5201 122, Fax. (021)5205 189.

Ireland: DUBLIN, Tel. (01)640 203, Fax. (01)640 210.

Italy: MILANO, Tel. (02)6752.1, Fax. (02)6752 3300.

Japan: TOKIO, Tel. (03)3740 5143, Fax. (03)3740 5035. Korea (Republic of): SEOUL, Tel. (02)709-1412, Fax. (02)709-1415.

Malaysia: KUALA LUMPUR, Tel. (03)757 5511, Fax. (03)757 4880.

Mexico: CHI HUA HUA, Tel. (016)18-67-01/(016)18-67-02, Fax. (016)778 0551.

Netherlands: EINDHOVEN, Tel. (040)7 83749, Fax. (040)7 88399.

New Zealand: AUKLAND, Tel. (09)849-4160, Fax. (09)849-7811.

Norway: OSLO, Tel. (22)74 8000, Fax. (22)74 8341. Pakistan: KARACHI, Tel. (021)577 032, Fax. (021)569 1832.

Philippines: MANILA, Tel. (02)810-0161, Fax. (02)817-3474.

Portugal: LISBOA, Tel. (01)388 3121, Fax. (01)388 3208.

Singapore: SINGAPORE, Tel. (65)350 2000, Fax. (65)355 1758.

South Africa: JOHANNESBURG, Tel. (011)470-5434, Fax. (011)470-5494.

Spain: BARCELONA, Tel. (93)301 6312, Fax. (93)301 4243.

Sweden: STOCKHOLM, Tel. (08)632 2000, Fax. (08)632 2745.

Switzerland: ZÜRICH, Tel. (01)488 2211, Fax. (01)481 7730.

Taiwan: TAIPEI, Tel. (2)509 7666, Fax. (2)500 5912.

Thailand: BANGKOK, Tel (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080.

Turkey: ISTANBUL, Tel. (01)279 2770, Fax. (01)269 3094.

United Kingdom: LONDON, Tel. (071)580 6633, Fax. (071)636 0394.

United States: RIVIERA BEACH, Tel. (800)447-3762/(407)881-3200,

Fax. (407)881-3300.

Uruguay: MONTEVIDEO, Tel. (02)704 044, Fax. (02)920 601.

For all other countries apply to: Philips Components.

Marketing Communications, Building BAE,

P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands

Telex 35000 phtcnl, Fax. +31-40-724547.

The Art of the Section of the Sectio

n Service (1995)

in the second of

and the second s

en day da in kura sa in in in in

Philips Semiconductors — a worldwide company

Argentina: IEROD, Av. Juramento 1992 – 14.b (1428) BUENOS AIRES, Tel. (541) 786 7633, Fax . (541) 786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02) 805 4455, Fax. (02) 805 4466

Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01) 60 101-1236, Fax. (01) 60 101-1211

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399

Brazil: Rua do Rocia 220 – 5th Floor, Suite 51 CEP: 04552-903 SAO PAULO-SP, Brazil P.O. Box 7383–(01064-970),

Tel. (011) 829-1166, Fax (011) 829-1849

Canada: INTEGRATED CIRCUITS: Tel. (800) 234-7381, Fax. (708) 296-8556 DISCRETE SEMICONDUCTORS: 601 Milner Ave., SCARBOROUGH, ONTARIO, M1B 1M8 Tel. (0416) 292-5161 ext. 2336, Fax. (0416) 292-4477

Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02) 773 816, Fax. (02) 777 6730

Colombia: Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (571)217 4609, Fax (01) 217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032) 88 2636, Fax. (031) 57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0 50261, Fax. (9)0 520971

France: 4 rue du Port-aux-Vins, BP317 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax, (01)4099 6427 Germany: P.O. Box 10 63 23, 20095 HAMBURG,

Tel. (040) 3296-0, Fax. (040) 3296 213

Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01) 4894 339/4894 911, Fax. (01) 4814 240 Hong Kong: 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG,

Hong Kong: 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG Tel. (0)42 45 121, Fax. (0) 4806 960

India: PEICO ELECTRONICS & ELECTRICALS Ltd., Components Dept., Shivsagar Estate, Block 'A' , Dr. Annie Besant Rd., Worli, BOMBAY-400 018, Tel. (022) 49 38 541, Fax. (022) 4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950 Tel. (021) 5201 122, Fax (021) 5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 640 000, Fax. (01) 640 200

Italy: Viale F. Testi, 327, 20162-MILANO, Tel. (02) 6752.1, Fax. (02) 6752 3350

Japan: Philips Bldg. 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03) 3740 5101, Fax. (03) 37400 570

Korea (Republic of): Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794 5011, Fax. (02) 798 8022 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03) 757 5511, Fax. (03) 757 4880

Mexico: Philips Components, '5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800) 234-7381, Fax. (708) 296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 78 37 49, Fax. (040) 78 83 99

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09) 849-4180, Fax. (09) 849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (22) 74 8000, Fax (22)74 8341

Pakistan: Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 577 039, Fax. (021) 569 1832

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (02) 810 0161, Fax. (02) 817 3474

Portugal: Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (01) 683 121, Fax. (01) 658 013 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. (65) 350 2000, Fax. (65) 251 6500 South Africa: 195-215 Main Road, Martindale, P.O. Box 7430, JOHANNESBURG 2000, Tel. (311) 470 February 2001, 20010

Tel. (011) 470-5433, Fax. (011) 470-5494 Spain: Balmes 22, 08007 BARCELONA, Tel. (03) 301 6312, Fax. (03) 301 42 43

Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01) 488 22 11, Fax. (01) 481 7730

Taiwan: 69, Min Sheng East Road, Sec. 3, P.O. Box 22978, TAIPEI 10446, Tel. (2) 509 7666, Fax. (2)500 5899

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 60/14 MOO 11, Bangna – Trad Road Km. 3 Prakanong, BANGKOK 10260 Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080

Turkey: Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL, Tel. (0212) 279 2770, Fax. (0212) 269 3094

United Kingdom: Philips Semiconductors Limited, P.O. Box 65, Philips House, Torrington Place, LONDON WC1E 7HD, Tel. (071) 436 4144, Fax. (071) 323 0342

United States: INTEGRATED CIRCUITS: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800) 234-7381, Fax. (708) 296-8556 DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404, Tel. (800) 447-3762 and (407)881-3200, Fax. (407) 881-3300

Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02) 70 4044, Fax (02) 92 0601

For all other countries apply to: Philips Semiconductors, Marketing Communications, Building BAF-1, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax +31-40-724825 SCD27 ©Philips Electronics N.V. 1993

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent — or industrial or intellectual property rights.

Printed in the USA

4001L/40M/CR5/pp1160

Date of release: 12-93

Document order number: Document order number USA: 9398 652 60011 98-2000-290-05



This book was printed on recycled paper.

Philips Semiconductors

